<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIInstrInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="SIEncodingFamily "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIInstrInfo.cpp.html'>SIInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- SIInstrInfo.cpp - SI Instruction Information  ----------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// SI Implementation of TargetInstrInfo.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPUInstrInfo.h.html">"AMDGPUInstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="GCNHazardRecognizer.h.html">"GCNHazardRecognizer.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/Analysis/ValueTracking.h.html">"llvm/Analysis/ValueTracking.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveVariables.h.html">"llvm/CodeGen/LiveVariables.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/DiagnosticInfo.h.html">"llvm/IR/DiagnosticInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html">"llvm/IR/IntrinsicsAMDGPU.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "si-instr-info"</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html">"AMDGPUGenInstrInfo.inc"</a></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::AAResults" title='llvm::AAResults' data-ref="llvm::AAResults" data-ref-filename="llvm..AAResults" id="llvm::AAResults">AAResults</a>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/GET_D16ImageDimIntrinsics_IMPL" data-ref="_M/GET_D16ImageDimIntrinsics_IMPL">GET_D16ImageDimIntrinsics_IMPL</dfn></u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/GET_ImageDimIntrinsicTable_IMPL" data-ref="_M/GET_ImageDimIntrinsicTable_IMPL">GET_ImageDimIntrinsicTable_IMPL</dfn></u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/GET_RsrcIntrinsics_IMPL" data-ref="_M/GET_RsrcIntrinsics_IMPL">GET_RsrcIntrinsics_IMPL</dfn></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html">"AMDGPUGenSearchableTables.inc"</a></u></td></tr>
<tr><th id="47">47</th><td>}</td></tr>
<tr><th id="48">48</th><td>}</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i  data-doc="BranchOffsetBits">// Must be at least 4 to be able to branch over minimum unconditional branch</i></td></tr>
<tr><th id="52">52</th><td><i  data-doc="BranchOffsetBits">// code. This is only for making it possible to write reasonably small tests for</i></td></tr>
<tr><th id="53">53</th><td><i  data-doc="BranchOffsetBits">// long branches.</i></td></tr>
<tr><th id="54">54</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="55">55</th><td><dfn class="tu decl def" id="BranchOffsetBits" title='BranchOffsetBits' data-type='cl::opt&lt;unsigned int&gt;' data-ref="BranchOffsetBits" data-ref-filename="BranchOffsetBits">BranchOffsetBits</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"amdgpu-s-branch-bits"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::ReallyHidden" title='llvm::cl::ReallyHidden' data-ref="llvm::cl::ReallyHidden" data-ref-filename="llvm..cl..ReallyHidden">ReallyHidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>16</var>),</td></tr>
<tr><th id="56">56</th><td>                 <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Restrict range of branch instructions (DEBUG)"</q>));</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="Fix16BitCopies" title='Fix16BitCopies' data-type='cl::opt&lt;bool&gt;' data-ref="Fix16BitCopies" data-ref-filename="Fix16BitCopies">Fix16BitCopies</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="59">59</th><td>  <q>"amdgpu-fix-16-bit-physreg-copies"</q>,</td></tr>
<tr><th id="60">60</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Fix copies between 32 and 16 bit registers by extending to 32 bit"</q>),</td></tr>
<tr><th id="61">61</th><td>  <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="62">62</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::ReallyHidden" title='llvm::cl::ReallyHidden' data-ref="llvm::cl::ReallyHidden" data-ref-filename="llvm..cl..ReallyHidden">ReallyHidden</a>);</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm11SIInstrInfoC1ERKNS_12GCNSubtargetE" title='llvm::SIInstrInfo::SIInstrInfo' data-ref="_ZN4llvm11SIInstrInfoC1ERKNS_12GCNSubtargetE" data-ref-filename="_ZN4llvm11SIInstrInfoC1ERKNS_12GCNSubtargetE">SIInstrInfo</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="1ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="1ST" data-ref-filename="1ST">ST</dfn>)</td></tr>
<tr><th id="65">65</th><td>  : <a class="type" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPUGenInstrInfo" title='llvm::AMDGPUGenInstrInfo' data-ref="llvm::AMDGPUGenInstrInfo" data-ref-filename="llvm..AMDGPUGenInstrInfo">AMDGPUGenInstrInfo</a><a class="ref fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#_ZN4llvm18AMDGPUGenInstrInfoC1Eiiii" title='llvm::AMDGPUGenInstrInfo::AMDGPUGenInstrInfo' data-ref="_ZN4llvm18AMDGPUGenInstrInfoC1Eiiii" data-ref-filename="_ZN4llvm18AMDGPUGenInstrInfoC1Eiiii">(</a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::ADJCALLSTACKUP" title='llvm::AMDGPU::ADJCALLSTACKUP' data-ref="llvm::AMDGPU::ADJCALLSTACKUP" data-ref-filename="llvm..AMDGPU..ADJCALLSTACKUP">ADJCALLSTACKUP</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::ADJCALLSTACKDOWN" title='llvm::AMDGPU::ADJCALLSTACKDOWN' data-ref="llvm::AMDGPU::ADJCALLSTACKDOWN" data-ref-filename="llvm..AMDGPU..ADJCALLSTACKDOWN">ADJCALLSTACKDOWN</a>),</td></tr>
<tr><th id="66">66</th><td>    <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a><a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE" title='llvm::SIRegisterInfo::SIRegisterInfo' data-ref="_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE" data-ref-filename="_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE">(</a><a class="local col1 ref" href="#1ST" title='ST' data-ref="1ST" data-ref-filename="1ST">ST</a>), <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>(<a class="local col1 ref" href="#1ST" title='ST' data-ref="1ST" data-ref-filename="1ST">ST</a>) {</td></tr>
<tr><th id="67">67</th><td>  <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SchedModel" title='llvm::SIInstrInfo::SchedModel' data-ref="llvm::SIInstrInfo::SchedModel" data-ref-filename="llvm..SIInstrInfo..SchedModel">SchedModel</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZN4llvm16TargetSchedModel4initEPKNS_19TargetSubtargetInfoE" title='llvm::TargetSchedModel::init' data-ref="_ZN4llvm16TargetSchedModel4initEPKNS_19TargetSubtargetInfoE" data-ref-filename="_ZN4llvm16TargetSchedModel4initEPKNS_19TargetSubtargetInfoE">init</a>(&amp;<a class="local col1 ref" href="#1ST" title='ST' data-ref="1ST" data-ref-filename="1ST">ST</a>);</td></tr>
<tr><th id="68">68</th><td>}</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i  data-doc="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="71">71</th><td><i  data-doc="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE">// TargetInstrInfo callbacks</i></td></tr>
<tr><th id="72">72</th><td><i  data-doc="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE" title='getNumOperandsNoGlue' data-type='unsigned int getNumOperandsNoGlue(llvm::SDNode * Node)' data-ref="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE" data-ref-filename="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE">getNumOperandsNoGlue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col2 decl" id="2Node" title='Node' data-type='llvm::SDNode *' data-ref="2Node" data-ref-filename="2Node">Node</dfn>) {</td></tr>
<tr><th id="75">75</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="3N" title='N' data-type='unsigned int' data-ref="3N" data-ref-filename="3N">N</dfn> = <a class="local col2 ref" href="#2Node" title='Node' data-ref="2Node" data-ref-filename="2Node">Node</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv" data-ref-filename="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="76">76</th><td>  <b>while</b> (<a class="local col3 ref" href="#3N" title='N' data-ref="3N" data-ref-filename="3N">N</a> &amp;&amp; <a class="local col2 ref" href="#2Node" title='Node' data-ref="2Node" data-ref-filename="2Node">Node</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#3N" title='N' data-ref="3N" data-ref-filename="3N">N</a> - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv" data-ref-filename="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::Glue" title='llvm::MVT::Glue' data-ref="llvm::MVT::Glue" data-ref-filename="llvm..MVT..Glue">Glue</a>)</td></tr>
<tr><th id="77">77</th><td>    --<a class="local col3 ref" href="#3N" title='N' data-ref="3N" data-ref-filename="3N">N</a>;</td></tr>
<tr><th id="78">78</th><td>  <b>return</b> <a class="local col3 ref" href="#3N" title='N' data-ref="3N" data-ref-filename="3N">N</a>;</td></tr>
<tr><th id="79">79</th><td>}</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i class="doc" data-doc="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j">/// Returns true if both nodes have the same value for the given</i></td></tr>
<tr><th id="82">82</th><td><i class="doc" data-doc="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j">///        operand<span class="command"> \p</span> <span class="arg">Op,</span> or if both nodes do not have this operand.</i></td></tr>
<tr><th id="83">83</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j" title='nodesHaveSameOperandValue' data-type='bool nodesHaveSameOperandValue(llvm::SDNode * N0, llvm::SDNode * N1, unsigned int OpName)' data-ref="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j" data-ref-filename="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j">nodesHaveSameOperandValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col4 decl" id="4N0" title='N0' data-type='llvm::SDNode *' data-ref="4N0" data-ref-filename="4N0">N0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a>* <dfn class="local col5 decl" id="5N1" title='N1' data-type='llvm::SDNode *' data-ref="5N1" data-ref-filename="5N1">N1</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6OpName" title='OpName' data-type='unsigned int' data-ref="6OpName" data-ref-filename="6OpName">OpName</dfn>) {</td></tr>
<tr><th id="84">84</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="7Opc0" title='Opc0' data-type='unsigned int' data-ref="7Opc0" data-ref-filename="7Opc0">Opc0</dfn> = <a class="local col4 ref" href="#4N0" title='N0' data-ref="4N0" data-ref-filename="4N0">N0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="85">85</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="8Opc1" title='Opc1' data-type='unsigned int' data-ref="8Opc1" data-ref-filename="8Opc1">Opc1</dfn> = <a class="local col5 ref" href="#5N1" title='N1' data-ref="5N1" data-ref-filename="5N1">N1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <em>int</em> <dfn class="local col9 decl" id="9Op0Idx" title='Op0Idx' data-type='int' data-ref="9Op0Idx" data-ref-filename="9Op0Idx">Op0Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col7 ref" href="#7Opc0" title='Opc0' data-ref="7Opc0" data-ref-filename="7Opc0">Opc0</a>, <a class="local col6 ref" href="#6OpName" title='OpName' data-ref="6OpName" data-ref-filename="6OpName">OpName</a>);</td></tr>
<tr><th id="88">88</th><td>  <em>int</em> <dfn class="local col0 decl" id="10Op1Idx" title='Op1Idx' data-type='int' data-ref="10Op1Idx" data-ref-filename="10Op1Idx">Op1Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#8Opc1" title='Opc1' data-ref="8Opc1" data-ref-filename="8Opc1">Opc1</a>, <a class="local col6 ref" href="#6OpName" title='OpName' data-ref="6OpName" data-ref-filename="6OpName">OpName</a>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (<a class="local col9 ref" href="#9Op0Idx" title='Op0Idx' data-ref="9Op0Idx" data-ref-filename="9Op0Idx">Op0Idx</a> == -<var>1</var> &amp;&amp; <a class="local col0 ref" href="#10Op1Idx" title='Op1Idx' data-ref="10Op1Idx" data-ref-filename="10Op1Idx">Op1Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="91">91</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <b>if</b> ((<a class="local col9 ref" href="#9Op0Idx" title='Op0Idx' data-ref="9Op0Idx" data-ref-filename="9Op0Idx">Op0Idx</a> == -<var>1</var> &amp;&amp; <a class="local col0 ref" href="#10Op1Idx" title='Op1Idx' data-ref="10Op1Idx" data-ref-filename="10Op1Idx">Op1Idx</a> != -<var>1</var>) ||</td></tr>
<tr><th id="95">95</th><td>      (<a class="local col0 ref" href="#10Op1Idx" title='Op1Idx' data-ref="10Op1Idx" data-ref-filename="10Op1Idx">Op1Idx</a> == -<var>1</var> &amp;&amp; <a class="local col9 ref" href="#9Op0Idx" title='Op0Idx' data-ref="9Op0Idx" data-ref-filename="9Op0Idx">Op0Idx</a> != -<var>1</var>))</td></tr>
<tr><th id="96">96</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i>// getNamedOperandIdx returns the index for the MachineInstr's operands,</i></td></tr>
<tr><th id="99">99</th><td><i>  // which includes the result as the first operand. We are indexing into the</i></td></tr>
<tr><th id="100">100</th><td><i>  // MachineSDNode's operands, so we need to skip the result operand to get</i></td></tr>
<tr><th id="101">101</th><td><i>  // the real index.</i></td></tr>
<tr><th id="102">102</th><td>  --<a class="local col9 ref" href="#9Op0Idx" title='Op0Idx' data-ref="9Op0Idx" data-ref-filename="9Op0Idx">Op0Idx</a>;</td></tr>
<tr><th id="103">103</th><td>  --<a class="local col0 ref" href="#10Op1Idx" title='Op1Idx' data-ref="10Op1Idx" data-ref-filename="10Op1Idx">Op1Idx</a>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <b>return</b> <a class="local col4 ref" href="#4N0" title='N0' data-ref="4N0" data-ref-filename="4N0">N0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#9Op0Idx" title='Op0Idx' data-ref="9Op0Idx" data-ref-filename="9Op0Idx">Op0Idx</a>) <a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_" data-ref-filename="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col5 ref" href="#5N1" title='N1' data-ref="5N1" data-ref-filename="5N1">N1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#10Op1Idx" title='Op1Idx' data-ref="10Op1Idx" data-ref-filename="10Op1Idx">Op1Idx</a>);</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::SIInstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm11SIInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" data-ref-filename="_ZNK4llvm11SIInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="11MI" data-ref-filename="11MI">MI</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                                    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::AAResults" title='llvm::AAResults' data-ref="llvm::AAResults" data-ref-filename="llvm..AAResults">AAResults</a> *<dfn class="local col2 decl" id="12AA" title='AA' data-type='llvm::AAResults *' data-ref="12AA" data-ref-filename="12AA">AA</dfn>) <em>const</em> {</td></tr>
<tr><th id="110">110</th><td>  <i>// TODO: The generic check fails for VALU instructions that should be</i></td></tr>
<tr><th id="111">111</th><td><i>  // rematerializable due to implicit reads of exec. We really want all of the</i></td></tr>
<tr><th id="112">112</th><td><i>  // generic logic for this except for this.</i></td></tr>
<tr><th id="113">113</th><td>  <b>switch</b> (<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="114">114</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>:</td></tr>
<tr><th id="115">115</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e64" title='llvm::AMDGPU::V_MOV_B32_e64' data-ref="llvm::AMDGPU::V_MOV_B32_e64" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e64">V_MOV_B32_e64</a>:</td></tr>
<tr><th id="116">116</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B64_PSEUDO" title='llvm::AMDGPU::V_MOV_B64_PSEUDO' data-ref="llvm::AMDGPU::V_MOV_B64_PSEUDO" data-ref-filename="llvm..AMDGPU..V_MOV_B64_PSEUDO">V_MOV_B64_PSEUDO</a>:</td></tr>
<tr><th id="117">117</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_READ_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_READ_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_READ_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_READ_B32_e64">V_ACCVGPR_READ_B32_e64</a>:</td></tr>
<tr><th id="118">118</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_WRITE_B32_e64">V_ACCVGPR_WRITE_B32_e64</a>:</td></tr>
<tr><th id="119">119</th><td>    <i>// No implicit operands.</i></td></tr>
<tr><th id="120">120</th><td>    <b>return</b> <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="121">121</th><td>  <b>default</b>:</td></tr>
<tr><th id="122">122</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="123">123</th><td>  }</td></tr>
<tr><th id="124">124</th><td>}</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" title='llvm::SIInstrInfo::areLoadsFromSameBasePtr' data-ref="_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" data-ref-filename="_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_">areLoadsFromSameBasePtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="13Load0" title='Load0' data-type='llvm::SDNode *' data-ref="13Load0" data-ref-filename="13Load0">Load0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col4 decl" id="14Load1" title='Load1' data-type='llvm::SDNode *' data-ref="14Load1" data-ref-filename="14Load1">Load1</dfn>,</td></tr>
<tr><th id="127">127</th><td>                                          <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col5 decl" id="15Offset0" title='Offset0' data-type='int64_t &amp;' data-ref="15Offset0" data-ref-filename="15Offset0">Offset0</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                          <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="16Offset1" title='Offset1' data-type='int64_t &amp;' data-ref="16Offset1" data-ref-filename="16Offset1">Offset1</dfn>) <em>const</em> {</td></tr>
<tr><th id="129">129</th><td>  <b>if</b> (!<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0" data-ref-filename="13Load0">Load0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() || !<a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1" data-ref-filename="14Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="130">130</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="17Opc0" title='Opc0' data-type='unsigned int' data-ref="17Opc0" data-ref-filename="17Opc0">Opc0</dfn> = <a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0" data-ref-filename="13Load0">Load0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="133">133</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="18Opc1" title='Opc1' data-type='unsigned int' data-ref="18Opc1" data-ref-filename="18Opc1">Opc1</dfn> = <a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1" data-ref-filename="14Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i>// Make sure both are actually loads.</i></td></tr>
<tr><th id="136">136</th><td>  <b>if</b> (!<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#17Opc0" title='Opc0' data-ref="17Opc0" data-ref-filename="17Opc0">Opc0</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv" data-ref-filename="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() || !<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#18Opc1" title='Opc1' data-ref="18Opc1" data-ref-filename="18Opc1">Opc1</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv" data-ref-filename="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>())</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo4isDSEt" title='llvm::SIInstrInfo::isDS' data-ref="_ZNK4llvm11SIInstrInfo4isDSEt" data-ref-filename="_ZNK4llvm11SIInstrInfo4isDSEt">isDS</a>(<a class="local col7 ref" href="#17Opc0" title='Opc0' data-ref="17Opc0" data-ref-filename="17Opc0">Opc0</a>) &amp;&amp; <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo4isDSEt" title='llvm::SIInstrInfo::isDS' data-ref="_ZNK4llvm11SIInstrInfo4isDSEt" data-ref-filename="_ZNK4llvm11SIInstrInfo4isDSEt">isDS</a>(<a class="local col8 ref" href="#18Opc1" title='Opc1' data-ref="18Opc1" data-ref-filename="18Opc1">Opc1</a>)) {</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    <i>// FIXME: Handle this case:</i></td></tr>
<tr><th id="142">142</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL20getNumOperandsNoGluePN4llvm6SDNodeE" title='getNumOperandsNoGlue' data-use='c' data-ref="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE" data-ref-filename="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE">getNumOperandsNoGlue</a>(<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0" data-ref-filename="13Load0">Load0</a>) != <a class="tu ref fn" href="#_ZL20getNumOperandsNoGluePN4llvm6SDNodeE" title='getNumOperandsNoGlue' data-use='c' data-ref="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE" data-ref-filename="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE">getNumOperandsNoGlue</a>(<a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1" data-ref-filename="14Load1">Load1</a>))</td></tr>
<tr><th id="143">143</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>    <i>// Check base reg.</i></td></tr>
<tr><th id="146">146</th><td>    <b>if</b> (<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0" data-ref-filename="13Load0">Load0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) <a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_" data-ref-filename="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1" data-ref-filename="14Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="147">147</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>    <i>// Skip read2 / write2 variants for simplicity.</i></td></tr>
<tr><th id="150">150</th><td><i>    // TODO: We should report true if the used offsets are adjacent (excluded</i></td></tr>
<tr><th id="151">151</th><td><i>    // st64 versions).</i></td></tr>
<tr><th id="152">152</th><td>    <em>int</em> <dfn class="local col9 decl" id="19Offset0Idx" title='Offset0Idx' data-type='int' data-ref="19Offset0Idx" data-ref-filename="19Offset0Idx">Offset0Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col7 ref" href="#17Opc0" title='Opc0' data-ref="17Opc0" data-ref-filename="17Opc0">Opc0</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>);</td></tr>
<tr><th id="153">153</th><td>    <em>int</em> <dfn class="local col0 decl" id="20Offset1Idx" title='Offset1Idx' data-type='int' data-ref="20Offset1Idx" data-ref-filename="20Offset1Idx">Offset1Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#18Opc1" title='Opc1' data-ref="18Opc1" data-ref-filename="18Opc1">Opc1</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>);</td></tr>
<tr><th id="154">154</th><td>    <b>if</b> (<a class="local col9 ref" href="#19Offset0Idx" title='Offset0Idx' data-ref="19Offset0Idx" data-ref-filename="19Offset0Idx">Offset0Idx</a> == -<var>1</var> || <a class="local col0 ref" href="#20Offset1Idx" title='Offset1Idx' data-ref="20Offset1Idx" data-ref-filename="20Offset1Idx">Offset1Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="155">155</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>    <i>// XXX - be careful of datalesss loads</i></td></tr>
<tr><th id="158">158</th><td><i>    // getNamedOperandIdx returns the index for MachineInstrs.  Since they</i></td></tr>
<tr><th id="159">159</th><td><i>    // include the output in the operand list, but SDNodes don't, we need to</i></td></tr>
<tr><th id="160">160</th><td><i>    // subtract the index by one.</i></td></tr>
<tr><th id="161">161</th><td>    <a class="local col9 ref" href="#19Offset0Idx" title='Offset0Idx' data-ref="19Offset0Idx" data-ref-filename="19Offset0Idx">Offset0Idx</a> -= <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#17Opc0" title='Opc0' data-ref="17Opc0" data-ref-filename="17Opc0">Opc0</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumDefs" title='llvm::MCInstrDesc::NumDefs' data-ref="llvm::MCInstrDesc::NumDefs" data-ref-filename="llvm..MCInstrDesc..NumDefs">NumDefs</a>;</td></tr>
<tr><th id="162">162</th><td>    <a class="local col0 ref" href="#20Offset1Idx" title='Offset1Idx' data-ref="20Offset1Idx" data-ref-filename="20Offset1Idx">Offset1Idx</a> -= <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#18Opc1" title='Opc1' data-ref="18Opc1" data-ref-filename="18Opc1">Opc1</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumDefs" title='llvm::MCInstrDesc::NumDefs' data-ref="llvm::MCInstrDesc::NumDefs" data-ref-filename="llvm..MCInstrDesc..NumDefs">NumDefs</a>;</td></tr>
<tr><th id="163">163</th><td>    <a class="local col5 ref" href="#15Offset0" title='Offset0' data-ref="15Offset0" data-ref-filename="15Offset0">Offset0</a> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_" data-ref-filename="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0" data-ref-filename="13Load0">Load0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#19Offset0Idx" title='Offset0Idx' data-ref="19Offset0Idx" data-ref-filename="19Offset0Idx">Offset0Idx</a>))-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="164">164</th><td>    <a class="local col6 ref" href="#16Offset1" title='Offset1' data-ref="16Offset1" data-ref-filename="16Offset1">Offset1</a> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_" data-ref-filename="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1" data-ref-filename="14Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#20Offset1Idx" title='Offset1Idx' data-ref="20Offset1Idx" data-ref-filename="20Offset1Idx">Offset1Idx</a>))-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="165">165</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="166">166</th><td>  }</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isSMRDEt" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZNK4llvm11SIInstrInfo6isSMRDEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isSMRDEt">isSMRD</a>(<a class="local col7 ref" href="#17Opc0" title='Opc0' data-ref="17Opc0" data-ref-filename="17Opc0">Opc0</a>) &amp;&amp; <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isSMRDEt" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZNK4llvm11SIInstrInfo6isSMRDEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isSMRDEt">isSMRD</a>(<a class="local col8 ref" href="#18Opc1" title='Opc1' data-ref="18Opc1" data-ref-filename="18Opc1">Opc1</a>)) {</td></tr>
<tr><th id="169">169</th><td>    <i>// Skip time and cache invalidation instructions.</i></td></tr>
<tr><th id="170">170</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col7 ref" href="#17Opc0" title='Opc0' data-ref="17Opc0" data-ref-filename="17Opc0">Opc0</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::sbase" title='llvm::AMDGPU::OpName::sbase' data-ref="llvm::AMDGPU::OpName::sbase" data-ref-filename="llvm..AMDGPU..OpName..sbase">sbase</a>) == -<var>1</var> ||</td></tr>
<tr><th id="171">171</th><td>        <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#18Opc1" title='Opc1' data-ref="18Opc1" data-ref-filename="18Opc1">Opc1</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::sbase" title='llvm::AMDGPU::OpName::sbase' data-ref="llvm::AMDGPU::OpName::sbase" data-ref-filename="llvm..AMDGPU..OpName..sbase">sbase</a>) == -<var>1</var>)</td></tr>
<tr><th id="172">172</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(getNumOperandsNoGlue(Load0) == getNumOperandsNoGlue(Load1));</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>    <i>// Check base reg.</i></td></tr>
<tr><th id="177">177</th><td>    <b>if</b> (<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0" data-ref-filename="13Load0">Load0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) <a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_" data-ref-filename="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1" data-ref-filename="14Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="178">178</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col1 decl" id="21Load0Offset" title='Load0Offset' data-type='const llvm::ConstantSDNode *' data-ref="21Load0Offset" data-ref-filename="21Load0Offset">Load0Offset</dfn> =</td></tr>
<tr><th id="181">181</th><td>        <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_" data-ref-filename="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0" data-ref-filename="13Load0">Load0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="182">182</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col2 decl" id="22Load1Offset" title='Load1Offset' data-type='const llvm::ConstantSDNode *' data-ref="22Load1Offset" data-ref-filename="22Load1Offset">Load1Offset</dfn> =</td></tr>
<tr><th id="183">183</th><td>        <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_" data-ref-filename="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1" data-ref-filename="14Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>    <b>if</b> (!<a class="local col1 ref" href="#21Load0Offset" title='Load0Offset' data-ref="21Load0Offset" data-ref-filename="21Load0Offset">Load0Offset</a> || !<a class="local col2 ref" href="#22Load1Offset" title='Load1Offset' data-ref="22Load1Offset" data-ref-filename="22Load1Offset">Load1Offset</a>)</td></tr>
<tr><th id="186">186</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>    <a class="local col5 ref" href="#15Offset0" title='Offset0' data-ref="15Offset0" data-ref-filename="15Offset0">Offset0</a> = <a class="local col1 ref" href="#21Load0Offset" title='Load0Offset' data-ref="21Load0Offset" data-ref-filename="21Load0Offset">Load0Offset</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="189">189</th><td>    <a class="local col6 ref" href="#16Offset1" title='Offset1' data-ref="16Offset1" data-ref-filename="16Offset1">Offset1</a> = <a class="local col2 ref" href="#22Load1Offset" title='Load1Offset' data-ref="22Load1Offset" data-ref-filename="22Load1Offset">Load1Offset</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="190">190</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="191">191</th><td>  }</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <i>// MUBUF and MTBUF can access the same addresses.</i></td></tr>
<tr><th id="194">194</th><td>  <b>if</b> ((<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo7isMUBUFEt" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMUBUFEt" data-ref-filename="_ZNK4llvm11SIInstrInfo7isMUBUFEt">isMUBUF</a>(<a class="local col7 ref" href="#17Opc0" title='Opc0' data-ref="17Opc0" data-ref-filename="17Opc0">Opc0</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo7isMTBUFEt" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMTBUFEt" data-ref-filename="_ZNK4llvm11SIInstrInfo7isMTBUFEt">isMTBUF</a>(<a class="local col7 ref" href="#17Opc0" title='Opc0' data-ref="17Opc0" data-ref-filename="17Opc0">Opc0</a>)) &amp;&amp; (<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo7isMUBUFEt" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMUBUFEt" data-ref-filename="_ZNK4llvm11SIInstrInfo7isMUBUFEt">isMUBUF</a>(<a class="local col8 ref" href="#18Opc1" title='Opc1' data-ref="18Opc1" data-ref-filename="18Opc1">Opc1</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo7isMTBUFEt" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMTBUFEt" data-ref-filename="_ZNK4llvm11SIInstrInfo7isMTBUFEt">isMTBUF</a>(<a class="local col8 ref" href="#18Opc1" title='Opc1' data-ref="18Opc1" data-ref-filename="18Opc1">Opc1</a>))) {</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>    <i>// MUBUF and MTBUF have vaddr at different indices.</i></td></tr>
<tr><th id="197">197</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j" title='nodesHaveSameOperandValue' data-use='c' data-ref="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j" data-ref-filename="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j">nodesHaveSameOperandValue</a>(<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0" data-ref-filename="13Load0">Load0</a>, <a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1" data-ref-filename="14Load1">Load1</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::soffset" title='llvm::AMDGPU::OpName::soffset' data-ref="llvm::AMDGPU::OpName::soffset" data-ref-filename="llvm..AMDGPU..OpName..soffset">soffset</a>) ||</td></tr>
<tr><th id="198">198</th><td>        !<a class="tu ref fn" href="#_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j" title='nodesHaveSameOperandValue' data-use='c' data-ref="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j" data-ref-filename="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j">nodesHaveSameOperandValue</a>(<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0" data-ref-filename="13Load0">Load0</a>, <a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1" data-ref-filename="14Load1">Load1</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vaddr" title='llvm::AMDGPU::OpName::vaddr' data-ref="llvm::AMDGPU::OpName::vaddr" data-ref-filename="llvm..AMDGPU..OpName..vaddr">vaddr</a>) ||</td></tr>
<tr><th id="199">199</th><td>        !<a class="tu ref fn" href="#_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j" title='nodesHaveSameOperandValue' data-use='c' data-ref="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j" data-ref-filename="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j">nodesHaveSameOperandValue</a>(<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0" data-ref-filename="13Load0">Load0</a>, <a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1" data-ref-filename="14Load1">Load1</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::srsrc" title='llvm::AMDGPU::OpName::srsrc' data-ref="llvm::AMDGPU::OpName::srsrc" data-ref-filename="llvm..AMDGPU..OpName..srsrc">srsrc</a>))</td></tr>
<tr><th id="200">200</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>    <em>int</em> <dfn class="local col3 decl" id="23OffIdx0" title='OffIdx0' data-type='int' data-ref="23OffIdx0" data-ref-filename="23OffIdx0">OffIdx0</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col7 ref" href="#17Opc0" title='Opc0' data-ref="17Opc0" data-ref-filename="17Opc0">Opc0</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>);</td></tr>
<tr><th id="203">203</th><td>    <em>int</em> <dfn class="local col4 decl" id="24OffIdx1" title='OffIdx1' data-type='int' data-ref="24OffIdx1" data-ref-filename="24OffIdx1">OffIdx1</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#18Opc1" title='Opc1' data-ref="18Opc1" data-ref-filename="18Opc1">Opc1</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>);</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>    <b>if</b> (<a class="local col3 ref" href="#23OffIdx0" title='OffIdx0' data-ref="23OffIdx0" data-ref-filename="23OffIdx0">OffIdx0</a> == -<var>1</var> || <a class="local col4 ref" href="#24OffIdx1" title='OffIdx1' data-ref="24OffIdx1" data-ref-filename="24OffIdx1">OffIdx1</a> == -<var>1</var>)</td></tr>
<tr><th id="206">206</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>    <i>// getNamedOperandIdx returns the index for MachineInstrs.  Since they</i></td></tr>
<tr><th id="209">209</th><td><i>    // include the output in the operand list, but SDNodes don't, we need to</i></td></tr>
<tr><th id="210">210</th><td><i>    // subtract the index by one.</i></td></tr>
<tr><th id="211">211</th><td>    <a class="local col3 ref" href="#23OffIdx0" title='OffIdx0' data-ref="23OffIdx0" data-ref-filename="23OffIdx0">OffIdx0</a> -= <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#17Opc0" title='Opc0' data-ref="17Opc0" data-ref-filename="17Opc0">Opc0</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumDefs" title='llvm::MCInstrDesc::NumDefs' data-ref="llvm::MCInstrDesc::NumDefs" data-ref-filename="llvm..MCInstrDesc..NumDefs">NumDefs</a>;</td></tr>
<tr><th id="212">212</th><td>    <a class="local col4 ref" href="#24OffIdx1" title='OffIdx1' data-ref="24OffIdx1" data-ref-filename="24OffIdx1">OffIdx1</a> -= <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#18Opc1" title='Opc1' data-ref="18Opc1" data-ref-filename="18Opc1">Opc1</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumDefs" title='llvm::MCInstrDesc::NumDefs' data-ref="llvm::MCInstrDesc::NumDefs" data-ref-filename="llvm..MCInstrDesc..NumDefs">NumDefs</a>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="25Off0" title='Off0' data-type='llvm::SDValue' data-ref="25Off0" data-ref-filename="25Off0">Off0</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#138" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_" data-ref-filename="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0" data-ref-filename="13Load0">Load0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#23OffIdx0" title='OffIdx0' data-ref="23OffIdx0" data-ref-filename="23OffIdx0">OffIdx0</a>);</td></tr>
<tr><th id="215">215</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col6 decl" id="26Off1" title='Off1' data-type='llvm::SDValue' data-ref="26Off1" data-ref-filename="26Off1">Off1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#138" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_" data-ref-filename="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1" data-ref-filename="14Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#24OffIdx1" title='OffIdx1' data-ref="24OffIdx1" data-ref-filename="24OffIdx1">OffIdx1</a>);</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>    <i>// The offset might be a FrameIndexSDNode.</i></td></tr>
<tr><th id="218">218</th><td>    <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col5 ref" href="#25Off0" title='Off0' data-ref="25Off0" data-ref-filename="25Off0">Off0</a>) || !<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#26Off1" title='Off1' data-ref="26Off1" data-ref-filename="26Off1">Off1</a>))</td></tr>
<tr><th id="219">219</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>    <a class="local col5 ref" href="#15Offset0" title='Offset0' data-ref="15Offset0" data-ref-filename="15Offset0">Offset0</a> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_" data-ref-filename="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col5 ref" href="#25Off0" title='Off0' data-ref="25Off0" data-ref-filename="25Off0">Off0</a></span>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="222">222</th><td>    <a class="local col6 ref" href="#16Offset1" title='Offset1' data-ref="16Offset1" data-ref-filename="16Offset1">Offset1</a> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_" data-ref-filename="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#26Off1" title='Off1' data-ref="26Off1" data-ref-filename="26Off1">Off1</a></span>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="223">223</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="224">224</th><td>  }</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="227">227</th><td>}</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL10isStride64j" title='isStride64' data-type='bool isStride64(unsigned int Opc)' data-ref="_ZL10isStride64j" data-ref-filename="_ZL10isStride64j">isStride64</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="27Opc" title='Opc' data-type='unsigned int' data-ref="27Opc" data-ref-filename="27Opc">Opc</dfn>) {</td></tr>
<tr><th id="230">230</th><td>  <b>switch</b> (<a class="local col7 ref" href="#27Opc" title='Opc' data-ref="27Opc" data-ref-filename="27Opc">Opc</a>) {</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_READ2ST64_B32" title='llvm::AMDGPU::DS_READ2ST64_B32' data-ref="llvm::AMDGPU::DS_READ2ST64_B32" data-ref-filename="llvm..AMDGPU..DS_READ2ST64_B32">DS_READ2ST64_B32</a>:</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_READ2ST64_B64" title='llvm::AMDGPU::DS_READ2ST64_B64' data-ref="llvm::AMDGPU::DS_READ2ST64_B64" data-ref-filename="llvm..AMDGPU..DS_READ2ST64_B64">DS_READ2ST64_B64</a>:</td></tr>
<tr><th id="233">233</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_WRITE2ST64_B32" title='llvm::AMDGPU::DS_WRITE2ST64_B32' data-ref="llvm::AMDGPU::DS_WRITE2ST64_B32" data-ref-filename="llvm..AMDGPU..DS_WRITE2ST64_B32">DS_WRITE2ST64_B32</a>:</td></tr>
<tr><th id="234">234</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_WRITE2ST64_B64" title='llvm::AMDGPU::DS_WRITE2ST64_B64' data-ref="llvm::AMDGPU::DS_WRITE2ST64_B64" data-ref-filename="llvm..AMDGPU..DS_WRITE2ST64_B64">DS_WRITE2ST64_B64</a>:</td></tr>
<tr><th id="235">235</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="236">236</th><td>  <b>default</b>:</td></tr>
<tr><th id="237">237</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="238">238</th><td>  }</td></tr>
<tr><th id="239">239</th><td>}</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::SIInstrInfo::getMemOperandsWithOffsetWidth' data-ref="_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandsWithOffsetWidth</dfn>(</td></tr>
<tr><th id="242">242</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="28LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; &amp;<dfn class="local col9 decl" id="29BaseOps" title='BaseOps' data-type='SmallVectorImpl&lt;const llvm::MachineOperand *&gt; &amp;' data-ref="29BaseOps" data-ref-filename="29BaseOps">BaseOps</dfn>,</td></tr>
<tr><th id="243">243</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="30Offset" title='Offset' data-type='int64_t &amp;' data-ref="30Offset" data-ref-filename="30Offset">Offset</dfn>, <em>bool</em> &amp;<dfn class="local col1 decl" id="31OffsetIsScalable" title='OffsetIsScalable' data-type='bool &amp;' data-ref="31OffsetIsScalable" data-ref-filename="31OffsetIsScalable">OffsetIsScalable</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="32Width" title='Width' data-type='unsigned int &amp;' data-ref="32Width" data-ref-filename="32Width">Width</dfn>,</td></tr>
<tr><th id="244">244</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="33TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="33TRI" data-ref-filename="33TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="245">245</th><td>  <b>if</b> (!<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="246">246</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34Opc" title='Opc' data-type='unsigned int' data-ref="34Opc" data-ref-filename="34Opc">Opc</dfn> = <a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="249">249</th><td>  <a class="local col1 ref" href="#31OffsetIsScalable" title='OffsetIsScalable' data-ref="31OffsetIsScalable" data-ref-filename="31OffsetIsScalable">OffsetIsScalable</a> = <b>false</b>;</td></tr>
<tr><th id="250">250</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="35BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</dfn>, *<dfn class="local col6 decl" id="36OffsetOp" title='OffsetOp' data-type='const llvm::MachineOperand *' data-ref="36OffsetOp" data-ref-filename="36OffsetOp">OffsetOp</dfn>;</td></tr>
<tr><th id="251">251</th><td>  <em>int</em> <dfn class="local col7 decl" id="37DataOpIdx" title='DataOpIdx' data-type='int' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</dfn>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>)) {</td></tr>
<tr><th id="254">254</th><td>    <a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::addr" title='llvm::AMDGPU::OpName::addr' data-ref="llvm::AMDGPU::OpName::addr" data-ref-filename="llvm..AMDGPU..OpName..addr">addr</a>);</td></tr>
<tr><th id="255">255</th><td>    <a class="local col6 ref" href="#36OffsetOp" title='OffsetOp' data-ref="36OffsetOp" data-ref-filename="36OffsetOp">OffsetOp</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>);</td></tr>
<tr><th id="256">256</th><td>    <b>if</b> (<a class="local col6 ref" href="#36OffsetOp" title='OffsetOp' data-ref="36OffsetOp" data-ref-filename="36OffsetOp">OffsetOp</a>) {</td></tr>
<tr><th id="257">257</th><td>      <i>// Normal, single offset LDS instruction.</i></td></tr>
<tr><th id="258">258</th><td>      <b>if</b> (!<a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a>) {</td></tr>
<tr><th id="259">259</th><td>        <i>// DS_CONSUME/DS_APPEND use M0 for the base address.</i></td></tr>
<tr><th id="260">260</th><td><i>        // TODO: find the implicit use operand for M0 and use that as BaseOp?</i></td></tr>
<tr><th id="261">261</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="262">262</th><td>      }</td></tr>
<tr><th id="263">263</th><td>      <a class="local col9 ref" href="#29BaseOps" title='BaseOps' data-ref="29BaseOps" data-ref-filename="29BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a>);</td></tr>
<tr><th id="264">264</th><td>      <a class="local col0 ref" href="#30Offset" title='Offset' data-ref="30Offset" data-ref-filename="30Offset">Offset</a> = <a class="local col6 ref" href="#36OffsetOp" title='OffsetOp' data-ref="36OffsetOp" data-ref-filename="36OffsetOp">OffsetOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="265">265</th><td>      <i>// Get appropriate operand, and compute width accordingly.</i></td></tr>
<tr><th id="266">266</th><td>      <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdst" title='llvm::AMDGPU::OpName::vdst' data-ref="llvm::AMDGPU::OpName::vdst" data-ref-filename="llvm..AMDGPU..OpName..vdst">vdst</a>);</td></tr>
<tr><th id="267">267</th><td>      <b>if</b> (<a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="268">268</th><td>        <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::data0" title='llvm::AMDGPU::OpName::data0' data-ref="llvm::AMDGPU::OpName::data0" data-ref-filename="llvm..AMDGPU..OpName..data0">data0</a>);</td></tr>
<tr><th id="269">269</th><td>      <a class="local col2 ref" href="#32Width" title='Width' data-ref="32Width" data-ref-filename="32Width">Width</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj">getOpSize</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a>);</td></tr>
<tr><th id="270">270</th><td>    } <b>else</b> {</td></tr>
<tr><th id="271">271</th><td>      <i>// The 2 offset instructions use offset0 and offset1 instead. We can treat</i></td></tr>
<tr><th id="272">272</th><td><i>      // these as a load with a single offset if the 2 offsets are consecutive.</i></td></tr>
<tr><th id="273">273</th><td><i>      // We will use this for some partially aligned loads.</i></td></tr>
<tr><th id="274">274</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="38Offset0Op" title='Offset0Op' data-type='const llvm::MachineOperand *' data-ref="38Offset0Op" data-ref-filename="38Offset0Op">Offset0Op</dfn> =</td></tr>
<tr><th id="275">275</th><td>          <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset0" title='llvm::AMDGPU::OpName::offset0' data-ref="llvm::AMDGPU::OpName::offset0" data-ref-filename="llvm..AMDGPU..OpName..offset0">offset0</a>);</td></tr>
<tr><th id="276">276</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="39Offset1Op" title='Offset1Op' data-type='const llvm::MachineOperand *' data-ref="39Offset1Op" data-ref-filename="39Offset1Op">Offset1Op</dfn> =</td></tr>
<tr><th id="277">277</th><td>          <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset1" title='llvm::AMDGPU::OpName::offset1' data-ref="llvm::AMDGPU::OpName::offset1" data-ref-filename="llvm..AMDGPU..OpName..offset1">offset1</a>);</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="40Offset0" title='Offset0' data-type='unsigned int' data-ref="40Offset0" data-ref-filename="40Offset0">Offset0</dfn> = <a class="local col8 ref" href="#38Offset0Op" title='Offset0Op' data-ref="38Offset0Op" data-ref-filename="38Offset0Op">Offset0Op</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="280">280</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="41Offset1" title='Offset1' data-type='unsigned int' data-ref="41Offset1" data-ref-filename="41Offset1">Offset1</dfn> = <a class="local col9 ref" href="#39Offset1Op" title='Offset1Op' data-ref="39Offset1Op" data-ref-filename="39Offset1Op">Offset1Op</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="281">281</th><td>      <b>if</b> (<a class="local col0 ref" href="#40Offset0" title='Offset0' data-ref="40Offset0" data-ref-filename="40Offset0">Offset0</a> + <var>1</var> != <a class="local col1 ref" href="#41Offset1" title='Offset1' data-ref="41Offset1" data-ref-filename="41Offset1">Offset1</a>)</td></tr>
<tr><th id="282">282</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>      <i>// Each of these offsets is in element sized units, so we need to convert</i></td></tr>
<tr><th id="285">285</th><td><i>      // to bytes of the individual reads.</i></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="42EltSize" title='EltSize' data-type='unsigned int' data-ref="42EltSize" data-ref-filename="42EltSize">EltSize</dfn>;</td></tr>
<tr><th id="288">288</th><td>      <b>if</b> (<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="289">289</th><td>        <a class="local col2 ref" href="#42EltSize" title='EltSize' data-ref="42EltSize" data-ref-filename="42EltSize">EltSize</a> = <a class="local col3 ref" href="#33TRI" title='TRI' data-ref="33TRI" data-ref-filename="33TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="member fn" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <var>0</var>)) / <var>16</var>;</td></tr>
<tr><th id="290">290</th><td>      <b>else</b> {</td></tr>
<tr><th id="291">291</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LdSt.mayStore());</td></tr>
<tr><th id="292">292</th><td>        <em>int</em> <dfn class="local col3 decl" id="43Data0Idx" title='Data0Idx' data-type='int' data-ref="43Data0Idx" data-ref-filename="43Data0Idx">Data0Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::data0" title='llvm::AMDGPU::OpName::data0' data-ref="llvm::AMDGPU::OpName::data0" data-ref-filename="llvm..AMDGPU..OpName..data0">data0</a>);</td></tr>
<tr><th id="293">293</th><td>        <a class="local col2 ref" href="#42EltSize" title='EltSize' data-ref="42EltSize" data-ref-filename="42EltSize">EltSize</a> = <a class="local col3 ref" href="#33TRI" title='TRI' data-ref="33TRI" data-ref-filename="33TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="member fn" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <a class="local col3 ref" href="#43Data0Idx" title='Data0Idx' data-ref="43Data0Idx" data-ref-filename="43Data0Idx">Data0Idx</a>)) / <var>8</var>;</td></tr>
<tr><th id="294">294</th><td>      }</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL10isStride64j" title='isStride64' data-use='c' data-ref="_ZL10isStride64j" data-ref-filename="_ZL10isStride64j">isStride64</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>))</td></tr>
<tr><th id="297">297</th><td>        <a class="local col2 ref" href="#42EltSize" title='EltSize' data-ref="42EltSize" data-ref-filename="42EltSize">EltSize</a> *= <var>64</var>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>      <a class="local col9 ref" href="#29BaseOps" title='BaseOps' data-ref="29BaseOps" data-ref-filename="29BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a>);</td></tr>
<tr><th id="300">300</th><td>      <a class="local col0 ref" href="#30Offset" title='Offset' data-ref="30Offset" data-ref-filename="30Offset">Offset</a> = <a class="local col2 ref" href="#42EltSize" title='EltSize' data-ref="42EltSize" data-ref-filename="42EltSize">EltSize</a> * <a class="local col0 ref" href="#40Offset0" title='Offset0' data-ref="40Offset0" data-ref-filename="40Offset0">Offset0</a>;</td></tr>
<tr><th id="301">301</th><td>      <i>// Get appropriate operand(s), and compute width accordingly.</i></td></tr>
<tr><th id="302">302</th><td>      <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdst" title='llvm::AMDGPU::OpName::vdst' data-ref="llvm::AMDGPU::OpName::vdst" data-ref-filename="llvm..AMDGPU..OpName..vdst">vdst</a>);</td></tr>
<tr><th id="303">303</th><td>      <b>if</b> (<a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> == -<var>1</var>) {</td></tr>
<tr><th id="304">304</th><td>        <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::data0" title='llvm::AMDGPU::OpName::data0' data-ref="llvm::AMDGPU::OpName::data0" data-ref-filename="llvm..AMDGPU..OpName..data0">data0</a>);</td></tr>
<tr><th id="305">305</th><td>        <a class="local col2 ref" href="#32Width" title='Width' data-ref="32Width" data-ref-filename="32Width">Width</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj">getOpSize</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a>);</td></tr>
<tr><th id="306">306</th><td>        <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::data1" title='llvm::AMDGPU::OpName::data1' data-ref="llvm::AMDGPU::OpName::data1" data-ref-filename="llvm..AMDGPU..OpName..data1">data1</a>);</td></tr>
<tr><th id="307">307</th><td>        <a class="local col2 ref" href="#32Width" title='Width' data-ref="32Width" data-ref-filename="32Width">Width</a> += <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj">getOpSize</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a>);</td></tr>
<tr><th id="308">308</th><td>      } <b>else</b> {</td></tr>
<tr><th id="309">309</th><td>        <a class="local col2 ref" href="#32Width" title='Width' data-ref="32Width" data-ref-filename="32Width">Width</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj">getOpSize</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a>);</td></tr>
<tr><th id="310">310</th><td>      }</td></tr>
<tr><th id="311">311</th><td>    }</td></tr>
<tr><th id="312">312</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="313">313</th><td>  }</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>)) {</td></tr>
<tr><th id="316">316</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="44SOffset" title='SOffset' data-type='const llvm::MachineOperand *' data-ref="44SOffset" data-ref-filename="44SOffset">SOffset</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::soffset" title='llvm::AMDGPU::OpName::soffset' data-ref="llvm::AMDGPU::OpName::soffset" data-ref-filename="llvm..AMDGPU..OpName..soffset">soffset</a>);</td></tr>
<tr><th id="317">317</th><td>    <b>if</b> (<a class="local col4 ref" href="#44SOffset" title='SOffset' data-ref="44SOffset" data-ref-filename="44SOffset">SOffset</a> &amp;&amp; <a class="local col4 ref" href="#44SOffset" title='SOffset' data-ref="44SOffset" data-ref-filename="44SOffset">SOffset</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="318">318</th><td>      <i>// We can only handle this if it's a stack access, as any other resource</i></td></tr>
<tr><th id="319">319</th><td><i>      // would require reporting multiple base registers.</i></td></tr>
<tr><th id="320">320</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="45AddrReg" title='AddrReg' data-type='const llvm::MachineOperand *' data-ref="45AddrReg" data-ref-filename="45AddrReg">AddrReg</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vaddr" title='llvm::AMDGPU::OpName::vaddr' data-ref="llvm::AMDGPU::OpName::vaddr" data-ref-filename="llvm..AMDGPU..OpName..vaddr">vaddr</a>);</td></tr>
<tr><th id="321">321</th><td>      <b>if</b> (<a class="local col5 ref" href="#45AddrReg" title='AddrReg' data-ref="45AddrReg" data-ref-filename="45AddrReg">AddrReg</a> &amp;&amp; !<a class="local col5 ref" href="#45AddrReg" title='AddrReg' data-ref="45AddrReg" data-ref-filename="45AddrReg">AddrReg</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="322">322</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="46RSrc" title='RSrc' data-type='const llvm::MachineOperand *' data-ref="46RSrc" data-ref-filename="46RSrc">RSrc</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::srsrc" title='llvm::AMDGPU::OpName::srsrc' data-ref="llvm::AMDGPU::OpName::srsrc" data-ref-filename="llvm..AMDGPU..OpName..srsrc">srsrc</a>);</td></tr>
<tr><th id="325">325</th><td>      <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col7 decl" id="47MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="47MFI" data-ref-filename="47MFI">MFI</dfn></td></tr>
<tr><th id="326">326</th><td>        = <a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="327">327</th><td>      <b>if</b> (<a class="local col6 ref" href="#46RSrc" title='RSrc' data-ref="46RSrc" data-ref-filename="46RSrc">RSrc</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col7 ref" href="#47MFI" title='MFI' data-ref="47MFI" data-ref-filename="47MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>())</td></tr>
<tr><th id="328">328</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="48OffsetImm" title='OffsetImm' data-type='const llvm::MachineOperand *' data-ref="48OffsetImm" data-ref-filename="48OffsetImm">OffsetImm</dfn> =</td></tr>
<tr><th id="331">331</th><td>        <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>);</td></tr>
<tr><th id="332">332</th><td>      <a class="local col9 ref" href="#29BaseOps" title='BaseOps' data-ref="29BaseOps" data-ref-filename="29BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#46RSrc" title='RSrc' data-ref="46RSrc" data-ref-filename="46RSrc">RSrc</a>);</td></tr>
<tr><th id="333">333</th><td>      <a class="local col9 ref" href="#29BaseOps" title='BaseOps' data-ref="29BaseOps" data-ref-filename="29BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#44SOffset" title='SOffset' data-ref="44SOffset" data-ref-filename="44SOffset">SOffset</a>);</td></tr>
<tr><th id="334">334</th><td>      <a class="local col0 ref" href="#30Offset" title='Offset' data-ref="30Offset" data-ref-filename="30Offset">Offset</a> = <a class="local col8 ref" href="#48OffsetImm" title='OffsetImm' data-ref="48OffsetImm" data-ref-filename="48OffsetImm">OffsetImm</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="335">335</th><td>    } <b>else</b> {</td></tr>
<tr><th id="336">336</th><td>      <a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::srsrc" title='llvm::AMDGPU::OpName::srsrc' data-ref="llvm::AMDGPU::OpName::srsrc" data-ref-filename="llvm..AMDGPU..OpName..srsrc">srsrc</a>);</td></tr>
<tr><th id="337">337</th><td>      <b>if</b> (!<a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a>) <i>// e.g. BUFFER_WBINVL1_VOL</i></td></tr>
<tr><th id="338">338</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="339">339</th><td>      <a class="local col9 ref" href="#29BaseOps" title='BaseOps' data-ref="29BaseOps" data-ref-filename="29BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a>);</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>      <a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vaddr" title='llvm::AMDGPU::OpName::vaddr' data-ref="llvm::AMDGPU::OpName::vaddr" data-ref-filename="llvm..AMDGPU..OpName..vaddr">vaddr</a>);</td></tr>
<tr><th id="342">342</th><td>      <b>if</b> (<a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a>)</td></tr>
<tr><th id="343">343</th><td>        <a class="local col9 ref" href="#29BaseOps" title='BaseOps' data-ref="29BaseOps" data-ref-filename="29BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a>);</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="49OffsetImm" title='OffsetImm' data-type='const llvm::MachineOperand *' data-ref="49OffsetImm" data-ref-filename="49OffsetImm">OffsetImm</dfn> =</td></tr>
<tr><th id="346">346</th><td>          <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>);</td></tr>
<tr><th id="347">347</th><td>      <a class="local col0 ref" href="#30Offset" title='Offset' data-ref="30Offset" data-ref-filename="30Offset">Offset</a> = <a class="local col9 ref" href="#49OffsetImm" title='OffsetImm' data-ref="49OffsetImm" data-ref-filename="49OffsetImm">OffsetImm</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="348">348</th><td>      <b>if</b> (<a class="local col4 ref" href="#44SOffset" title='SOffset' data-ref="44SOffset" data-ref-filename="44SOffset">SOffset</a>) <i>// soffset can be an inline immediate.</i></td></tr>
<tr><th id="349">349</th><td>        <a class="local col0 ref" href="#30Offset" title='Offset' data-ref="30Offset" data-ref-filename="30Offset">Offset</a> += <a class="local col4 ref" href="#44SOffset" title='SOffset' data-ref="44SOffset" data-ref-filename="44SOffset">SOffset</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="350">350</th><td>    }</td></tr>
<tr><th id="351">351</th><td>    <i>// Get appropriate operand, and compute width accordingly.</i></td></tr>
<tr><th id="352">352</th><td>    <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdst" title='llvm::AMDGPU::OpName::vdst' data-ref="llvm::AMDGPU::OpName::vdst" data-ref-filename="llvm..AMDGPU..OpName..vdst">vdst</a>);</td></tr>
<tr><th id="353">353</th><td>    <b>if</b> (<a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="354">354</th><td>      <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdata" title='llvm::AMDGPU::OpName::vdata' data-ref="llvm::AMDGPU::OpName::vdata" data-ref-filename="llvm..AMDGPU..OpName..vdata">vdata</a>);</td></tr>
<tr><th id="355">355</th><td>    <a class="local col2 ref" href="#32Width" title='Width' data-ref="32Width" data-ref-filename="32Width">Width</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj">getOpSize</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a>);</td></tr>
<tr><th id="356">356</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="357">357</th><td>  }</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>)) {</td></tr>
<tr><th id="360">360</th><td>    <em>int</em> <dfn class="local col0 decl" id="50SRsrcIdx" title='SRsrcIdx' data-type='int' data-ref="50SRsrcIdx" data-ref-filename="50SRsrcIdx">SRsrcIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::srsrc" title='llvm::AMDGPU::OpName::srsrc' data-ref="llvm::AMDGPU::OpName::srsrc" data-ref-filename="llvm..AMDGPU..OpName..srsrc">srsrc</a>);</td></tr>
<tr><th id="361">361</th><td>    <a class="local col9 ref" href="#29BaseOps" title='BaseOps' data-ref="29BaseOps" data-ref-filename="29BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#50SRsrcIdx" title='SRsrcIdx' data-ref="50SRsrcIdx" data-ref-filename="50SRsrcIdx">SRsrcIdx</a>));</td></tr>
<tr><th id="362">362</th><td>    <em>int</em> <dfn class="local col1 decl" id="51VAddr0Idx" title='VAddr0Idx' data-type='int' data-ref="51VAddr0Idx" data-ref-filename="51VAddr0Idx">VAddr0Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vaddr0" title='llvm::AMDGPU::OpName::vaddr0' data-ref="llvm::AMDGPU::OpName::vaddr0" data-ref-filename="llvm..AMDGPU..OpName..vaddr0">vaddr0</a>);</td></tr>
<tr><th id="363">363</th><td>    <b>if</b> (<a class="local col1 ref" href="#51VAddr0Idx" title='VAddr0Idx' data-ref="51VAddr0Idx" data-ref-filename="51VAddr0Idx">VAddr0Idx</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="364">364</th><td>      <i>// GFX10 possible NSA encoding.</i></td></tr>
<tr><th id="365">365</th><td>      <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="52I" title='I' data-type='int' data-ref="52I" data-ref-filename="52I">I</dfn> = <a class="local col1 ref" href="#51VAddr0Idx" title='VAddr0Idx' data-ref="51VAddr0Idx" data-ref-filename="51VAddr0Idx">VAddr0Idx</a>; <a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a> &lt; <a class="local col0 ref" href="#50SRsrcIdx" title='SRsrcIdx' data-ref="50SRsrcIdx" data-ref-filename="50SRsrcIdx">SRsrcIdx</a>; ++<a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a>)</td></tr>
<tr><th id="366">366</th><td>        <a class="local col9 ref" href="#29BaseOps" title='BaseOps' data-ref="29BaseOps" data-ref-filename="29BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a>));</td></tr>
<tr><th id="367">367</th><td>    } <b>else</b> {</td></tr>
<tr><th id="368">368</th><td>      <a class="local col9 ref" href="#29BaseOps" title='BaseOps' data-ref="29BaseOps" data-ref-filename="29BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vaddr" title='llvm::AMDGPU::OpName::vaddr' data-ref="llvm::AMDGPU::OpName::vaddr" data-ref-filename="llvm..AMDGPU..OpName..vaddr">vaddr</a>));</td></tr>
<tr><th id="369">369</th><td>    }</td></tr>
<tr><th id="370">370</th><td>    <a class="local col0 ref" href="#30Offset" title='Offset' data-ref="30Offset" data-ref-filename="30Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="371">371</th><td>    <i>// Get appropriate operand, and compute width accordingly.</i></td></tr>
<tr><th id="372">372</th><td>    <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdata" title='llvm::AMDGPU::OpName::vdata' data-ref="llvm::AMDGPU::OpName::vdata" data-ref-filename="llvm..AMDGPU..OpName..vdata">vdata</a>);</td></tr>
<tr><th id="373">373</th><td>    <a class="local col2 ref" href="#32Width" title='Width' data-ref="32Width" data-ref-filename="32Width">Width</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj">getOpSize</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a>);</td></tr>
<tr><th id="374">374</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="375">375</th><td>  }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>)) {</td></tr>
<tr><th id="378">378</th><td>    <a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::sbase" title='llvm::AMDGPU::OpName::sbase' data-ref="llvm::AMDGPU::OpName::sbase" data-ref-filename="llvm..AMDGPU..OpName..sbase">sbase</a>);</td></tr>
<tr><th id="379">379</th><td>    <b>if</b> (!<a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a>) <i>// e.g. S_MEMTIME</i></td></tr>
<tr><th id="380">380</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="381">381</th><td>    <a class="local col9 ref" href="#29BaseOps" title='BaseOps' data-ref="29BaseOps" data-ref-filename="29BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a>);</td></tr>
<tr><th id="382">382</th><td>    <a class="local col6 ref" href="#36OffsetOp" title='OffsetOp' data-ref="36OffsetOp" data-ref-filename="36OffsetOp">OffsetOp</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>);</td></tr>
<tr><th id="383">383</th><td>    <a class="local col0 ref" href="#30Offset" title='Offset' data-ref="30Offset" data-ref-filename="30Offset">Offset</a> = <a class="local col6 ref" href="#36OffsetOp" title='OffsetOp' data-ref="36OffsetOp" data-ref-filename="36OffsetOp">OffsetOp</a> ? <a class="local col6 ref" href="#36OffsetOp" title='OffsetOp' data-ref="36OffsetOp" data-ref-filename="36OffsetOp">OffsetOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() : <var>0</var>;</td></tr>
<tr><th id="384">384</th><td>    <i>// Get appropriate operand, and compute width accordingly.</i></td></tr>
<tr><th id="385">385</th><td>    <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::sdst" title='llvm::AMDGPU::OpName::sdst' data-ref="llvm::AMDGPU::OpName::sdst" data-ref-filename="llvm..AMDGPU..OpName..sdst">sdst</a>);</td></tr>
<tr><th id="386">386</th><td>    <a class="local col2 ref" href="#32Width" title='Width' data-ref="32Width" data-ref-filename="32Width">Width</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj">getOpSize</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a>);</td></tr>
<tr><th id="387">387</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="388">388</th><td>  }</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>)) {</td></tr>
<tr><th id="391">391</th><td>    <i>// Instructions have either vaddr or saddr or both or none.</i></td></tr>
<tr><th id="392">392</th><td>    <a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vaddr" title='llvm::AMDGPU::OpName::vaddr' data-ref="llvm::AMDGPU::OpName::vaddr" data-ref-filename="llvm..AMDGPU..OpName..vaddr">vaddr</a>);</td></tr>
<tr><th id="393">393</th><td>    <b>if</b> (<a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a>)</td></tr>
<tr><th id="394">394</th><td>      <a class="local col9 ref" href="#29BaseOps" title='BaseOps' data-ref="29BaseOps" data-ref-filename="29BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a>);</td></tr>
<tr><th id="395">395</th><td>    <a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::saddr" title='llvm::AMDGPU::OpName::saddr' data-ref="llvm::AMDGPU::OpName::saddr" data-ref-filename="llvm..AMDGPU..OpName..saddr">saddr</a>);</td></tr>
<tr><th id="396">396</th><td>    <b>if</b> (<a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a>)</td></tr>
<tr><th id="397">397</th><td>      <a class="local col9 ref" href="#29BaseOps" title='BaseOps' data-ref="29BaseOps" data-ref-filename="29BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#35BaseOp" title='BaseOp' data-ref="35BaseOp" data-ref-filename="35BaseOp">BaseOp</a>);</td></tr>
<tr><th id="398">398</th><td>    <a class="local col0 ref" href="#30Offset" title='Offset' data-ref="30Offset" data-ref-filename="30Offset">Offset</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="399">399</th><td>    <i>// Get appropriate operand, and compute width accordingly.</i></td></tr>
<tr><th id="400">400</th><td>    <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdst" title='llvm::AMDGPU::OpName::vdst' data-ref="llvm::AMDGPU::OpName::vdst" data-ref-filename="llvm..AMDGPU..OpName..vdst">vdst</a>);</td></tr>
<tr><th id="401">401</th><td>    <b>if</b> (<a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="402">402</th><td>      <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdata" title='llvm::AMDGPU::OpName::vdata' data-ref="llvm::AMDGPU::OpName::vdata" data-ref-filename="llvm..AMDGPU..OpName..vdata">vdata</a>);</td></tr>
<tr><th id="403">403</th><td>    <a class="local col2 ref" href="#32Width" title='Width' data-ref="32Width" data-ref-filename="32Width">Width</a> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj">getOpSize</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt" data-ref-filename="28LdSt">LdSt</a>, <a class="local col7 ref" href="#37DataOpIdx" title='DataOpIdx' data-ref="37DataOpIdx" data-ref-filename="37DataOpIdx">DataOpIdx</a>);</td></tr>
<tr><th id="404">404</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="405">405</th><td>  }</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="408">408</th><td>}</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL21memOpsHaveSameBasePtrRKN4llvm12MachineInstrENS_8ArrayRefIPKNS_14MachineOperandEEES2_S7_" title='memOpsHaveSameBasePtr' data-type='bool memOpsHaveSameBasePtr(const llvm::MachineInstr &amp; MI1, ArrayRef&lt;const llvm::MachineOperand *&gt; BaseOps1, const llvm::MachineInstr &amp; MI2, ArrayRef&lt;const llvm::MachineOperand *&gt; BaseOps2)' data-ref="_ZL21memOpsHaveSameBasePtrRKN4llvm12MachineInstrENS_8ArrayRefIPKNS_14MachineOperandEEES2_S7_" data-ref-filename="_ZL21memOpsHaveSameBasePtrRKN4llvm12MachineInstrENS_8ArrayRefIPKNS_14MachineOperandEEES2_S7_">memOpsHaveSameBasePtr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="53MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="53MI1" data-ref-filename="53MI1">MI1</dfn>,</td></tr>
<tr><th id="411">411</th><td>                                  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col4 decl" id="54BaseOps1" title='BaseOps1' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="54BaseOps1" data-ref-filename="54BaseOps1">BaseOps1</dfn>,</td></tr>
<tr><th id="412">412</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="55MI2" title='MI2' data-type='const llvm::MachineInstr &amp;' data-ref="55MI2" data-ref-filename="55MI2">MI2</dfn>,</td></tr>
<tr><th id="413">413</th><td>                                  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col6 decl" id="56BaseOps2" title='BaseOps2' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="56BaseOps2" data-ref-filename="56BaseOps2">BaseOps2</dfn>) {</td></tr>
<tr><th id="414">414</th><td>  <i>// Only examine the first "base" operand of each instruction, on the</i></td></tr>
<tr><th id="415">415</th><td><i>  // assumption that it represents the real base address of the memory access.</i></td></tr>
<tr><th id="416">416</th><td><i>  // Other operands are typically offsets or indices from this base address.</i></td></tr>
<tr><th id="417">417</th><td>  <b>if</b> (<a class="local col4 ref" href="#54BaseOps1" title='BaseOps1' data-ref="54BaseOps1" data-ref-filename="54BaseOps1">BaseOps1</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv" data-ref-filename="_ZNK4llvm8ArrayRef5frontEv">front</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(*<a class="local col6 ref" href="#56BaseOps2" title='BaseOps2' data-ref="56BaseOps2" data-ref-filename="56BaseOps2">BaseOps2</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv" data-ref-filename="_ZNK4llvm8ArrayRef5frontEv">front</a>()))</td></tr>
<tr><th id="418">418</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <b>if</b> (!<a class="local col3 ref" href="#53MI1" title='MI1' data-ref="53MI1" data-ref-filename="53MI1">MI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>() || !<a class="local col5 ref" href="#55MI2" title='MI2' data-ref="55MI2" data-ref-filename="55MI2">MI2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>  <em>auto</em> <dfn class="local col7 decl" id="57MO1" title='MO1' data-type='llvm::MachineMemOperand *' data-ref="57MO1" data-ref-filename="57MO1">MO1</dfn> = *<a class="local col3 ref" href="#53MI1" title='MI1' data-ref="53MI1" data-ref-filename="53MI1">MI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="424">424</th><td>  <em>auto</em> <dfn class="local col8 decl" id="58MO2" title='MO2' data-type='llvm::MachineMemOperand *' data-ref="58MO2" data-ref-filename="58MO2">MO2</dfn> = *<a class="local col5 ref" href="#55MI2" title='MI2' data-ref="55MI2" data-ref-filename="55MI2">MI2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="425">425</th><td>  <b>if</b> (<a class="local col7 ref" href="#57MO1" title='MO1' data-ref="57MO1" data-ref-filename="57MO1">MO1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" data-ref-filename="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>() != <a class="local col8 ref" href="#58MO2" title='MO2' data-ref="58MO2" data-ref-filename="58MO2">MO2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" data-ref-filename="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>())</td></tr>
<tr><th id="426">426</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <em>auto</em> <dfn class="local col9 decl" id="59Base1" title='Base1' data-type='const llvm::Value *' data-ref="59Base1" data-ref-filename="59Base1">Base1</dfn> = <a class="local col7 ref" href="#57MO1" title='MO1' data-ref="57MO1" data-ref-filename="57MO1">MO1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>();</td></tr>
<tr><th id="429">429</th><td>  <em>auto</em> <dfn class="local col0 decl" id="60Base2" title='Base2' data-type='const llvm::Value *' data-ref="60Base2" data-ref-filename="60Base2">Base2</dfn> = <a class="local col8 ref" href="#58MO2" title='MO2' data-ref="58MO2" data-ref-filename="58MO2">MO2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>();</td></tr>
<tr><th id="430">430</th><td>  <b>if</b> (!<a class="local col9 ref" href="#59Base1" title='Base1' data-ref="59Base1" data-ref-filename="59Base1">Base1</a> || !<a class="local col0 ref" href="#60Base2" title='Base2' data-ref="60Base2" data-ref-filename="60Base2">Base2</a>)</td></tr>
<tr><th id="431">431</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="432">432</th><td>  <a class="local col9 ref" href="#59Base1" title='Base1' data-ref="59Base1" data-ref-filename="59Base1">Base1</a> = <a class="ref fn" href="../../../include/llvm/Analysis/ValueTracking.h.html#_ZN4llvm19getUnderlyingObjectEPKNS_5ValueEj" title='llvm::getUnderlyingObject' data-ref="_ZN4llvm19getUnderlyingObjectEPKNS_5ValueEj" data-ref-filename="_ZN4llvm19getUnderlyingObjectEPKNS_5ValueEj">getUnderlyingObject</a>(<a class="local col9 ref" href="#59Base1" title='Base1' data-ref="59Base1" data-ref-filename="59Base1">Base1</a>);</td></tr>
<tr><th id="433">433</th><td>  <a class="local col0 ref" href="#60Base2" title='Base2' data-ref="60Base2" data-ref-filename="60Base2">Base2</a> = <a class="ref fn" href="../../../include/llvm/Analysis/ValueTracking.h.html#_ZN4llvm19getUnderlyingObjectEPKNS_5ValueEj" title='llvm::getUnderlyingObject' data-ref="_ZN4llvm19getUnderlyingObjectEPKNS_5ValueEj" data-ref-filename="_ZN4llvm19getUnderlyingObjectEPKNS_5ValueEj">getUnderlyingObject</a>(<a class="local col0 ref" href="#60Base2" title='Base2' data-ref="60Base2" data-ref-filename="60Base2">Base2</a>);</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue" data-ref-filename="llvm..UndefValue">UndefValue</a>&gt;(<a class="local col9 ref" href="#59Base1" title='Base1' data-ref="59Base1" data-ref-filename="59Base1">Base1</a>) || <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue" data-ref-filename="llvm..UndefValue">UndefValue</a>&gt;(<a class="local col0 ref" href="#60Base2" title='Base2' data-ref="60Base2" data-ref-filename="60Base2">Base2</a>))</td></tr>
<tr><th id="436">436</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <b>return</b> <a class="local col9 ref" href="#59Base1" title='Base1' data-ref="59Base1" data-ref-filename="59Base1">Base1</a> == <a class="local col0 ref" href="#60Base2" title='Base2' data-ref="60Base2" data-ref-filename="60Base2">Base2</a>;</td></tr>
<tr><th id="439">439</th><td>}</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj" title='llvm::SIInstrInfo::shouldClusterMemOps' data-ref="_ZNK4llvm11SIInstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj" data-ref-filename="_ZNK4llvm11SIInstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj">shouldClusterMemOps</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col1 decl" id="61BaseOps1" title='BaseOps1' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="61BaseOps1" data-ref-filename="61BaseOps1">BaseOps1</dfn>,</td></tr>
<tr><th id="442">442</th><td>                                      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col2 decl" id="62BaseOps2" title='BaseOps2' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="62BaseOps2" data-ref-filename="62BaseOps2">BaseOps2</dfn>,</td></tr>
<tr><th id="443">443</th><td>                                      <em>unsigned</em> <dfn class="local col3 decl" id="63NumLoads" title='NumLoads' data-type='unsigned int' data-ref="63NumLoads" data-ref-filename="63NumLoads">NumLoads</dfn>,</td></tr>
<tr><th id="444">444</th><td>                                      <em>unsigned</em> <dfn class="local col4 decl" id="64NumBytes" title='NumBytes' data-type='unsigned int' data-ref="64NumBytes" data-ref-filename="64NumBytes">NumBytes</dfn>) <em>const</em> {</td></tr>
<tr><th id="445">445</th><td>  <i>// If the mem ops (to be clustered) do not have the same base ptr, then they</i></td></tr>
<tr><th id="446">446</th><td><i>  // should not be clustered</i></td></tr>
<tr><th id="447">447</th><td>  <b>if</b> (!<a class="local col1 ref" href="#61BaseOps1" title='BaseOps1' data-ref="61BaseOps1" data-ref-filename="61BaseOps1">BaseOps1</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() &amp;&amp; !<a class="local col2 ref" href="#62BaseOps2" title='BaseOps2' data-ref="62BaseOps2" data-ref-filename="62BaseOps2">BaseOps2</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="448">448</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65FirstLdSt" title='FirstLdSt' data-type='const llvm::MachineInstr &amp;' data-ref="65FirstLdSt" data-ref-filename="65FirstLdSt">FirstLdSt</dfn> = *<a class="local col1 ref" href="#61BaseOps1" title='BaseOps1' data-ref="61BaseOps1" data-ref-filename="61BaseOps1">BaseOps1</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv" data-ref-filename="_ZNK4llvm8ArrayRef5frontEv">front</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="449">449</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66SecondLdSt" title='SecondLdSt' data-type='const llvm::MachineInstr &amp;' data-ref="66SecondLdSt" data-ref-filename="66SecondLdSt">SecondLdSt</dfn> = *<a class="local col2 ref" href="#62BaseOps2" title='BaseOps2' data-ref="62BaseOps2" data-ref-filename="62BaseOps2">BaseOps2</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv" data-ref-filename="_ZNK4llvm8ArrayRef5frontEv">front</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="450">450</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL21memOpsHaveSameBasePtrRKN4llvm12MachineInstrENS_8ArrayRefIPKNS_14MachineOperandEEES2_S7_" title='memOpsHaveSameBasePtr' data-use='c' data-ref="_ZL21memOpsHaveSameBasePtrRKN4llvm12MachineInstrENS_8ArrayRefIPKNS_14MachineOperandEEES2_S7_" data-ref-filename="_ZL21memOpsHaveSameBasePtrRKN4llvm12MachineInstrENS_8ArrayRefIPKNS_14MachineOperandEEES2_S7_">memOpsHaveSameBasePtr</a>(<a class="local col5 ref" href="#65FirstLdSt" title='FirstLdSt' data-ref="65FirstLdSt" data-ref-filename="65FirstLdSt">FirstLdSt</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;const llvm::MachineOperand *&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIPKNS_14MachineOperandEEC1ERKS4_" data-ref-filename="_ZN4llvm8ArrayRefIPKNS_14MachineOperandEEC1ERKS4_"></a><a class="local col1 ref" href="#61BaseOps1" title='BaseOps1' data-ref="61BaseOps1" data-ref-filename="61BaseOps1">BaseOps1</a>, <a class="local col6 ref" href="#66SecondLdSt" title='SecondLdSt' data-ref="66SecondLdSt" data-ref-filename="66SecondLdSt">SecondLdSt</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;const llvm::MachineOperand *&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIPKNS_14MachineOperandEEC1ERKS4_" data-ref-filename="_ZN4llvm8ArrayRefIPKNS_14MachineOperandEEC1ERKS4_"></a><a class="local col2 ref" href="#62BaseOps2" title='BaseOps2' data-ref="62BaseOps2" data-ref-filename="62BaseOps2">BaseOps2</a>))</td></tr>
<tr><th id="451">451</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="452">452</th><td>  } <b>else</b> <b>if</b> (!<a class="local col1 ref" href="#61BaseOps1" title='BaseOps1' data-ref="61BaseOps1" data-ref-filename="61BaseOps1">BaseOps1</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() || !<a class="local col2 ref" href="#62BaseOps2" title='BaseOps2' data-ref="62BaseOps2" data-ref-filename="62BaseOps2">BaseOps2</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="453">453</th><td>    <i>// If only one base op is empty, they do not have the same base ptr</i></td></tr>
<tr><th id="454">454</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="455">455</th><td>  }</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <i>// In order to avoid regester pressure, on an average, the number of DWORDS</i></td></tr>
<tr><th id="458">458</th><td><i>  // loaded together by all clustered mem ops should not exceed 8. This is an</i></td></tr>
<tr><th id="459">459</th><td><i>  // empirical value based on certain observations and performance related</i></td></tr>
<tr><th id="460">460</th><td><i>  // experiments.</i></td></tr>
<tr><th id="461">461</th><td><i>  // The good thing about this heuristic is - it avoids clustering of too many</i></td></tr>
<tr><th id="462">462</th><td><i>  // sub-word loads, and also avoids clustering of wide loads. Below is the</i></td></tr>
<tr><th id="463">463</th><td><i>  // brief summary of how the heuristic behaves for various `LoadSize`.</i></td></tr>
<tr><th id="464">464</th><td><i>  // (1) 1 &lt;= LoadSize &lt;= 4: cluster at max 8 mem ops</i></td></tr>
<tr><th id="465">465</th><td><i>  // (2) 5 &lt;= LoadSize &lt;= 8: cluster at max 4 mem ops</i></td></tr>
<tr><th id="466">466</th><td><i>  // (3) 9 &lt;= LoadSize &lt;= 12: cluster at max 2 mem ops</i></td></tr>
<tr><th id="467">467</th><td><i>  // (4) 13 &lt;= LoadSize &lt;= 16: cluster at max 2 mem ops</i></td></tr>
<tr><th id="468">468</th><td><i>  // (5) LoadSize &gt;= 17: do not cluster</i></td></tr>
<tr><th id="469">469</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="67LoadSize" title='LoadSize' data-type='const unsigned int' data-ref="67LoadSize" data-ref-filename="67LoadSize">LoadSize</dfn> = <a class="local col4 ref" href="#64NumBytes" title='NumBytes' data-ref="64NumBytes" data-ref-filename="64NumBytes">NumBytes</a> / <a class="local col3 ref" href="#63NumLoads" title='NumLoads' data-ref="63NumLoads" data-ref-filename="63NumLoads">NumLoads</a>;</td></tr>
<tr><th id="470">470</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="68NumDWORDs" title='NumDWORDs' data-type='const unsigned int' data-ref="68NumDWORDs" data-ref-filename="68NumDWORDs">NumDWORDs</dfn> = ((<a class="local col7 ref" href="#67LoadSize" title='LoadSize' data-ref="67LoadSize" data-ref-filename="67LoadSize">LoadSize</a> + <var>3</var>) / <var>4</var>) * <a class="local col3 ref" href="#63NumLoads" title='NumLoads' data-ref="63NumLoads" data-ref-filename="63NumLoads">NumLoads</a>;</td></tr>
<tr><th id="471">471</th><td>  <b>return</b> <a class="local col8 ref" href="#68NumDWORDs" title='NumDWORDs' data-ref="68NumDWORDs" data-ref-filename="68NumDWORDs">NumDWORDs</a> &lt;= <var>8</var>;</td></tr>
<tr><th id="472">472</th><td>}</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i>// FIXME: This behaves strangely. If, for example, you have 32 load + stores,</i></td></tr>
<tr><th id="475">475</th><td><i>// the first 16 loads will be interleaved with the stores, and the next 16 will</i></td></tr>
<tr><th id="476">476</th><td><i>// be clustered as expected. It should really split into 2 16 store batches.</i></td></tr>
<tr><th id="477">477</th><td><i>//</i></td></tr>
<tr><th id="478">478</th><td><i>// Loads are clustered until this returns false, rather than trying to schedule</i></td></tr>
<tr><th id="479">479</th><td><i>// groups of stores. This also means we have to deal with saying different</i></td></tr>
<tr><th id="480">480</th><td><i>// address space loads should be clustered, and ones which might cause bank</i></td></tr>
<tr><th id="481">481</th><td><i>// conflicts.</i></td></tr>
<tr><th id="482">482</th><td><i>//</i></td></tr>
<tr><th id="483">483</th><td><i>// This might be deprecated so it might not be worth that much effort to fix.</i></td></tr>
<tr><th id="484">484</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" title='llvm::SIInstrInfo::shouldScheduleLoadsNear' data-ref="_ZNK4llvm11SIInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" data-ref-filename="_ZNK4llvm11SIInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj">shouldScheduleLoadsNear</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col9 decl" id="69Load0" title='Load0' data-type='llvm::SDNode *' data-ref="69Load0" data-ref-filename="69Load0">Load0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col0 decl" id="70Load1" title='Load1' data-type='llvm::SDNode *' data-ref="70Load1" data-ref-filename="70Load1">Load1</dfn>,</td></tr>
<tr><th id="485">485</th><td>                                          <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="71Offset0" title='Offset0' data-type='int64_t' data-ref="71Offset0" data-ref-filename="71Offset0">Offset0</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="72Offset1" title='Offset1' data-type='int64_t' data-ref="72Offset1" data-ref-filename="72Offset1">Offset1</dfn>,</td></tr>
<tr><th id="486">486</th><td>                                          <em>unsigned</em> <dfn class="local col3 decl" id="73NumLoads" title='NumLoads' data-type='unsigned int' data-ref="73NumLoads" data-ref-filename="73NumLoads">NumLoads</dfn>) <em>const</em> {</td></tr>
<tr><th id="487">487</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset1 &gt; Offset0 &amp;&amp;</td></tr>
<tr><th id="488">488</th><td>         <q>"Second offset should be larger than first offset!"</q>);</td></tr>
<tr><th id="489">489</th><td>  <i>// If we have less than 16 loads in a row, and the offsets are within 64</i></td></tr>
<tr><th id="490">490</th><td><i>  // bytes, then schedule together.</i></td></tr>
<tr><th id="491">491</th><td><i></i></td></tr>
<tr><th id="492">492</th><td><i>  // A cacheline is 64 bytes (for global memory).</i></td></tr>
<tr><th id="493">493</th><td>  <b>return</b> (<a class="local col3 ref" href="#73NumLoads" title='NumLoads' data-ref="73NumLoads" data-ref-filename="73NumLoads">NumLoads</a> &lt;= <var>16</var> &amp;&amp; (<a class="local col2 ref" href="#72Offset1" title='Offset1' data-ref="72Offset1" data-ref-filename="72Offset1">Offset1</a> - <a class="local col1 ref" href="#71Offset0" title='Offset0' data-ref="71Offset0" data-ref-filename="71Offset0">Offset0</a>) &lt; <var>64</var>);</td></tr>
<tr><th id="494">494</th><td>}</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc" title='reportIllegalCopy' data-type='void reportIllegalCopy(const llvm::SIInstrInfo * TII, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MI, const llvm::DebugLoc &amp; DL, llvm::MCRegister DestReg, llvm::MCRegister SrcReg, bool KillSrc, const char * Msg = &quot;illegal SGPR to VGPR copy&quot;)' data-ref="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc" data-ref-filename="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc">reportIllegalCopy</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="74TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="74TII" data-ref-filename="74TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="75MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="75MBB" data-ref-filename="75MBB">MBB</dfn>,</td></tr>
<tr><th id="497">497</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="76MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="76MI" data-ref-filename="76MI">MI</dfn>,</td></tr>
<tr><th id="498">498</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="77DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="77DL" data-ref-filename="77DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="78DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="78DestReg" data-ref-filename="78DestReg">DestReg</dfn>,</td></tr>
<tr><th id="499">499</th><td>                              <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="79SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="79SrcReg" data-ref-filename="79SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col0 decl" id="80KillSrc" title='KillSrc' data-type='bool' data-ref="80KillSrc" data-ref-filename="80KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="500">500</th><td>                              <em>const</em> <em>char</em> *<dfn class="local col1 decl" id="81Msg" title='Msg' data-type='const char *' data-ref="81Msg" data-ref-filename="81Msg">Msg</dfn> = <q>"illegal SGPR to VGPR copy"</q>) {</td></tr>
<tr><th id="501">501</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="82MF" title='MF' data-type='llvm::MachineFunction *' data-ref="82MF" data-ref-filename="82MF">MF</dfn> = <a class="local col5 ref" href="#75MBB" title='MBB' data-ref="75MBB" data-ref-filename="75MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="502">502</th><td>  <a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported" data-ref-filename="llvm..DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a> <dfn class="local col3 decl" id="83IllegalCopy" title='IllegalCopy' data-type='llvm::DiagnosticInfoUnsupported' data-ref="83IllegalCopy" data-ref-filename="83IllegalCopy">IllegalCopy</dfn><a class="ref fn" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" data-ref-filename="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">(</a><a class="local col2 ref" href="#82MF" title='MF' data-ref="82MF" data-ref-filename="82MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>(), <a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><a class="local col1 ref" href="#81Msg" title='Msg' data-ref="81Msg" data-ref-filename="81Msg">Msg</a>, <a class="ref fn fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" data-ref-filename="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col7 ref" href="#77DL" title='DL' data-ref="77DL" data-ref-filename="77DL">DL</a>, <a class="enum" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DS_Error" title='llvm::DS_Error' data-ref="llvm::DS_Error" data-ref-filename="llvm..DS_Error">DS_Error</a>);</td></tr>
<tr><th id="503">503</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a> &amp;<dfn class="local col4 decl" id="84C" title='C' data-type='llvm::LLVMContext &amp;' data-ref="84C" data-ref-filename="84C">C</dfn> = <a class="local col2 ref" href="#82MF" title='MF' data-ref="82MF" data-ref-filename="82MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="504">504</th><td>  <a class="local col4 ref" href="#84C" title='C' data-ref="84C" data-ref-filename="84C">C</a>.<a class="ref fn" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" data-ref-filename="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="local col3 ref" href="#83IllegalCopy" title='IllegalCopy' data-ref="83IllegalCopy" data-ref-filename="83IllegalCopy">IllegalCopy</a>);</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#75MBB" title='MBB' data-ref="75MBB" data-ref-filename="75MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>, <a class="local col7 ref" href="#77DL" title='DL' data-ref="77DL" data-ref-filename="77DL">DL</a>, <a class="local col4 ref" href="#74TII" title='TII' data-ref="74TII" data-ref-filename="74TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_ILLEGAL_COPY" title='llvm::AMDGPU::SI_ILLEGAL_COPY' data-ref="llvm::AMDGPU::SI_ILLEGAL_COPY" data-ref-filename="llvm..AMDGPU..SI_ILLEGAL_COPY">SI_ILLEGAL_COPY</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#78DestReg" title='DestReg' data-ref="78DestReg" data-ref-filename="78DestReg">DestReg</a>)</td></tr>
<tr><th id="507">507</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#79SrcReg" title='SrcReg' data-ref="79SrcReg" data-ref-filename="79SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#80KillSrc" title='KillSrc' data-ref="80KillSrc" data-ref-filename="80KillSrc">KillSrc</a>));</td></tr>
<tr><th id="508">508</th><td>}</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td><i class="doc" data-doc="_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234">/// Handle copying from SGPR to AGPR, or from AGPR to AGPR. It is not possible</i></td></tr>
<tr><th id="511">511</th><td><i class="doc" data-doc="_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234">/// to directly copy, so an intermediate VGPR needs to be used.</i></td></tr>
<tr><th id="512">512</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234" title='indirectCopyToAGPR' data-type='void indirectCopyToAGPR(const llvm::SIInstrInfo &amp; TII, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MI, const llvm::DebugLoc &amp; DL, llvm::MCRegister DestReg, llvm::MCRegister SrcReg, bool KillSrc, llvm::RegScavenger &amp; RS, llvm::Register ImpDefSuperReg = llvm::Register(), llvm::Register ImpUseSuperReg = llvm::Register())' data-ref="_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234" data-ref-filename="_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234">indirectCopyToAGPR</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col5 decl" id="85TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="85TII" data-ref-filename="85TII">TII</dfn>,</td></tr>
<tr><th id="513">513</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="86MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="86MBB" data-ref-filename="86MBB">MBB</dfn>,</td></tr>
<tr><th id="514">514</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="87MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="87MI" data-ref-filename="87MI">MI</dfn>,</td></tr>
<tr><th id="515">515</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="88DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="88DL" data-ref-filename="88DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="89DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="89DestReg" data-ref-filename="89DestReg">DestReg</dfn>,</td></tr>
<tr><th id="516">516</th><td>                               <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="90SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="90SrcReg" data-ref-filename="90SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="91KillSrc" title='KillSrc' data-type='bool' data-ref="91KillSrc" data-ref-filename="91KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="517">517</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> &amp;<dfn class="local col2 decl" id="92RS" title='RS' data-type='llvm::RegScavenger &amp;' data-ref="92RS" data-ref-filename="92RS">RS</dfn>,</td></tr>
<tr><th id="518">518</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="93ImpDefSuperReg" title='ImpDefSuperReg' data-type='llvm::Register' data-ref="93ImpDefSuperReg" data-ref-filename="93ImpDefSuperReg">ImpDefSuperReg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>),</td></tr>
<tr><th id="519">519</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="94ImpUseSuperReg" title='ImpUseSuperReg' data-type='llvm::Register' data-ref="94ImpUseSuperReg" data-ref-filename="94ImpUseSuperReg">ImpUseSuperReg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>)) {</td></tr>
<tr><th id="520">520</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col5 decl" id="95RI" title='RI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="95RI" data-ref-filename="95RI">RI</dfn> = <a class="local col5 ref" href="#85TII" title='TII' data-ref="85TII" data-ref-filename="85TII">TII</a>.<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AMDGPU::SReg_32RegClass.contains(SrcReg) ||</td></tr>
<tr><th id="523">523</th><td>         AMDGPU::AGPR_32RegClass.contains(SrcReg));</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <i>// First try to find defining accvgpr_write to avoid temporary registers.</i></td></tr>
<tr><th id="526">526</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="96Def" title='Def' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="96Def" data-ref-filename="96Def">Def</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>, <dfn class="local col7 decl" id="97E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="97E" data-ref-filename="97E">E</dfn> = <a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB" data-ref-filename="86MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def" data-ref-filename="96Def">Def</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#97E" title='E' data-ref="97E" data-ref-filename="97E">E</a>; ) {</td></tr>
<tr><th id="527">527</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def" data-ref-filename="96Def">Def</a>;</td></tr>
<tr><th id="528">528</th><td>    <b>if</b> (!<a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def" data-ref-filename="96Def">Def</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#90SrcReg" title='SrcReg' data-ref="90SrcReg" data-ref-filename="90SrcReg">SrcReg</a>, &amp;<a class="local col5 ref" href="#95RI" title='RI' data-ref="95RI" data-ref-filename="95RI">RI</a>))</td></tr>
<tr><th id="529">529</th><td>      <b>continue</b>;</td></tr>
<tr><th id="530">530</th><td>    <b>if</b> (<a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def" data-ref-filename="96Def">Def</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_WRITE_B32_e64">V_ACCVGPR_WRITE_B32_e64</a>)</td></tr>
<tr><th id="531">531</th><td>      <b>break</b>;</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="98DefOp" title='DefOp' data-type='llvm::MachineOperand &amp;' data-ref="98DefOp" data-ref-filename="98DefOp">DefOp</dfn> = <a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def" data-ref-filename="96Def">Def</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="534">534</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DefOp.isReg() || DefOp.isImm());</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>    <b>if</b> (<a class="local col8 ref" href="#98DefOp" title='DefOp' data-ref="98DefOp" data-ref-filename="98DefOp">DefOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="537">537</th><td>      <i>// Check that register source operand if not clobbered before MI.</i></td></tr>
<tr><th id="538">538</th><td><i>      // Immediate operands are always safe to propagate.</i></td></tr>
<tr><th id="539">539</th><td>      <em>bool</em> <dfn class="local col9 decl" id="99SafeToPropagate" title='SafeToPropagate' data-type='bool' data-ref="99SafeToPropagate" data-ref-filename="99SafeToPropagate">SafeToPropagate</dfn> = <b>true</b>;</td></tr>
<tr><th id="540">540</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="100I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="100I" data-ref-filename="100I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def" data-ref-filename="96Def">Def</a>; <a class="local col0 ref" href="#100I" title='I' data-ref="100I" data-ref-filename="100I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a> &amp;&amp; <a class="local col9 ref" href="#99SafeToPropagate" title='SafeToPropagate' data-ref="99SafeToPropagate" data-ref-filename="99SafeToPropagate">SafeToPropagate</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#100I" title='I' data-ref="100I" data-ref-filename="100I">I</a>)</td></tr>
<tr><th id="541">541</th><td>        <b>if</b> (<a class="local col0 ref" href="#100I" title='I' data-ref="100I" data-ref-filename="100I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="local col8 ref" href="#98DefOp" title='DefOp' data-ref="98DefOp" data-ref-filename="98DefOp">DefOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), &amp;<a class="local col5 ref" href="#95RI" title='RI' data-ref="95RI" data-ref-filename="95RI">RI</a>))</td></tr>
<tr><th id="542">542</th><td>          <a class="local col9 ref" href="#99SafeToPropagate" title='SafeToPropagate' data-ref="99SafeToPropagate" data-ref-filename="99SafeToPropagate">SafeToPropagate</a> = <b>false</b>;</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>      <b>if</b> (!<a class="local col9 ref" href="#99SafeToPropagate" title='SafeToPropagate' data-ref="99SafeToPropagate" data-ref-filename="99SafeToPropagate">SafeToPropagate</a>)</td></tr>
<tr><th id="545">545</th><td>        <b>break</b>;</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>      <a class="local col8 ref" href="#98DefOp" title='DefOp' data-ref="98DefOp" data-ref-filename="98DefOp">DefOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="548">548</th><td>    }</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="101Builder" title='Builder' data-type='llvm::MachineInstrBuilder' data-ref="101Builder" data-ref-filename="101Builder">Builder</dfn> =</td></tr>
<tr><th id="551">551</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB" data-ref-filename="86MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>, <a class="local col8 ref" href="#88DL" title='DL' data-ref="88DL" data-ref-filename="88DL">DL</a>, <a class="local col5 ref" href="#85TII" title='TII' data-ref="85TII" data-ref-filename="85TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_WRITE_B32_e64">V_ACCVGPR_WRITE_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#89DestReg" title='DestReg' data-ref="89DestReg" data-ref-filename="89DestReg">DestReg</a>)</td></tr>
<tr><th id="552">552</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#98DefOp" title='DefOp' data-ref="98DefOp" data-ref-filename="98DefOp">DefOp</a>);</td></tr>
<tr><th id="553">553</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#93ImpDefSuperReg" title='ImpDefSuperReg' data-ref="93ImpDefSuperReg" data-ref-filename="93ImpDefSuperReg">ImpDefSuperReg</a>)</td></tr>
<tr><th id="554">554</th><td>      <a class="local col1 ref" href="#101Builder" title='Builder' data-ref="101Builder" data-ref-filename="101Builder">Builder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#93ImpDefSuperReg" title='ImpDefSuperReg' data-ref="93ImpDefSuperReg" data-ref-filename="93ImpDefSuperReg">ImpDefSuperReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#94ImpUseSuperReg" title='ImpUseSuperReg' data-ref="94ImpUseSuperReg" data-ref-filename="94ImpUseSuperReg">ImpUseSuperReg</a>) {</td></tr>
<tr><th id="557">557</th><td>      <a class="local col1 ref" href="#101Builder" title='Builder' data-ref="101Builder" data-ref-filename="101Builder">Builder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#94ImpUseSuperReg" title='ImpUseSuperReg' data-ref="94ImpUseSuperReg" data-ref-filename="94ImpUseSuperReg">ImpUseSuperReg</a>,</td></tr>
<tr><th id="558">558</th><td>                     <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#91KillSrc" title='KillSrc' data-ref="91KillSrc" data-ref-filename="91KillSrc">KillSrc</a>) | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="559">559</th><td>    }</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>    <b>return</b>;</td></tr>
<tr><th id="562">562</th><td>  }</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>  <a class="local col2 ref" href="#92RS" title='RS' data-ref="92RS" data-ref-filename="92RS">RS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE" title='llvm::RegScavenger::enterBasicBlock' data-ref="_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE">enterBasicBlock</a>(<span class='refarg'><a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB" data-ref-filename="86MBB">MBB</a></span>);</td></tr>
<tr><th id="565">565</th><td>  <a class="local col2 ref" href="#92RS" title='RS' data-ref="92RS" data-ref-filename="92RS">RS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger7forwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::RegScavenger::forward' data-ref="_ZN4llvm12RegScavenger7forwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm12RegScavenger7forwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">forward</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>);</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <i>// Ideally we want to have three registers for a long reg_sequence copy</i></td></tr>
<tr><th id="568">568</th><td><i>  // to hide 2 waitstates between v_mov_b32 and accvgpr_write.</i></td></tr>
<tr><th id="569">569</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="102MaxVGPRs" title='MaxVGPRs' data-type='unsigned int' data-ref="102MaxVGPRs" data-ref-filename="102MaxVGPRs">MaxVGPRs</dfn> = <a class="local col5 ref" href="#95RI" title='RI' data-ref="95RI" data-ref-filename="95RI">RI</a>.<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>,</td></tr>
<tr><th id="570">570</th><td>                                             <span class='refarg'>*<a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB" data-ref-filename="86MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>);</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>  <i>// Registers in the sequence are allocated contiguously so we can just</i></td></tr>
<tr><th id="573">573</th><td><i>  // use register number to pick one of three round-robin temps.</i></td></tr>
<tr><th id="574">574</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="103RegNo" title='RegNo' data-type='unsigned int' data-ref="103RegNo" data-ref-filename="103RegNo">RegNo</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col9 ref" href="#89DestReg" title='DestReg' data-ref="89DestReg" data-ref-filename="89DestReg">DestReg</a> % <var>3</var>;</td></tr>
<tr><th id="575">575</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="104Tmp" title='Tmp' data-type='llvm::Register' data-ref="104Tmp" data-ref-filename="104Tmp">Tmp</dfn> = <a class="local col2 ref" href="#92RS" title='RS' data-ref="92RS" data-ref-filename="92RS">RS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassEib">scavengeRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <var>0</var>);</td></tr>
<tr><th id="576">576</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#104Tmp" title='Tmp' data-ref="104Tmp" data-ref-filename="104Tmp">Tmp</a>)</td></tr>
<tr><th id="577">577</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Cannot scavenge VGPR to copy to AGPR"</q>);</td></tr>
<tr><th id="578">578</th><td>  <a class="local col2 ref" href="#92RS" title='RS' data-ref="92RS" data-ref-filename="92RS">RS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" title='llvm::RegScavenger::setRegUsed' data-ref="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE">setRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#104Tmp" title='Tmp' data-ref="104Tmp" data-ref-filename="104Tmp">Tmp</a>);</td></tr>
<tr><th id="579">579</th><td>  <i>// Only loop through if there are any free registers left, otherwise</i></td></tr>
<tr><th id="580">580</th><td><i>  // scavenger may report a fatal error without emergency spill slot</i></td></tr>
<tr><th id="581">581</th><td><i>  // or spill with the slot.</i></td></tr>
<tr><th id="582">582</th><td>  <b>while</b> (<a class="local col3 ref" href="#103RegNo" title='RegNo' data-ref="103RegNo" data-ref-filename="103RegNo">RegNo</a>-- &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#92RS" title='RS' data-ref="92RS" data-ref-filename="92RS">RS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZNK4llvm12RegScavenger13FindUnusedRegEPKNS_19TargetRegisterClassE" title='llvm::RegScavenger::FindUnusedReg' data-ref="_ZNK4llvm12RegScavenger13FindUnusedRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12RegScavenger13FindUnusedRegEPKNS_19TargetRegisterClassE">FindUnusedReg</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>)) {</td></tr>
<tr><th id="583">583</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="105Tmp2" title='Tmp2' data-type='llvm::Register' data-ref="105Tmp2" data-ref-filename="105Tmp2">Tmp2</dfn> = <a class="local col2 ref" href="#92RS" title='RS' data-ref="92RS" data-ref-filename="92RS">RS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassEib">scavengeRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <var>0</var>);</td></tr>
<tr><th id="584">584</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#105Tmp2" title='Tmp2' data-ref="105Tmp2" data-ref-filename="105Tmp2">Tmp2</a> || <a class="local col5 ref" href="#95RI" title='RI' data-ref="95RI" data-ref-filename="95RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo13getHWRegIndexENS_10MCRegisterE" title='llvm::SIRegisterInfo::getHWRegIndex' data-ref="_ZNK4llvm14SIRegisterInfo13getHWRegIndexENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo13getHWRegIndexENS_10MCRegisterE">getHWRegIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#105Tmp2" title='Tmp2' data-ref="105Tmp2" data-ref-filename="105Tmp2">Tmp2</a>) &gt;= <a class="local col2 ref" href="#102MaxVGPRs" title='MaxVGPRs' data-ref="102MaxVGPRs" data-ref-filename="102MaxVGPRs">MaxVGPRs</a>)</td></tr>
<tr><th id="585">585</th><td>      <b>break</b>;</td></tr>
<tr><th id="586">586</th><td>    <a class="local col4 ref" href="#104Tmp" title='Tmp' data-ref="104Tmp" data-ref-filename="104Tmp">Tmp</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#105Tmp2" title='Tmp2' data-ref="105Tmp2" data-ref-filename="105Tmp2">Tmp2</a>;</td></tr>
<tr><th id="587">587</th><td>    <a class="local col2 ref" href="#92RS" title='RS' data-ref="92RS" data-ref-filename="92RS">RS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" title='llvm::RegScavenger::setRegUsed' data-ref="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE">setRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#104Tmp" title='Tmp' data-ref="104Tmp" data-ref-filename="104Tmp">Tmp</a>);</td></tr>
<tr><th id="588">588</th><td>  }</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>  <i>// Insert copy to temporary VGPR.</i></td></tr>
<tr><th id="591">591</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="106TmpCopyOp" title='TmpCopyOp' data-type='unsigned int' data-ref="106TmpCopyOp" data-ref-filename="106TmpCopyOp">TmpCopyOp</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>;</td></tr>
<tr><th id="592">592</th><td>  <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32RegClass" title='llvm::AMDGPU::AGPR_32RegClass' data-ref="llvm::AMDGPU::AGPR_32RegClass" data-ref-filename="llvm..AMDGPU..AGPR_32RegClass">AGPR_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#90SrcReg" title='SrcReg' data-ref="90SrcReg" data-ref-filename="90SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="593">593</th><td>    <a class="local col6 ref" href="#106TmpCopyOp" title='TmpCopyOp' data-ref="106TmpCopyOp" data-ref-filename="106TmpCopyOp">TmpCopyOp</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_READ_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_READ_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_READ_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_READ_B32_e64">V_ACCVGPR_READ_B32_e64</a>;</td></tr>
<tr><th id="594">594</th><td>  } <b>else</b> {</td></tr>
<tr><th id="595">595</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AMDGPU::SReg_32RegClass.contains(SrcReg));</td></tr>
<tr><th id="596">596</th><td>  }</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="107UseBuilder" title='UseBuilder' data-type='llvm::MachineInstrBuilder' data-ref="107UseBuilder" data-ref-filename="107UseBuilder">UseBuilder</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB" data-ref-filename="86MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>, <a class="local col8 ref" href="#88DL" title='DL' data-ref="88DL" data-ref-filename="88DL">DL</a>, <a class="local col5 ref" href="#85TII" title='TII' data-ref="85TII" data-ref-filename="85TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#106TmpCopyOp" title='TmpCopyOp' data-ref="106TmpCopyOp" data-ref-filename="106TmpCopyOp">TmpCopyOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#104Tmp" title='Tmp' data-ref="104Tmp" data-ref-filename="104Tmp">Tmp</a>)</td></tr>
<tr><th id="599">599</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#90SrcReg" title='SrcReg' data-ref="90SrcReg" data-ref-filename="90SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#91KillSrc" title='KillSrc' data-ref="91KillSrc" data-ref-filename="91KillSrc">KillSrc</a>));</td></tr>
<tr><th id="600">600</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#94ImpUseSuperReg" title='ImpUseSuperReg' data-ref="94ImpUseSuperReg" data-ref-filename="94ImpUseSuperReg">ImpUseSuperReg</a>) {</td></tr>
<tr><th id="601">601</th><td>    <a class="local col7 ref" href="#107UseBuilder" title='UseBuilder' data-ref="107UseBuilder" data-ref-filename="107UseBuilder">UseBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#94ImpUseSuperReg" title='ImpUseSuperReg' data-ref="94ImpUseSuperReg" data-ref-filename="94ImpUseSuperReg">ImpUseSuperReg</a>,</td></tr>
<tr><th id="602">602</th><td>                      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#91KillSrc" title='KillSrc' data-ref="91KillSrc" data-ref-filename="91KillSrc">KillSrc</a>) | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="603">603</th><td>  }</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="108DefBuilder" title='DefBuilder' data-type='llvm::MachineInstrBuilder' data-ref="108DefBuilder" data-ref-filename="108DefBuilder">DefBuilder</dfn></td></tr>
<tr><th id="606">606</th><td>    = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB" data-ref-filename="86MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>, <a class="local col8 ref" href="#88DL" title='DL' data-ref="88DL" data-ref-filename="88DL">DL</a>, <a class="local col5 ref" href="#85TII" title='TII' data-ref="85TII" data-ref-filename="85TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_WRITE_B32_e64">V_ACCVGPR_WRITE_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#89DestReg" title='DestReg' data-ref="89DestReg" data-ref-filename="89DestReg">DestReg</a>)</td></tr>
<tr><th id="607">607</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#104Tmp" title='Tmp' data-ref="104Tmp" data-ref-filename="104Tmp">Tmp</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#93ImpDefSuperReg" title='ImpDefSuperReg' data-ref="93ImpDefSuperReg" data-ref-filename="93ImpDefSuperReg">ImpDefSuperReg</a>)</td></tr>
<tr><th id="610">610</th><td>    <a class="local col8 ref" href="#108DefBuilder" title='DefBuilder' data-ref="108DefBuilder" data-ref-filename="108DefBuilder">DefBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#93ImpDefSuperReg" title='ImpDefSuperReg' data-ref="93ImpDefSuperReg" data-ref-filename="93ImpDefSuperReg">ImpDefSuperReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="611">611</th><td>}</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL14expandSGPRCopyRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegiste7998779" title='expandSGPRCopy' data-type='void expandSGPRCopy(const llvm::SIInstrInfo &amp; TII, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MI, const llvm::DebugLoc &amp; DL, llvm::MCRegister DestReg, llvm::MCRegister SrcReg, bool KillSrc, const llvm::TargetRegisterClass * RC, bool Forward)' data-ref="_ZL14expandSGPRCopyRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegiste7998779" data-ref-filename="_ZL14expandSGPRCopyRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegiste7998779">expandSGPRCopy</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col9 decl" id="109TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="109TII" data-ref-filename="109TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="110MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="110MBB" data-ref-filename="110MBB">MBB</dfn>,</td></tr>
<tr><th id="614">614</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="111MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="111MI" data-ref-filename="111MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="112DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="112DL" data-ref-filename="112DL">DL</dfn>,</td></tr>
<tr><th id="615">615</th><td>                           <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col3 decl" id="113DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="113DestReg" data-ref-filename="113DestReg">DestReg</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col4 decl" id="114SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="114SrcReg" data-ref-filename="114SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col5 decl" id="115KillSrc" title='KillSrc' data-type='bool' data-ref="115KillSrc" data-ref-filename="115KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="616">616</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="116RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="116RC" data-ref-filename="116RC">RC</dfn>, <em>bool</em> <dfn class="local col7 decl" id="117Forward" title='Forward' data-type='bool' data-ref="117Forward" data-ref-filename="117Forward">Forward</dfn>) {</td></tr>
<tr><th id="617">617</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col8 decl" id="118RI" title='RI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="118RI" data-ref-filename="118RI">RI</dfn> = <a class="local col9 ref" href="#109TII" title='TII' data-ref="109TII" data-ref-filename="109TII">TII</a>.<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="618">618</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt; <dfn class="local col9 decl" id="119BaseIndices" title='BaseIndices' data-type='ArrayRef&lt;int16_t&gt;' data-ref="119BaseIndices" data-ref-filename="119BaseIndices">BaseIndices</dfn> = <a class="local col8 ref" href="#118RI" title='RI' data-ref="118RI" data-ref-filename="118RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</a>(<a class="local col6 ref" href="#116RC" title='RC' data-ref="116RC" data-ref-filename="116RC">RC</a>, <var>4</var>);</td></tr>
<tr><th id="619">619</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="120I" title='I' data-type='MachineBasicBlock::iterator' data-ref="120I" data-ref-filename="120I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>;</td></tr>
<tr><th id="620">620</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="121FirstMI" title='FirstMI' data-type='llvm::MachineInstr *' data-ref="121FirstMI" data-ref-filename="121FirstMI">FirstMI</dfn> = <b>nullptr</b>, *<dfn class="local col2 decl" id="122LastMI" title='LastMI' data-type='llvm::MachineInstr *' data-ref="122LastMI" data-ref-filename="122LastMI">LastMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="123Idx" title='Idx' data-type='unsigned int' data-ref="123Idx" data-ref-filename="123Idx">Idx</dfn> = <var>0</var>; <a class="local col3 ref" href="#123Idx" title='Idx' data-ref="123Idx" data-ref-filename="123Idx">Idx</a> &lt; <a class="local col9 ref" href="#119BaseIndices" title='BaseIndices' data-ref="119BaseIndices" data-ref-filename="119BaseIndices">BaseIndices</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col3 ref" href="#123Idx" title='Idx' data-ref="123Idx" data-ref-filename="123Idx">Idx</a>) {</td></tr>
<tr><th id="623">623</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col4 decl" id="124SubIdx" title='SubIdx' data-type='int16_t' data-ref="124SubIdx" data-ref-filename="124SubIdx">SubIdx</dfn> = <a class="local col9 ref" href="#119BaseIndices" title='BaseIndices' data-ref="119BaseIndices" data-ref-filename="119BaseIndices">BaseIndices</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#123Idx" title='Idx' data-ref="123Idx" data-ref-filename="123Idx">Idx</a>]</a>;</td></tr>
<tr><th id="624">624</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="125Reg" title='Reg' data-type='llvm::Register' data-ref="125Reg" data-ref-filename="125Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#118RI" title='RI' data-ref="118RI" data-ref-filename="118RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col3 ref" href="#113DestReg" title='DestReg' data-ref="113DestReg" data-ref-filename="113DestReg">DestReg</a>, <a class="local col4 ref" href="#124SubIdx" title='SubIdx' data-ref="124SubIdx" data-ref-filename="124SubIdx">SubIdx</a>);</td></tr>
<tr><th id="625">625</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="126Opcode" title='Opcode' data-type='unsigned int' data-ref="126Opcode" data-ref-filename="126Opcode">Opcode</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>;</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>    <i>// Is SGPR aligned? If so try to combine with next.</i></td></tr>
<tr><th id="628">628</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="127Src" title='Src' data-type='llvm::Register' data-ref="127Src" data-ref-filename="127Src">Src</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#118RI" title='RI' data-ref="118RI" data-ref-filename="118RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#114SrcReg" title='SrcReg' data-ref="114SrcReg" data-ref-filename="114SrcReg">SrcReg</a>, <a class="local col4 ref" href="#124SubIdx" title='SubIdx' data-ref="124SubIdx" data-ref-filename="124SubIdx">SubIdx</a>);</td></tr>
<tr><th id="629">629</th><td>    <em>bool</em> <dfn class="local col8 decl" id="128AlignedDest" title='AlignedDest' data-type='bool' data-ref="128AlignedDest" data-ref-filename="128AlignedDest">AlignedDest</dfn> = ((<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#125Reg" title='Reg' data-ref="125Reg" data-ref-filename="125Reg">Reg</a> - <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR0" title='llvm::AMDGPU::SGPR0' data-ref="llvm::AMDGPU::SGPR0" data-ref-filename="llvm..AMDGPU..SGPR0">SGPR0</a>) % <var>2</var>) == <var>0</var>;</td></tr>
<tr><th id="630">630</th><td>    <em>bool</em> <dfn class="local col9 decl" id="129AlignedSrc" title='AlignedSrc' data-type='bool' data-ref="129AlignedSrc" data-ref-filename="129AlignedSrc">AlignedSrc</dfn> = ((<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#127Src" title='Src' data-ref="127Src" data-ref-filename="127Src">Src</a> - <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR0" title='llvm::AMDGPU::SGPR0' data-ref="llvm::AMDGPU::SGPR0" data-ref-filename="llvm..AMDGPU..SGPR0">SGPR0</a>) % <var>2</var>) == <var>0</var>;</td></tr>
<tr><th id="631">631</th><td>    <b>if</b> (<a class="local col8 ref" href="#128AlignedDest" title='AlignedDest' data-ref="128AlignedDest" data-ref-filename="128AlignedDest">AlignedDest</a> &amp;&amp; <a class="local col9 ref" href="#129AlignedSrc" title='AlignedSrc' data-ref="129AlignedSrc" data-ref-filename="129AlignedSrc">AlignedSrc</a> &amp;&amp; (<a class="local col3 ref" href="#123Idx" title='Idx' data-ref="123Idx" data-ref-filename="123Idx">Idx</a> + <var>1</var> &lt; <a class="local col9 ref" href="#119BaseIndices" title='BaseIndices' data-ref="119BaseIndices" data-ref-filename="119BaseIndices">BaseIndices</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>())) {</td></tr>
<tr><th id="632">632</th><td>      <i>// Can use SGPR64 copy</i></td></tr>
<tr><th id="633">633</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="130Channel" title='Channel' data-type='unsigned int' data-ref="130Channel" data-ref-filename="130Channel">Channel</dfn> = <a class="local col8 ref" href="#118RI" title='RI' data-ref="118RI" data-ref-filename="118RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj" title='llvm::SIRegisterInfo::getChannelFromSubReg' data-ref="_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj">getChannelFromSubReg</a>(<a class="local col4 ref" href="#124SubIdx" title='SubIdx' data-ref="124SubIdx" data-ref-filename="124SubIdx">SubIdx</a>);</td></tr>
<tr><th id="634">634</th><td>      <a class="local col4 ref" href="#124SubIdx" title='SubIdx' data-ref="124SubIdx" data-ref-filename="124SubIdx">SubIdx</a> = <a class="local col8 ref" href="#118RI" title='RI' data-ref="118RI" data-ref-filename="118RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" title='llvm::SIRegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" data-ref-filename="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj">getSubRegFromChannel</a>(<a class="local col0 ref" href="#130Channel" title='Channel' data-ref="130Channel" data-ref-filename="130Channel">Channel</a>, <var>2</var>);</td></tr>
<tr><th id="635">635</th><td>      <a class="local col6 ref" href="#126Opcode" title='Opcode' data-ref="126Opcode" data-ref-filename="126Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>;</td></tr>
<tr><th id="636">636</th><td>      <a class="local col3 ref" href="#123Idx" title='Idx' data-ref="123Idx" data-ref-filename="123Idx">Idx</a>++;</td></tr>
<tr><th id="637">637</th><td>    }</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>    <a class="local col2 ref" href="#122LastMI" title='LastMI' data-ref="122LastMI" data-ref-filename="122LastMI">LastMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#110MBB" title='MBB' data-ref="110MBB" data-ref-filename="110MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#120I" title='I' data-ref="120I" data-ref-filename="120I">I</a>, <a class="local col2 ref" href="#112DL" title='DL' data-ref="112DL" data-ref-filename="112DL">DL</a>, <a class="local col9 ref" href="#109TII" title='TII' data-ref="109TII" data-ref-filename="109TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#126Opcode" title='Opcode' data-ref="126Opcode" data-ref-filename="126Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#118RI" title='RI' data-ref="118RI" data-ref-filename="118RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col3 ref" href="#113DestReg" title='DestReg' data-ref="113DestReg" data-ref-filename="113DestReg">DestReg</a>, <a class="local col4 ref" href="#124SubIdx" title='SubIdx' data-ref="124SubIdx" data-ref-filename="124SubIdx">SubIdx</a>))</td></tr>
<tr><th id="640">640</th><td>                 .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#118RI" title='RI' data-ref="118RI" data-ref-filename="118RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#114SrcReg" title='SrcReg' data-ref="114SrcReg" data-ref-filename="114SrcReg">SrcReg</a>, <a class="local col4 ref" href="#124SubIdx" title='SubIdx' data-ref="124SubIdx" data-ref-filename="124SubIdx">SubIdx</a>))</td></tr>
<tr><th id="641">641</th><td>                 .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#114SrcReg" title='SrcReg' data-ref="114SrcReg" data-ref-filename="114SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>    <b>if</b> (!<a class="local col1 ref" href="#121FirstMI" title='FirstMI' data-ref="121FirstMI" data-ref-filename="121FirstMI">FirstMI</a>)</td></tr>
<tr><th id="644">644</th><td>      <a class="local col1 ref" href="#121FirstMI" title='FirstMI' data-ref="121FirstMI" data-ref-filename="121FirstMI">FirstMI</a> = <a class="local col2 ref" href="#122LastMI" title='LastMI' data-ref="122LastMI" data-ref-filename="122LastMI">LastMI</a>;</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>    <b>if</b> (!<a class="local col7 ref" href="#117Forward" title='Forward' data-ref="117Forward" data-ref-filename="117Forward">Forward</a>)</td></tr>
<tr><th id="647">647</th><td>      <a class="local col0 ref" href="#120I" title='I' data-ref="120I" data-ref-filename="120I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEi" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEi">--</a>;</td></tr>
<tr><th id="648">648</th><td>  }</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FirstMI &amp;&amp; LastMI);</td></tr>
<tr><th id="651">651</th><td>  <b>if</b> (!<a class="local col7 ref" href="#117Forward" title='Forward' data-ref="117Forward" data-ref-filename="117Forward">Forward</a>)</td></tr>
<tr><th id="652">652</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col1 ref" href="#121FirstMI" title='FirstMI' data-ref="121FirstMI" data-ref-filename="121FirstMI">FirstMI</a></span>, <span class='refarg'><a class="local col2 ref" href="#122LastMI" title='LastMI' data-ref="122LastMI" data-ref-filename="122LastMI">LastMI</a></span>);</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <a class="local col1 ref" href="#121FirstMI" title='FirstMI' data-ref="121FirstMI" data-ref-filename="121FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(</td></tr>
<tr><th id="655">655</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#113DestReg" title='DestReg' data-ref="113DestReg" data-ref-filename="113DestReg">DestReg</a>, <b>true</b> <i>/*IsDef*/</i>, <b>true</b> <i>/*IsImp*/</i>));</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td>  <b>if</b> (<a class="local col5 ref" href="#115KillSrc" title='KillSrc' data-ref="115KillSrc" data-ref-filename="115KillSrc">KillSrc</a>)</td></tr>
<tr><th id="658">658</th><td>    <a class="local col2 ref" href="#122LastMI" title='LastMI' data-ref="122LastMI" data-ref-filename="122LastMI">LastMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#114SrcReg" title='SrcReg' data-ref="114SrcReg" data-ref-filename="114SrcReg">SrcReg</a>, &amp;<a class="local col8 ref" href="#118RI" title='RI' data-ref="118RI" data-ref-filename="118RI">RI</a>);</td></tr>
<tr><th id="659">659</th><td>}</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::SIInstrInfo::copyPhysReg' data-ref="_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="131MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="131MBB" data-ref-filename="131MBB">MBB</dfn>,</td></tr>
<tr><th id="662">662</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="132MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="132MI" data-ref-filename="132MI">MI</dfn>,</td></tr>
<tr><th id="663">663</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="133DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="133DL" data-ref-filename="133DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col4 decl" id="134DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</dfn>,</td></tr>
<tr><th id="664">664</th><td>                              <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col5 decl" id="135SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="136KillSrc" title='KillSrc' data-type='bool' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="665">665</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="137RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="137RC" data-ref-filename="137RC">RC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>);</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>  <i>// FIXME: This is hack to resolve copies between 16 bit and 32 bit</i></td></tr>
<tr><th id="668">668</th><td><i>  // registers until all patterns are fixed.</i></td></tr>
<tr><th id="669">669</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#Fix16BitCopies" title='Fix16BitCopies' data-use='m' data-ref="Fix16BitCopies" data-ref-filename="Fix16BitCopies">Fix16BitCopies</a> &amp;&amp;</td></tr>
<tr><th id="670">670</th><td>      ((<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC" data-ref-filename="137RC">RC</a>) == <var>16</var>) ^</td></tr>
<tr><th id="671">671</th><td>       (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>)) == <var>16</var>))) {</td></tr>
<tr><th id="672">672</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> &amp;<dfn class="local col8 decl" id="138RegToFix" title='RegToFix' data-type='llvm::MCRegister &amp;' data-ref="138RegToFix" data-ref-filename="138RegToFix">RegToFix</dfn> = (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC" data-ref-filename="137RC">RC</a>) == <var>16</var>) ? <a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a> : <a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>;</td></tr>
<tr><th id="673">673</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="139Super" title='Super' data-type='llvm::MCRegister' data-ref="139Super" data-ref-filename="139Super">Super</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" title='llvm::SIRegisterInfo::get32BitRegister' data-ref="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" data-ref-filename="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt">get32BitRegister</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#138RegToFix" title='RegToFix' data-ref="138RegToFix" data-ref-filename="138RegToFix">RegToFix</a>);</td></tr>
<tr><th id="674">674</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RI.getSubReg(Super, AMDGPU::lo16) == RegToFix);</td></tr>
<tr><th id="675">675</th><td>    <a class="local col8 ref" href="#138RegToFix" title='RegToFix' data-ref="138RegToFix" data-ref-filename="138RegToFix">RegToFix</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSERKS0_" data-ref-filename="_ZN4llvm10MCRegisteraSERKS0_">=</a> <a class="local col9 ref" href="#139Super" title='Super' data-ref="139Super" data-ref-filename="139Super">Super</a>;</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>    <b>if</b> (<a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqERKS0_" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqERKS0_" data-ref-filename="_ZNK4llvm10MCRegistereqERKS0_">==</a> <a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>) {</td></tr>
<tr><th id="678">678</th><td>      <i>// Insert empty bundle since ExpandPostRA expects an instruction here.</i></td></tr>
<tr><th id="679">679</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUNDLE" title='llvm::AMDGPU::BUNDLE' data-ref="llvm::AMDGPU::BUNDLE" data-ref-filename="llvm..AMDGPU..BUNDLE">BUNDLE</a>));</td></tr>
<tr><th id="680">680</th><td>      <b>return</b>;</td></tr>
<tr><th id="681">681</th><td>    }</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>    <a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC" data-ref-filename="137RC">RC</a> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>);</td></tr>
<tr><th id="684">684</th><td>  }</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <b>if</b> (<a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC" data-ref-filename="137RC">RC</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>) {</td></tr>
<tr><th id="687">687</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AMDGPU::VGPR_32RegClass.contains(SrcReg) ||</td></tr>
<tr><th id="688">688</th><td>           AMDGPU::SReg_32RegClass.contains(SrcReg) ||</td></tr>
<tr><th id="689">689</th><td>           AMDGPU::AGPR_32RegClass.contains(SrcReg));</td></tr>
<tr><th id="690">690</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="140Opc" title='Opc' data-type='unsigned int' data-ref="140Opc" data-ref-filename="140Opc">Opc</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32RegClass" title='llvm::AMDGPU::AGPR_32RegClass' data-ref="llvm::AMDGPU::AGPR_32RegClass" data-ref-filename="llvm..AMDGPU..AGPR_32RegClass">AGPR_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>) ?</td></tr>
<tr><th id="691">691</th><td>                     <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_READ_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_READ_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_READ_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_READ_B32_e64">V_ACCVGPR_READ_B32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>;</td></tr>
<tr><th id="692">692</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#140Opc" title='Opc' data-ref="140Opc" data-ref-filename="140Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>)</td></tr>
<tr><th id="693">693</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>));</td></tr>
<tr><th id="694">694</th><td>    <b>return</b>;</td></tr>
<tr><th id="695">695</th><td>  }</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>  <b>if</b> (<a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC" data-ref-filename="137RC">RC</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a> ||</td></tr>
<tr><th id="698">698</th><td>      <a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC" data-ref-filename="137RC">RC</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>) {</td></tr>
<tr><th id="699">699</th><td>    <b>if</b> (<a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>) {</td></tr>
<tr><th id="700">700</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B32" title='llvm::AMDGPU::S_CSELECT_B32' data-ref="llvm::AMDGPU::S_CSELECT_B32" data-ref-filename="llvm..AMDGPU..S_CSELECT_B32">S_CSELECT_B32</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>)</td></tr>
<tr><th id="701">701</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)</td></tr>
<tr><th id="702">702</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="703">703</th><td>      <b>return</b>;</td></tr>
<tr><th id="704">704</th><td>    }</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>    <b>if</b> (<a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_LO" title='llvm::AMDGPU::VCC_LO' data-ref="llvm::AMDGPU::VCC_LO" data-ref-filename="llvm..AMDGPU..VCC_LO">VCC_LO</a>) {</td></tr>
<tr><th id="707">707</th><td>      <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="708">708</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_LO" title='llvm::AMDGPU::VCC_LO' data-ref="llvm::AMDGPU::VCC_LO" data-ref-filename="llvm..AMDGPU..VCC_LO">VCC_LO</a>)</td></tr>
<tr><th id="709">709</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>));</td></tr>
<tr><th id="710">710</th><td>      } <b>else</b> {</td></tr>
<tr><th id="711">711</th><td>        <i>// FIXME: Hack until VReg_1 removed.</i></td></tr>
<tr><th id="712">712</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AMDGPU::VGPR_32RegClass.contains(SrcReg));</td></tr>
<tr><th id="713">713</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_NE_U32_e32" title='llvm::AMDGPU::V_CMP_NE_U32_e32' data-ref="llvm::AMDGPU::V_CMP_NE_U32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_NE_U32_e32">V_CMP_NE_U32_e32</a>))</td></tr>
<tr><th id="714">714</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="715">715</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>));</td></tr>
<tr><th id="716">716</th><td>      }</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>      <b>return</b>;</td></tr>
<tr><th id="719">719</th><td>    }</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>    <b>if</b> (!<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="722">722</th><td>      <a class="tu ref fn" href="#_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc" title='reportIllegalCopy' data-use='c' data-ref="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc" data-ref-filename="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc">reportIllegalCopy</a>(<b>this</b>, <span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>);</td></tr>
<tr><th id="723">723</th><td>      <b>return</b>;</td></tr>
<tr><th id="724">724</th><td>    }</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>)</td></tr>
<tr><th id="727">727</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>));</td></tr>
<tr><th id="728">728</th><td>    <b>return</b>;</td></tr>
<tr><th id="729">729</th><td>  }</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>  <b>if</b> (<a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC" data-ref-filename="137RC">RC</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>) {</td></tr>
<tr><th id="732">732</th><td>    <b>if</b> (<a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>) {</td></tr>
<tr><th id="733">733</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B64" title='llvm::AMDGPU::S_CSELECT_B64' data-ref="llvm::AMDGPU::S_CSELECT_B64" data-ref-filename="llvm..AMDGPU..S_CSELECT_B64">S_CSELECT_B64</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>)</td></tr>
<tr><th id="734">734</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)</td></tr>
<tr><th id="735">735</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="736">736</th><td>      <b>return</b>;</td></tr>
<tr><th id="737">737</th><td>    }</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>    <b>if</b> (<a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>) {</td></tr>
<tr><th id="740">740</th><td>      <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="741">741</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>)</td></tr>
<tr><th id="742">742</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>));</td></tr>
<tr><th id="743">743</th><td>      } <b>else</b> {</td></tr>
<tr><th id="744">744</th><td>        <i>// FIXME: Hack until VReg_1 removed.</i></td></tr>
<tr><th id="745">745</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AMDGPU::VGPR_32RegClass.contains(SrcReg));</td></tr>
<tr><th id="746">746</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_NE_U32_e32" title='llvm::AMDGPU::V_CMP_NE_U32_e32' data-ref="llvm::AMDGPU::V_CMP_NE_U32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_NE_U32_e32">V_CMP_NE_U32_e32</a>))</td></tr>
<tr><th id="747">747</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="748">748</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>));</td></tr>
<tr><th id="749">749</th><td>      }</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>      <b>return</b>;</td></tr>
<tr><th id="752">752</th><td>    }</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>    <b>if</b> (!<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="755">755</th><td>      <a class="tu ref fn" href="#_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc" title='reportIllegalCopy' data-use='c' data-ref="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc" data-ref-filename="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc">reportIllegalCopy</a>(<b>this</b>, <span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>);</td></tr>
<tr><th id="756">756</th><td>      <b>return</b>;</td></tr>
<tr><th id="757">757</th><td>    }</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>)</td></tr>
<tr><th id="760">760</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>));</td></tr>
<tr><th id="761">761</th><td>    <b>return</b>;</td></tr>
<tr><th id="762">762</th><td>  }</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>  <b>if</b> (<a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>) {</td></tr>
<tr><th id="765">765</th><td>    <i>// Copying 64-bit or 32-bit sources to SCC barely makes sense,</i></td></tr>
<tr><th id="766">766</th><td><i>    // but SelectionDAG emits such copies for i1 sources.</i></td></tr>
<tr><th id="767">767</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="768">768</th><td>      <i>// This copy can only be produced by patterns</i></td></tr>
<tr><th id="769">769</th><td><i>      // with explicit SCC, which are known to be enabled</i></td></tr>
<tr><th id="770">770</th><td><i>      // only for subtargets with S_CMP_LG_U64 present.</i></td></tr>
<tr><th id="771">771</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ST.hasScalarCompareEq64());</td></tr>
<tr><th id="772">772</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LG_U64" title='llvm::AMDGPU::S_CMP_LG_U64' data-ref="llvm::AMDGPU::S_CMP_LG_U64" data-ref-filename="llvm..AMDGPU..S_CMP_LG_U64">S_CMP_LG_U64</a>))</td></tr>
<tr><th id="773">773</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>))</td></tr>
<tr><th id="774">774</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="775">775</th><td>    } <b>else</b> {</td></tr>
<tr><th id="776">776</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AMDGPU::SReg_32RegClass.contains(SrcReg));</td></tr>
<tr><th id="777">777</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LG_U32" title='llvm::AMDGPU::S_CMP_LG_U32' data-ref="llvm::AMDGPU::S_CMP_LG_U32" data-ref-filename="llvm..AMDGPU..S_CMP_LG_U32">S_CMP_LG_U32</a>))</td></tr>
<tr><th id="778">778</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>))</td></tr>
<tr><th id="779">779</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="780">780</th><td>    }</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>    <b>return</b>;</td></tr>
<tr><th id="783">783</th><td>  }</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>  <b>if</b> (<a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC" data-ref-filename="137RC">RC</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32RegClass" title='llvm::AMDGPU::AGPR_32RegClass' data-ref="llvm::AMDGPU::AGPR_32RegClass" data-ref-filename="llvm..AMDGPU..AGPR_32RegClass">AGPR_32RegClass</a>) {</td></tr>
<tr><th id="787">787</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="788">788</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_WRITE_B32_e64">V_ACCVGPR_WRITE_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>)</td></tr>
<tr><th id="789">789</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>));</td></tr>
<tr><th id="790">790</th><td>      <b>return</b>;</td></tr>
<tr><th id="791">791</th><td>    }</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>    <i>// FIXME: Pass should maintain scavenger to avoid scan through the block on</i></td></tr>
<tr><th id="794">794</th><td><i>    // every AGPR spill.</i></td></tr>
<tr><th id="795">795</th><td>    <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavengerC1Ev" title='llvm::RegScavenger::RegScavenger' data-ref="_ZN4llvm12RegScavengerC1Ev" data-ref-filename="_ZN4llvm12RegScavengerC1Ev"></a><dfn class="local col1 decl" id="141RS" title='RS' data-type='llvm::RegScavenger' data-ref="141RS" data-ref-filename="141RS">RS</dfn>;</td></tr>
<tr><th id="796">796</th><td>    <a class="tu ref fn" href="#_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234" title='indirectCopyToAGPR' data-use='c' data-ref="_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234" data-ref-filename="_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234">indirectCopyToAGPR</a>(*<b>this</b>, <span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>, <span class='refarg'><a class="local col1 ref" href="#141RS" title='RS' data-ref="141RS" data-ref-filename="141RS">RS</a></span>);</td></tr>
<tr><th id="797">797</th><td>    <b>return</b>;</td></tr>
<tr><th id="798">798</th><td>  }</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC" data-ref-filename="137RC">RC</a>) == <var>16</var>) {</td></tr>
<tr><th id="801">801</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AMDGPU::VGPR_LO16RegClass.contains(SrcReg) ||</td></tr>
<tr><th id="802">802</th><td>           AMDGPU::VGPR_HI16RegClass.contains(SrcReg) ||</td></tr>
<tr><th id="803">803</th><td>           AMDGPU::SReg_LO16RegClass.contains(SrcReg) ||</td></tr>
<tr><th id="804">804</th><td>           AMDGPU::AGPR_LO16RegClass.contains(SrcReg));</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>    <em>bool</em> <dfn class="local col2 decl" id="142IsSGPRDst" title='IsSGPRDst' data-type='bool' data-ref="142IsSGPRDst" data-ref-filename="142IsSGPRDst">IsSGPRDst</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_LO16RegClass" title='llvm::AMDGPU::SReg_LO16RegClass' data-ref="llvm::AMDGPU::SReg_LO16RegClass" data-ref-filename="llvm..AMDGPU..SReg_LO16RegClass">SReg_LO16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>);</td></tr>
<tr><th id="807">807</th><td>    <em>bool</em> <dfn class="local col3 decl" id="143IsSGPRSrc" title='IsSGPRSrc' data-type='bool' data-ref="143IsSGPRSrc" data-ref-filename="143IsSGPRSrc">IsSGPRSrc</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_LO16RegClass" title='llvm::AMDGPU::SReg_LO16RegClass' data-ref="llvm::AMDGPU::SReg_LO16RegClass" data-ref-filename="llvm..AMDGPU..SReg_LO16RegClass">SReg_LO16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>);</td></tr>
<tr><th id="808">808</th><td>    <em>bool</em> <dfn class="local col4 decl" id="144IsAGPRDst" title='IsAGPRDst' data-type='bool' data-ref="144IsAGPRDst" data-ref-filename="144IsAGPRDst">IsAGPRDst</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_LO16RegClass" title='llvm::AMDGPU::AGPR_LO16RegClass' data-ref="llvm::AMDGPU::AGPR_LO16RegClass" data-ref-filename="llvm..AMDGPU..AGPR_LO16RegClass">AGPR_LO16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>);</td></tr>
<tr><th id="809">809</th><td>    <em>bool</em> <dfn class="local col5 decl" id="145IsAGPRSrc" title='IsAGPRSrc' data-type='bool' data-ref="145IsAGPRSrc" data-ref-filename="145IsAGPRSrc">IsAGPRSrc</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_LO16RegClass" title='llvm::AMDGPU::AGPR_LO16RegClass' data-ref="llvm::AMDGPU::AGPR_LO16RegClass" data-ref-filename="llvm..AMDGPU..AGPR_LO16RegClass">AGPR_LO16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>);</td></tr>
<tr><th id="810">810</th><td>    <em>bool</em> <dfn class="local col6 decl" id="146DstLow" title='DstLow' data-type='bool' data-ref="146DstLow" data-ref-filename="146DstLow">DstLow</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_LO16RegClass" title='llvm::AMDGPU::VGPR_LO16RegClass' data-ref="llvm::AMDGPU::VGPR_LO16RegClass" data-ref-filename="llvm..AMDGPU..VGPR_LO16RegClass">VGPR_LO16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>) ||</td></tr>
<tr><th id="811">811</th><td>                  <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_LO16RegClass" title='llvm::AMDGPU::SReg_LO16RegClass' data-ref="llvm::AMDGPU::SReg_LO16RegClass" data-ref-filename="llvm..AMDGPU..SReg_LO16RegClass">SReg_LO16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>) ||</td></tr>
<tr><th id="812">812</th><td>                  <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_LO16RegClass" title='llvm::AMDGPU::AGPR_LO16RegClass' data-ref="llvm::AMDGPU::AGPR_LO16RegClass" data-ref-filename="llvm..AMDGPU..AGPR_LO16RegClass">AGPR_LO16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>);</td></tr>
<tr><th id="813">813</th><td>    <em>bool</em> <dfn class="local col7 decl" id="147SrcLow" title='SrcLow' data-type='bool' data-ref="147SrcLow" data-ref-filename="147SrcLow">SrcLow</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_LO16RegClass" title='llvm::AMDGPU::VGPR_LO16RegClass' data-ref="llvm::AMDGPU::VGPR_LO16RegClass" data-ref-filename="llvm..AMDGPU..VGPR_LO16RegClass">VGPR_LO16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>) ||</td></tr>
<tr><th id="814">814</th><td>                  <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_LO16RegClass" title='llvm::AMDGPU::SReg_LO16RegClass' data-ref="llvm::AMDGPU::SReg_LO16RegClass" data-ref-filename="llvm..AMDGPU..SReg_LO16RegClass">SReg_LO16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>) ||</td></tr>
<tr><th id="815">815</th><td>                  <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_LO16RegClass" title='llvm::AMDGPU::AGPR_LO16RegClass' data-ref="llvm::AMDGPU::AGPR_LO16RegClass" data-ref-filename="llvm..AMDGPU..AGPR_LO16RegClass">AGPR_LO16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>);</td></tr>
<tr><th id="816">816</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="148NewDestReg" title='NewDestReg' data-type='llvm::MCRegister' data-ref="148NewDestReg" data-ref-filename="148NewDestReg">NewDestReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" title='llvm::SIRegisterInfo::get32BitRegister' data-ref="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" data-ref-filename="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt">get32BitRegister</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>);</td></tr>
<tr><th id="817">817</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="149NewSrcReg" title='NewSrcReg' data-type='llvm::MCRegister' data-ref="149NewSrcReg" data-ref-filename="149NewSrcReg">NewSrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" title='llvm::SIRegisterInfo::get32BitRegister' data-ref="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" data-ref-filename="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt">get32BitRegister</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>);</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>    <b>if</b> (<a class="local col2 ref" href="#142IsSGPRDst" title='IsSGPRDst' data-ref="142IsSGPRDst" data-ref-filename="142IsSGPRDst">IsSGPRDst</a>) {</td></tr>
<tr><th id="820">820</th><td>      <b>if</b> (!<a class="local col3 ref" href="#143IsSGPRSrc" title='IsSGPRSrc' data-ref="143IsSGPRSrc" data-ref-filename="143IsSGPRSrc">IsSGPRSrc</a>) {</td></tr>
<tr><th id="821">821</th><td>        <a class="tu ref fn" href="#_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc" title='reportIllegalCopy' data-use='c' data-ref="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc" data-ref-filename="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc">reportIllegalCopy</a>(<b>this</b>, <span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>);</td></tr>
<tr><th id="822">822</th><td>        <b>return</b>;</td></tr>
<tr><th id="823">823</th><td>      }</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#148NewDestReg" title='NewDestReg' data-ref="148NewDestReg" data-ref-filename="148NewDestReg">NewDestReg</a>)</td></tr>
<tr><th id="826">826</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#149NewSrcReg" title='NewSrcReg' data-ref="149NewSrcReg" data-ref-filename="149NewSrcReg">NewSrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>));</td></tr>
<tr><th id="827">827</th><td>      <b>return</b>;</td></tr>
<tr><th id="828">828</th><td>    }</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>    <b>if</b> (<a class="local col4 ref" href="#144IsAGPRDst" title='IsAGPRDst' data-ref="144IsAGPRDst" data-ref-filename="144IsAGPRDst">IsAGPRDst</a> || <a class="local col5 ref" href="#145IsAGPRSrc" title='IsAGPRSrc' data-ref="145IsAGPRSrc" data-ref-filename="145IsAGPRSrc">IsAGPRSrc</a>) {</td></tr>
<tr><th id="831">831</th><td>      <b>if</b> (!<a class="local col6 ref" href="#146DstLow" title='DstLow' data-ref="146DstLow" data-ref-filename="146DstLow">DstLow</a> || !<a class="local col7 ref" href="#147SrcLow" title='SrcLow' data-ref="147SrcLow" data-ref-filename="147SrcLow">SrcLow</a>) {</td></tr>
<tr><th id="832">832</th><td>        <a class="tu ref fn" href="#_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc" title='reportIllegalCopy' data-use='c' data-ref="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc" data-ref-filename="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc">reportIllegalCopy</a>(<b>this</b>, <span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>,</td></tr>
<tr><th id="833">833</th><td>                          <q>"Cannot use hi16 subreg with an AGPR!"</q>);</td></tr>
<tr><th id="834">834</th><td>      }</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td>      <a class="virtual member fn" href="#_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::SIInstrInfo::copyPhysReg' data-ref="_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col8 ref" href="#148NewDestReg" title='NewDestReg' data-ref="148NewDestReg" data-ref-filename="148NewDestReg">NewDestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#149NewSrcReg" title='NewSrcReg' data-ref="149NewSrcReg" data-ref-filename="149NewSrcReg">NewSrcReg</a>, <a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>);</td></tr>
<tr><th id="837">837</th><td>      <b>return</b>;</td></tr>
<tr><th id="838">838</th><td>    }</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>    <b>if</b> (<a class="local col3 ref" href="#143IsSGPRSrc" title='IsSGPRSrc' data-ref="143IsSGPRSrc" data-ref-filename="143IsSGPRSrc">IsSGPRSrc</a> &amp;&amp; !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasSDWAScalarEv" title='llvm::GCNSubtarget::hasSDWAScalar' data-ref="_ZNK4llvm12GCNSubtarget13hasSDWAScalarEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13hasSDWAScalarEv">hasSDWAScalar</a>()) {</td></tr>
<tr><th id="841">841</th><td>      <b>if</b> (!<a class="local col6 ref" href="#146DstLow" title='DstLow' data-ref="146DstLow" data-ref-filename="146DstLow">DstLow</a> || !<a class="local col7 ref" href="#147SrcLow" title='SrcLow' data-ref="147SrcLow" data-ref-filename="147SrcLow">SrcLow</a>) {</td></tr>
<tr><th id="842">842</th><td>        <a class="tu ref fn" href="#_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc" title='reportIllegalCopy' data-use='c' data-ref="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc" data-ref-filename="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc">reportIllegalCopy</a>(<b>this</b>, <span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>,</td></tr>
<tr><th id="843">843</th><td>                          <q>"Cannot use hi16 subreg on VI!"</q>);</td></tr>
<tr><th id="844">844</th><td>      }</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#148NewDestReg" title='NewDestReg' data-ref="148NewDestReg" data-ref-filename="148NewDestReg">NewDestReg</a>)</td></tr>
<tr><th id="847">847</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#149NewSrcReg" title='NewSrcReg' data-ref="149NewSrcReg" data-ref-filename="149NewSrcReg">NewSrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>));</td></tr>
<tr><th id="848">848</th><td>      <b>return</b>;</td></tr>
<tr><th id="849">849</th><td>    }</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>    <em>auto</em> <dfn class="local col0 decl" id="150MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="150MIB" data-ref-filename="150MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_sdwa" title='llvm::AMDGPU::V_MOV_B32_sdwa' data-ref="llvm::AMDGPU::V_MOV_B32_sdwa" data-ref-filename="llvm..AMDGPU..V_MOV_B32_sdwa">V_MOV_B32_sdwa</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#148NewDestReg" title='NewDestReg' data-ref="148NewDestReg" data-ref-filename="148NewDestReg">NewDestReg</a>)</td></tr>
<tr><th id="852">852</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// src0_modifiers</i></td></tr>
<tr><th id="853">853</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#149NewSrcReg" title='NewSrcReg' data-ref="149NewSrcReg" data-ref-filename="149NewSrcReg">NewSrcReg</a>)</td></tr>
<tr><th id="854">854</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// clamp</i></td></tr>
<tr><th id="855">855</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#146DstLow" title='DstLow' data-ref="146DstLow" data-ref-filename="146DstLow">DstLow</a> ? <span class="namespace">AMDGPU::SDWA::</span><a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel" data-ref-filename="llvm..AMDGPU..SDWA..SdwaSel">SdwaSel</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::WORD_0" title='llvm::AMDGPU::SDWA::WORD_0' data-ref="llvm::AMDGPU::SDWA::WORD_0" data-ref-filename="llvm..AMDGPU..SDWA..WORD_0">WORD_0</a></td></tr>
<tr><th id="856">856</th><td>                     : <span class="namespace">AMDGPU::SDWA::</span><a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel" data-ref-filename="llvm..AMDGPU..SDWA..SdwaSel">SdwaSel</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::WORD_1" title='llvm::AMDGPU::SDWA::WORD_1' data-ref="llvm::AMDGPU::SDWA::WORD_1" data-ref-filename="llvm..AMDGPU..SDWA..WORD_1">WORD_1</a>)</td></tr>
<tr><th id="857">857</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::SDWA::</span><a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused" title='llvm::AMDGPU::SDWA::DstUnused' data-ref="llvm::AMDGPU::SDWA::DstUnused" data-ref-filename="llvm..AMDGPU..SDWA..DstUnused">DstUnused</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::UNUSED_PRESERVE" title='llvm::AMDGPU::SDWA::UNUSED_PRESERVE' data-ref="llvm::AMDGPU::SDWA::UNUSED_PRESERVE" data-ref-filename="llvm..AMDGPU..SDWA..UNUSED_PRESERVE">UNUSED_PRESERVE</a>)</td></tr>
<tr><th id="858">858</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#147SrcLow" title='SrcLow' data-ref="147SrcLow" data-ref-filename="147SrcLow">SrcLow</a> ? <span class="namespace">AMDGPU::SDWA::</span><a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel" data-ref-filename="llvm..AMDGPU..SDWA..SdwaSel">SdwaSel</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::WORD_0" title='llvm::AMDGPU::SDWA::WORD_0' data-ref="llvm::AMDGPU::SDWA::WORD_0" data-ref-filename="llvm..AMDGPU..SDWA..WORD_0">WORD_0</a></td></tr>
<tr><th id="859">859</th><td>                     : <span class="namespace">AMDGPU::SDWA::</span><a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel" data-ref-filename="llvm..AMDGPU..SDWA..SdwaSel">SdwaSel</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::WORD_1" title='llvm::AMDGPU::SDWA::WORD_1' data-ref="llvm::AMDGPU::SDWA::WORD_1" data-ref-filename="llvm..AMDGPU..SDWA..WORD_1">WORD_1</a>)</td></tr>
<tr><th id="860">860</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#148NewDestReg" title='NewDestReg' data-ref="148NewDestReg" data-ref-filename="148NewDestReg">NewDestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="861">861</th><td>    <i>// First implicit operand is $exec.</i></td></tr>
<tr><th id="862">862</th><td>    <a class="local col0 ref" href="#150MIB" title='MIB' data-ref="150MIB" data-ref-filename="150MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj" data-ref-filename="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<var>0</var>, <a class="local col0 ref" href="#150MIB" title='MIB' data-ref="150MIB" data-ref-filename="150MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="863">863</th><td>    <b>return</b>;</td></tr>
<tr><th id="864">864</th><td>  }</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>  <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="151Forward" title='Forward' data-type='const bool' data-ref="151Forward" data-ref-filename="151Forward">Forward</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo13getHWRegIndexENS_10MCRegisterE" title='llvm::SIRegisterInfo::getHWRegIndex' data-ref="_ZNK4llvm14SIRegisterInfo13getHWRegIndexENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo13getHWRegIndexENS_10MCRegisterE">getHWRegIndex</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>) &lt;= <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo13getHWRegIndexENS_10MCRegisterE" title='llvm::SIRegisterInfo::getHWRegIndex' data-ref="_ZNK4llvm14SIRegisterInfo13getHWRegIndexENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo13getHWRegIndexENS_10MCRegisterE">getHWRegIndex</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>);</td></tr>
<tr><th id="867">867</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC" data-ref-filename="137RC">RC</a>)) {</td></tr>
<tr><th id="868">868</th><td>    <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>))) {</td></tr>
<tr><th id="869">869</th><td>      <a class="tu ref fn" href="#_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc" title='reportIllegalCopy' data-use='c' data-ref="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc" data-ref-filename="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterESB_bPKc">reportIllegalCopy</a>(<b>this</b>, <span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>);</td></tr>
<tr><th id="870">870</th><td>      <b>return</b>;</td></tr>
<tr><th id="871">871</th><td>    }</td></tr>
<tr><th id="872">872</th><td>    <a class="tu ref fn" href="#_ZL14expandSGPRCopyRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegiste7998779" title='expandSGPRCopy' data-use='c' data-ref="_ZL14expandSGPRCopyRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegiste7998779" data-ref-filename="_ZL14expandSGPRCopyRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegiste7998779">expandSGPRCopy</a>(*<b>this</b>, <span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a>, <a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC" data-ref-filename="137RC">RC</a>, <a class="local col1 ref" href="#151Forward" title='Forward' data-ref="151Forward" data-ref-filename="151Forward">Forward</a>);</td></tr>
<tr><th id="873">873</th><td>    <b>return</b>;</td></tr>
<tr><th id="874">874</th><td>  }</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="152Opcode" title='Opcode' data-type='unsigned int' data-ref="152Opcode" data-ref-filename="152Opcode">Opcode</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>;</td></tr>
<tr><th id="877">877</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC" data-ref-filename="137RC">RC</a>)) {</td></tr>
<tr><th id="878">878</th><td>    <a class="local col2 ref" href="#152Opcode" title='Opcode' data-ref="152Opcode" data-ref-filename="152Opcode">Opcode</a> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>)) ?</td></tr>
<tr><th id="879">879</th><td>      <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_WRITE_B32_e64">V_ACCVGPR_WRITE_B32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSTRUCTION_LIST_END" title='llvm::AMDGPU::INSTRUCTION_LIST_END' data-ref="llvm::AMDGPU::INSTRUCTION_LIST_END" data-ref-filename="llvm..AMDGPU..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a>;</td></tr>
<tr><th id="880">880</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC" data-ref-filename="137RC">RC</a>) &amp;&amp; <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>))) {</td></tr>
<tr><th id="881">881</th><td>    <a class="local col2 ref" href="#152Opcode" title='Opcode' data-ref="152Opcode" data-ref-filename="152Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_READ_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_READ_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_READ_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_READ_B32_e64">V_ACCVGPR_READ_B32_e64</a>;</td></tr>
<tr><th id="882">882</th><td>  }</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>  <i>// For the cases where we need an intermediate instruction/temporary register</i></td></tr>
<tr><th id="885">885</th><td><i>  // (destination is an AGPR), we need a scavenger.</i></td></tr>
<tr><th id="886">886</th><td><i>  //</i></td></tr>
<tr><th id="887">887</th><td><i>  // FIXME: The pass should maintain this for us so we don't have to re-scan the</i></td></tr>
<tr><th id="888">888</th><td><i>  // whole block for every handled copy.</i></td></tr>
<tr><th id="889">889</th><td>  <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a>&gt; <span class='ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1Ev" data-ref-filename="_ZNSt10unique_ptrC1Ev"></span><dfn class="local col3 decl" id="153RS" title='RS' data-type='std::unique_ptr&lt;RegScavenger&gt;' data-ref="153RS" data-ref-filename="153RS">RS</dfn>;</td></tr>
<tr><th id="890">890</th><td>  <b>if</b> (<a class="local col2 ref" href="#152Opcode" title='Opcode' data-ref="152Opcode" data-ref-filename="152Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSTRUCTION_LIST_END" title='llvm::AMDGPU::INSTRUCTION_LIST_END' data-ref="llvm::AMDGPU::INSTRUCTION_LIST_END" data-ref-filename="llvm..AMDGPU..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a>)</td></tr>
<tr><th id="891">891</th><td>    <a class="local col3 ref" href="#153RS" title='RS' data-ref="153RS" data-ref-filename="153RS">RS</a>.<span class='ref fn' title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" data-ref-filename="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</span>(<b>new</b> <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a><a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavengerC1Ev" title='llvm::RegScavenger::RegScavenger' data-ref="_ZN4llvm12RegScavengerC1Ev" data-ref-filename="_ZN4llvm12RegScavengerC1Ev">(</a>));</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt; <dfn class="local col4 decl" id="154SubIndices" title='SubIndices' data-type='ArrayRef&lt;int16_t&gt;' data-ref="154SubIndices" data-ref-filename="154SubIndices">SubIndices</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</a>(<a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC" data-ref-filename="137RC">RC</a>, <var>4</var>);</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>  <i>// If there is an overlap, we can't kill the super-register on the last</i></td></tr>
<tr><th id="896">896</th><td><i>  // instruction, since it will also kill the components made live by this def.</i></td></tr>
<tr><th id="897">897</th><td>  <em>const</em> <em>bool</em> <dfn class="local col5 decl" id="155CanKillSuperReg" title='CanKillSuperReg' data-type='const bool' data-ref="155CanKillSuperReg" data-ref-filename="155CanKillSuperReg">CanKillSuperReg</dfn> = <a class="local col6 ref" href="#136KillSrc" title='KillSrc' data-ref="136KillSrc" data-ref-filename="136KillSrc">KillSrc</a> &amp;&amp; !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>);</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="156Idx" title='Idx' data-type='unsigned int' data-ref="156Idx" data-ref-filename="156Idx">Idx</dfn> = <var>0</var>; <a class="local col6 ref" href="#156Idx" title='Idx' data-ref="156Idx" data-ref-filename="156Idx">Idx</a> &lt; <a class="local col4 ref" href="#154SubIndices" title='SubIndices' data-ref="154SubIndices" data-ref-filename="154SubIndices">SubIndices</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col6 ref" href="#156Idx" title='Idx' data-ref="156Idx" data-ref-filename="156Idx">Idx</a>) {</td></tr>
<tr><th id="900">900</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="157SubIdx" title='SubIdx' data-type='unsigned int' data-ref="157SubIdx" data-ref-filename="157SubIdx">SubIdx</dfn>;</td></tr>
<tr><th id="901">901</th><td>    <b>if</b> (<a class="local col1 ref" href="#151Forward" title='Forward' data-ref="151Forward" data-ref-filename="151Forward">Forward</a>)</td></tr>
<tr><th id="902">902</th><td>      <a class="local col7 ref" href="#157SubIdx" title='SubIdx' data-ref="157SubIdx" data-ref-filename="157SubIdx">SubIdx</a> = <a class="local col4 ref" href="#154SubIndices" title='SubIndices' data-ref="154SubIndices" data-ref-filename="154SubIndices">SubIndices</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#156Idx" title='Idx' data-ref="156Idx" data-ref-filename="156Idx">Idx</a>]</a>;</td></tr>
<tr><th id="903">903</th><td>    <b>else</b></td></tr>
<tr><th id="904">904</th><td>      <a class="local col7 ref" href="#157SubIdx" title='SubIdx' data-ref="157SubIdx" data-ref-filename="157SubIdx">SubIdx</a> = <a class="local col4 ref" href="#154SubIndices" title='SubIndices' data-ref="154SubIndices" data-ref-filename="154SubIndices">SubIndices</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#154SubIndices" title='SubIndices' data-ref="154SubIndices" data-ref-filename="154SubIndices">SubIndices</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() - <a class="local col6 ref" href="#156Idx" title='Idx' data-ref="156Idx" data-ref-filename="156Idx">Idx</a> - <var>1</var>]</a>;</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td>    <em>bool</em> <dfn class="local col8 decl" id="158UseKill" title='UseKill' data-type='bool' data-ref="158UseKill" data-ref-filename="158UseKill">UseKill</dfn> = <a class="local col5 ref" href="#155CanKillSuperReg" title='CanKillSuperReg' data-ref="155CanKillSuperReg" data-ref-filename="155CanKillSuperReg">CanKillSuperReg</a> &amp;&amp; <a class="local col6 ref" href="#156Idx" title='Idx' data-ref="156Idx" data-ref-filename="156Idx">Idx</a> == <a class="local col4 ref" href="#154SubIndices" title='SubIndices' data-ref="154SubIndices" data-ref-filename="154SubIndices">SubIndices</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() - <var>1</var>;</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>    <b>if</b> (<a class="local col2 ref" href="#152Opcode" title='Opcode' data-ref="152Opcode" data-ref-filename="152Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSTRUCTION_LIST_END" title='llvm::AMDGPU::INSTRUCTION_LIST_END' data-ref="llvm::AMDGPU::INSTRUCTION_LIST_END" data-ref-filename="llvm..AMDGPU..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a>) {</td></tr>
<tr><th id="909">909</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="159ImpDefSuper" title='ImpDefSuper' data-type='llvm::Register' data-ref="159ImpDefSuper" data-ref-filename="159ImpDefSuper">ImpDefSuper</dfn> = <a class="local col6 ref" href="#156Idx" title='Idx' data-ref="156Idx" data-ref-filename="156Idx">Idx</a> == <var>0</var> ? <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>) : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="910">910</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="160ImpUseSuper" title='ImpUseSuper' data-type='llvm::Register' data-ref="160ImpUseSuper" data-ref-filename="160ImpUseSuper">ImpUseSuper</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>;</td></tr>
<tr><th id="911">911</th><td>      <a class="tu ref fn" href="#_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234" title='indirectCopyToAGPR' data-use='c' data-ref="_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234" data-ref-filename="_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234">indirectCopyToAGPR</a>(*<b>this</b>, <span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>, <a class="local col7 ref" href="#157SubIdx" title='SubIdx' data-ref="157SubIdx" data-ref-filename="157SubIdx">SubIdx</a>),</td></tr>
<tr><th id="912">912</th><td>                         <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="local col7 ref" href="#157SubIdx" title='SubIdx' data-ref="157SubIdx" data-ref-filename="157SubIdx">SubIdx</a>), <a class="local col8 ref" href="#158UseKill" title='UseKill' data-ref="158UseKill" data-ref-filename="158UseKill">UseKill</a>, <span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="local col3 ref" href="#153RS" title='RS' data-ref="153RS" data-ref-filename="153RS">RS</a></span>,</td></tr>
<tr><th id="913">913</th><td>                         <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#159ImpDefSuper" title='ImpDefSuper' data-ref="159ImpDefSuper" data-ref-filename="159ImpDefSuper">ImpDefSuper</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#160ImpUseSuper" title='ImpUseSuper' data-ref="160ImpUseSuper" data-ref-filename="160ImpUseSuper">ImpUseSuper</a>);</td></tr>
<tr><th id="914">914</th><td>    } <b>else</b> {</td></tr>
<tr><th id="915">915</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="161Builder" title='Builder' data-type='llvm::MachineInstrBuilder' data-ref="161Builder" data-ref-filename="161Builder">Builder</dfn> =</td></tr>
<tr><th id="916">916</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB" data-ref-filename="131MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#152Opcode" title='Opcode' data-ref="152Opcode" data-ref-filename="152Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>, <a class="local col7 ref" href="#157SubIdx" title='SubIdx' data-ref="157SubIdx" data-ref-filename="157SubIdx">SubIdx</a>))</td></tr>
<tr><th id="917">917</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="local col7 ref" href="#157SubIdx" title='SubIdx' data-ref="157SubIdx" data-ref-filename="157SubIdx">SubIdx</a>));</td></tr>
<tr><th id="918">918</th><td>      <b>if</b> (<a class="local col6 ref" href="#156Idx" title='Idx' data-ref="156Idx" data-ref-filename="156Idx">Idx</a> == <var>0</var>)</td></tr>
<tr><th id="919">919</th><td>        <a class="local col1 ref" href="#161Builder" title='Builder' data-ref="161Builder" data-ref-filename="161Builder">Builder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#134DestReg" title='DestReg' data-ref="134DestReg" data-ref-filename="134DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>      <a class="local col1 ref" href="#161Builder" title='Builder' data-ref="161Builder" data-ref-filename="161Builder">Builder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#135SrcReg" title='SrcReg' data-ref="135SrcReg" data-ref-filename="135SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#158UseKill" title='UseKill' data-ref="158UseKill" data-ref-filename="158UseKill">UseKill</a>) | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="922">922</th><td>    }</td></tr>
<tr><th id="923">923</th><td>  }</td></tr>
<tr><th id="924">924</th><td>}</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td><em>int</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj" title='llvm::SIInstrInfo::commuteOpcode' data-ref="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj">commuteOpcode</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="162Opcode" title='Opcode' data-type='unsigned int' data-ref="162Opcode" data-ref-filename="162Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="927">927</th><td>  <em>int</em> <dfn class="local col3 decl" id="163NewOpc" title='NewOpc' data-type='int' data-ref="163NewOpc" data-ref-filename="163NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>  <i>// Try to map original to commuted opcode</i></td></tr>
<tr><th id="930">930</th><td>  <a class="local col3 ref" href="#163NewOpc" title='NewOpc' data-ref="163NewOpc" data-ref-filename="163NewOpc">NewOpc</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU13getCommuteRevEt" title='llvm::AMDGPU::getCommuteRev' data-ref="_ZN4llvm6AMDGPU13getCommuteRevEt" data-ref-filename="_ZN4llvm6AMDGPU13getCommuteRevEt">getCommuteRev</a>(<a class="local col2 ref" href="#162Opcode" title='Opcode' data-ref="162Opcode" data-ref-filename="162Opcode">Opcode</a>);</td></tr>
<tr><th id="931">931</th><td>  <b>if</b> (<a class="local col3 ref" href="#163NewOpc" title='NewOpc' data-ref="163NewOpc" data-ref-filename="163NewOpc">NewOpc</a> != -<var>1</var>)</td></tr>
<tr><th id="932">932</th><td>    <i>// Check if the commuted (REV) opcode exists on the target.</i></td></tr>
<tr><th id="933">933</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col3 ref" href="#163NewOpc" title='NewOpc' data-ref="163NewOpc" data-ref-filename="163NewOpc">NewOpc</a>) != -<var>1</var> ? <a class="local col3 ref" href="#163NewOpc" title='NewOpc' data-ref="163NewOpc" data-ref-filename="163NewOpc">NewOpc</a> : -<var>1</var>;</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>  <i>// Try to map commuted to original opcode</i></td></tr>
<tr><th id="936">936</th><td>  <a class="local col3 ref" href="#163NewOpc" title='NewOpc' data-ref="163NewOpc" data-ref-filename="163NewOpc">NewOpc</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU14getCommuteOrigEt" title='llvm::AMDGPU::getCommuteOrig' data-ref="_ZN4llvm6AMDGPU14getCommuteOrigEt" data-ref-filename="_ZN4llvm6AMDGPU14getCommuteOrigEt">getCommuteOrig</a>(<a class="local col2 ref" href="#162Opcode" title='Opcode' data-ref="162Opcode" data-ref-filename="162Opcode">Opcode</a>);</td></tr>
<tr><th id="937">937</th><td>  <b>if</b> (<a class="local col3 ref" href="#163NewOpc" title='NewOpc' data-ref="163NewOpc" data-ref-filename="163NewOpc">NewOpc</a> != -<var>1</var>)</td></tr>
<tr><th id="938">938</th><td>    <i>// Check if the original (non-REV) opcode exists on the target.</i></td></tr>
<tr><th id="939">939</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col3 ref" href="#163NewOpc" title='NewOpc' data-ref="163NewOpc" data-ref-filename="163NewOpc">NewOpc</a>) != -<var>1</var> ? <a class="local col3 ref" href="#163NewOpc" title='NewOpc' data-ref="163NewOpc" data-ref-filename="163NewOpc">NewOpc</a> : -<var>1</var>;</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>  <b>return</b> <a class="local col2 ref" href="#162Opcode" title='Opcode' data-ref="162Opcode" data-ref-filename="162Opcode">Opcode</a>;</td></tr>
<tr><th id="942">942</th><td>}</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl" title='llvm::SIInstrInfo::materializeImmediate' data-ref="_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl" data-ref-filename="_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl">materializeImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="164MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="164MBB" data-ref-filename="164MBB">MBB</dfn>,</td></tr>
<tr><th id="945">945</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="165MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="165MI" data-ref-filename="165MI">MI</dfn>,</td></tr>
<tr><th id="946">946</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="166DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="166DL" data-ref-filename="166DL">DL</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="167DestReg" title='DestReg' data-type='unsigned int' data-ref="167DestReg" data-ref-filename="167DestReg">DestReg</dfn>,</td></tr>
<tr><th id="947">947</th><td>                                       <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="168Value" title='Value' data-type='int64_t' data-ref="168Value" data-ref-filename="168Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="948">948</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="169MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="169MRI" data-ref-filename="169MRI">MRI</dfn> = <a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB" data-ref-filename="164MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="949">949</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="170RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="170RegClass" data-ref-filename="170RegClass">RegClass</dfn> = <a class="local col9 ref" href="#169MRI" title='MRI' data-ref="169MRI" data-ref-filename="169MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#167DestReg" title='DestReg' data-ref="167DestReg" data-ref-filename="167DestReg">DestReg</a>);</td></tr>
<tr><th id="950">950</th><td>  <b>if</b> (<a class="local col0 ref" href="#170RegClass" title='RegClass' data-ref="170RegClass" data-ref-filename="170RegClass">RegClass</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a> ||</td></tr>
<tr><th id="951">951</th><td>      <a class="local col0 ref" href="#170RegClass" title='RegClass' data-ref="170RegClass" data-ref-filename="170RegClass">RegClass</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a> ||</td></tr>
<tr><th id="952">952</th><td>      <a class="local col0 ref" href="#170RegClass" title='RegClass' data-ref="170RegClass" data-ref-filename="170RegClass">RegClass</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a> ||</td></tr>
<tr><th id="953">953</th><td>      <a class="local col0 ref" href="#170RegClass" title='RegClass' data-ref="170RegClass" data-ref-filename="170RegClass">RegClass</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" title='llvm::AMDGPU::SReg_32_XM0_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0_XEXECRegClass">SReg_32_XM0_XEXECRegClass</a>) {</td></tr>
<tr><th id="954">954</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB" data-ref-filename="164MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI" data-ref-filename="165MI">MI</a>, <a class="local col6 ref" href="#166DL" title='DL' data-ref="166DL" data-ref-filename="166DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#167DestReg" title='DestReg' data-ref="167DestReg" data-ref-filename="167DestReg">DestReg</a>)</td></tr>
<tr><th id="955">955</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#168Value" title='Value' data-ref="168Value" data-ref-filename="168Value">Value</a>);</td></tr>
<tr><th id="956">956</th><td>    <b>return</b>;</td></tr>
<tr><th id="957">957</th><td>  }</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>  <b>if</b> (<a class="local col0 ref" href="#170RegClass" title='RegClass' data-ref="170RegClass" data-ref-filename="170RegClass">RegClass</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a> ||</td></tr>
<tr><th id="960">960</th><td>      <a class="local col0 ref" href="#170RegClass" title='RegClass' data-ref="170RegClass" data-ref-filename="170RegClass">RegClass</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClass" title='llvm::AMDGPU::SGPR_64RegClass' data-ref="llvm::AMDGPU::SGPR_64RegClass" data-ref-filename="llvm..AMDGPU..SGPR_64RegClass">SGPR_64RegClass</a> ||</td></tr>
<tr><th id="961">961</th><td>      <a class="local col0 ref" href="#170RegClass" title='RegClass' data-ref="170RegClass" data-ref-filename="170RegClass">RegClass</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64_XEXECRegClass" title='llvm::AMDGPU::SReg_64_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_64_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_64_XEXECRegClass">SReg_64_XEXECRegClass</a>) {</td></tr>
<tr><th id="962">962</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB" data-ref-filename="164MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI" data-ref-filename="165MI">MI</a>, <a class="local col6 ref" href="#166DL" title='DL' data-ref="166DL" data-ref-filename="166DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#167DestReg" title='DestReg' data-ref="167DestReg" data-ref-filename="167DestReg">DestReg</a>)</td></tr>
<tr><th id="963">963</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#168Value" title='Value' data-ref="168Value" data-ref-filename="168Value">Value</a>);</td></tr>
<tr><th id="964">964</th><td>    <b>return</b>;</td></tr>
<tr><th id="965">965</th><td>  }</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>  <b>if</b> (<a class="local col0 ref" href="#170RegClass" title='RegClass' data-ref="170RegClass" data-ref-filename="170RegClass">RegClass</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>) {</td></tr>
<tr><th id="968">968</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB" data-ref-filename="164MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI" data-ref-filename="165MI">MI</a>, <a class="local col6 ref" href="#166DL" title='DL' data-ref="166DL" data-ref-filename="166DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#167DestReg" title='DestReg' data-ref="167DestReg" data-ref-filename="167DestReg">DestReg</a>)</td></tr>
<tr><th id="969">969</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#168Value" title='Value' data-ref="168Value" data-ref-filename="168Value">Value</a>);</td></tr>
<tr><th id="970">970</th><td>    <b>return</b>;</td></tr>
<tr><th id="971">971</th><td>  }</td></tr>
<tr><th id="972">972</th><td>  <b>if</b> (<a class="local col0 ref" href="#170RegClass" title='RegClass' data-ref="170RegClass" data-ref-filename="170RegClass">RegClass</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>) {</td></tr>
<tr><th id="973">973</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB" data-ref-filename="164MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI" data-ref-filename="165MI">MI</a>, <a class="local col6 ref" href="#166DL" title='DL' data-ref="166DL" data-ref-filename="166DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B64_PSEUDO" title='llvm::AMDGPU::V_MOV_B64_PSEUDO' data-ref="llvm::AMDGPU::V_MOV_B64_PSEUDO" data-ref-filename="llvm..AMDGPU..V_MOV_B64_PSEUDO">V_MOV_B64_PSEUDO</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#167DestReg" title='DestReg' data-ref="167DestReg" data-ref-filename="167DestReg">DestReg</a>)</td></tr>
<tr><th id="974">974</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#168Value" title='Value' data-ref="168Value" data-ref-filename="168Value">Value</a>);</td></tr>
<tr><th id="975">975</th><td>    <b>return</b>;</td></tr>
<tr><th id="976">976</th><td>  }</td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="171EltSize" title='EltSize' data-type='unsigned int' data-ref="171EltSize" data-ref-filename="171EltSize">EltSize</dfn> = <var>4</var>;</td></tr>
<tr><th id="979">979</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="172Opcode" title='Opcode' data-type='unsigned int' data-ref="172Opcode" data-ref-filename="172Opcode">Opcode</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>;</td></tr>
<tr><th id="980">980</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col0 ref" href="#170RegClass" title='RegClass' data-ref="170RegClass" data-ref-filename="170RegClass">RegClass</a>)) {</td></tr>
<tr><th id="981">981</th><td>    <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col0 ref" href="#170RegClass" title='RegClass' data-ref="170RegClass" data-ref-filename="170RegClass">RegClass</a>) &gt; <var>32</var>) {</td></tr>
<tr><th id="982">982</th><td>      <a class="local col2 ref" href="#172Opcode" title='Opcode' data-ref="172Opcode" data-ref-filename="172Opcode">Opcode</a> =  <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>;</td></tr>
<tr><th id="983">983</th><td>      <a class="local col1 ref" href="#171EltSize" title='EltSize' data-ref="171EltSize" data-ref-filename="171EltSize">EltSize</a> = <var>8</var>;</td></tr>
<tr><th id="984">984</th><td>    } <b>else</b> {</td></tr>
<tr><th id="985">985</th><td>      <a class="local col2 ref" href="#172Opcode" title='Opcode' data-ref="172Opcode" data-ref-filename="172Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>;</td></tr>
<tr><th id="986">986</th><td>      <a class="local col1 ref" href="#171EltSize" title='EltSize' data-ref="171EltSize" data-ref-filename="171EltSize">EltSize</a> = <var>4</var>;</td></tr>
<tr><th id="987">987</th><td>    }</td></tr>
<tr><th id="988">988</th><td>  }</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt; <dfn class="local col3 decl" id="173SubIndices" title='SubIndices' data-type='ArrayRef&lt;int16_t&gt;' data-ref="173SubIndices" data-ref-filename="173SubIndices">SubIndices</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</a>(<a class="local col0 ref" href="#170RegClass" title='RegClass' data-ref="170RegClass" data-ref-filename="170RegClass">RegClass</a>, <a class="local col1 ref" href="#171EltSize" title='EltSize' data-ref="171EltSize" data-ref-filename="171EltSize">EltSize</a>);</td></tr>
<tr><th id="991">991</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="174Idx" title='Idx' data-type='unsigned int' data-ref="174Idx" data-ref-filename="174Idx">Idx</dfn> = <var>0</var>; <a class="local col4 ref" href="#174Idx" title='Idx' data-ref="174Idx" data-ref-filename="174Idx">Idx</a> &lt; <a class="local col3 ref" href="#173SubIndices" title='SubIndices' data-ref="173SubIndices" data-ref-filename="173SubIndices">SubIndices</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col4 ref" href="#174Idx" title='Idx' data-ref="174Idx" data-ref-filename="174Idx">Idx</a>) {</td></tr>
<tr><th id="992">992</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="175IdxValue" title='IdxValue' data-type='int64_t' data-ref="175IdxValue" data-ref-filename="175IdxValue">IdxValue</dfn> = <a class="local col4 ref" href="#174Idx" title='Idx' data-ref="174Idx" data-ref-filename="174Idx">Idx</a> == <var>0</var> ? <a class="local col8 ref" href="#168Value" title='Value' data-ref="168Value" data-ref-filename="168Value">Value</a> : <var>0</var>;</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="176Builder" title='Builder' data-type='llvm::MachineInstrBuilder' data-ref="176Builder" data-ref-filename="176Builder">Builder</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB" data-ref-filename="164MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI" data-ref-filename="165MI">MI</a>, <a class="local col6 ref" href="#166DL" title='DL' data-ref="166DL" data-ref-filename="166DL">DL</a>,</td></tr>
<tr><th id="995">995</th><td>      <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#172Opcode" title='Opcode' data-ref="172Opcode" data-ref-filename="172Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#167DestReg" title='DestReg' data-ref="167DestReg" data-ref-filename="167DestReg">DestReg</a>, <a class="local col3 ref" href="#173SubIndices" title='SubIndices' data-ref="173SubIndices" data-ref-filename="173SubIndices">SubIndices</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#174Idx" title='Idx' data-ref="174Idx" data-ref-filename="174Idx">Idx</a>]</a>));</td></tr>
<tr><th id="996">996</th><td>    <a class="local col6 ref" href="#176Builder" title='Builder' data-ref="176Builder" data-ref-filename="176Builder">Builder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#175IdxValue" title='IdxValue' data-ref="175IdxValue" data-ref-filename="175IdxValue">IdxValue</a>);</td></tr>
<tr><th id="997">997</th><td>  }</td></tr>
<tr><th id="998">998</th><td>}</td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="1001">1001</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo26getPreferredSelectRegClassEj" title='llvm::SIInstrInfo::getPreferredSelectRegClass' data-ref="_ZNK4llvm11SIInstrInfo26getPreferredSelectRegClassEj" data-ref-filename="_ZNK4llvm11SIInstrInfo26getPreferredSelectRegClassEj">getPreferredSelectRegClass</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="177Size" title='Size' data-type='unsigned int' data-ref="177Size" data-ref-filename="177Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="1002">1002</th><td>  <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>;</td></tr>
<tr><th id="1003">1003</th><td>}</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo18insertVectorSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8Register2118196" title='llvm::SIInstrInfo::insertVectorSelect' data-ref="_ZNK4llvm11SIInstrInfo18insertVectorSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8Register2118196" data-ref-filename="_ZNK4llvm11SIInstrInfo18insertVectorSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8Register2118196">insertVectorSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="178MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="178MBB" data-ref-filename="178MBB">MBB</dfn>,</td></tr>
<tr><th id="1006">1006</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="179I" title='I' data-type='MachineBasicBlock::iterator' data-ref="179I" data-ref-filename="179I">I</dfn>,</td></tr>
<tr><th id="1007">1007</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="180DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="180DL" data-ref-filename="180DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="181DstReg" title='DstReg' data-type='llvm::Register' data-ref="181DstReg" data-ref-filename="181DstReg">DstReg</dfn>,</td></tr>
<tr><th id="1008">1008</th><td>                                     <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="182Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="182Cond" data-ref-filename="182Cond">Cond</dfn>,</td></tr>
<tr><th id="1009">1009</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="183TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="183TrueReg" data-ref-filename="183TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="1010">1010</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="184FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="184FalseReg" data-ref-filename="184FalseReg">FalseReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1011">1011</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="185MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="185MRI" data-ref-filename="185MRI">MRI</dfn> = <a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1012">1012</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="186BoolXExecRC" title='BoolXExecRC' data-type='const llvm::TargetRegisterClass *' data-ref="186BoolXExecRC" data-ref-filename="186BoolXExecRC">BoolXExecRC</dfn> =</td></tr>
<tr><th id="1013">1013</th><td>    <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_1_XEXECRegClassID" title='llvm::AMDGPU::SReg_1_XEXECRegClassID' data-ref="llvm::AMDGPU::SReg_1_XEXECRegClassID" data-ref-filename="llvm..AMDGPU..SReg_1_XEXECRegClassID">SReg_1_XEXECRegClassID</a>);</td></tr>
<tr><th id="1014">1014</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getRegClass(DstReg) == &amp;AMDGPU::VGPR_32RegClass &amp;&amp;</td></tr>
<tr><th id="1015">1015</th><td>         <q>"Not a VGPR32 reg"</q>);</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>  <b>if</b> (<a class="local col2 ref" href="#182Cond" title='Cond' data-ref="182Cond" data-ref-filename="182Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="1018">1018</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="187SReg" title='SReg' data-type='llvm::Register' data-ref="187SReg" data-ref-filename="187SReg">SReg</dfn> = <a class="local col5 ref" href="#185MRI" title='MRI' data-ref="185MRI" data-ref-filename="185MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#186BoolXExecRC" title='BoolXExecRC' data-ref="186BoolXExecRC" data-ref-filename="186BoolXExecRC">BoolXExecRC</a>);</td></tr>
<tr><th id="1019">1019</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#187SReg" title='SReg' data-ref="187SReg" data-ref-filename="187SReg">SReg</a>)</td></tr>
<tr><th id="1020">1020</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#182Cond" title='Cond' data-ref="182Cond" data-ref-filename="182Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="1021">1021</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e64" title='llvm::AMDGPU::V_CNDMASK_B32_e64' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e64" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e64">V_CNDMASK_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#181DstReg" title='DstReg' data-ref="181DstReg" data-ref-filename="181DstReg">DstReg</a>)</td></tr>
<tr><th id="1022">1022</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1023">1023</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#184FalseReg" title='FalseReg' data-ref="184FalseReg" data-ref-filename="184FalseReg">FalseReg</a>)</td></tr>
<tr><th id="1024">1024</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1025">1025</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#183TrueReg" title='TrueReg' data-ref="183TrueReg" data-ref-filename="183TrueReg">TrueReg</a>)</td></tr>
<tr><th id="1026">1026</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#187SReg" title='SReg' data-ref="187SReg" data-ref-filename="187SReg">SReg</a>);</td></tr>
<tr><th id="1027">1027</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#182Cond" title='Cond' data-ref="182Cond" data-ref-filename="182Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var>) {</td></tr>
<tr><th id="1028">1028</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Cond[<var>0</var>].isImm() &amp;&amp; <q>"Cond[0] is not an immediate"</q>);</td></tr>
<tr><th id="1029">1029</th><td>    <b>switch</b> (<a class="local col2 ref" href="#182Cond" title='Cond' data-ref="182Cond" data-ref-filename="182Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="1030">1030</th><td>    <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SCC_TRUE" title='llvm::SIInstrInfo::SCC_TRUE' data-ref="llvm::SIInstrInfo::SCC_TRUE" data-ref-filename="llvm..SIInstrInfo..SCC_TRUE">SCC_TRUE</a>: {</td></tr>
<tr><th id="1031">1031</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="188SReg" title='SReg' data-type='llvm::Register' data-ref="188SReg" data-ref-filename="188SReg">SReg</dfn> = <a class="local col5 ref" href="#185MRI" title='MRI' data-ref="185MRI" data-ref-filename="185MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#186BoolXExecRC" title='BoolXExecRC' data-ref="186BoolXExecRC" data-ref-filename="186BoolXExecRC">BoolXExecRC</a>);</td></tr>
<tr><th id="1032">1032</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B32" title='llvm::AMDGPU::S_CSELECT_B32' data-ref="llvm::AMDGPU::S_CSELECT_B32" data-ref-filename="llvm..AMDGPU..S_CSELECT_B32">S_CSELECT_B32</a></td></tr>
<tr><th id="1033">1033</th><td>                                            : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B64" title='llvm::AMDGPU::S_CSELECT_B64' data-ref="llvm::AMDGPU::S_CSELECT_B64" data-ref-filename="llvm..AMDGPU..S_CSELECT_B64">S_CSELECT_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#188SReg" title='SReg' data-ref="188SReg" data-ref-filename="188SReg">SReg</a>)</td></tr>
<tr><th id="1034">1034</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)</td></tr>
<tr><th id="1035">1035</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1036">1036</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e64" title='llvm::AMDGPU::V_CNDMASK_B32_e64' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e64" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e64">V_CNDMASK_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#181DstReg" title='DstReg' data-ref="181DstReg" data-ref-filename="181DstReg">DstReg</a>)</td></tr>
<tr><th id="1037">1037</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1038">1038</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#184FalseReg" title='FalseReg' data-ref="184FalseReg" data-ref-filename="184FalseReg">FalseReg</a>)</td></tr>
<tr><th id="1039">1039</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1040">1040</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#183TrueReg" title='TrueReg' data-ref="183TrueReg" data-ref-filename="183TrueReg">TrueReg</a>)</td></tr>
<tr><th id="1041">1041</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#188SReg" title='SReg' data-ref="188SReg" data-ref-filename="188SReg">SReg</a>);</td></tr>
<tr><th id="1042">1042</th><td>      <b>break</b>;</td></tr>
<tr><th id="1043">1043</th><td>    }</td></tr>
<tr><th id="1044">1044</th><td>    <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SCC_FALSE" title='llvm::SIInstrInfo::SCC_FALSE' data-ref="llvm::SIInstrInfo::SCC_FALSE" data-ref-filename="llvm..SIInstrInfo..SCC_FALSE">SCC_FALSE</a>: {</td></tr>
<tr><th id="1045">1045</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="189SReg" title='SReg' data-type='llvm::Register' data-ref="189SReg" data-ref-filename="189SReg">SReg</dfn> = <a class="local col5 ref" href="#185MRI" title='MRI' data-ref="185MRI" data-ref-filename="185MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#186BoolXExecRC" title='BoolXExecRC' data-ref="186BoolXExecRC" data-ref-filename="186BoolXExecRC">BoolXExecRC</a>);</td></tr>
<tr><th id="1046">1046</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B32" title='llvm::AMDGPU::S_CSELECT_B32' data-ref="llvm::AMDGPU::S_CSELECT_B32" data-ref-filename="llvm..AMDGPU..S_CSELECT_B32">S_CSELECT_B32</a></td></tr>
<tr><th id="1047">1047</th><td>                                            : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B64" title='llvm::AMDGPU::S_CSELECT_B64' data-ref="llvm::AMDGPU::S_CSELECT_B64" data-ref-filename="llvm..AMDGPU..S_CSELECT_B64">S_CSELECT_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#189SReg" title='SReg' data-ref="189SReg" data-ref-filename="189SReg">SReg</a>)</td></tr>
<tr><th id="1048">1048</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1049">1049</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>);</td></tr>
<tr><th id="1050">1050</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e64" title='llvm::AMDGPU::V_CNDMASK_B32_e64' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e64" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e64">V_CNDMASK_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#181DstReg" title='DstReg' data-ref="181DstReg" data-ref-filename="181DstReg">DstReg</a>)</td></tr>
<tr><th id="1051">1051</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1052">1052</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#184FalseReg" title='FalseReg' data-ref="184FalseReg" data-ref-filename="184FalseReg">FalseReg</a>)</td></tr>
<tr><th id="1053">1053</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1054">1054</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#183TrueReg" title='TrueReg' data-ref="183TrueReg" data-ref-filename="183TrueReg">TrueReg</a>)</td></tr>
<tr><th id="1055">1055</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#189SReg" title='SReg' data-ref="189SReg" data-ref-filename="189SReg">SReg</a>);</td></tr>
<tr><th id="1056">1056</th><td>      <b>break</b>;</td></tr>
<tr><th id="1057">1057</th><td>    }</td></tr>
<tr><th id="1058">1058</th><td>    <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::VCCNZ" title='llvm::SIInstrInfo::VCCNZ' data-ref="llvm::SIInstrInfo::VCCNZ" data-ref-filename="llvm..SIInstrInfo..VCCNZ">VCCNZ</a>: {</td></tr>
<tr><th id="1059">1059</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="190RegOp" title='RegOp' data-type='llvm::MachineOperand' data-ref="190RegOp" data-ref-filename="190RegOp">RegOp</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col2 ref" href="#182Cond" title='Cond' data-ref="182Cond" data-ref-filename="182Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="1060">1060</th><td>      <a class="local col0 ref" href="#190RegOp" title='RegOp' data-ref="190RegOp" data-ref-filename="190RegOp">RegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb" data-ref-filename="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>(<b>false</b>);</td></tr>
<tr><th id="1061">1061</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="191SReg" title='SReg' data-type='llvm::Register' data-ref="191SReg" data-ref-filename="191SReg">SReg</dfn> = <a class="local col5 ref" href="#185MRI" title='MRI' data-ref="185MRI" data-ref-filename="185MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#186BoolXExecRC" title='BoolXExecRC' data-ref="186BoolXExecRC" data-ref-filename="186BoolXExecRC">BoolXExecRC</a>);</td></tr>
<tr><th id="1062">1062</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#191SReg" title='SReg' data-ref="191SReg" data-ref-filename="191SReg">SReg</a>)</td></tr>
<tr><th id="1063">1063</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#190RegOp" title='RegOp' data-ref="190RegOp" data-ref-filename="190RegOp">RegOp</a>);</td></tr>
<tr><th id="1064">1064</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e64" title='llvm::AMDGPU::V_CNDMASK_B32_e64' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e64" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e64">V_CNDMASK_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#181DstReg" title='DstReg' data-ref="181DstReg" data-ref-filename="181DstReg">DstReg</a>)</td></tr>
<tr><th id="1065">1065</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1066">1066</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#184FalseReg" title='FalseReg' data-ref="184FalseReg" data-ref-filename="184FalseReg">FalseReg</a>)</td></tr>
<tr><th id="1067">1067</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1068">1068</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#183TrueReg" title='TrueReg' data-ref="183TrueReg" data-ref-filename="183TrueReg">TrueReg</a>)</td></tr>
<tr><th id="1069">1069</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#191SReg" title='SReg' data-ref="191SReg" data-ref-filename="191SReg">SReg</a>);</td></tr>
<tr><th id="1070">1070</th><td>      <b>break</b>;</td></tr>
<tr><th id="1071">1071</th><td>    }</td></tr>
<tr><th id="1072">1072</th><td>    <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::VCCZ" title='llvm::SIInstrInfo::VCCZ' data-ref="llvm::SIInstrInfo::VCCZ" data-ref-filename="llvm..SIInstrInfo..VCCZ">VCCZ</a>: {</td></tr>
<tr><th id="1073">1073</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col2 decl" id="192RegOp" title='RegOp' data-type='llvm::MachineOperand' data-ref="192RegOp" data-ref-filename="192RegOp">RegOp</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col2 ref" href="#182Cond" title='Cond' data-ref="182Cond" data-ref-filename="182Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="1074">1074</th><td>      <a class="local col2 ref" href="#192RegOp" title='RegOp' data-ref="192RegOp" data-ref-filename="192RegOp">RegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb" data-ref-filename="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>(<b>false</b>);</td></tr>
<tr><th id="1075">1075</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="193SReg" title='SReg' data-type='llvm::Register' data-ref="193SReg" data-ref-filename="193SReg">SReg</dfn> = <a class="local col5 ref" href="#185MRI" title='MRI' data-ref="185MRI" data-ref-filename="185MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#186BoolXExecRC" title='BoolXExecRC' data-ref="186BoolXExecRC" data-ref-filename="186BoolXExecRC">BoolXExecRC</a>);</td></tr>
<tr><th id="1076">1076</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#193SReg" title='SReg' data-ref="193SReg" data-ref-filename="193SReg">SReg</a>)</td></tr>
<tr><th id="1077">1077</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#192RegOp" title='RegOp' data-ref="192RegOp" data-ref-filename="192RegOp">RegOp</a>);</td></tr>
<tr><th id="1078">1078</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e64" title='llvm::AMDGPU::V_CNDMASK_B32_e64' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e64" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e64">V_CNDMASK_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#181DstReg" title='DstReg' data-ref="181DstReg" data-ref-filename="181DstReg">DstReg</a>)</td></tr>
<tr><th id="1079">1079</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1080">1080</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#183TrueReg" title='TrueReg' data-ref="183TrueReg" data-ref-filename="183TrueReg">TrueReg</a>)</td></tr>
<tr><th id="1081">1081</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1082">1082</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#184FalseReg" title='FalseReg' data-ref="184FalseReg" data-ref-filename="184FalseReg">FalseReg</a>)</td></tr>
<tr><th id="1083">1083</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#193SReg" title='SReg' data-ref="193SReg" data-ref-filename="193SReg">SReg</a>);</td></tr>
<tr><th id="1084">1084</th><td>      <b>break</b>;</td></tr>
<tr><th id="1085">1085</th><td>    }</td></tr>
<tr><th id="1086">1086</th><td>    <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::EXECNZ" title='llvm::SIInstrInfo::EXECNZ' data-ref="llvm::SIInstrInfo::EXECNZ" data-ref-filename="llvm..SIInstrInfo..EXECNZ">EXECNZ</a>: {</td></tr>
<tr><th id="1087">1087</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="194SReg" title='SReg' data-type='llvm::Register' data-ref="194SReg" data-ref-filename="194SReg">SReg</dfn> = <a class="local col5 ref" href="#185MRI" title='MRI' data-ref="185MRI" data-ref-filename="185MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#186BoolXExecRC" title='BoolXExecRC' data-ref="186BoolXExecRC" data-ref-filename="186BoolXExecRC">BoolXExecRC</a>);</td></tr>
<tr><th id="1088">1088</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="195SReg2" title='SReg2' data-type='llvm::Register' data-ref="195SReg2" data-ref-filename="195SReg2">SReg2</dfn> = <a class="local col5 ref" href="#185MRI" title='MRI' data-ref="185MRI" data-ref-filename="185MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>());</td></tr>
<tr><th id="1089">1089</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B32" title='llvm::AMDGPU::S_OR_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B32">S_OR_SAVEEXEC_B32</a></td></tr>
<tr><th id="1090">1090</th><td>                                            : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B64" title='llvm::AMDGPU::S_OR_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B64">S_OR_SAVEEXEC_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#195SReg2" title='SReg2' data-ref="195SReg2" data-ref-filename="195SReg2">SReg2</a>)</td></tr>
<tr><th id="1091">1091</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1092">1092</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B32" title='llvm::AMDGPU::S_CSELECT_B32' data-ref="llvm::AMDGPU::S_CSELECT_B32" data-ref-filename="llvm..AMDGPU..S_CSELECT_B32">S_CSELECT_B32</a></td></tr>
<tr><th id="1093">1093</th><td>                                            : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B64" title='llvm::AMDGPU::S_CSELECT_B64' data-ref="llvm::AMDGPU::S_CSELECT_B64" data-ref-filename="llvm..AMDGPU..S_CSELECT_B64">S_CSELECT_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#194SReg" title='SReg' data-ref="194SReg" data-ref-filename="194SReg">SReg</a>)</td></tr>
<tr><th id="1094">1094</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)</td></tr>
<tr><th id="1095">1095</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1096">1096</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e64" title='llvm::AMDGPU::V_CNDMASK_B32_e64' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e64" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e64">V_CNDMASK_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#181DstReg" title='DstReg' data-ref="181DstReg" data-ref-filename="181DstReg">DstReg</a>)</td></tr>
<tr><th id="1097">1097</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1098">1098</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#184FalseReg" title='FalseReg' data-ref="184FalseReg" data-ref-filename="184FalseReg">FalseReg</a>)</td></tr>
<tr><th id="1099">1099</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1100">1100</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#183TrueReg" title='TrueReg' data-ref="183TrueReg" data-ref-filename="183TrueReg">TrueReg</a>)</td></tr>
<tr><th id="1101">1101</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#194SReg" title='SReg' data-ref="194SReg" data-ref-filename="194SReg">SReg</a>);</td></tr>
<tr><th id="1102">1102</th><td>      <b>break</b>;</td></tr>
<tr><th id="1103">1103</th><td>    }</td></tr>
<tr><th id="1104">1104</th><td>    <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::EXECZ" title='llvm::SIInstrInfo::EXECZ' data-ref="llvm::SIInstrInfo::EXECZ" data-ref-filename="llvm..SIInstrInfo..EXECZ">EXECZ</a>: {</td></tr>
<tr><th id="1105">1105</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="196SReg" title='SReg' data-type='llvm::Register' data-ref="196SReg" data-ref-filename="196SReg">SReg</dfn> = <a class="local col5 ref" href="#185MRI" title='MRI' data-ref="185MRI" data-ref-filename="185MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#186BoolXExecRC" title='BoolXExecRC' data-ref="186BoolXExecRC" data-ref-filename="186BoolXExecRC">BoolXExecRC</a>);</td></tr>
<tr><th id="1106">1106</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="197SReg2" title='SReg2' data-type='llvm::Register' data-ref="197SReg2" data-ref-filename="197SReg2">SReg2</dfn> = <a class="local col5 ref" href="#185MRI" title='MRI' data-ref="185MRI" data-ref-filename="185MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>());</td></tr>
<tr><th id="1107">1107</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B32" title='llvm::AMDGPU::S_OR_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B32">S_OR_SAVEEXEC_B32</a></td></tr>
<tr><th id="1108">1108</th><td>                                            : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B64" title='llvm::AMDGPU::S_OR_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B64">S_OR_SAVEEXEC_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#197SReg2" title='SReg2' data-ref="197SReg2" data-ref-filename="197SReg2">SReg2</a>)</td></tr>
<tr><th id="1109">1109</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1110">1110</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B32" title='llvm::AMDGPU::S_CSELECT_B32' data-ref="llvm::AMDGPU::S_CSELECT_B32" data-ref-filename="llvm..AMDGPU..S_CSELECT_B32">S_CSELECT_B32</a></td></tr>
<tr><th id="1111">1111</th><td>                                            : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B64" title='llvm::AMDGPU::S_CSELECT_B64' data-ref="llvm::AMDGPU::S_CSELECT_B64" data-ref-filename="llvm..AMDGPU..S_CSELECT_B64">S_CSELECT_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#196SReg" title='SReg' data-ref="196SReg" data-ref-filename="196SReg">SReg</a>)</td></tr>
<tr><th id="1112">1112</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1113">1113</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>);</td></tr>
<tr><th id="1114">1114</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#178MBB" title='MBB' data-ref="178MBB" data-ref-filename="178MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>, <a class="local col0 ref" href="#180DL" title='DL' data-ref="180DL" data-ref-filename="180DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e64" title='llvm::AMDGPU::V_CNDMASK_B32_e64' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e64" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e64">V_CNDMASK_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#181DstReg" title='DstReg' data-ref="181DstReg" data-ref-filename="181DstReg">DstReg</a>)</td></tr>
<tr><th id="1115">1115</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1116">1116</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#184FalseReg" title='FalseReg' data-ref="184FalseReg" data-ref-filename="184FalseReg">FalseReg</a>)</td></tr>
<tr><th id="1117">1117</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1118">1118</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#183TrueReg" title='TrueReg' data-ref="183TrueReg" data-ref-filename="183TrueReg">TrueReg</a>)</td></tr>
<tr><th id="1119">1119</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#196SReg" title='SReg' data-ref="196SReg" data-ref-filename="196SReg">SReg</a>);</td></tr>
<tr><th id="1120">1120</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled branch predicate EXECZ"</q>);</td></tr>
<tr><th id="1121">1121</th><td>      <b>break</b>;</td></tr>
<tr><th id="1122">1122</th><td>    }</td></tr>
<tr><th id="1123">1123</th><td>    <b>default</b>:</td></tr>
<tr><th id="1124">1124</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid branch predicate"</q>);</td></tr>
<tr><th id="1125">1125</th><td>    }</td></tr>
<tr><th id="1126">1126</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1127">1127</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Can only handle Cond size 1 or 2"</q>);</td></tr>
<tr><th id="1128">1128</th><td>  }</td></tr>
<tr><th id="1129">1129</th><td>}</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo8insertEQEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEi" title='llvm::SIInstrInfo::insertEQ' data-ref="_ZNK4llvm11SIInstrInfo8insertEQEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEi" data-ref-filename="_ZNK4llvm11SIInstrInfo8insertEQEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEi">insertEQ</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="198MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="198MBB" data-ref-filename="198MBB">MBB</dfn>,</td></tr>
<tr><th id="1132">1132</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="199I" title='I' data-type='MachineBasicBlock::iterator' data-ref="199I" data-ref-filename="199I">I</dfn>,</td></tr>
<tr><th id="1133">1133</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="200DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="200DL" data-ref-filename="200DL">DL</dfn>,</td></tr>
<tr><th id="1134">1134</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="201SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="201SrcReg" data-ref-filename="201SrcReg">SrcReg</dfn>, <em>int</em> <dfn class="local col2 decl" id="202Value" title='Value' data-type='int' data-ref="202Value" data-ref-filename="202Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="1135">1135</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="203MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="203MRI" data-ref-filename="203MRI">MRI</dfn> = <a class="local col8 ref" href="#198MBB" title='MBB' data-ref="198MBB" data-ref-filename="198MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1136">1136</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="204Reg" title='Reg' data-type='llvm::Register' data-ref="204Reg" data-ref-filename="204Reg">Reg</dfn> = <a class="local col3 ref" href="#203MRI" title='MRI' data-ref="203MRI" data-ref-filename="203MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>());</td></tr>
<tr><th id="1137">1137</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#198MBB" title='MBB' data-ref="198MBB" data-ref-filename="198MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#199I" title='I' data-ref="199I" data-ref-filename="199I">I</a>, <a class="local col0 ref" href="#200DL" title='DL' data-ref="200DL" data-ref-filename="200DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_EQ_I32_e64" title='llvm::AMDGPU::V_CMP_EQ_I32_e64' data-ref="llvm::AMDGPU::V_CMP_EQ_I32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_EQ_I32_e64">V_CMP_EQ_I32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#204Reg" title='Reg' data-ref="204Reg" data-ref-filename="204Reg">Reg</a>)</td></tr>
<tr><th id="1138">1138</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#202Value" title='Value' data-ref="202Value" data-ref-filename="202Value">Value</a>)</td></tr>
<tr><th id="1139">1139</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#201SrcReg" title='SrcReg' data-ref="201SrcReg" data-ref-filename="201SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>  <b>return</b> <a class="local col4 ref" href="#204Reg" title='Reg' data-ref="204Reg" data-ref-filename="204Reg">Reg</a>;</td></tr>
<tr><th id="1142">1142</th><td>}</td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo8insertNEEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEi" title='llvm::SIInstrInfo::insertNE' data-ref="_ZNK4llvm11SIInstrInfo8insertNEEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEi" data-ref-filename="_ZNK4llvm11SIInstrInfo8insertNEEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEi">insertNE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="205MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="205MBB" data-ref-filename="205MBB">MBB</dfn>,</td></tr>
<tr><th id="1145">1145</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="206I" title='I' data-type='MachineBasicBlock::iterator' data-ref="206I" data-ref-filename="206I">I</dfn>,</td></tr>
<tr><th id="1146">1146</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="207DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="207DL" data-ref-filename="207DL">DL</dfn>,</td></tr>
<tr><th id="1147">1147</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="208SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="208SrcReg" data-ref-filename="208SrcReg">SrcReg</dfn>, <em>int</em> <dfn class="local col9 decl" id="209Value" title='Value' data-type='int' data-ref="209Value" data-ref-filename="209Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="1148">1148</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="210MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="210MRI" data-ref-filename="210MRI">MRI</dfn> = <a class="local col5 ref" href="#205MBB" title='MBB' data-ref="205MBB" data-ref-filename="205MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1149">1149</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="211Reg" title='Reg' data-type='llvm::Register' data-ref="211Reg" data-ref-filename="211Reg">Reg</dfn> = <a class="local col0 ref" href="#210MRI" title='MRI' data-ref="210MRI" data-ref-filename="210MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>());</td></tr>
<tr><th id="1150">1150</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#205MBB" title='MBB' data-ref="205MBB" data-ref-filename="205MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#206I" title='I' data-ref="206I" data-ref-filename="206I">I</a>, <a class="local col7 ref" href="#207DL" title='DL' data-ref="207DL" data-ref-filename="207DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_NE_I32_e64" title='llvm::AMDGPU::V_CMP_NE_I32_e64' data-ref="llvm::AMDGPU::V_CMP_NE_I32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_NE_I32_e64">V_CMP_NE_I32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#211Reg" title='Reg' data-ref="211Reg" data-ref-filename="211Reg">Reg</a>)</td></tr>
<tr><th id="1151">1151</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#209Value" title='Value' data-ref="209Value" data-ref-filename="209Value">Value</a>)</td></tr>
<tr><th id="1152">1152</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#208SrcReg" title='SrcReg' data-ref="208SrcReg" data-ref-filename="208SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>  <b>return</b> <a class="local col1 ref" href="#211Reg" title='Reg' data-ref="211Reg" data-ref-filename="211Reg">Reg</a>;</td></tr>
<tr><th id="1155">1155</th><td>}</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE" title='llvm::SIInstrInfo::getMovOpcode' data-ref="_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE">getMovOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="212DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="212DstRC" data-ref-filename="212DstRC">DstRC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col2 ref" href="#212DstRC" title='DstRC' data-ref="212DstRC" data-ref-filename="212DstRC">DstRC</a>))</td></tr>
<tr><th id="1160">1160</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>;</td></tr>
<tr><th id="1161">1161</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col2 ref" href="#212DstRC" title='DstRC' data-ref="212DstRC" data-ref-filename="212DstRC">DstRC</a>) == <var>32</var>) {</td></tr>
<tr><th id="1162">1162</th><td>    <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col2 ref" href="#212DstRC" title='DstRC' data-ref="212DstRC" data-ref-filename="212DstRC">DstRC</a>) ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>;</td></tr>
<tr><th id="1163">1163</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col2 ref" href="#212DstRC" title='DstRC' data-ref="212DstRC" data-ref-filename="212DstRC">DstRC</a>) == <var>64</var> &amp;&amp; <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col2 ref" href="#212DstRC" title='DstRC' data-ref="212DstRC" data-ref-filename="212DstRC">DstRC</a>)) {</td></tr>
<tr><th id="1164">1164</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>;</td></tr>
<tr><th id="1165">1165</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col2 ref" href="#212DstRC" title='DstRC' data-ref="212DstRC" data-ref-filename="212DstRC">DstRC</a>) == <var>64</var> &amp;&amp; !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col2 ref" href="#212DstRC" title='DstRC' data-ref="212DstRC" data-ref-filename="212DstRC">DstRC</a>)) {</td></tr>
<tr><th id="1166">1166</th><td>    <b>return</b>  <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B64_PSEUDO" title='llvm::AMDGPU::V_MOV_B64_PSEUDO' data-ref="llvm::AMDGPU::V_MOV_B64_PSEUDO" data-ref-filename="llvm..AMDGPU..V_MOV_B64_PSEUDO">V_MOV_B64_PSEUDO</a>;</td></tr>
<tr><th id="1167">1167</th><td>  }</td></tr>
<tr><th id="1168">1168</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>;</td></tr>
<tr><th id="1169">1169</th><td>}</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td><em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;</td></tr>
<tr><th id="1172">1172</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo23getIndirectGPRIDXPseudoEjb" title='llvm::SIInstrInfo::getIndirectGPRIDXPseudo' data-ref="_ZNK4llvm11SIInstrInfo23getIndirectGPRIDXPseudoEjb" data-ref-filename="_ZNK4llvm11SIInstrInfo23getIndirectGPRIDXPseudoEjb">getIndirectGPRIDXPseudo</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="213VecSize" title='VecSize' data-type='unsigned int' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</dfn>,</td></tr>
<tr><th id="1173">1173</th><td>                                     <em>bool</em> <dfn class="local col4 decl" id="214IsIndirectSrc" title='IsIndirectSrc' data-type='bool' data-ref="214IsIndirectSrc" data-ref-filename="214IsIndirectSrc">IsIndirectSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="1174">1174</th><td>  <b>if</b> (<a class="local col4 ref" href="#214IsIndirectSrc" title='IsIndirectSrc' data-ref="214IsIndirectSrc" data-ref-filename="214IsIndirectSrc">IsIndirectSrc</a>) {</td></tr>
<tr><th id="1175">1175</th><td>    <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>32</var>) <i>// 4 bytes</i></td></tr>
<tr><th id="1176">1176</th><td>      <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V1" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V1' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V1" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V1">V_INDIRECT_REG_READ_GPR_IDX_B32_V1</a>);</td></tr>
<tr><th id="1177">1177</th><td>    <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>64</var>) <i>// 8 bytes</i></td></tr>
<tr><th id="1178">1178</th><td>      <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V2" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V2' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V2" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V2">V_INDIRECT_REG_READ_GPR_IDX_B32_V2</a>);</td></tr>
<tr><th id="1179">1179</th><td>    <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>96</var>) <i>// 12 bytes</i></td></tr>
<tr><th id="1180">1180</th><td>      <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V3" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V3' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V3" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V3">V_INDIRECT_REG_READ_GPR_IDX_B32_V3</a>);</td></tr>
<tr><th id="1181">1181</th><td>    <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>128</var>) <i>// 16 bytes</i></td></tr>
<tr><th id="1182">1182</th><td>      <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V4" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V4' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V4" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V4">V_INDIRECT_REG_READ_GPR_IDX_B32_V4</a>);</td></tr>
<tr><th id="1183">1183</th><td>    <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>160</var>) <i>// 20 bytes</i></td></tr>
<tr><th id="1184">1184</th><td>      <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V5" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V5' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V5" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V5">V_INDIRECT_REG_READ_GPR_IDX_B32_V5</a>);</td></tr>
<tr><th id="1185">1185</th><td>    <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>256</var>) <i>// 32 bytes</i></td></tr>
<tr><th id="1186">1186</th><td>      <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V8" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V8' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V8" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V8">V_INDIRECT_REG_READ_GPR_IDX_B32_V8</a>);</td></tr>
<tr><th id="1187">1187</th><td>    <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>512</var>) <i>// 64 bytes</i></td></tr>
<tr><th id="1188">1188</th><td>      <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V16" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V16' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V16" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V16">V_INDIRECT_REG_READ_GPR_IDX_B32_V16</a>);</td></tr>
<tr><th id="1189">1189</th><td>    <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>1024</var>) <i>// 128 bytes</i></td></tr>
<tr><th id="1190">1190</th><td>      <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V32" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V32' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V32" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V32">V_INDIRECT_REG_READ_GPR_IDX_B32_V32</a>);</td></tr>
<tr><th id="1191">1191</th><td></td></tr>
<tr><th id="1192">1192</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unsupported size for IndirectRegReadGPRIDX pseudos"</q>);</td></tr>
<tr><th id="1193">1193</th><td>  }</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>  <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>32</var>) <i>// 4 bytes</i></td></tr>
<tr><th id="1196">1196</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V1" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V1' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V1" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V1">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V1</a>);</td></tr>
<tr><th id="1197">1197</th><td>  <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>64</var>) <i>// 8 bytes</i></td></tr>
<tr><th id="1198">1198</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V2" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V2' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V2" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V2">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V2</a>);</td></tr>
<tr><th id="1199">1199</th><td>  <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>96</var>) <i>// 12 bytes</i></td></tr>
<tr><th id="1200">1200</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V3" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V3' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V3" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V3">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V3</a>);</td></tr>
<tr><th id="1201">1201</th><td>  <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>128</var>) <i>// 16 bytes</i></td></tr>
<tr><th id="1202">1202</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V4" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V4' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V4" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V4">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V4</a>);</td></tr>
<tr><th id="1203">1203</th><td>  <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>160</var>) <i>// 20 bytes</i></td></tr>
<tr><th id="1204">1204</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V5" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V5' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V5" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V5">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V5</a>);</td></tr>
<tr><th id="1205">1205</th><td>  <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>256</var>) <i>// 32 bytes</i></td></tr>
<tr><th id="1206">1206</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V8" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V8' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V8" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V8">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V8</a>);</td></tr>
<tr><th id="1207">1207</th><td>  <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>512</var>) <i>// 64 bytes</i></td></tr>
<tr><th id="1208">1208</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V16" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V16' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V16" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V16">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V16</a>);</td></tr>
<tr><th id="1209">1209</th><td>  <b>if</b> (<a class="local col3 ref" href="#213VecSize" title='VecSize' data-ref="213VecSize" data-ref-filename="213VecSize">VecSize</a> &lt;= <var>1024</var>) <i>// 128 bytes</i></td></tr>
<tr><th id="1210">1210</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V32" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V32' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V32" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V32">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V32</a>);</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unsupported size for IndirectRegWriteGPRIDX pseudos"</q>);</td></tr>
<tr><th id="1213">1213</th><td>}</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL35getIndirectVGPRWriteMovRelPseudoOpcj" title='getIndirectVGPRWriteMovRelPseudoOpc' data-type='unsigned int getIndirectVGPRWriteMovRelPseudoOpc(unsigned int VecSize)' data-ref="_ZL35getIndirectVGPRWriteMovRelPseudoOpcj" data-ref-filename="_ZL35getIndirectVGPRWriteMovRelPseudoOpcj">getIndirectVGPRWriteMovRelPseudoOpc</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="215VecSize" title='VecSize' data-type='unsigned int' data-ref="215VecSize" data-ref-filename="215VecSize">VecSize</dfn>) {</td></tr>
<tr><th id="1216">1216</th><td>  <b>if</b> (<a class="local col5 ref" href="#215VecSize" title='VecSize' data-ref="215VecSize" data-ref-filename="215VecSize">VecSize</a> &lt;= <var>32</var>) <i>// 4 bytes</i></td></tr>
<tr><th id="1217">1217</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V1" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V1' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V1" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V1">V_INDIRECT_REG_WRITE_MOVREL_B32_V1</a>;</td></tr>
<tr><th id="1218">1218</th><td>  <b>if</b> (<a class="local col5 ref" href="#215VecSize" title='VecSize' data-ref="215VecSize" data-ref-filename="215VecSize">VecSize</a> &lt;= <var>64</var>) <i>// 8 bytes</i></td></tr>
<tr><th id="1219">1219</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V2" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V2' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V2" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V2">V_INDIRECT_REG_WRITE_MOVREL_B32_V2</a>;</td></tr>
<tr><th id="1220">1220</th><td>  <b>if</b> (<a class="local col5 ref" href="#215VecSize" title='VecSize' data-ref="215VecSize" data-ref-filename="215VecSize">VecSize</a> &lt;= <var>96</var>) <i>// 12 bytes</i></td></tr>
<tr><th id="1221">1221</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V3" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V3' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V3" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V3">V_INDIRECT_REG_WRITE_MOVREL_B32_V3</a>;</td></tr>
<tr><th id="1222">1222</th><td>  <b>if</b> (<a class="local col5 ref" href="#215VecSize" title='VecSize' data-ref="215VecSize" data-ref-filename="215VecSize">VecSize</a> &lt;= <var>128</var>) <i>// 16 bytes</i></td></tr>
<tr><th id="1223">1223</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V4" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V4' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V4" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V4">V_INDIRECT_REG_WRITE_MOVREL_B32_V4</a>;</td></tr>
<tr><th id="1224">1224</th><td>  <b>if</b> (<a class="local col5 ref" href="#215VecSize" title='VecSize' data-ref="215VecSize" data-ref-filename="215VecSize">VecSize</a> &lt;= <var>160</var>) <i>// 20 bytes</i></td></tr>
<tr><th id="1225">1225</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V5" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V5' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V5" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V5">V_INDIRECT_REG_WRITE_MOVREL_B32_V5</a>;</td></tr>
<tr><th id="1226">1226</th><td>  <b>if</b> (<a class="local col5 ref" href="#215VecSize" title='VecSize' data-ref="215VecSize" data-ref-filename="215VecSize">VecSize</a> &lt;= <var>256</var>) <i>// 32 bytes</i></td></tr>
<tr><th id="1227">1227</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V8" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V8' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V8" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V8">V_INDIRECT_REG_WRITE_MOVREL_B32_V8</a>;</td></tr>
<tr><th id="1228">1228</th><td>  <b>if</b> (<a class="local col5 ref" href="#215VecSize" title='VecSize' data-ref="215VecSize" data-ref-filename="215VecSize">VecSize</a> &lt;= <var>512</var>) <i>// 64 bytes</i></td></tr>
<tr><th id="1229">1229</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V16" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V16' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V16" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V16">V_INDIRECT_REG_WRITE_MOVREL_B32_V16</a>;</td></tr>
<tr><th id="1230">1230</th><td>  <b>if</b> (<a class="local col5 ref" href="#215VecSize" title='VecSize' data-ref="215VecSize" data-ref-filename="215VecSize">VecSize</a> &lt;= <var>1024</var>) <i>// 128 bytes</i></td></tr>
<tr><th id="1231">1231</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V32" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V32' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V32" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V32">V_INDIRECT_REG_WRITE_MOVREL_B32_V32</a>;</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unsupported size for IndirectRegWrite pseudos"</q>);</td></tr>
<tr><th id="1234">1234</th><td>}</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL34getIndirectSGPRWriteMovRelPseudo32j" title='getIndirectSGPRWriteMovRelPseudo32' data-type='unsigned int getIndirectSGPRWriteMovRelPseudo32(unsigned int VecSize)' data-ref="_ZL34getIndirectSGPRWriteMovRelPseudo32j" data-ref-filename="_ZL34getIndirectSGPRWriteMovRelPseudo32j">getIndirectSGPRWriteMovRelPseudo32</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="216VecSize" title='VecSize' data-type='unsigned int' data-ref="216VecSize" data-ref-filename="216VecSize">VecSize</dfn>) {</td></tr>
<tr><th id="1237">1237</th><td>  <b>if</b> (<a class="local col6 ref" href="#216VecSize" title='VecSize' data-ref="216VecSize" data-ref-filename="216VecSize">VecSize</a> &lt;= <var>32</var>) <i>// 4 bytes</i></td></tr>
<tr><th id="1238">1238</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V1" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V1' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V1" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V1">S_INDIRECT_REG_WRITE_MOVREL_B32_V1</a>;</td></tr>
<tr><th id="1239">1239</th><td>  <b>if</b> (<a class="local col6 ref" href="#216VecSize" title='VecSize' data-ref="216VecSize" data-ref-filename="216VecSize">VecSize</a> &lt;= <var>64</var>) <i>// 8 bytes</i></td></tr>
<tr><th id="1240">1240</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V2" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V2' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V2" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V2">S_INDIRECT_REG_WRITE_MOVREL_B32_V2</a>;</td></tr>
<tr><th id="1241">1241</th><td>  <b>if</b> (<a class="local col6 ref" href="#216VecSize" title='VecSize' data-ref="216VecSize" data-ref-filename="216VecSize">VecSize</a> &lt;= <var>96</var>) <i>// 12 bytes</i></td></tr>
<tr><th id="1242">1242</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V3" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V3' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V3" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V3">S_INDIRECT_REG_WRITE_MOVREL_B32_V3</a>;</td></tr>
<tr><th id="1243">1243</th><td>  <b>if</b> (<a class="local col6 ref" href="#216VecSize" title='VecSize' data-ref="216VecSize" data-ref-filename="216VecSize">VecSize</a> &lt;= <var>128</var>) <i>// 16 bytes</i></td></tr>
<tr><th id="1244">1244</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V4" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V4' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V4" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V4">S_INDIRECT_REG_WRITE_MOVREL_B32_V4</a>;</td></tr>
<tr><th id="1245">1245</th><td>  <b>if</b> (<a class="local col6 ref" href="#216VecSize" title='VecSize' data-ref="216VecSize" data-ref-filename="216VecSize">VecSize</a> &lt;= <var>160</var>) <i>// 20 bytes</i></td></tr>
<tr><th id="1246">1246</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V5" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V5' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V5" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V5">S_INDIRECT_REG_WRITE_MOVREL_B32_V5</a>;</td></tr>
<tr><th id="1247">1247</th><td>  <b>if</b> (<a class="local col6 ref" href="#216VecSize" title='VecSize' data-ref="216VecSize" data-ref-filename="216VecSize">VecSize</a> &lt;= <var>256</var>) <i>// 32 bytes</i></td></tr>
<tr><th id="1248">1248</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V8" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V8' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V8" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V8">S_INDIRECT_REG_WRITE_MOVREL_B32_V8</a>;</td></tr>
<tr><th id="1249">1249</th><td>  <b>if</b> (<a class="local col6 ref" href="#216VecSize" title='VecSize' data-ref="216VecSize" data-ref-filename="216VecSize">VecSize</a> &lt;= <var>512</var>) <i>// 64 bytes</i></td></tr>
<tr><th id="1250">1250</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V16" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V16' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V16" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V16">S_INDIRECT_REG_WRITE_MOVREL_B32_V16</a>;</td></tr>
<tr><th id="1251">1251</th><td>  <b>if</b> (<a class="local col6 ref" href="#216VecSize" title='VecSize' data-ref="216VecSize" data-ref-filename="216VecSize">VecSize</a> &lt;= <var>1024</var>) <i>// 128 bytes</i></td></tr>
<tr><th id="1252">1252</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V32" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V32' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V32" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V32">S_INDIRECT_REG_WRITE_MOVREL_B32_V32</a>;</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unsupported size for IndirectRegWrite pseudos"</q>);</td></tr>
<tr><th id="1255">1255</th><td>}</td></tr>
<tr><th id="1256">1256</th><td></td></tr>
<tr><th id="1257">1257</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL34getIndirectSGPRWriteMovRelPseudo64j" title='getIndirectSGPRWriteMovRelPseudo64' data-type='unsigned int getIndirectSGPRWriteMovRelPseudo64(unsigned int VecSize)' data-ref="_ZL34getIndirectSGPRWriteMovRelPseudo64j" data-ref-filename="_ZL34getIndirectSGPRWriteMovRelPseudo64j">getIndirectSGPRWriteMovRelPseudo64</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="217VecSize" title='VecSize' data-type='unsigned int' data-ref="217VecSize" data-ref-filename="217VecSize">VecSize</dfn>) {</td></tr>
<tr><th id="1258">1258</th><td>  <b>if</b> (<a class="local col7 ref" href="#217VecSize" title='VecSize' data-ref="217VecSize" data-ref-filename="217VecSize">VecSize</a> &lt;= <var>64</var>) <i>// 8 bytes</i></td></tr>
<tr><th id="1259">1259</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V1" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V1' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V1" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B64_V1">S_INDIRECT_REG_WRITE_MOVREL_B64_V1</a>;</td></tr>
<tr><th id="1260">1260</th><td>  <b>if</b> (<a class="local col7 ref" href="#217VecSize" title='VecSize' data-ref="217VecSize" data-ref-filename="217VecSize">VecSize</a> &lt;= <var>128</var>) <i>// 16 bytes</i></td></tr>
<tr><th id="1261">1261</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V2" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V2' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V2" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B64_V2">S_INDIRECT_REG_WRITE_MOVREL_B64_V2</a>;</td></tr>
<tr><th id="1262">1262</th><td>  <b>if</b> (<a class="local col7 ref" href="#217VecSize" title='VecSize' data-ref="217VecSize" data-ref-filename="217VecSize">VecSize</a> &lt;= <var>256</var>) <i>// 32 bytes</i></td></tr>
<tr><th id="1263">1263</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V4" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V4' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V4" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B64_V4">S_INDIRECT_REG_WRITE_MOVREL_B64_V4</a>;</td></tr>
<tr><th id="1264">1264</th><td>  <b>if</b> (<a class="local col7 ref" href="#217VecSize" title='VecSize' data-ref="217VecSize" data-ref-filename="217VecSize">VecSize</a> &lt;= <var>512</var>) <i>// 64 bytes</i></td></tr>
<tr><th id="1265">1265</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V8" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V8' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V8" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B64_V8">S_INDIRECT_REG_WRITE_MOVREL_B64_V8</a>;</td></tr>
<tr><th id="1266">1266</th><td>  <b>if</b> (<a class="local col7 ref" href="#217VecSize" title='VecSize' data-ref="217VecSize" data-ref-filename="217VecSize">VecSize</a> &lt;= <var>1024</var>) <i>// 128 bytes</i></td></tr>
<tr><th id="1267">1267</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V16" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V16' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V16" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B64_V16">S_INDIRECT_REG_WRITE_MOVREL_B64_V16</a>;</td></tr>
<tr><th id="1268">1268</th><td></td></tr>
<tr><th id="1269">1269</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unsupported size for IndirectRegWrite pseudos"</q>);</td></tr>
<tr><th id="1270">1270</th><td>}</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td><em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;</td></tr>
<tr><th id="1273">1273</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo31getIndirectRegWriteMovRelPseudoEjjb" title='llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo' data-ref="_ZNK4llvm11SIInstrInfo31getIndirectRegWriteMovRelPseudoEjjb" data-ref-filename="_ZNK4llvm11SIInstrInfo31getIndirectRegWriteMovRelPseudoEjjb">getIndirectRegWriteMovRelPseudo</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="218VecSize" title='VecSize' data-type='unsigned int' data-ref="218VecSize" data-ref-filename="218VecSize">VecSize</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="219EltSize" title='EltSize' data-type='unsigned int' data-ref="219EltSize" data-ref-filename="219EltSize">EltSize</dfn>,</td></tr>
<tr><th id="1274">1274</th><td>                                             <em>bool</em> <dfn class="local col0 decl" id="220IsSGPR" title='IsSGPR' data-type='bool' data-ref="220IsSGPR" data-ref-filename="220IsSGPR">IsSGPR</dfn>) <em>const</em> {</td></tr>
<tr><th id="1275">1275</th><td>  <b>if</b> (<a class="local col0 ref" href="#220IsSGPR" title='IsSGPR' data-ref="220IsSGPR" data-ref-filename="220IsSGPR">IsSGPR</a>) {</td></tr>
<tr><th id="1276">1276</th><td>    <b>switch</b> (<a class="local col9 ref" href="#219EltSize" title='EltSize' data-ref="219EltSize" data-ref-filename="219EltSize">EltSize</a>) {</td></tr>
<tr><th id="1277">1277</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1278">1278</th><td>      <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref fn" href="#_ZL34getIndirectSGPRWriteMovRelPseudo32j" title='getIndirectSGPRWriteMovRelPseudo32' data-use='c' data-ref="_ZL34getIndirectSGPRWriteMovRelPseudo32j" data-ref-filename="_ZL34getIndirectSGPRWriteMovRelPseudo32j">getIndirectSGPRWriteMovRelPseudo32</a>(<a class="local col8 ref" href="#218VecSize" title='VecSize' data-ref="218VecSize" data-ref-filename="218VecSize">VecSize</a>));</td></tr>
<tr><th id="1279">1279</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1280">1280</th><td>      <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref fn" href="#_ZL34getIndirectSGPRWriteMovRelPseudo64j" title='getIndirectSGPRWriteMovRelPseudo64' data-use='c' data-ref="_ZL34getIndirectSGPRWriteMovRelPseudo64j" data-ref-filename="_ZL34getIndirectSGPRWriteMovRelPseudo64j">getIndirectSGPRWriteMovRelPseudo64</a>(<a class="local col8 ref" href="#218VecSize" title='VecSize' data-ref="218VecSize" data-ref-filename="218VecSize">VecSize</a>));</td></tr>
<tr><th id="1281">1281</th><td>    <b>default</b>:</td></tr>
<tr><th id="1282">1282</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid reg indexing elt size"</q>);</td></tr>
<tr><th id="1283">1283</th><td>    }</td></tr>
<tr><th id="1284">1284</th><td>  }</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(EltSize == <var>32</var> &amp;&amp; <q>"invalid reg indexing elt size"</q>);</td></tr>
<tr><th id="1287">1287</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref fn" href="#_ZL35getIndirectVGPRWriteMovRelPseudoOpcj" title='getIndirectVGPRWriteMovRelPseudoOpc' data-use='c' data-ref="_ZL35getIndirectVGPRWriteMovRelPseudoOpcj" data-ref-filename="_ZL35getIndirectVGPRWriteMovRelPseudoOpcj">getIndirectVGPRWriteMovRelPseudoOpc</a>(<a class="local col8 ref" href="#218VecSize" title='VecSize' data-ref="218VecSize" data-ref-filename="218VecSize">VecSize</a>));</td></tr>
<tr><th id="1288">1288</th><td>}</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL22getSGPRSpillSaveOpcodej" title='getSGPRSpillSaveOpcode' data-type='unsigned int getSGPRSpillSaveOpcode(unsigned int Size)' data-ref="_ZL22getSGPRSpillSaveOpcodej" data-ref-filename="_ZL22getSGPRSpillSaveOpcodej">getSGPRSpillSaveOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="221Size" title='Size' data-type='unsigned int' data-ref="221Size" data-ref-filename="221Size">Size</dfn>) {</td></tr>
<tr><th id="1291">1291</th><td>  <b>switch</b> (<a class="local col1 ref" href="#221Size" title='Size' data-ref="221Size" data-ref-filename="221Size">Size</a>) {</td></tr>
<tr><th id="1292">1292</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1293">1293</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S32_SAVE" title='llvm::AMDGPU::SI_SPILL_S32_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S32_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S32_SAVE">SI_SPILL_S32_SAVE</a>;</td></tr>
<tr><th id="1294">1294</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1295">1295</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S64_SAVE" title='llvm::AMDGPU::SI_SPILL_S64_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S64_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S64_SAVE">SI_SPILL_S64_SAVE</a>;</td></tr>
<tr><th id="1296">1296</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="1297">1297</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S96_SAVE" title='llvm::AMDGPU::SI_SPILL_S96_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S96_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S96_SAVE">SI_SPILL_S96_SAVE</a>;</td></tr>
<tr><th id="1298">1298</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1299">1299</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S128_SAVE" title='llvm::AMDGPU::SI_SPILL_S128_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S128_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S128_SAVE">SI_SPILL_S128_SAVE</a>;</td></tr>
<tr><th id="1300">1300</th><td>  <b>case</b> <var>20</var>:</td></tr>
<tr><th id="1301">1301</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S160_SAVE" title='llvm::AMDGPU::SI_SPILL_S160_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S160_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S160_SAVE">SI_SPILL_S160_SAVE</a>;</td></tr>
<tr><th id="1302">1302</th><td>  <b>case</b> <var>24</var>:</td></tr>
<tr><th id="1303">1303</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S192_SAVE" title='llvm::AMDGPU::SI_SPILL_S192_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S192_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S192_SAVE">SI_SPILL_S192_SAVE</a>;</td></tr>
<tr><th id="1304">1304</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1305">1305</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S256_SAVE" title='llvm::AMDGPU::SI_SPILL_S256_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S256_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S256_SAVE">SI_SPILL_S256_SAVE</a>;</td></tr>
<tr><th id="1306">1306</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1307">1307</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S512_SAVE" title='llvm::AMDGPU::SI_SPILL_S512_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S512_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S512_SAVE">SI_SPILL_S512_SAVE</a>;</td></tr>
<tr><th id="1308">1308</th><td>  <b>case</b> <var>128</var>:</td></tr>
<tr><th id="1309">1309</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S1024_SAVE" title='llvm::AMDGPU::SI_SPILL_S1024_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S1024_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S1024_SAVE">SI_SPILL_S1024_SAVE</a>;</td></tr>
<tr><th id="1310">1310</th><td>  <b>default</b>:</td></tr>
<tr><th id="1311">1311</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown register size"</q>);</td></tr>
<tr><th id="1312">1312</th><td>  }</td></tr>
<tr><th id="1313">1313</th><td>}</td></tr>
<tr><th id="1314">1314</th><td></td></tr>
<tr><th id="1315">1315</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL22getVGPRSpillSaveOpcodej" title='getVGPRSpillSaveOpcode' data-type='unsigned int getVGPRSpillSaveOpcode(unsigned int Size)' data-ref="_ZL22getVGPRSpillSaveOpcodej" data-ref-filename="_ZL22getVGPRSpillSaveOpcodej">getVGPRSpillSaveOpcode</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="222Size" title='Size' data-type='unsigned int' data-ref="222Size" data-ref-filename="222Size">Size</dfn>) {</td></tr>
<tr><th id="1316">1316</th><td>  <b>switch</b> (<a class="local col2 ref" href="#222Size" title='Size' data-ref="222Size" data-ref-filename="222Size">Size</a>) {</td></tr>
<tr><th id="1317">1317</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1318">1318</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V32_SAVE" title='llvm::AMDGPU::SI_SPILL_V32_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V32_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V32_SAVE">SI_SPILL_V32_SAVE</a>;</td></tr>
<tr><th id="1319">1319</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1320">1320</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V64_SAVE" title='llvm::AMDGPU::SI_SPILL_V64_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V64_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V64_SAVE">SI_SPILL_V64_SAVE</a>;</td></tr>
<tr><th id="1321">1321</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="1322">1322</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V96_SAVE" title='llvm::AMDGPU::SI_SPILL_V96_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V96_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V96_SAVE">SI_SPILL_V96_SAVE</a>;</td></tr>
<tr><th id="1323">1323</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1324">1324</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V128_SAVE" title='llvm::AMDGPU::SI_SPILL_V128_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V128_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V128_SAVE">SI_SPILL_V128_SAVE</a>;</td></tr>
<tr><th id="1325">1325</th><td>  <b>case</b> <var>20</var>:</td></tr>
<tr><th id="1326">1326</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V160_SAVE" title='llvm::AMDGPU::SI_SPILL_V160_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V160_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V160_SAVE">SI_SPILL_V160_SAVE</a>;</td></tr>
<tr><th id="1327">1327</th><td>  <b>case</b> <var>24</var>:</td></tr>
<tr><th id="1328">1328</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V192_SAVE" title='llvm::AMDGPU::SI_SPILL_V192_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V192_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V192_SAVE">SI_SPILL_V192_SAVE</a>;</td></tr>
<tr><th id="1329">1329</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1330">1330</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V256_SAVE" title='llvm::AMDGPU::SI_SPILL_V256_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V256_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V256_SAVE">SI_SPILL_V256_SAVE</a>;</td></tr>
<tr><th id="1331">1331</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1332">1332</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V512_SAVE" title='llvm::AMDGPU::SI_SPILL_V512_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V512_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V512_SAVE">SI_SPILL_V512_SAVE</a>;</td></tr>
<tr><th id="1333">1333</th><td>  <b>case</b> <var>128</var>:</td></tr>
<tr><th id="1334">1334</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V1024_SAVE" title='llvm::AMDGPU::SI_SPILL_V1024_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V1024_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V1024_SAVE">SI_SPILL_V1024_SAVE</a>;</td></tr>
<tr><th id="1335">1335</th><td>  <b>default</b>:</td></tr>
<tr><th id="1336">1336</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown register size"</q>);</td></tr>
<tr><th id="1337">1337</th><td>  }</td></tr>
<tr><th id="1338">1338</th><td>}</td></tr>
<tr><th id="1339">1339</th><td></td></tr>
<tr><th id="1340">1340</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL22getAGPRSpillSaveOpcodej" title='getAGPRSpillSaveOpcode' data-type='unsigned int getAGPRSpillSaveOpcode(unsigned int Size)' data-ref="_ZL22getAGPRSpillSaveOpcodej" data-ref-filename="_ZL22getAGPRSpillSaveOpcodej">getAGPRSpillSaveOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="223Size" title='Size' data-type='unsigned int' data-ref="223Size" data-ref-filename="223Size">Size</dfn>) {</td></tr>
<tr><th id="1341">1341</th><td>  <b>switch</b> (<a class="local col3 ref" href="#223Size" title='Size' data-ref="223Size" data-ref-filename="223Size">Size</a>) {</td></tr>
<tr><th id="1342">1342</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1343">1343</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A32_SAVE" title='llvm::AMDGPU::SI_SPILL_A32_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A32_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A32_SAVE">SI_SPILL_A32_SAVE</a>;</td></tr>
<tr><th id="1344">1344</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1345">1345</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A64_SAVE" title='llvm::AMDGPU::SI_SPILL_A64_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A64_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A64_SAVE">SI_SPILL_A64_SAVE</a>;</td></tr>
<tr><th id="1346">1346</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="1347">1347</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A96_SAVE" title='llvm::AMDGPU::SI_SPILL_A96_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A96_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A96_SAVE">SI_SPILL_A96_SAVE</a>;</td></tr>
<tr><th id="1348">1348</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1349">1349</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A128_SAVE" title='llvm::AMDGPU::SI_SPILL_A128_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A128_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A128_SAVE">SI_SPILL_A128_SAVE</a>;</td></tr>
<tr><th id="1350">1350</th><td>  <b>case</b> <var>20</var>:</td></tr>
<tr><th id="1351">1351</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A160_SAVE" title='llvm::AMDGPU::SI_SPILL_A160_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A160_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A160_SAVE">SI_SPILL_A160_SAVE</a>;</td></tr>
<tr><th id="1352">1352</th><td>  <b>case</b> <var>24</var>:</td></tr>
<tr><th id="1353">1353</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A192_SAVE" title='llvm::AMDGPU::SI_SPILL_A192_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A192_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A192_SAVE">SI_SPILL_A192_SAVE</a>;</td></tr>
<tr><th id="1354">1354</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1355">1355</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A256_SAVE" title='llvm::AMDGPU::SI_SPILL_A256_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A256_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A256_SAVE">SI_SPILL_A256_SAVE</a>;</td></tr>
<tr><th id="1356">1356</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1357">1357</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A512_SAVE" title='llvm::AMDGPU::SI_SPILL_A512_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A512_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A512_SAVE">SI_SPILL_A512_SAVE</a>;</td></tr>
<tr><th id="1358">1358</th><td>  <b>case</b> <var>128</var>:</td></tr>
<tr><th id="1359">1359</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A1024_SAVE" title='llvm::AMDGPU::SI_SPILL_A1024_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A1024_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A1024_SAVE">SI_SPILL_A1024_SAVE</a>;</td></tr>
<tr><th id="1360">1360</th><td>  <b>default</b>:</td></tr>
<tr><th id="1361">1361</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown register size"</q>);</td></tr>
<tr><th id="1362">1362</th><td>  }</td></tr>
<tr><th id="1363">1363</th><td>}</td></tr>
<tr><th id="1364">1364</th><td></td></tr>
<tr><th id="1365">1365</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ4383026" title='llvm::SIInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm11SIInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ4383026" data-ref-filename="_ZNK4llvm11SIInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ4383026">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="224MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="224MBB" data-ref-filename="224MBB">MBB</dfn>,</td></tr>
<tr><th id="1366">1366</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="225MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="225MI" data-ref-filename="225MI">MI</dfn>,</td></tr>
<tr><th id="1367">1367</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="226SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="226SrcReg" data-ref-filename="226SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="227isKill" title='isKill' data-type='bool' data-ref="227isKill" data-ref-filename="227isKill">isKill</dfn>,</td></tr>
<tr><th id="1368">1368</th><td>                                      <em>int</em> <dfn class="local col8 decl" id="228FrameIndex" title='FrameIndex' data-type='int' data-ref="228FrameIndex" data-ref-filename="228FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="1369">1369</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="229RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="229RC" data-ref-filename="229RC">RC</dfn>,</td></tr>
<tr><th id="1370">1370</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="230TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="230TRI" data-ref-filename="230TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1371">1371</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="231MF" title='MF' data-type='llvm::MachineFunction *' data-ref="231MF" data-ref-filename="231MF">MF</dfn> = <a class="local col4 ref" href="#224MBB" title='MBB' data-ref="224MBB" data-ref-filename="224MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1372">1372</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col2 decl" id="232MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="232MFI" data-ref-filename="232MFI">MFI</dfn> = <a class="local col1 ref" href="#231MF" title='MF' data-ref="231MF" data-ref-filename="231MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1373">1373</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="233FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="233FrameInfo" data-ref-filename="233FrameInfo">FrameInfo</dfn> = <a class="local col1 ref" href="#231MF" title='MF' data-ref="231MF" data-ref-filename="231MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1374">1374</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="234DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="234DL" data-ref-filename="234DL">DL</dfn> = <a class="local col4 ref" href="#224MBB" title='MBB' data-ref="224MBB" data-ref-filename="224MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>);</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col5 decl" id="235PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="235PtrInfo" data-ref-filename="235PtrInfo">PtrInfo</dfn></td></tr>
<tr><th id="1377">1377</th><td>    = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col1 ref" href="#231MF" title='MF' data-ref="231MF" data-ref-filename="231MF">MF</a></span>, <a class="local col8 ref" href="#228FrameIndex" title='FrameIndex' data-ref="228FrameIndex" data-ref-filename="228FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="1378">1378</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="236MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="236MMO" data-ref-filename="236MMO">MMO</dfn> = <a class="local col1 ref" href="#231MF" title='MF' data-ref="231MF" data-ref-filename="231MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1379">1379</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col5 ref" href="#235PtrInfo" title='PtrInfo' data-ref="235PtrInfo" data-ref-filename="235PtrInfo">PtrInfo</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>, <a class="local col3 ref" href="#233FrameInfo" title='FrameInfo' data-ref="233FrameInfo" data-ref-filename="233FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col8 ref" href="#228FrameIndex" title='FrameIndex' data-ref="228FrameIndex" data-ref-filename="228FrameIndex">FrameIndex</a>),</td></tr>
<tr><th id="1380">1380</th><td>      <a class="local col3 ref" href="#233FrameInfo" title='FrameInfo' data-ref="233FrameInfo" data-ref-filename="233FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col8 ref" href="#228FrameIndex" title='FrameIndex' data-ref="228FrameIndex" data-ref-filename="228FrameIndex">FrameIndex</a>));</td></tr>
<tr><th id="1381">1381</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="237SpillSize" title='SpillSize' data-type='unsigned int' data-ref="237SpillSize" data-ref-filename="237SpillSize">SpillSize</dfn> = <a class="local col0 ref" href="#230TRI" title='TRI' data-ref="230TRI" data-ref-filename="230TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col9 ref" href="#229RC" title='RC' data-ref="229RC" data-ref-filename="229RC">RC</a>);</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col9 ref" href="#229RC" title='RC' data-ref="229RC" data-ref-filename="229RC">RC</a>)) {</td></tr>
<tr><th id="1384">1384</th><td>    <a class="local col2 ref" href="#232MFI" title='MFI' data-ref="232MFI" data-ref-filename="232MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb" title='llvm::SIMachineFunctionInfo::setHasSpilledSGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb">setHasSpilledSGPRs</a>();</td></tr>
<tr><th id="1385">1385</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcReg != AMDGPU::M0 &amp;&amp; <q>"m0 should not be spilled"</q>);</td></tr>
<tr><th id="1386">1386</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcReg != AMDGPU::EXEC_LO &amp;&amp; SrcReg != AMDGPU::EXEC_HI &amp;&amp;</td></tr>
<tr><th id="1387">1387</th><td>           SrcReg != AMDGPU::EXEC &amp;&amp; <q>"exec should not be spilled"</q>);</td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td>    <i>// We are only allowed to create one new instruction when spilling</i></td></tr>
<tr><th id="1390">1390</th><td><i>    // registers, so we need to use pseudo instruction for spilling SGPRs.</i></td></tr>
<tr><th id="1391">1391</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="238OpDesc" title='OpDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="238OpDesc" data-ref-filename="238OpDesc">OpDesc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref fn" href="#_ZL22getSGPRSpillSaveOpcodej" title='getSGPRSpillSaveOpcode' data-use='c' data-ref="_ZL22getSGPRSpillSaveOpcodej" data-ref-filename="_ZL22getSGPRSpillSaveOpcodej">getSGPRSpillSaveOpcode</a>(<a class="local col7 ref" href="#237SpillSize" title='SpillSize' data-ref="237SpillSize" data-ref-filename="237SpillSize">SpillSize</a>));</td></tr>
<tr><th id="1392">1392</th><td></td></tr>
<tr><th id="1393">1393</th><td>    <i>// The SGPR spill/restore instructions only work on number sgprs, so we need</i></td></tr>
<tr><th id="1394">1394</th><td><i>    // to make sure we are using the correct register class.</i></td></tr>
<tr><th id="1395">1395</th><td>    <b>if</b> (<a class="local col6 ref" href="#226SrcReg" title='SrcReg' data-ref="226SrcReg" data-ref-filename="226SrcReg">SrcReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp; <a class="local col7 ref" href="#237SpillSize" title='SpillSize' data-ref="237SpillSize" data-ref-filename="237SpillSize">SpillSize</a> == <var>4</var>) {</td></tr>
<tr><th id="1396">1396</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="239MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="239MRI" data-ref-filename="239MRI">MRI</dfn> = <a class="local col1 ref" href="#231MF" title='MF' data-ref="231MF" data-ref-filename="231MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1397">1397</th><td>      <a class="local col9 ref" href="#239MRI" title='MRI' data-ref="239MRI" data-ref-filename="239MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226SrcReg" title='SrcReg' data-ref="226SrcReg" data-ref-filename="226SrcReg">SrcReg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" title='llvm::AMDGPU::SReg_32_XM0_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0_XEXECRegClass">SReg_32_XM0_XEXECRegClass</a>);</td></tr>
<tr><th id="1398">1398</th><td>    }</td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#224MBB" title='MBB' data-ref="224MBB" data-ref-filename="224MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>, <a class="local col4 ref" href="#234DL" title='DL' data-ref="234DL" data-ref-filename="234DL">DL</a>, <a class="local col8 ref" href="#238OpDesc" title='OpDesc' data-ref="238OpDesc" data-ref-filename="238OpDesc">OpDesc</a>)</td></tr>
<tr><th id="1401">1401</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226SrcReg" title='SrcReg' data-ref="226SrcReg" data-ref-filename="226SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#227isKill" title='isKill' data-ref="227isKill" data-ref-filename="227isKill">isKill</a>)) <i>// data</i></td></tr>
<tr><th id="1402">1402</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col8 ref" href="#228FrameIndex" title='FrameIndex' data-ref="228FrameIndex" data-ref-filename="228FrameIndex">FrameIndex</a>)               <i>// addr</i></td></tr>
<tr><th id="1403">1403</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col6 ref" href="#236MMO" title='MMO' data-ref="236MMO" data-ref-filename="236MMO">MMO</a>)</td></tr>
<tr><th id="1404">1404</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col2 ref" href="#232MFI" title='MFI' data-ref="232MFI" data-ref-filename="232MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td>    <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv" title='llvm::SIRegisterInfo::spillSGPRToVGPR' data-ref="_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv" data-ref-filename="_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv">spillSGPRToVGPR</a>())</td></tr>
<tr><th id="1407">1407</th><td>      <a class="local col3 ref" href="#233FrameInfo" title='FrameInfo' data-ref="233FrameInfo" data-ref-filename="233FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo10setStackIDEih" title='llvm::MachineFrameInfo::setStackID' data-ref="_ZN4llvm16MachineFrameInfo10setStackIDEih" data-ref-filename="_ZN4llvm16MachineFrameInfo10setStackIDEih">setStackID</a>(<a class="local col8 ref" href="#228FrameIndex" title='FrameIndex' data-ref="228FrameIndex" data-ref-filename="228FrameIndex">FrameIndex</a>, <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::SGPRSpill" title='llvm::TargetStackID::SGPRSpill' data-ref="llvm::TargetStackID::SGPRSpill" data-ref-filename="llvm..TargetStackID..SGPRSpill">SGPRSpill</a>);</td></tr>
<tr><th id="1408">1408</th><td>    <b>return</b>;</td></tr>
<tr><th id="1409">1409</th><td>  }</td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="240Opcode" title='Opcode' data-type='unsigned int' data-ref="240Opcode" data-ref-filename="240Opcode">Opcode</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col9 ref" href="#229RC" title='RC' data-ref="229RC" data-ref-filename="229RC">RC</a>) ? <a class="tu ref fn" href="#_ZL22getAGPRSpillSaveOpcodej" title='getAGPRSpillSaveOpcode' data-use='c' data-ref="_ZL22getAGPRSpillSaveOpcodej" data-ref-filename="_ZL22getAGPRSpillSaveOpcodej">getAGPRSpillSaveOpcode</a>(<a class="local col7 ref" href="#237SpillSize" title='SpillSize' data-ref="237SpillSize" data-ref-filename="237SpillSize">SpillSize</a>)</td></tr>
<tr><th id="1412">1412</th><td>                                    : <a class="tu ref fn" href="#_ZL22getVGPRSpillSaveOpcodej" title='getVGPRSpillSaveOpcode' data-use='c' data-ref="_ZL22getVGPRSpillSaveOpcodej" data-ref-filename="_ZL22getVGPRSpillSaveOpcodej">getVGPRSpillSaveOpcode</a>(<a class="local col7 ref" href="#237SpillSize" title='SpillSize' data-ref="237SpillSize" data-ref-filename="237SpillSize">SpillSize</a>);</td></tr>
<tr><th id="1413">1413</th><td>  <a class="local col2 ref" href="#232MFI" title='MFI' data-ref="232MFI" data-ref-filename="232MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18setHasSpilledVGPRsEb" title='llvm::SIMachineFunctionInfo::setHasSpilledVGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledVGPRsEb" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledVGPRsEb">setHasSpilledVGPRs</a>();</td></tr>
<tr><th id="1414">1414</th><td></td></tr>
<tr><th id="1415">1415</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#224MBB" title='MBB' data-ref="224MBB" data-ref-filename="224MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>, <a class="local col4 ref" href="#234DL" title='DL' data-ref="234DL" data-ref-filename="234DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#240Opcode" title='Opcode' data-ref="240Opcode" data-ref-filename="240Opcode">Opcode</a>))</td></tr>
<tr><th id="1416">1416</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226SrcReg" title='SrcReg' data-ref="226SrcReg" data-ref-filename="226SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#227isKill" title='isKill' data-ref="227isKill" data-ref-filename="227isKill">isKill</a>)) <i>// data</i></td></tr>
<tr><th id="1417">1417</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col8 ref" href="#228FrameIndex" title='FrameIndex' data-ref="228FrameIndex" data-ref-filename="228FrameIndex">FrameIndex</a>)               <i>// addr</i></td></tr>
<tr><th id="1418">1418</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col2 ref" href="#232MFI" title='MFI' data-ref="232MFI" data-ref-filename="232MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>())     <i>// scratch_offset</i></td></tr>
<tr><th id="1419">1419</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                               <i>// offset</i></td></tr>
<tr><th id="1420">1420</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col6 ref" href="#236MMO" title='MMO' data-ref="236MMO" data-ref-filename="236MMO">MMO</a>);</td></tr>
<tr><th id="1421">1421</th><td>}</td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL25getSGPRSpillRestoreOpcodej" title='getSGPRSpillRestoreOpcode' data-type='unsigned int getSGPRSpillRestoreOpcode(unsigned int Size)' data-ref="_ZL25getSGPRSpillRestoreOpcodej" data-ref-filename="_ZL25getSGPRSpillRestoreOpcodej">getSGPRSpillRestoreOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="241Size" title='Size' data-type='unsigned int' data-ref="241Size" data-ref-filename="241Size">Size</dfn>) {</td></tr>
<tr><th id="1424">1424</th><td>  <b>switch</b> (<a class="local col1 ref" href="#241Size" title='Size' data-ref="241Size" data-ref-filename="241Size">Size</a>) {</td></tr>
<tr><th id="1425">1425</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1426">1426</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S32_RESTORE" title='llvm::AMDGPU::SI_SPILL_S32_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S32_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S32_RESTORE">SI_SPILL_S32_RESTORE</a>;</td></tr>
<tr><th id="1427">1427</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1428">1428</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S64_RESTORE" title='llvm::AMDGPU::SI_SPILL_S64_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S64_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S64_RESTORE">SI_SPILL_S64_RESTORE</a>;</td></tr>
<tr><th id="1429">1429</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="1430">1430</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S96_RESTORE" title='llvm::AMDGPU::SI_SPILL_S96_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S96_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S96_RESTORE">SI_SPILL_S96_RESTORE</a>;</td></tr>
<tr><th id="1431">1431</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1432">1432</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S128_RESTORE" title='llvm::AMDGPU::SI_SPILL_S128_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S128_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S128_RESTORE">SI_SPILL_S128_RESTORE</a>;</td></tr>
<tr><th id="1433">1433</th><td>  <b>case</b> <var>20</var>:</td></tr>
<tr><th id="1434">1434</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S160_RESTORE" title='llvm::AMDGPU::SI_SPILL_S160_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S160_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S160_RESTORE">SI_SPILL_S160_RESTORE</a>;</td></tr>
<tr><th id="1435">1435</th><td>  <b>case</b> <var>24</var>:</td></tr>
<tr><th id="1436">1436</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S192_RESTORE" title='llvm::AMDGPU::SI_SPILL_S192_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S192_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S192_RESTORE">SI_SPILL_S192_RESTORE</a>;</td></tr>
<tr><th id="1437">1437</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1438">1438</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S256_RESTORE" title='llvm::AMDGPU::SI_SPILL_S256_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S256_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S256_RESTORE">SI_SPILL_S256_RESTORE</a>;</td></tr>
<tr><th id="1439">1439</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1440">1440</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S512_RESTORE" title='llvm::AMDGPU::SI_SPILL_S512_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S512_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S512_RESTORE">SI_SPILL_S512_RESTORE</a>;</td></tr>
<tr><th id="1441">1441</th><td>  <b>case</b> <var>128</var>:</td></tr>
<tr><th id="1442">1442</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S1024_RESTORE" title='llvm::AMDGPU::SI_SPILL_S1024_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S1024_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S1024_RESTORE">SI_SPILL_S1024_RESTORE</a>;</td></tr>
<tr><th id="1443">1443</th><td>  <b>default</b>:</td></tr>
<tr><th id="1444">1444</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown register size"</q>);</td></tr>
<tr><th id="1445">1445</th><td>  }</td></tr>
<tr><th id="1446">1446</th><td>}</td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL25getVGPRSpillRestoreOpcodej" title='getVGPRSpillRestoreOpcode' data-type='unsigned int getVGPRSpillRestoreOpcode(unsigned int Size)' data-ref="_ZL25getVGPRSpillRestoreOpcodej" data-ref-filename="_ZL25getVGPRSpillRestoreOpcodej">getVGPRSpillRestoreOpcode</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="242Size" title='Size' data-type='unsigned int' data-ref="242Size" data-ref-filename="242Size">Size</dfn>) {</td></tr>
<tr><th id="1449">1449</th><td>  <b>switch</b> (<a class="local col2 ref" href="#242Size" title='Size' data-ref="242Size" data-ref-filename="242Size">Size</a>) {</td></tr>
<tr><th id="1450">1450</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1451">1451</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V32_RESTORE" title='llvm::AMDGPU::SI_SPILL_V32_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V32_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V32_RESTORE">SI_SPILL_V32_RESTORE</a>;</td></tr>
<tr><th id="1452">1452</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1453">1453</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V64_RESTORE" title='llvm::AMDGPU::SI_SPILL_V64_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V64_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V64_RESTORE">SI_SPILL_V64_RESTORE</a>;</td></tr>
<tr><th id="1454">1454</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="1455">1455</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V96_RESTORE" title='llvm::AMDGPU::SI_SPILL_V96_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V96_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V96_RESTORE">SI_SPILL_V96_RESTORE</a>;</td></tr>
<tr><th id="1456">1456</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1457">1457</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V128_RESTORE" title='llvm::AMDGPU::SI_SPILL_V128_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V128_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V128_RESTORE">SI_SPILL_V128_RESTORE</a>;</td></tr>
<tr><th id="1458">1458</th><td>  <b>case</b> <var>20</var>:</td></tr>
<tr><th id="1459">1459</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V160_RESTORE" title='llvm::AMDGPU::SI_SPILL_V160_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V160_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V160_RESTORE">SI_SPILL_V160_RESTORE</a>;</td></tr>
<tr><th id="1460">1460</th><td>  <b>case</b> <var>24</var>:</td></tr>
<tr><th id="1461">1461</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V192_RESTORE" title='llvm::AMDGPU::SI_SPILL_V192_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V192_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V192_RESTORE">SI_SPILL_V192_RESTORE</a>;</td></tr>
<tr><th id="1462">1462</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1463">1463</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V256_RESTORE" title='llvm::AMDGPU::SI_SPILL_V256_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V256_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V256_RESTORE">SI_SPILL_V256_RESTORE</a>;</td></tr>
<tr><th id="1464">1464</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1465">1465</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V512_RESTORE" title='llvm::AMDGPU::SI_SPILL_V512_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V512_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V512_RESTORE">SI_SPILL_V512_RESTORE</a>;</td></tr>
<tr><th id="1466">1466</th><td>  <b>case</b> <var>128</var>:</td></tr>
<tr><th id="1467">1467</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V1024_RESTORE" title='llvm::AMDGPU::SI_SPILL_V1024_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V1024_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V1024_RESTORE">SI_SPILL_V1024_RESTORE</a>;</td></tr>
<tr><th id="1468">1468</th><td>  <b>default</b>:</td></tr>
<tr><th id="1469">1469</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown register size"</q>);</td></tr>
<tr><th id="1470">1470</th><td>  }</td></tr>
<tr><th id="1471">1471</th><td>}</td></tr>
<tr><th id="1472">1472</th><td></td></tr>
<tr><th id="1473">1473</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL25getAGPRSpillRestoreOpcodej" title='getAGPRSpillRestoreOpcode' data-type='unsigned int getAGPRSpillRestoreOpcode(unsigned int Size)' data-ref="_ZL25getAGPRSpillRestoreOpcodej" data-ref-filename="_ZL25getAGPRSpillRestoreOpcodej">getAGPRSpillRestoreOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="243Size" title='Size' data-type='unsigned int' data-ref="243Size" data-ref-filename="243Size">Size</dfn>) {</td></tr>
<tr><th id="1474">1474</th><td>  <b>switch</b> (<a class="local col3 ref" href="#243Size" title='Size' data-ref="243Size" data-ref-filename="243Size">Size</a>) {</td></tr>
<tr><th id="1475">1475</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1476">1476</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A32_RESTORE" title='llvm::AMDGPU::SI_SPILL_A32_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A32_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A32_RESTORE">SI_SPILL_A32_RESTORE</a>;</td></tr>
<tr><th id="1477">1477</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1478">1478</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A64_RESTORE" title='llvm::AMDGPU::SI_SPILL_A64_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A64_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A64_RESTORE">SI_SPILL_A64_RESTORE</a>;</td></tr>
<tr><th id="1479">1479</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="1480">1480</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A96_RESTORE" title='llvm::AMDGPU::SI_SPILL_A96_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A96_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A96_RESTORE">SI_SPILL_A96_RESTORE</a>;</td></tr>
<tr><th id="1481">1481</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1482">1482</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A128_RESTORE" title='llvm::AMDGPU::SI_SPILL_A128_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A128_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A128_RESTORE">SI_SPILL_A128_RESTORE</a>;</td></tr>
<tr><th id="1483">1483</th><td>  <b>case</b> <var>20</var>:</td></tr>
<tr><th id="1484">1484</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A160_RESTORE" title='llvm::AMDGPU::SI_SPILL_A160_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A160_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A160_RESTORE">SI_SPILL_A160_RESTORE</a>;</td></tr>
<tr><th id="1485">1485</th><td>  <b>case</b> <var>24</var>:</td></tr>
<tr><th id="1486">1486</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A192_RESTORE" title='llvm::AMDGPU::SI_SPILL_A192_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A192_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A192_RESTORE">SI_SPILL_A192_RESTORE</a>;</td></tr>
<tr><th id="1487">1487</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1488">1488</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A256_RESTORE" title='llvm::AMDGPU::SI_SPILL_A256_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A256_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A256_RESTORE">SI_SPILL_A256_RESTORE</a>;</td></tr>
<tr><th id="1489">1489</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1490">1490</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A512_RESTORE" title='llvm::AMDGPU::SI_SPILL_A512_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A512_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A512_RESTORE">SI_SPILL_A512_RESTORE</a>;</td></tr>
<tr><th id="1491">1491</th><td>  <b>case</b> <var>128</var>:</td></tr>
<tr><th id="1492">1492</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A1024_RESTORE" title='llvm::AMDGPU::SI_SPILL_A1024_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A1024_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A1024_RESTORE">SI_SPILL_A1024_RESTORE</a>;</td></tr>
<tr><th id="1493">1493</th><td>  <b>default</b>:</td></tr>
<tr><th id="1494">1494</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown register size"</q>);</td></tr>
<tr><th id="1495">1495</th><td>  }</td></tr>
<tr><th id="1496">1496</th><td>}</td></tr>
<tr><th id="1497">1497</th><td></td></tr>
<tr><th id="1498">1498</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ11597923" title='llvm::SIInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm11SIInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ11597923" data-ref-filename="_ZNK4llvm11SIInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ11597923">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="244MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="244MBB" data-ref-filename="244MBB">MBB</dfn>,</td></tr>
<tr><th id="1499">1499</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="245MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="245MI" data-ref-filename="245MI">MI</dfn>,</td></tr>
<tr><th id="1500">1500</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="246DestReg" title='DestReg' data-type='llvm::Register' data-ref="246DestReg" data-ref-filename="246DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col7 decl" id="247FrameIndex" title='FrameIndex' data-type='int' data-ref="247FrameIndex" data-ref-filename="247FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="1501">1501</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="248RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="248RC" data-ref-filename="248RC">RC</dfn>,</td></tr>
<tr><th id="1502">1502</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="249TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="249TRI" data-ref-filename="249TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1503">1503</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="250MF" title='MF' data-type='llvm::MachineFunction *' data-ref="250MF" data-ref-filename="250MF">MF</dfn> = <a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB" data-ref-filename="244MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1504">1504</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col1 decl" id="251MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="251MFI" data-ref-filename="251MFI">MFI</dfn> = <a class="local col0 ref" href="#250MF" title='MF' data-ref="250MF" data-ref-filename="250MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1505">1505</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="252FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="252FrameInfo" data-ref-filename="252FrameInfo">FrameInfo</dfn> = <a class="local col0 ref" href="#250MF" title='MF' data-ref="250MF" data-ref-filename="250MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1506">1506</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="253DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="253DL" data-ref-filename="253DL">DL</dfn> = <a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB" data-ref-filename="244MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#245MI" title='MI' data-ref="245MI" data-ref-filename="245MI">MI</a>);</td></tr>
<tr><th id="1507">1507</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="254SpillSize" title='SpillSize' data-type='unsigned int' data-ref="254SpillSize" data-ref-filename="254SpillSize">SpillSize</dfn> = <a class="local col9 ref" href="#249TRI" title='TRI' data-ref="249TRI" data-ref-filename="249TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col8 ref" href="#248RC" title='RC' data-ref="248RC" data-ref-filename="248RC">RC</a>);</td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col5 decl" id="255PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="255PtrInfo" data-ref-filename="255PtrInfo">PtrInfo</dfn></td></tr>
<tr><th id="1510">1510</th><td>    = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col0 ref" href="#250MF" title='MF' data-ref="250MF" data-ref-filename="250MF">MF</a></span>, <a class="local col7 ref" href="#247FrameIndex" title='FrameIndex' data-ref="247FrameIndex" data-ref-filename="247FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="256MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="256MMO" data-ref-filename="256MMO">MMO</dfn> = <a class="local col0 ref" href="#250MF" title='MF' data-ref="250MF" data-ref-filename="250MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1513">1513</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col5 ref" href="#255PtrInfo" title='PtrInfo' data-ref="255PtrInfo" data-ref-filename="255PtrInfo">PtrInfo</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a>, <a class="local col2 ref" href="#252FrameInfo" title='FrameInfo' data-ref="252FrameInfo" data-ref-filename="252FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col7 ref" href="#247FrameIndex" title='FrameIndex' data-ref="247FrameIndex" data-ref-filename="247FrameIndex">FrameIndex</a>),</td></tr>
<tr><th id="1514">1514</th><td>      <a class="local col2 ref" href="#252FrameInfo" title='FrameInfo' data-ref="252FrameInfo" data-ref-filename="252FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col7 ref" href="#247FrameIndex" title='FrameIndex' data-ref="247FrameIndex" data-ref-filename="247FrameIndex">FrameIndex</a>));</td></tr>
<tr><th id="1515">1515</th><td></td></tr>
<tr><th id="1516">1516</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col8 ref" href="#248RC" title='RC' data-ref="248RC" data-ref-filename="248RC">RC</a>)) {</td></tr>
<tr><th id="1517">1517</th><td>    <a class="local col1 ref" href="#251MFI" title='MFI' data-ref="251MFI" data-ref-filename="251MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb" title='llvm::SIMachineFunctionInfo::setHasSpilledSGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb">setHasSpilledSGPRs</a>();</td></tr>
<tr><th id="1518">1518</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DestReg != AMDGPU::M0 &amp;&amp; <q>"m0 should not be reloaded into"</q>);</td></tr>
<tr><th id="1519">1519</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DestReg != AMDGPU::EXEC_LO &amp;&amp; DestReg != AMDGPU::EXEC_HI &amp;&amp;</td></tr>
<tr><th id="1520">1520</th><td>           DestReg != AMDGPU::EXEC &amp;&amp; <q>"exec should not be spilled"</q>);</td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td>    <i>// FIXME: Maybe this should not include a memoperand because it will be</i></td></tr>
<tr><th id="1523">1523</th><td><i>    // lowered to non-memory instructions.</i></td></tr>
<tr><th id="1524">1524</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="257OpDesc" title='OpDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="257OpDesc" data-ref-filename="257OpDesc">OpDesc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref fn" href="#_ZL25getSGPRSpillRestoreOpcodej" title='getSGPRSpillRestoreOpcode' data-use='c' data-ref="_ZL25getSGPRSpillRestoreOpcodej" data-ref-filename="_ZL25getSGPRSpillRestoreOpcodej">getSGPRSpillRestoreOpcode</a>(<a class="local col4 ref" href="#254SpillSize" title='SpillSize' data-ref="254SpillSize" data-ref-filename="254SpillSize">SpillSize</a>));</td></tr>
<tr><th id="1525">1525</th><td>    <b>if</b> (<a class="local col6 ref" href="#246DestReg" title='DestReg' data-ref="246DestReg" data-ref-filename="246DestReg">DestReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp; <a class="local col4 ref" href="#254SpillSize" title='SpillSize' data-ref="254SpillSize" data-ref-filename="254SpillSize">SpillSize</a> == <var>4</var>) {</td></tr>
<tr><th id="1526">1526</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="258MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="258MRI" data-ref-filename="258MRI">MRI</dfn> = <a class="local col0 ref" href="#250MF" title='MF' data-ref="250MF" data-ref-filename="250MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1527">1527</th><td>      <a class="local col8 ref" href="#258MRI" title='MRI' data-ref="258MRI" data-ref-filename="258MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#246DestReg" title='DestReg' data-ref="246DestReg" data-ref-filename="246DestReg">DestReg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" title='llvm::AMDGPU::SReg_32_XM0_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0_XEXECRegClass">SReg_32_XM0_XEXECRegClass</a>);</td></tr>
<tr><th id="1528">1528</th><td>    }</td></tr>
<tr><th id="1529">1529</th><td></td></tr>
<tr><th id="1530">1530</th><td>    <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv" title='llvm::SIRegisterInfo::spillSGPRToVGPR' data-ref="_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv" data-ref-filename="_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv">spillSGPRToVGPR</a>())</td></tr>
<tr><th id="1531">1531</th><td>      <a class="local col2 ref" href="#252FrameInfo" title='FrameInfo' data-ref="252FrameInfo" data-ref-filename="252FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo10setStackIDEih" title='llvm::MachineFrameInfo::setStackID' data-ref="_ZN4llvm16MachineFrameInfo10setStackIDEih" data-ref-filename="_ZN4llvm16MachineFrameInfo10setStackIDEih">setStackID</a>(<a class="local col7 ref" href="#247FrameIndex" title='FrameIndex' data-ref="247FrameIndex" data-ref-filename="247FrameIndex">FrameIndex</a>, <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::SGPRSpill" title='llvm::TargetStackID::SGPRSpill' data-ref="llvm::TargetStackID::SGPRSpill" data-ref-filename="llvm..TargetStackID..SGPRSpill">SGPRSpill</a>);</td></tr>
<tr><th id="1532">1532</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB" data-ref-filename="244MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#245MI" title='MI' data-ref="245MI" data-ref-filename="245MI">MI</a>, <a class="local col3 ref" href="#253DL" title='DL' data-ref="253DL" data-ref-filename="253DL">DL</a>, <a class="local col7 ref" href="#257OpDesc" title='OpDesc' data-ref="257OpDesc" data-ref-filename="257OpDesc">OpDesc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#246DestReg" title='DestReg' data-ref="246DestReg" data-ref-filename="246DestReg">DestReg</a>)</td></tr>
<tr><th id="1533">1533</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col7 ref" href="#247FrameIndex" title='FrameIndex' data-ref="247FrameIndex" data-ref-filename="247FrameIndex">FrameIndex</a>) <i>// addr</i></td></tr>
<tr><th id="1534">1534</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col6 ref" href="#256MMO" title='MMO' data-ref="256MMO" data-ref-filename="256MMO">MMO</a>)</td></tr>
<tr><th id="1535">1535</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col1 ref" href="#251MFI" title='MFI' data-ref="251MFI" data-ref-filename="251MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="1536">1536</th><td></td></tr>
<tr><th id="1537">1537</th><td>    <b>return</b>;</td></tr>
<tr><th id="1538">1538</th><td>  }</td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="259Opcode" title='Opcode' data-type='unsigned int' data-ref="259Opcode" data-ref-filename="259Opcode">Opcode</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col8 ref" href="#248RC" title='RC' data-ref="248RC" data-ref-filename="248RC">RC</a>) ? <a class="tu ref fn" href="#_ZL25getAGPRSpillRestoreOpcodej" title='getAGPRSpillRestoreOpcode' data-use='c' data-ref="_ZL25getAGPRSpillRestoreOpcodej" data-ref-filename="_ZL25getAGPRSpillRestoreOpcodej">getAGPRSpillRestoreOpcode</a>(<a class="local col4 ref" href="#254SpillSize" title='SpillSize' data-ref="254SpillSize" data-ref-filename="254SpillSize">SpillSize</a>)</td></tr>
<tr><th id="1541">1541</th><td>                                    : <a class="tu ref fn" href="#_ZL25getVGPRSpillRestoreOpcodej" title='getVGPRSpillRestoreOpcode' data-use='c' data-ref="_ZL25getVGPRSpillRestoreOpcodej" data-ref-filename="_ZL25getVGPRSpillRestoreOpcodej">getVGPRSpillRestoreOpcode</a>(<a class="local col4 ref" href="#254SpillSize" title='SpillSize' data-ref="254SpillSize" data-ref-filename="254SpillSize">SpillSize</a>);</td></tr>
<tr><th id="1542">1542</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB" data-ref-filename="244MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#245MI" title='MI' data-ref="245MI" data-ref-filename="245MI">MI</a>, <a class="local col3 ref" href="#253DL" title='DL' data-ref="253DL" data-ref-filename="253DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#259Opcode" title='Opcode' data-ref="259Opcode" data-ref-filename="259Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#246DestReg" title='DestReg' data-ref="246DestReg" data-ref-filename="246DestReg">DestReg</a>)</td></tr>
<tr><th id="1543">1543</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col7 ref" href="#247FrameIndex" title='FrameIndex' data-ref="247FrameIndex" data-ref-filename="247FrameIndex">FrameIndex</a>)        <i>// vaddr</i></td></tr>
<tr><th id="1544">1544</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col1 ref" href="#251MFI" title='MFI' data-ref="251MFI" data-ref-filename="251MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>()) <i>// scratch_offset</i></td></tr>
<tr><th id="1545">1545</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                           <i>// offset</i></td></tr>
<tr><th id="1546">1546</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col6 ref" href="#256MMO" title='MMO' data-ref="256MMO" data-ref-filename="256MMO">MMO</a>);</td></tr>
<tr><th id="1547">1547</th><td>}</td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::SIInstrInfo::insertNoop' data-ref="_ZNK4llvm11SIInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="260MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="260MBB" data-ref-filename="260MBB">MBB</dfn>,</td></tr>
<tr><th id="1550">1550</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="261MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="261MI" data-ref-filename="261MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1551">1551</th><td>  <a class="virtual member fn" href="#_ZNK4llvm11SIInstrInfo11insertNoopsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::SIInstrInfo::insertNoops' data-ref="_ZNK4llvm11SIInstrInfo11insertNoopsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm11SIInstrInfo11insertNoopsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">insertNoops</a>(<span class='refarg'><a class="local col0 ref" href="#260MBB" title='MBB' data-ref="260MBB" data-ref-filename="260MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI" data-ref-filename="261MI">MI</a>, <var>1</var>);</td></tr>
<tr><th id="1552">1552</th><td>}</td></tr>
<tr><th id="1553">1553</th><td></td></tr>
<tr><th id="1554">1554</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo11insertNoopsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::SIInstrInfo::insertNoops' data-ref="_ZNK4llvm11SIInstrInfo11insertNoopsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm11SIInstrInfo11insertNoopsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">insertNoops</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="262MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="262MBB" data-ref-filename="262MBB">MBB</dfn>,</td></tr>
<tr><th id="1555">1555</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="263MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="263MI" data-ref-filename="263MI">MI</dfn>,</td></tr>
<tr><th id="1556">1556</th><td>                              <em>unsigned</em> <dfn class="local col4 decl" id="264Quantity" title='Quantity' data-type='unsigned int' data-ref="264Quantity" data-ref-filename="264Quantity">Quantity</dfn>) <em>const</em> {</td></tr>
<tr><th id="1557">1557</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="265DL" title='DL' data-type='llvm::DebugLoc' data-ref="265DL" data-ref-filename="265DL">DL</dfn> = <a class="local col2 ref" href="#262MBB" title='MBB' data-ref="262MBB" data-ref-filename="262MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI" data-ref-filename="263MI">MI</a>);</td></tr>
<tr><th id="1558">1558</th><td>  <b>while</b> (<a class="local col4 ref" href="#264Quantity" title='Quantity' data-ref="264Quantity" data-ref-filename="264Quantity">Quantity</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="1559">1559</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="266Arg" title='Arg' data-type='unsigned int' data-ref="266Arg" data-ref-filename="266Arg">Arg</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col4 ref" href="#264Quantity" title='Quantity' data-ref="264Quantity" data-ref-filename="264Quantity">Quantity</a>, <var>8u</var>);</td></tr>
<tr><th id="1560">1560</th><td>    <a class="local col4 ref" href="#264Quantity" title='Quantity' data-ref="264Quantity" data-ref-filename="264Quantity">Quantity</a> -= <a class="local col6 ref" href="#266Arg" title='Arg' data-ref="266Arg" data-ref-filename="266Arg">Arg</a>;</td></tr>
<tr><th id="1561">1561</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#262MBB" title='MBB' data-ref="262MBB" data-ref-filename="262MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI" data-ref-filename="263MI">MI</a>, <a class="local col5 ref" href="#265DL" title='DL' data-ref="265DL" data-ref-filename="265DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOP" title='llvm::AMDGPU::S_NOP' data-ref="llvm::AMDGPU::S_NOP" data-ref-filename="llvm..AMDGPU..S_NOP">S_NOP</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#266Arg" title='Arg' data-ref="266Arg" data-ref-filename="266Arg">Arg</a> - <var>1</var>);</td></tr>
<tr><th id="1562">1562</th><td>  }</td></tr>
<tr><th id="1563">1563</th><td>}</td></tr>
<tr><th id="1564">1564</th><td></td></tr>
<tr><th id="1565">1565</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo12insertReturnERNS_17MachineBasicBlockE" title='llvm::SIInstrInfo::insertReturn' data-ref="_ZNK4llvm11SIInstrInfo12insertReturnERNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm11SIInstrInfo12insertReturnERNS_17MachineBasicBlockE">insertReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="267MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="267MBB" data-ref-filename="267MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="1566">1566</th><td>  <em>auto</em> <dfn class="local col8 decl" id="268MF" title='MF' data-type='llvm::MachineFunction *' data-ref="268MF" data-ref-filename="268MF">MF</dfn> = <a class="local col7 ref" href="#267MBB" title='MBB' data-ref="267MBB" data-ref-filename="267MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1567">1567</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col9 decl" id="269Info" title='Info' data-type='llvm::SIMachineFunctionInfo *' data-ref="269Info" data-ref-filename="269Info">Info</dfn> = <a class="local col8 ref" href="#268MF" title='MF' data-ref="268MF" data-ref-filename="268MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1568">1568</th><td></td></tr>
<tr><th id="1569">1569</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Info-&gt;isEntryFunction());</td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td>  <b>if</b> (<a class="local col7 ref" href="#267MBB" title='MBB' data-ref="267MBB" data-ref-filename="267MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>()) {</td></tr>
<tr><th id="1572">1572</th><td>    <em>bool</em> <dfn class="local col0 decl" id="270HasNoTerminator" title='HasNoTerminator' data-type='bool' data-ref="270HasNoTerminator" data-ref-filename="270HasNoTerminator">HasNoTerminator</dfn> = <a class="local col7 ref" href="#267MBB" title='MBB' data-ref="267MBB" data-ref-filename="267MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#267MBB" title='MBB' data-ref="267MBB" data-ref-filename="267MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1573">1573</th><td>    <b>if</b> (<a class="local col0 ref" href="#270HasNoTerminator" title='HasNoTerminator' data-ref="270HasNoTerminator" data-ref-filename="270HasNoTerminator">HasNoTerminator</a>) {</td></tr>
<tr><th id="1574">1574</th><td>      <b>if</b> (<a class="local col9 ref" href="#269Info" title='Info' data-ref="269Info" data-ref-filename="269Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv" title='llvm::SIMachineFunctionInfo::returnsVoid' data-ref="_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv">returnsVoid</a>()) {</td></tr>
<tr><th id="1575">1575</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#267MBB" title='MBB' data-ref="267MBB" data-ref-filename="267MBB">MBB</a></span>, <a class="local col7 ref" href="#267MBB" title='MBB' data-ref="267MBB" data-ref-filename="267MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ENDPGM" title='llvm::AMDGPU::S_ENDPGM' data-ref="llvm::AMDGPU::S_ENDPGM" data-ref-filename="llvm..AMDGPU..S_ENDPGM">S_ENDPGM</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1576">1576</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1577">1577</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#267MBB" title='MBB' data-ref="267MBB" data-ref-filename="267MBB">MBB</a></span>, <a class="local col7 ref" href="#267MBB" title='MBB' data-ref="267MBB" data-ref-filename="267MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_RETURN_TO_EPILOG" title='llvm::AMDGPU::SI_RETURN_TO_EPILOG' data-ref="llvm::AMDGPU::SI_RETURN_TO_EPILOG" data-ref-filename="llvm..AMDGPU..SI_RETURN_TO_EPILOG">SI_RETURN_TO_EPILOG</a>));</td></tr>
<tr><th id="1578">1578</th><td>      }</td></tr>
<tr><th id="1579">1579</th><td>    }</td></tr>
<tr><th id="1580">1580</th><td>  }</td></tr>
<tr><th id="1581">1581</th><td>}</td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo16getNumWaitStatesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getNumWaitStates' data-ref="_ZN4llvm11SIInstrInfo16getNumWaitStatesERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo16getNumWaitStatesERKNS_12MachineInstrE">getNumWaitStates</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="271MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="271MI" data-ref-filename="271MI">MI</dfn>) {</td></tr>
<tr><th id="1584">1584</th><td>  <b>switch</b> (<a class="local col1 ref" href="#271MI" title='MI' data-ref="271MI" data-ref-filename="271MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1585">1585</th><td>  <b>default</b>: <b>return</b> <var>1</var>; <i>// FIXME: Do wait states equal cycles?</i></td></tr>
<tr><th id="1586">1586</th><td></td></tr>
<tr><th id="1587">1587</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOP" title='llvm::AMDGPU::S_NOP' data-ref="llvm::AMDGPU::S_NOP" data-ref-filename="llvm..AMDGPU..S_NOP">S_NOP</a>:</td></tr>
<tr><th id="1588">1588</th><td>    <b>return</b> <a class="local col1 ref" href="#271MI" title='MI' data-ref="271MI" data-ref-filename="271MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <var>1</var>;</td></tr>
<tr><th id="1589">1589</th><td>  }</td></tr>
<tr><th id="1590">1590</th><td>}</td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::SIInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="272MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="272MI" data-ref-filename="272MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1593">1593</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="273MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="273MBB" data-ref-filename="273MBB">MBB</dfn> = *<a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1594">1594</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="274DL" title='DL' data-type='llvm::DebugLoc' data-ref="274DL" data-ref-filename="274DL">DL</dfn> = <a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>);</td></tr>
<tr><th id="1595">1595</th><td>  <b>switch</b> (<a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1596">1596</th><td>  <b>default</b>: <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::TargetInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm15TargetInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</a>(<span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>);</td></tr>
<tr><th id="1597">1597</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64_term" title='llvm::AMDGPU::S_MOV_B64_term' data-ref="llvm::AMDGPU::S_MOV_B64_term" data-ref-filename="llvm..AMDGPU..S_MOV_B64_term">S_MOV_B64_term</a>:</td></tr>
<tr><th id="1598">1598</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="1599">1599</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="1600">1600</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>));</td></tr>
<tr><th id="1601">1601</th><td>    <b>break</b>;</td></tr>
<tr><th id="1602">1602</th><td></td></tr>
<tr><th id="1603">1603</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32_term" title='llvm::AMDGPU::S_MOV_B32_term' data-ref="llvm::AMDGPU::S_MOV_B32_term" data-ref-filename="llvm..AMDGPU..S_MOV_B32_term">S_MOV_B32_term</a>:</td></tr>
<tr><th id="1604">1604</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="1605">1605</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="1606">1606</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>));</td></tr>
<tr><th id="1607">1607</th><td>    <b>break</b>;</td></tr>
<tr><th id="1608">1608</th><td></td></tr>
<tr><th id="1609">1609</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64_term" title='llvm::AMDGPU::S_XOR_B64_term' data-ref="llvm::AMDGPU::S_XOR_B64_term" data-ref-filename="llvm..AMDGPU..S_XOR_B64_term">S_XOR_B64_term</a>:</td></tr>
<tr><th id="1610">1610</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="1611">1611</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="1612">1612</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64" title='llvm::AMDGPU::S_XOR_B64' data-ref="llvm::AMDGPU::S_XOR_B64" data-ref-filename="llvm..AMDGPU..S_XOR_B64">S_XOR_B64</a>));</td></tr>
<tr><th id="1613">1613</th><td>    <b>break</b>;</td></tr>
<tr><th id="1614">1614</th><td></td></tr>
<tr><th id="1615">1615</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32_term" title='llvm::AMDGPU::S_XOR_B32_term' data-ref="llvm::AMDGPU::S_XOR_B32_term" data-ref-filename="llvm..AMDGPU..S_XOR_B32_term">S_XOR_B32_term</a>:</td></tr>
<tr><th id="1616">1616</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="1617">1617</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="1618">1618</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32" title='llvm::AMDGPU::S_XOR_B32' data-ref="llvm::AMDGPU::S_XOR_B32" data-ref-filename="llvm..AMDGPU..S_XOR_B32">S_XOR_B32</a>));</td></tr>
<tr><th id="1619">1619</th><td>    <b>break</b>;</td></tr>
<tr><th id="1620">1620</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B64_term" title='llvm::AMDGPU::S_OR_B64_term' data-ref="llvm::AMDGPU::S_OR_B64_term" data-ref-filename="llvm..AMDGPU..S_OR_B64_term">S_OR_B64_term</a>:</td></tr>
<tr><th id="1621">1621</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="1622">1622</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="1623">1623</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B64" title='llvm::AMDGPU::S_OR_B64' data-ref="llvm::AMDGPU::S_OR_B64" data-ref-filename="llvm..AMDGPU..S_OR_B64">S_OR_B64</a>));</td></tr>
<tr><th id="1624">1624</th><td>    <b>break</b>;</td></tr>
<tr><th id="1625">1625</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32_term" title='llvm::AMDGPU::S_OR_B32_term' data-ref="llvm::AMDGPU::S_OR_B32_term" data-ref-filename="llvm..AMDGPU..S_OR_B32_term">S_OR_B32_term</a>:</td></tr>
<tr><th id="1626">1626</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="1627">1627</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="1628">1628</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32" title='llvm::AMDGPU::S_OR_B32' data-ref="llvm::AMDGPU::S_OR_B32" data-ref-filename="llvm..AMDGPU..S_OR_B32">S_OR_B32</a>));</td></tr>
<tr><th id="1629">1629</th><td>    <b>break</b>;</td></tr>
<tr><th id="1630">1630</th><td></td></tr>
<tr><th id="1631">1631</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B64_term" title='llvm::AMDGPU::S_ANDN2_B64_term' data-ref="llvm::AMDGPU::S_ANDN2_B64_term" data-ref-filename="llvm..AMDGPU..S_ANDN2_B64_term">S_ANDN2_B64_term</a>:</td></tr>
<tr><th id="1632">1632</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="1633">1633</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="1634">1634</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B64" title='llvm::AMDGPU::S_ANDN2_B64' data-ref="llvm::AMDGPU::S_ANDN2_B64" data-ref-filename="llvm..AMDGPU..S_ANDN2_B64">S_ANDN2_B64</a>));</td></tr>
<tr><th id="1635">1635</th><td>    <b>break</b>;</td></tr>
<tr><th id="1636">1636</th><td></td></tr>
<tr><th id="1637">1637</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B32_term" title='llvm::AMDGPU::S_ANDN2_B32_term' data-ref="llvm::AMDGPU::S_ANDN2_B32_term" data-ref-filename="llvm..AMDGPU..S_ANDN2_B32_term">S_ANDN2_B32_term</a>:</td></tr>
<tr><th id="1638">1638</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="1639">1639</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="1640">1640</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B32" title='llvm::AMDGPU::S_ANDN2_B32' data-ref="llvm::AMDGPU::S_ANDN2_B32" data-ref-filename="llvm..AMDGPU..S_ANDN2_B32">S_ANDN2_B32</a>));</td></tr>
<tr><th id="1641">1641</th><td>    <b>break</b>;</td></tr>
<tr><th id="1642">1642</th><td></td></tr>
<tr><th id="1643">1643</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B64_PSEUDO" title='llvm::AMDGPU::V_MOV_B64_PSEUDO' data-ref="llvm::AMDGPU::V_MOV_B64_PSEUDO" data-ref-filename="llvm..AMDGPU..V_MOV_B64_PSEUDO">V_MOV_B64_PSEUDO</a>: {</td></tr>
<tr><th id="1644">1644</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="275Dst" title='Dst' data-type='llvm::Register' data-ref="275Dst" data-ref-filename="275Dst">Dst</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1645">1645</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="276DstLo" title='DstLo' data-type='llvm::Register' data-ref="276DstLo" data-ref-filename="276DstLo">DstLo</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#275Dst" title='Dst' data-ref="275Dst" data-ref-filename="275Dst">Dst</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="1646">1646</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="277DstHi" title='DstHi' data-type='llvm::Register' data-ref="277DstHi" data-ref-filename="277DstHi">DstHi</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#275Dst" title='Dst' data-ref="275Dst" data-ref-filename="275Dst">Dst</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="278SrcOp" title='SrcOp' data-type='const llvm::MachineOperand &amp;' data-ref="278SrcOp" data-ref-filename="278SrcOp">SrcOp</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1649">1649</th><td>    <i>// FIXME: Will this work for 64-bit floating point immediates?</i></td></tr>
<tr><th id="1650">1650</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!SrcOp.isFPImm());</td></tr>
<tr><th id="1651">1651</th><td>    <b>if</b> (<a class="local col8 ref" href="#278SrcOp" title='SrcOp' data-ref="278SrcOp" data-ref-filename="278SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1652">1652</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col9 decl" id="279Imm" title='Imm' data-type='llvm::APInt' data-ref="279Imm" data-ref-filename="279Imm">Imm</dfn><a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><var>64</var>, <a class="local col8 ref" href="#278SrcOp" title='SrcOp' data-ref="278SrcOp" data-ref-filename="278SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1653">1653</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#276DstLo" title='DstLo' data-ref="276DstLo" data-ref-filename="276DstLo">DstLo</a>)</td></tr>
<tr><th id="1654">1654</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#279Imm" title='Imm' data-ref="279Imm" data-ref-filename="279Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj" data-ref-filename="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>32</var>).<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>())</td></tr>
<tr><th id="1655">1655</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#275Dst" title='Dst' data-ref="275Dst" data-ref-filename="275Dst">Dst</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1656">1656</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#277DstHi" title='DstHi' data-ref="277DstHi" data-ref-filename="277DstHi">DstHi</a>)</td></tr>
<tr><th id="1657">1657</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#279Imm" title='Imm' data-ref="279Imm" data-ref-filename="279Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getHiBitsEj" title='llvm::APInt::getHiBits' data-ref="_ZNK4llvm5APInt9getHiBitsEj" data-ref-filename="_ZNK4llvm5APInt9getHiBitsEj">getHiBits</a>(<var>32</var>).<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>())</td></tr>
<tr><th id="1658">1658</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#275Dst" title='Dst' data-ref="275Dst" data-ref-filename="275Dst">Dst</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1659">1659</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1660">1660</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcOp.isReg());</td></tr>
<tr><th id="1661">1661</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#276DstLo" title='DstLo' data-ref="276DstLo" data-ref-filename="276DstLo">DstLo</a>)</td></tr>
<tr><th id="1662">1662</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#278SrcOp" title='SrcOp' data-ref="278SrcOp" data-ref-filename="278SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>))</td></tr>
<tr><th id="1663">1663</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#275Dst" title='Dst' data-ref="275Dst" data-ref-filename="275Dst">Dst</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1664">1664</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#277DstHi" title='DstHi' data-ref="277DstHi" data-ref-filename="277DstHi">DstHi</a>)</td></tr>
<tr><th id="1665">1665</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#278SrcOp" title='SrcOp' data-ref="278SrcOp" data-ref-filename="278SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>))</td></tr>
<tr><th id="1666">1666</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#275Dst" title='Dst' data-ref="275Dst" data-ref-filename="275Dst">Dst</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1667">1667</th><td>    }</td></tr>
<tr><th id="1668">1668</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1669">1669</th><td>    <b>break</b>;</td></tr>
<tr><th id="1670">1670</th><td>  }</td></tr>
<tr><th id="1671">1671</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B64_DPP_PSEUDO" title='llvm::AMDGPU::V_MOV_B64_DPP_PSEUDO' data-ref="llvm::AMDGPU::V_MOV_B64_DPP_PSEUDO" data-ref-filename="llvm..AMDGPU..V_MOV_B64_DPP_PSEUDO">V_MOV_B64_DPP_PSEUDO</a>: {</td></tr>
<tr><th id="1672">1672</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE" title='llvm::SIInstrInfo::expandMovDPP64' data-ref="_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE">expandMovDPP64</a>(<span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>);</td></tr>
<tr><th id="1673">1673</th><td>    <b>break</b>;</td></tr>
<tr><th id="1674">1674</th><td>  }</td></tr>
<tr><th id="1675">1675</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SET_INACTIVE_B32" title='llvm::AMDGPU::V_SET_INACTIVE_B32' data-ref="llvm::AMDGPU::V_SET_INACTIVE_B32" data-ref-filename="llvm..AMDGPU..V_SET_INACTIVE_B32">V_SET_INACTIVE_B32</a>: {</td></tr>
<tr><th id="1676">1676</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="280NotOpc" title='NotOpc' data-type='unsigned int' data-ref="280NotOpc" data-ref-filename="280NotOpc">NotOpc</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOT_B32" title='llvm::AMDGPU::S_NOT_B32' data-ref="llvm::AMDGPU::S_NOT_B32" data-ref-filename="llvm..AMDGPU..S_NOT_B32">S_NOT_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOT_B64" title='llvm::AMDGPU::S_NOT_B64' data-ref="llvm::AMDGPU::S_NOT_B64" data-ref-filename="llvm..AMDGPU..S_NOT_B64">S_NOT_B64</a>;</td></tr>
<tr><th id="1677">1677</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="281Exec" title='Exec' data-type='unsigned int' data-ref="281Exec" data-ref-filename="281Exec">Exec</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="1678">1678</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#280NotOpc" title='NotOpc' data-ref="280NotOpc" data-ref-filename="280NotOpc">NotOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#281Exec" title='Exec' data-ref="281Exec" data-ref-filename="281Exec">Exec</a>)</td></tr>
<tr><th id="1679">1679</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#281Exec" title='Exec' data-ref="281Exec" data-ref-filename="281Exec">Exec</a>);</td></tr>
<tr><th id="1680">1680</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1681">1681</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="1682">1682</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#280NotOpc" title='NotOpc' data-ref="280NotOpc" data-ref-filename="280NotOpc">NotOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#281Exec" title='Exec' data-ref="281Exec" data-ref-filename="281Exec">Exec</a>)</td></tr>
<tr><th id="1683">1683</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#281Exec" title='Exec' data-ref="281Exec" data-ref-filename="281Exec">Exec</a>);</td></tr>
<tr><th id="1684">1684</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1685">1685</th><td>    <b>break</b>;</td></tr>
<tr><th id="1686">1686</th><td>  }</td></tr>
<tr><th id="1687">1687</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SET_INACTIVE_B64" title='llvm::AMDGPU::V_SET_INACTIVE_B64' data-ref="llvm::AMDGPU::V_SET_INACTIVE_B64" data-ref-filename="llvm..AMDGPU..V_SET_INACTIVE_B64">V_SET_INACTIVE_B64</a>: {</td></tr>
<tr><th id="1688">1688</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="282NotOpc" title='NotOpc' data-type='unsigned int' data-ref="282NotOpc" data-ref-filename="282NotOpc">NotOpc</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOT_B32" title='llvm::AMDGPU::S_NOT_B32' data-ref="llvm::AMDGPU::S_NOT_B32" data-ref-filename="llvm..AMDGPU..S_NOT_B32">S_NOT_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOT_B64" title='llvm::AMDGPU::S_NOT_B64' data-ref="llvm::AMDGPU::S_NOT_B64" data-ref-filename="llvm..AMDGPU..S_NOT_B64">S_NOT_B64</a>;</td></tr>
<tr><th id="1689">1689</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="283Exec" title='Exec' data-type='unsigned int' data-ref="283Exec" data-ref-filename="283Exec">Exec</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="1690">1690</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#282NotOpc" title='NotOpc' data-ref="282NotOpc" data-ref-filename="282NotOpc">NotOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#283Exec" title='Exec' data-ref="283Exec" data-ref-filename="283Exec">Exec</a>)</td></tr>
<tr><th id="1691">1691</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#283Exec" title='Exec' data-ref="283Exec" data-ref-filename="283Exec">Exec</a>);</td></tr>
<tr><th id="1692">1692</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="284Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="284Copy" data-ref-filename="284Copy">Copy</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B64_PSEUDO" title='llvm::AMDGPU::V_MOV_B64_PSEUDO' data-ref="llvm::AMDGPU::V_MOV_B64_PSEUDO" data-ref-filename="llvm..AMDGPU..V_MOV_B64_PSEUDO">V_MOV_B64_PSEUDO</a>),</td></tr>
<tr><th id="1693">1693</th><td>                                 <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1694">1694</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="1695">1695</th><td>    <a class="virtual member fn" href="#_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::SIInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</a>(<span class='refarg'>*<a class="local col4 ref" href="#284Copy" title='Copy' data-ref="284Copy" data-ref-filename="284Copy">Copy</a></span>);</td></tr>
<tr><th id="1696">1696</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#282NotOpc" title='NotOpc' data-ref="282NotOpc" data-ref-filename="282NotOpc">NotOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#283Exec" title='Exec' data-ref="283Exec" data-ref-filename="283Exec">Exec</a>)</td></tr>
<tr><th id="1697">1697</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#283Exec" title='Exec' data-ref="283Exec" data-ref-filename="283Exec">Exec</a>);</td></tr>
<tr><th id="1698">1698</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1699">1699</th><td>    <b>break</b>;</td></tr>
<tr><th id="1700">1700</th><td>  }</td></tr>
<tr><th id="1701">1701</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V1" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V1' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V1" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V1">V_INDIRECT_REG_WRITE_MOVREL_B32_V1</a>:</td></tr>
<tr><th id="1702">1702</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V2" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V2' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V2" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V2">V_INDIRECT_REG_WRITE_MOVREL_B32_V2</a>:</td></tr>
<tr><th id="1703">1703</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V3" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V3' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V3" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V3">V_INDIRECT_REG_WRITE_MOVREL_B32_V3</a>:</td></tr>
<tr><th id="1704">1704</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V4" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V4' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V4" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V4">V_INDIRECT_REG_WRITE_MOVREL_B32_V4</a>:</td></tr>
<tr><th id="1705">1705</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V5" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V5' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V5" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V5">V_INDIRECT_REG_WRITE_MOVREL_B32_V5</a>:</td></tr>
<tr><th id="1706">1706</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V8" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V8' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V8" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V8">V_INDIRECT_REG_WRITE_MOVREL_B32_V8</a>:</td></tr>
<tr><th id="1707">1707</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V16" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V16' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V16" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V16">V_INDIRECT_REG_WRITE_MOVREL_B32_V16</a>:</td></tr>
<tr><th id="1708">1708</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V32" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V32' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V32" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_MOVREL_B32_V32">V_INDIRECT_REG_WRITE_MOVREL_B32_V32</a>:</td></tr>
<tr><th id="1709">1709</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V1" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V1' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V1" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V1">S_INDIRECT_REG_WRITE_MOVREL_B32_V1</a>:</td></tr>
<tr><th id="1710">1710</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V2" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V2' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V2" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V2">S_INDIRECT_REG_WRITE_MOVREL_B32_V2</a>:</td></tr>
<tr><th id="1711">1711</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V3" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V3' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V3" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V3">S_INDIRECT_REG_WRITE_MOVREL_B32_V3</a>:</td></tr>
<tr><th id="1712">1712</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V4" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V4' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V4" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V4">S_INDIRECT_REG_WRITE_MOVREL_B32_V4</a>:</td></tr>
<tr><th id="1713">1713</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V5" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V5' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V5" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V5">S_INDIRECT_REG_WRITE_MOVREL_B32_V5</a>:</td></tr>
<tr><th id="1714">1714</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V8" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V8' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V8" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V8">S_INDIRECT_REG_WRITE_MOVREL_B32_V8</a>:</td></tr>
<tr><th id="1715">1715</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V16" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V16' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V16" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V16">S_INDIRECT_REG_WRITE_MOVREL_B32_V16</a>:</td></tr>
<tr><th id="1716">1716</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V32" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V32' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V32" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B32_V32">S_INDIRECT_REG_WRITE_MOVREL_B32_V32</a>:</td></tr>
<tr><th id="1717">1717</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V1" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V1' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V1" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B64_V1">S_INDIRECT_REG_WRITE_MOVREL_B64_V1</a>:</td></tr>
<tr><th id="1718">1718</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V2" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V2' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V2" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B64_V2">S_INDIRECT_REG_WRITE_MOVREL_B64_V2</a>:</td></tr>
<tr><th id="1719">1719</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V4" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V4' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V4" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B64_V4">S_INDIRECT_REG_WRITE_MOVREL_B64_V4</a>:</td></tr>
<tr><th id="1720">1720</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V8" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V8' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V8" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B64_V8">S_INDIRECT_REG_WRITE_MOVREL_B64_V8</a>:</td></tr>
<tr><th id="1721">1721</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V16" title='llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V16' data-ref="llvm::AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V16" data-ref-filename="llvm..AMDGPU..S_INDIRECT_REG_WRITE_MOVREL_B64_V16">S_INDIRECT_REG_WRITE_MOVREL_B64_V16</a>: {</td></tr>
<tr><th id="1722">1722</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="285EltRC" title='EltRC' data-type='const llvm::TargetRegisterClass *' data-ref="285EltRC" data-ref-filename="285EltRC">EltRC</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>, <var>2</var>);</td></tr>
<tr><th id="1723">1723</th><td></td></tr>
<tr><th id="1724">1724</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="286Opc" title='Opc' data-type='unsigned int' data-ref="286Opc" data-ref-filename="286Opc">Opc</dfn>;</td></tr>
<tr><th id="1725">1725</th><td>    <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col5 ref" href="#285EltRC" title='EltRC' data-ref="285EltRC" data-ref-filename="285EltRC">EltRC</a>)) {</td></tr>
<tr><th id="1726">1726</th><td>      <a class="local col6 ref" href="#286Opc" title='Opc' data-ref="286Opc" data-ref-filename="286Opc">Opc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELD_B32_e32" title='llvm::AMDGPU::V_MOVRELD_B32_e32' data-ref="llvm::AMDGPU::V_MOVRELD_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOVRELD_B32_e32">V_MOVRELD_B32_e32</a>;</td></tr>
<tr><th id="1727">1727</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1728">1728</th><td>      <a class="local col6 ref" href="#286Opc" title='Opc' data-ref="286Opc" data-ref-filename="286Opc">Opc</a> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col5 ref" href="#285EltRC" title='EltRC' data-ref="285EltRC" data-ref-filename="285EltRC">EltRC</a>) == <var>64</var> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOVRELD_B64" title='llvm::AMDGPU::S_MOVRELD_B64' data-ref="llvm::AMDGPU::S_MOVRELD_B64" data-ref-filename="llvm..AMDGPU..S_MOVRELD_B64">S_MOVRELD_B64</a></td></tr>
<tr><th id="1729">1729</th><td>                                              : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOVRELD_B32" title='llvm::AMDGPU::S_MOVRELD_B32' data-ref="llvm::AMDGPU::S_MOVRELD_B32" data-ref-filename="llvm..AMDGPU..S_MOVRELD_B32">S_MOVRELD_B32</a>;</td></tr>
<tr><th id="1730">1730</th><td>    }</td></tr>
<tr><th id="1731">1731</th><td></td></tr>
<tr><th id="1732">1732</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="287OpDesc" title='OpDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="287OpDesc" data-ref-filename="287OpDesc">OpDesc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#286Opc" title='Opc' data-ref="286Opc" data-ref-filename="286Opc">Opc</a>);</td></tr>
<tr><th id="1733">1733</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="288VecReg" title='VecReg' data-type='llvm::Register' data-ref="288VecReg" data-ref-filename="288VecReg">VecReg</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1734">1734</th><td>    <em>bool</em> <dfn class="local col9 decl" id="289IsUndef" title='IsUndef' data-type='bool' data-ref="289IsUndef" data-ref-filename="289IsUndef">IsUndef</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="1735">1735</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="290SubReg" title='SubReg' data-type='unsigned int' data-ref="290SubReg" data-ref-filename="290SubReg">SubReg</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1736">1736</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(VecReg == MI.getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="1737">1737</th><td></td></tr>
<tr><th id="1738">1738</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="291MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="291MIB" data-ref-filename="291MIB">MIB</dfn> =</td></tr>
<tr><th id="1739">1739</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="local col7 ref" href="#287OpDesc" title='OpDesc' data-ref="287OpDesc" data-ref-filename="287OpDesc">OpDesc</a>)</td></tr>
<tr><th id="1740">1740</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#288VecReg" title='VecReg' data-ref="288VecReg" data-ref-filename="288VecReg">VecReg</a>, <a class="local col0 ref" href="#290SubReg" title='SubReg' data-ref="290SubReg" data-ref-filename="290SubReg">SubReg</a>), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="1741">1741</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="1742">1742</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#288VecReg" title='VecReg' data-ref="288VecReg" data-ref-filename="288VecReg">VecReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>)</td></tr>
<tr><th id="1743">1743</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#288VecReg" title='VecReg' data-ref="288VecReg" data-ref-filename="288VecReg">VecReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | (<a class="local col9 ref" href="#289IsUndef" title='IsUndef' data-ref="289IsUndef" data-ref-filename="289IsUndef">IsUndef</a> ? <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a> : <var>0</var>));</td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td>    <em>const</em> <em>int</em> <dfn class="local col2 decl" id="292ImpDefIdx" title='ImpDefIdx' data-type='const int' data-ref="292ImpDefIdx" data-ref-filename="292ImpDefIdx">ImpDefIdx</dfn> =</td></tr>
<tr><th id="1746">1746</th><td>      <a class="local col7 ref" href="#287OpDesc" title='OpDesc' data-ref="287OpDesc" data-ref-filename="287OpDesc">OpDesc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() + <a class="local col7 ref" href="#287OpDesc" title='OpDesc' data-ref="287OpDesc" data-ref-filename="287OpDesc">OpDesc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv" title='llvm::MCInstrDesc::getNumImplicitUses' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv" data-ref-filename="_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv">getNumImplicitUses</a>();</td></tr>
<tr><th id="1747">1747</th><td>    <em>const</em> <em>int</em> <dfn class="local col3 decl" id="293ImpUseIdx" title='ImpUseIdx' data-type='const int' data-ref="293ImpUseIdx" data-ref-filename="293ImpUseIdx">ImpUseIdx</dfn> = <a class="local col2 ref" href="#292ImpDefIdx" title='ImpDefIdx' data-ref="292ImpDefIdx" data-ref-filename="292ImpDefIdx">ImpDefIdx</a> + <var>1</var>;</td></tr>
<tr><th id="1748">1748</th><td>    <a class="local col1 ref" href="#291MIB" title='MIB' data-ref="291MIB" data-ref-filename="291MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj" data-ref-filename="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<a class="local col2 ref" href="#292ImpDefIdx" title='ImpDefIdx' data-ref="292ImpDefIdx" data-ref-filename="292ImpDefIdx">ImpDefIdx</a>, <a class="local col3 ref" href="#293ImpUseIdx" title='ImpUseIdx' data-ref="293ImpUseIdx" data-ref-filename="293ImpUseIdx">ImpUseIdx</a>);</td></tr>
<tr><th id="1749">1749</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1750">1750</th><td>    <b>break</b>;</td></tr>
<tr><th id="1751">1751</th><td>  }</td></tr>
<tr><th id="1752">1752</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V1" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V1' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V1" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V1">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V1</a>:</td></tr>
<tr><th id="1753">1753</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V2" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V2' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V2" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V2">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V2</a>:</td></tr>
<tr><th id="1754">1754</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V3" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V3' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V3" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V3">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V3</a>:</td></tr>
<tr><th id="1755">1755</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V4" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V4' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V4" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V4">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V4</a>:</td></tr>
<tr><th id="1756">1756</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V5" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V5' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V5" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V5">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V5</a>:</td></tr>
<tr><th id="1757">1757</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V8" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V8' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V8" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V8">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V8</a>:</td></tr>
<tr><th id="1758">1758</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V16" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V16' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V16" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V16">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V16</a>:</td></tr>
<tr><th id="1759">1759</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V32" title='llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V32' data-ref="llvm::AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V32" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_WRITE_GPR_IDX_B32_V32">V_INDIRECT_REG_WRITE_GPR_IDX_B32_V32</a>: {</td></tr>
<tr><th id="1760">1760</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ST.useVGPRIndexMode());</td></tr>
<tr><th id="1761">1761</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="294VecReg" title='VecReg' data-type='llvm::Register' data-ref="294VecReg" data-ref-filename="294VecReg">VecReg</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1762">1762</th><td>    <em>bool</em> <dfn class="local col5 decl" id="295IsUndef" title='IsUndef' data-type='bool' data-ref="295IsUndef" data-ref-filename="295IsUndef">IsUndef</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="1763">1763</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="296Idx" title='Idx' data-type='llvm::Register' data-ref="296Idx" data-ref-filename="296Idx">Idx</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1764">1764</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="297SubReg" title='SubReg' data-type='llvm::Register' data-ref="297SubReg" data-ref-filename="297SubReg">SubReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1765">1765</th><td></td></tr>
<tr><th id="1766">1766</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="298SetOn" title='SetOn' data-type='llvm::MachineInstr *' data-ref="298SetOn" data-ref-filename="298SetOn">SetOn</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SET_GPR_IDX_ON" title='llvm::AMDGPU::S_SET_GPR_IDX_ON' data-ref="llvm::AMDGPU::S_SET_GPR_IDX_ON" data-ref-filename="llvm..AMDGPU..S_SET_GPR_IDX_ON">S_SET_GPR_IDX_ON</a>))</td></tr>
<tr><th id="1767">1767</th><td>                              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#296Idx" title='Idx' data-ref="296Idx" data-ref-filename="296Idx">Idx</a>)</td></tr>
<tr><th id="1768">1768</th><td>                              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::VGPRIndexMode::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::VGPRIndexMode::DST_ENABLE" title='llvm::AMDGPU::VGPRIndexMode::DST_ENABLE' data-ref="llvm::AMDGPU::VGPRIndexMode::DST_ENABLE" data-ref-filename="llvm..AMDGPU..VGPRIndexMode..DST_ENABLE">DST_ENABLE</a>);</td></tr>
<tr><th id="1769">1769</th><td>    <a class="local col8 ref" href="#298SetOn" title='SetOn' data-ref="298SetOn" data-ref-filename="298SetOn">SetOn</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb" data-ref-filename="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="1770">1770</th><td></td></tr>
<tr><th id="1771">1771</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="299OpDesc" title='OpDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="299OpDesc" data-ref-filename="299OpDesc">OpDesc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_indirect" title='llvm::AMDGPU::V_MOV_B32_indirect' data-ref="llvm::AMDGPU::V_MOV_B32_indirect" data-ref-filename="llvm..AMDGPU..V_MOV_B32_indirect">V_MOV_B32_indirect</a>);</td></tr>
<tr><th id="1772">1772</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="300MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="300MIB" data-ref-filename="300MIB">MIB</dfn> =</td></tr>
<tr><th id="1773">1773</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="local col9 ref" href="#299OpDesc" title='OpDesc' data-ref="299OpDesc" data-ref-filename="299OpDesc">OpDesc</a>)</td></tr>
<tr><th id="1774">1774</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col4 ref" href="#294VecReg" title='VecReg' data-ref="294VecReg" data-ref-filename="294VecReg">VecReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#297SubReg" title='SubReg' data-ref="297SubReg" data-ref-filename="297SubReg">SubReg</a>), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="1775">1775</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="1776">1776</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#294VecReg" title='VecReg' data-ref="294VecReg" data-ref-filename="294VecReg">VecReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>)</td></tr>
<tr><th id="1777">1777</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#294VecReg" title='VecReg' data-ref="294VecReg" data-ref-filename="294VecReg">VecReg</a>,</td></tr>
<tr><th id="1778">1778</th><td>                    <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | (<a class="local col5 ref" href="#295IsUndef" title='IsUndef' data-ref="295IsUndef" data-ref-filename="295IsUndef">IsUndef</a> ? <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a> : <var>0</var>));</td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td>    <em>const</em> <em>int</em> <dfn class="local col1 decl" id="301ImpDefIdx" title='ImpDefIdx' data-type='const int' data-ref="301ImpDefIdx" data-ref-filename="301ImpDefIdx">ImpDefIdx</dfn> = <a class="local col9 ref" href="#299OpDesc" title='OpDesc' data-ref="299OpDesc" data-ref-filename="299OpDesc">OpDesc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() + <a class="local col9 ref" href="#299OpDesc" title='OpDesc' data-ref="299OpDesc" data-ref-filename="299OpDesc">OpDesc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv" title='llvm::MCInstrDesc::getNumImplicitUses' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv" data-ref-filename="_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv">getNumImplicitUses</a>();</td></tr>
<tr><th id="1781">1781</th><td>    <em>const</em> <em>int</em> <dfn class="local col2 decl" id="302ImpUseIdx" title='ImpUseIdx' data-type='const int' data-ref="302ImpUseIdx" data-ref-filename="302ImpUseIdx">ImpUseIdx</dfn> = <a class="local col1 ref" href="#301ImpDefIdx" title='ImpDefIdx' data-ref="301ImpDefIdx" data-ref-filename="301ImpDefIdx">ImpDefIdx</a> + <var>1</var>;</td></tr>
<tr><th id="1782">1782</th><td>    <a class="local col0 ref" href="#300MIB" title='MIB' data-ref="300MIB" data-ref-filename="300MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj" data-ref-filename="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<a class="local col1 ref" href="#301ImpDefIdx" title='ImpDefIdx' data-ref="301ImpDefIdx" data-ref-filename="301ImpDefIdx">ImpDefIdx</a>, <a class="local col2 ref" href="#302ImpUseIdx" title='ImpUseIdx' data-ref="302ImpUseIdx" data-ref-filename="302ImpUseIdx">ImpUseIdx</a>);</td></tr>
<tr><th id="1783">1783</th><td></td></tr>
<tr><th id="1784">1784</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="303SetOff" title='SetOff' data-type='llvm::MachineInstr *' data-ref="303SetOff" data-ref-filename="303SetOff">SetOff</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SET_GPR_IDX_OFF" title='llvm::AMDGPU::S_SET_GPR_IDX_OFF' data-ref="llvm::AMDGPU::S_SET_GPR_IDX_OFF" data-ref-filename="llvm..AMDGPU..S_SET_GPR_IDX_OFF">S_SET_GPR_IDX_OFF</a>));</td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_" title='llvm::finalizeBundle' data-ref="_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_" data-ref-filename="_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_">finalizeBundle</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <a class="local col8 ref" href="#298SetOn" title='SetOn' data-ref="298SetOn" data-ref-filename="298SetOn">SetOn</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col3 ref" href="#303SetOff" title='SetOff' data-ref="303SetOff" data-ref-filename="303SetOff">SetOff</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()));</td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1789">1789</th><td>    <b>break</b>;</td></tr>
<tr><th id="1790">1790</th><td>  }</td></tr>
<tr><th id="1791">1791</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V1" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V1' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V1" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V1">V_INDIRECT_REG_READ_GPR_IDX_B32_V1</a>:</td></tr>
<tr><th id="1792">1792</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V2" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V2' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V2" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V2">V_INDIRECT_REG_READ_GPR_IDX_B32_V2</a>:</td></tr>
<tr><th id="1793">1793</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V3" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V3' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V3" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V3">V_INDIRECT_REG_READ_GPR_IDX_B32_V3</a>:</td></tr>
<tr><th id="1794">1794</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V4" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V4' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V4" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V4">V_INDIRECT_REG_READ_GPR_IDX_B32_V4</a>:</td></tr>
<tr><th id="1795">1795</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V5" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V5' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V5" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V5">V_INDIRECT_REG_READ_GPR_IDX_B32_V5</a>:</td></tr>
<tr><th id="1796">1796</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V8" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V8' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V8" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V8">V_INDIRECT_REG_READ_GPR_IDX_B32_V8</a>:</td></tr>
<tr><th id="1797">1797</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V16" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V16' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V16" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V16">V_INDIRECT_REG_READ_GPR_IDX_B32_V16</a>:</td></tr>
<tr><th id="1798">1798</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V32" title='llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V32' data-ref="llvm::AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V32" data-ref-filename="llvm..AMDGPU..V_INDIRECT_REG_READ_GPR_IDX_B32_V32">V_INDIRECT_REG_READ_GPR_IDX_B32_V32</a>: {</td></tr>
<tr><th id="1799">1799</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ST.useVGPRIndexMode());</td></tr>
<tr><th id="1800">1800</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="304Dst" title='Dst' data-type='llvm::Register' data-ref="304Dst" data-ref-filename="304Dst">Dst</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1801">1801</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="305VecReg" title='VecReg' data-type='llvm::Register' data-ref="305VecReg" data-ref-filename="305VecReg">VecReg</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1802">1802</th><td>    <em>bool</em> <dfn class="local col6 decl" id="306IsUndef" title='IsUndef' data-type='bool' data-ref="306IsUndef" data-ref-filename="306IsUndef">IsUndef</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="1803">1803</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="307Idx" title='Idx' data-type='llvm::Register' data-ref="307Idx" data-ref-filename="307Idx">Idx</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1804">1804</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="308SubReg" title='SubReg' data-type='llvm::Register' data-ref="308SubReg" data-ref-filename="308SubReg">SubReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1805">1805</th><td></td></tr>
<tr><th id="1806">1806</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="309SetOn" title='SetOn' data-type='llvm::MachineInstr *' data-ref="309SetOn" data-ref-filename="309SetOn">SetOn</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SET_GPR_IDX_ON" title='llvm::AMDGPU::S_SET_GPR_IDX_ON' data-ref="llvm::AMDGPU::S_SET_GPR_IDX_ON" data-ref-filename="llvm..AMDGPU..S_SET_GPR_IDX_ON">S_SET_GPR_IDX_ON</a>))</td></tr>
<tr><th id="1807">1807</th><td>                              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#307Idx" title='Idx' data-ref="307Idx" data-ref-filename="307Idx">Idx</a>)</td></tr>
<tr><th id="1808">1808</th><td>                              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::VGPRIndexMode::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::VGPRIndexMode::SRC0_ENABLE" title='llvm::AMDGPU::VGPRIndexMode::SRC0_ENABLE' data-ref="llvm::AMDGPU::VGPRIndexMode::SRC0_ENABLE" data-ref-filename="llvm..AMDGPU..VGPRIndexMode..SRC0_ENABLE">SRC0_ENABLE</a>);</td></tr>
<tr><th id="1809">1809</th><td>    <a class="local col9 ref" href="#309SetOn" title='SetOn' data-ref="309SetOn" data-ref-filename="309SetOn">SetOn</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb" data-ref-filename="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="1810">1810</th><td></td></tr>
<tr><th id="1811">1811</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>))</td></tr>
<tr><th id="1812">1812</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#304Dst" title='Dst' data-ref="304Dst" data-ref-filename="304Dst">Dst</a>)</td></tr>
<tr><th id="1813">1813</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#305VecReg" title='VecReg' data-ref="305VecReg" data-ref-filename="305VecReg">VecReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#308SubReg" title='SubReg' data-ref="308SubReg" data-ref-filename="308SubReg">SubReg</a>), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="1814">1814</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#305VecReg" title='VecReg' data-ref="305VecReg" data-ref-filename="305VecReg">VecReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | (<a class="local col6 ref" href="#306IsUndef" title='IsUndef' data-ref="306IsUndef" data-ref-filename="306IsUndef">IsUndef</a> ? <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a> : <var>0</var>))</td></tr>
<tr><th id="1815">1815</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="1816">1816</th><td></td></tr>
<tr><th id="1817">1817</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="310SetOff" title='SetOff' data-type='llvm::MachineInstr *' data-ref="310SetOff" data-ref-filename="310SetOff">SetOff</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SET_GPR_IDX_OFF" title='llvm::AMDGPU::S_SET_GPR_IDX_OFF' data-ref="llvm::AMDGPU::S_SET_GPR_IDX_OFF" data-ref-filename="llvm..AMDGPU..S_SET_GPR_IDX_OFF">S_SET_GPR_IDX_OFF</a>));</td></tr>
<tr><th id="1818">1818</th><td></td></tr>
<tr><th id="1819">1819</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_" title='llvm::finalizeBundle' data-ref="_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_" data-ref-filename="_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_">finalizeBundle</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <a class="local col9 ref" href="#309SetOn" title='SetOn' data-ref="309SetOn" data-ref-filename="309SetOn">SetOn</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col0 ref" href="#310SetOff" title='SetOff' data-ref="310SetOff" data-ref-filename="310SetOff">SetOff</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()));</td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1822">1822</th><td>    <b>break</b>;</td></tr>
<tr><th id="1823">1823</th><td>  }</td></tr>
<tr><th id="1824">1824</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_PC_ADD_REL_OFFSET" title='llvm::AMDGPU::SI_PC_ADD_REL_OFFSET' data-ref="llvm::AMDGPU::SI_PC_ADD_REL_OFFSET" data-ref-filename="llvm..AMDGPU..SI_PC_ADD_REL_OFFSET">SI_PC_ADD_REL_OFFSET</a>: {</td></tr>
<tr><th id="1825">1825</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="311MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="311MF" data-ref-filename="311MF">MF</dfn> = *<a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1826">1826</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="312Reg" title='Reg' data-type='llvm::Register' data-ref="312Reg" data-ref-filename="312Reg">Reg</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1827">1827</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="313RegLo" title='RegLo' data-type='llvm::Register' data-ref="313RegLo" data-ref-filename="313RegLo">RegLo</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#312Reg" title='Reg' data-ref="312Reg" data-ref-filename="312Reg">Reg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="1828">1828</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="314RegHi" title='RegHi' data-type='llvm::Register' data-ref="314RegHi" data-ref-filename="314RegHi">RegHi</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#312Reg" title='Reg' data-ref="312Reg" data-ref-filename="312Reg">Reg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="1829">1829</th><td></td></tr>
<tr><th id="1830">1830</th><td>    <i>// Create a bundle so these instructions won't be re-ordered by the</i></td></tr>
<tr><th id="1831">1831</th><td><i>    // post-RA scheduler.</i></td></tr>
<tr><th id="1832">1832</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MIBundleBuilder" title='llvm::MIBundleBuilder' data-ref="llvm::MIBundleBuilder" data-ref-filename="llvm..MIBundleBuilder">MIBundleBuilder</a> <dfn class="local col5 decl" id="315Bundler" title='Bundler' data-type='llvm::MIBundleBuilder' data-ref="315Bundler" data-ref-filename="315Bundler">Bundler</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15MIBundleBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MIBundleBuilder::MIBundleBuilder' data-ref="_ZN4llvm15MIBundleBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm15MIBundleBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>);</td></tr>
<tr><th id="1833">1833</th><td>    <a class="local col5 ref" href="#315Bundler" title='Bundler' data-ref="315Bundler" data-ref-filename="315Bundler">Bundler</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15MIBundleBuilder6appendEPNS_12MachineInstrE" title='llvm::MIBundleBuilder::append' data-ref="_ZN4llvm15MIBundleBuilder6appendEPNS_12MachineInstrE" data-ref-filename="_ZN4llvm15MIBundleBuilder6appendEPNS_12MachineInstrE">append</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#311MF" title='MF' data-ref="311MF" data-ref-filename="311MF">MF</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_GETPC_B64" title='llvm::AMDGPU::S_GETPC_B64' data-ref="llvm::AMDGPU::S_GETPC_B64" data-ref-filename="llvm..AMDGPU..S_GETPC_B64">S_GETPC_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#312Reg" title='Reg' data-ref="312Reg" data-ref-filename="312Reg">Reg</a>));</td></tr>
<tr><th id="1834">1834</th><td></td></tr>
<tr><th id="1835">1835</th><td>    <i>// Add 32-bit offset from this instruction to the start of the</i></td></tr>
<tr><th id="1836">1836</th><td><i>    // constant data.</i></td></tr>
<tr><th id="1837">1837</th><td>    <a class="local col5 ref" href="#315Bundler" title='Bundler' data-ref="315Bundler" data-ref-filename="315Bundler">Bundler</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15MIBundleBuilder6appendEPNS_12MachineInstrE" title='llvm::MIBundleBuilder::append' data-ref="_ZN4llvm15MIBundleBuilder6appendEPNS_12MachineInstrE" data-ref-filename="_ZN4llvm15MIBundleBuilder6appendEPNS_12MachineInstrE">append</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#311MF" title='MF' data-ref="311MF" data-ref-filename="311MF">MF</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#313RegLo" title='RegLo' data-ref="313RegLo" data-ref-filename="313RegLo">RegLo</a>)</td></tr>
<tr><th id="1838">1838</th><td>                       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#313RegLo" title='RegLo' data-ref="313RegLo" data-ref-filename="313RegLo">RegLo</a>)</td></tr>
<tr><th id="1839">1839</th><td>                       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="1840">1840</th><td></td></tr>
<tr><th id="1841">1841</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="316MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="316MIB" data-ref-filename="316MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#311MF" title='MF' data-ref="311MF" data-ref-filename="311MF">MF</a></span>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADDC_U32" title='llvm::AMDGPU::S_ADDC_U32' data-ref="llvm::AMDGPU::S_ADDC_U32" data-ref-filename="llvm..AMDGPU..S_ADDC_U32">S_ADDC_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#314RegHi" title='RegHi' data-ref="314RegHi" data-ref-filename="314RegHi">RegHi</a>)</td></tr>
<tr><th id="1842">1842</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#314RegHi" title='RegHi' data-ref="314RegHi" data-ref-filename="314RegHi">RegHi</a>);</td></tr>
<tr><th id="1843">1843</th><td>    <a class="local col6 ref" href="#316MIB" title='MIB' data-ref="316MIB" data-ref-filename="316MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="1844">1844</th><td></td></tr>
<tr><th id="1845">1845</th><td>    <a class="local col5 ref" href="#315Bundler" title='Bundler' data-ref="315Bundler" data-ref-filename="315Bundler">Bundler</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15MIBundleBuilder6appendEPNS_12MachineInstrE" title='llvm::MIBundleBuilder::append' data-ref="_ZN4llvm15MIBundleBuilder6appendEPNS_12MachineInstrE" data-ref-filename="_ZN4llvm15MIBundleBuilder6appendEPNS_12MachineInstrE">append</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#316MIB" title='MIB' data-ref="316MIB" data-ref-filename="316MIB">MIB</a>);</td></tr>
<tr><th id="1846">1846</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE" title='llvm::finalizeBundle' data-ref="_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE" data-ref-filename="_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE">finalizeBundle</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <a class="local col5 ref" href="#315Bundler" title='Bundler' data-ref="315Bundler" data-ref-filename="315Bundler">Bundler</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm15MIBundleBuilder5beginEv" title='llvm::MIBundleBuilder::begin' data-ref="_ZNK4llvm15MIBundleBuilder5beginEv" data-ref-filename="_ZNK4llvm15MIBundleBuilder5beginEv">begin</a>());</td></tr>
<tr><th id="1847">1847</th><td></td></tr>
<tr><th id="1848">1848</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1849">1849</th><td>    <b>break</b>;</td></tr>
<tr><th id="1850">1850</th><td>  }</td></tr>
<tr><th id="1851">1851</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::ENTER_WWM" title='llvm::AMDGPU::ENTER_WWM' data-ref="llvm::AMDGPU::ENTER_WWM" data-ref-filename="llvm..AMDGPU..ENTER_WWM">ENTER_WWM</a>: {</td></tr>
<tr><th id="1852">1852</th><td>    <i>// This only gets its own opcode so that SIPreAllocateWWMRegs can tell when</i></td></tr>
<tr><th id="1853">1853</th><td><i>    // WWM is entered.</i></td></tr>
<tr><th id="1854">1854</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B32" title='llvm::AMDGPU::S_OR_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B32">S_OR_SAVEEXEC_B32</a></td></tr>
<tr><th id="1855">1855</th><td>                                 : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B64" title='llvm::AMDGPU::S_OR_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B64">S_OR_SAVEEXEC_B64</a>));</td></tr>
<tr><th id="1856">1856</th><td>    <b>break</b>;</td></tr>
<tr><th id="1857">1857</th><td>  }</td></tr>
<tr><th id="1858">1858</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::EXIT_WWM" title='llvm::AMDGPU::EXIT_WWM' data-ref="llvm::AMDGPU::EXIT_WWM" data-ref-filename="llvm..AMDGPU..EXIT_WWM">EXIT_WWM</a>: {</td></tr>
<tr><th id="1859">1859</th><td>    <i>// This only gets its own opcode so that SIPreAllocateWWMRegs can tell when</i></td></tr>
<tr><th id="1860">1860</th><td><i>    // WWM is exited.</i></td></tr>
<tr><th id="1861">1861</th><td>    <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>));</td></tr>
<tr><th id="1862">1862</th><td>    <b>break</b>;</td></tr>
<tr><th id="1863">1863</th><td>  }</td></tr>
<tr><th id="1864">1864</th><td>  }</td></tr>
<tr><th id="1865">1865</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1866">1866</th><td>}</td></tr>
<tr><th id="1867">1867</th><td></td></tr>
<tr><th id="1868">1868</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*&gt;</td></tr>
<tr><th id="1869">1869</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE" title='llvm::SIInstrInfo::expandMovDPP64' data-ref="_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE">expandMovDPP64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="317MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="317MI" data-ref-filename="317MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1870">1870</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a> (MI.getOpcode() == AMDGPU::V_MOV_B64_DPP_PSEUDO);</td></tr>
<tr><th id="1871">1871</th><td></td></tr>
<tr><th id="1872">1872</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="318MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="318MBB" data-ref-filename="318MBB">MBB</dfn> = *<a class="local col7 ref" href="#317MI" title='MI' data-ref="317MI" data-ref-filename="317MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1873">1873</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="319DL" title='DL' data-type='llvm::DebugLoc' data-ref="319DL" data-ref-filename="319DL">DL</dfn> = <a class="local col8 ref" href="#318MBB" title='MBB' data-ref="318MBB" data-ref-filename="318MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#317MI" title='MI' data-ref="317MI" data-ref-filename="317MI">MI</a>);</td></tr>
<tr><th id="1874">1874</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="320MF" title='MF' data-type='llvm::MachineFunction *' data-ref="320MF" data-ref-filename="320MF">MF</dfn> = <a class="local col8 ref" href="#318MBB" title='MBB' data-ref="318MBB" data-ref-filename="318MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1875">1875</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="321MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="321MRI" data-ref-filename="321MRI">MRI</dfn> = <a class="local col0 ref" href="#320MF" title='MF' data-ref="320MF" data-ref-filename="320MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1876">1876</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="322Dst" title='Dst' data-type='llvm::Register' data-ref="322Dst" data-ref-filename="322Dst">Dst</dfn> = <a class="local col7 ref" href="#317MI" title='MI' data-ref="317MI" data-ref-filename="317MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1877">1877</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="323Part" title='Part' data-type='unsigned int' data-ref="323Part" data-ref-filename="323Part">Part</dfn> = <var>0</var>;</td></tr>
<tr><th id="1878">1878</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="324Split" title='Split' data-type='llvm::MachineInstr *[2]' data-ref="324Split" data-ref-filename="324Split">Split</dfn>[<var>2</var>];</td></tr>
<tr><th id="1879">1879</th><td></td></tr>
<tr><th id="1880">1880</th><td></td></tr>
<tr><th id="1881">1881</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="325Sub" title='Sub' data-type='llvm::AMDGPU::(anonymous enum at /fast/tmp/llvm-proj-12/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc:6516:1)' data-ref="325Sub" data-ref-filename="325Sub">Sub</dfn> : { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a> }) {</td></tr>
<tr><th id="1882">1882</th><td>    <em>auto</em> <dfn class="local col6 decl" id="326MovDPP" title='MovDPP' data-type='llvm::MachineInstrBuilder' data-ref="326MovDPP" data-ref-filename="326MovDPP">MovDPP</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#318MBB" title='MBB' data-ref="318MBB" data-ref-filename="318MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#317MI" title='MI' data-ref="317MI" data-ref-filename="317MI">MI</a></span>, <a class="local col9 ref" href="#319DL" title='DL' data-ref="319DL" data-ref-filename="319DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_dpp" title='llvm::AMDGPU::V_MOV_B32_dpp' data-ref="llvm::AMDGPU::V_MOV_B32_dpp" data-ref-filename="llvm..AMDGPU..V_MOV_B32_dpp">V_MOV_B32_dpp</a>));</td></tr>
<tr><th id="1883">1883</th><td>    <b>if</b> (<a class="local col2 ref" href="#322Dst" title='Dst' data-ref="322Dst" data-ref-filename="322Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>()) {</td></tr>
<tr><th id="1884">1884</th><td>      <a class="local col6 ref" href="#326MovDPP" title='MovDPP' data-ref="326MovDPP" data-ref-filename="326MovDPP">MovDPP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#322Dst" title='Dst' data-ref="322Dst" data-ref-filename="322Dst">Dst</a>, <a class="local col5 ref" href="#325Sub" title='Sub' data-ref="325Sub" data-ref-filename="325Sub">Sub</a>));</td></tr>
<tr><th id="1885">1885</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1886">1886</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.isSSA());</td></tr>
<tr><th id="1887">1887</th><td>      <em>auto</em> <dfn class="local col7 decl" id="327Tmp" title='Tmp' data-type='llvm::Register' data-ref="327Tmp" data-ref-filename="327Tmp">Tmp</dfn> = <a class="local col1 ref" href="#321MRI" title='MRI' data-ref="321MRI" data-ref-filename="321MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="1888">1888</th><td>      <a class="local col6 ref" href="#326MovDPP" title='MovDPP' data-ref="326MovDPP" data-ref-filename="326MovDPP">MovDPP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#327Tmp" title='Tmp' data-ref="327Tmp" data-ref-filename="327Tmp">Tmp</a>);</td></tr>
<tr><th id="1889">1889</th><td>    }</td></tr>
<tr><th id="1890">1890</th><td></td></tr>
<tr><th id="1891">1891</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="328I" title='I' data-type='unsigned int' data-ref="328I" data-ref-filename="328I">I</dfn> = <var>1</var>; <a class="local col8 ref" href="#328I" title='I' data-ref="328I" data-ref-filename="328I">I</a> &lt;= <var>2</var>; ++<a class="local col8 ref" href="#328I" title='I' data-ref="328I" data-ref-filename="328I">I</a>) { <i>// old and src operands.</i></td></tr>
<tr><th id="1892">1892</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="329SrcOp" title='SrcOp' data-type='const llvm::MachineOperand &amp;' data-ref="329SrcOp" data-ref-filename="329SrcOp">SrcOp</dfn> = <a class="local col7 ref" href="#317MI" title='MI' data-ref="317MI" data-ref-filename="317MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#328I" title='I' data-ref="328I" data-ref-filename="328I">I</a>);</td></tr>
<tr><th id="1893">1893</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!SrcOp.isFPImm());</td></tr>
<tr><th id="1894">1894</th><td>      <b>if</b> (<a class="local col9 ref" href="#329SrcOp" title='SrcOp' data-ref="329SrcOp" data-ref-filename="329SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1895">1895</th><td>        <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col0 decl" id="330Imm" title='Imm' data-type='llvm::APInt' data-ref="330Imm" data-ref-filename="330Imm">Imm</dfn><a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><var>64</var>, <a class="local col9 ref" href="#329SrcOp" title='SrcOp' data-ref="329SrcOp" data-ref-filename="329SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1896">1896</th><td>        <a class="local col0 ref" href="#330Imm" title='Imm' data-ref="330Imm" data-ref-filename="330Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt11ashrInPlaceEj" title='llvm::APInt::ashrInPlace' data-ref="_ZN4llvm5APInt11ashrInPlaceEj" data-ref-filename="_ZN4llvm5APInt11ashrInPlaceEj">ashrInPlace</a>(<a class="local col3 ref" href="#323Part" title='Part' data-ref="323Part" data-ref-filename="323Part">Part</a> * <var>32</var>);</td></tr>
<tr><th id="1897">1897</th><td>        <a class="local col6 ref" href="#326MovDPP" title='MovDPP' data-ref="326MovDPP" data-ref-filename="326MovDPP">MovDPP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#330Imm" title='Imm' data-ref="330Imm" data-ref-filename="330Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj" data-ref-filename="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>32</var>).<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="1898">1898</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1899">1899</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcOp.isReg());</td></tr>
<tr><th id="1900">1900</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="331Src" title='Src' data-type='llvm::Register' data-ref="331Src" data-ref-filename="331Src">Src</dfn> = <a class="local col9 ref" href="#329SrcOp" title='SrcOp' data-ref="329SrcOp" data-ref-filename="329SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1901">1901</th><td>        <b>if</b> (<a class="local col1 ref" href="#331Src" title='Src' data-ref="331Src" data-ref-filename="331Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>())</td></tr>
<tr><th id="1902">1902</th><td>          <a class="local col6 ref" href="#326MovDPP" title='MovDPP' data-ref="326MovDPP" data-ref-filename="326MovDPP">MovDPP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#331Src" title='Src' data-ref="331Src" data-ref-filename="331Src">Src</a>, <a class="local col5 ref" href="#325Sub" title='Sub' data-ref="325Sub" data-ref-filename="325Sub">Sub</a>));</td></tr>
<tr><th id="1903">1903</th><td>        <b>else</b></td></tr>
<tr><th id="1904">1904</th><td>          <a class="local col6 ref" href="#326MovDPP" title='MovDPP' data-ref="326MovDPP" data-ref-filename="326MovDPP">MovDPP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#331Src" title='Src' data-ref="331Src" data-ref-filename="331Src">Src</a>, <a class="local col9 ref" href="#329SrcOp" title='SrcOp' data-ref="329SrcOp" data-ref-filename="329SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() ? <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a> : <var>0</var>, <a class="local col5 ref" href="#325Sub" title='Sub' data-ref="325Sub" data-ref-filename="325Sub">Sub</a>);</td></tr>
<tr><th id="1905">1905</th><td>      }</td></tr>
<tr><th id="1906">1906</th><td>    }</td></tr>
<tr><th id="1907">1907</th><td></td></tr>
<tr><th id="1908">1908</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="332I" title='I' data-type='unsigned int' data-ref="332I" data-ref-filename="332I">I</dfn> = <var>3</var>; <a class="local col2 ref" href="#332I" title='I' data-ref="332I" data-ref-filename="332I">I</a> &lt; <a class="local col7 ref" href="#317MI" title='MI' data-ref="317MI" data-ref-filename="317MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>(); ++<a class="local col2 ref" href="#332I" title='I' data-ref="332I" data-ref-filename="332I">I</a>)</td></tr>
<tr><th id="1909">1909</th><td>      <a class="local col6 ref" href="#326MovDPP" title='MovDPP' data-ref="326MovDPP" data-ref-filename="326MovDPP">MovDPP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#317MI" title='MI' data-ref="317MI" data-ref-filename="317MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#332I" title='I' data-ref="332I" data-ref-filename="332I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1910">1910</th><td></td></tr>
<tr><th id="1911">1911</th><td>    <a class="local col4 ref" href="#324Split" title='Split' data-ref="324Split" data-ref-filename="324Split">Split</a>[<a class="local col3 ref" href="#323Part" title='Part' data-ref="323Part" data-ref-filename="323Part">Part</a>] = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#326MovDPP" title='MovDPP' data-ref="326MovDPP" data-ref-filename="326MovDPP">MovDPP</a>;</td></tr>
<tr><th id="1912">1912</th><td>    ++<a class="local col3 ref" href="#323Part" title='Part' data-ref="323Part" data-ref-filename="323Part">Part</a>;</td></tr>
<tr><th id="1913">1913</th><td>  }</td></tr>
<tr><th id="1914">1914</th><td></td></tr>
<tr><th id="1915">1915</th><td>  <b>if</b> (<a class="local col2 ref" href="#322Dst" title='Dst' data-ref="322Dst" data-ref-filename="322Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="1916">1916</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#318MBB" title='MBB' data-ref="318MBB" data-ref-filename="318MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#317MI" title='MI' data-ref="317MI" data-ref-filename="317MI">MI</a></span>, <a class="local col9 ref" href="#319DL" title='DL' data-ref="319DL" data-ref-filename="319DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#322Dst" title='Dst' data-ref="322Dst" data-ref-filename="322Dst">Dst</a>)</td></tr>
<tr><th id="1917">1917</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col4 ref" href="#324Split" title='Split' data-ref="324Split" data-ref-filename="324Split">Split</a>[<var>0</var>]-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1918">1918</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="1919">1919</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col4 ref" href="#324Split" title='Split' data-ref="324Split" data-ref-filename="324Split">Split</a>[<var>1</var>]-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1920">1920</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="1921">1921</th><td></td></tr>
<tr><th id="1922">1922</th><td>  <a class="local col7 ref" href="#317MI" title='MI' data-ref="317MI" data-ref-filename="317MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1923">1923</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col4 ref" href="#324Split" title='Split' data-ref="324Split" data-ref-filename="324Split">Split</a>[<var>0</var>]</span>, <span class='refarg'><a class="local col4 ref" href="#324Split" title='Split' data-ref="324Split" data-ref-filename="324Split">Split</a>[<var>1</var>]</span>);</td></tr>
<tr><th id="1924">1924</th><td>}</td></tr>
<tr><th id="1925">1925</th><td></td></tr>
<tr><th id="1926">1926</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo19swapSourceModifiersERNS_12MachineInstrERNS_14MachineOperandEjS4_j" title='llvm::SIInstrInfo::swapSourceModifiers' data-ref="_ZNK4llvm11SIInstrInfo19swapSourceModifiersERNS_12MachineInstrERNS_14MachineOperandEjS4_j" data-ref-filename="_ZNK4llvm11SIInstrInfo19swapSourceModifiersERNS_12MachineInstrERNS_14MachineOperandEjS4_j">swapSourceModifiers</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="333MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="333MI" data-ref-filename="333MI">MI</dfn>,</td></tr>
<tr><th id="1927">1927</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="334Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="334Src0" data-ref-filename="334Src0">Src0</dfn>,</td></tr>
<tr><th id="1928">1928</th><td>                                      <em>unsigned</em> <dfn class="local col5 decl" id="335Src0OpName" title='Src0OpName' data-type='unsigned int' data-ref="335Src0OpName" data-ref-filename="335Src0OpName">Src0OpName</dfn>,</td></tr>
<tr><th id="1929">1929</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="336Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="336Src1" data-ref-filename="336Src1">Src1</dfn>,</td></tr>
<tr><th id="1930">1930</th><td>                                      <em>unsigned</em> <dfn class="local col7 decl" id="337Src1OpName" title='Src1OpName' data-type='unsigned int' data-ref="337Src1OpName" data-ref-filename="337Src1OpName">Src1OpName</dfn>) <em>const</em> {</td></tr>
<tr><th id="1931">1931</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="338Src0Mods" title='Src0Mods' data-type='llvm::MachineOperand *' data-ref="338Src0Mods" data-ref-filename="338Src0Mods">Src0Mods</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col3 ref" href="#333MI" title='MI' data-ref="333MI" data-ref-filename="333MI">MI</a></span>, <a class="local col5 ref" href="#335Src0OpName" title='Src0OpName' data-ref="335Src0OpName" data-ref-filename="335Src0OpName">Src0OpName</a>);</td></tr>
<tr><th id="1932">1932</th><td>  <b>if</b> (!<a class="local col8 ref" href="#338Src0Mods" title='Src0Mods' data-ref="338Src0Mods" data-ref-filename="338Src0Mods">Src0Mods</a>)</td></tr>
<tr><th id="1933">1933</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1934">1934</th><td></td></tr>
<tr><th id="1935">1935</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="339Src1Mods" title='Src1Mods' data-type='llvm::MachineOperand *' data-ref="339Src1Mods" data-ref-filename="339Src1Mods">Src1Mods</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col3 ref" href="#333MI" title='MI' data-ref="333MI" data-ref-filename="333MI">MI</a></span>, <a class="local col7 ref" href="#337Src1OpName" title='Src1OpName' data-ref="337Src1OpName" data-ref-filename="337Src1OpName">Src1OpName</a>);</td></tr>
<tr><th id="1936">1936</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Src1Mods &amp;&amp;</td></tr>
<tr><th id="1937">1937</th><td>         <q>"All commutable instructions have both src0 and src1 modifiers"</q>);</td></tr>
<tr><th id="1938">1938</th><td></td></tr>
<tr><th id="1939">1939</th><td>  <em>int</em> <dfn class="local col0 decl" id="340Src0ModsVal" title='Src0ModsVal' data-type='int' data-ref="340Src0ModsVal" data-ref-filename="340Src0ModsVal">Src0ModsVal</dfn> = <a class="local col8 ref" href="#338Src0Mods" title='Src0Mods' data-ref="338Src0Mods" data-ref-filename="338Src0Mods">Src0Mods</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1940">1940</th><td>  <em>int</em> <dfn class="local col1 decl" id="341Src1ModsVal" title='Src1ModsVal' data-type='int' data-ref="341Src1ModsVal" data-ref-filename="341Src1ModsVal">Src1ModsVal</dfn> = <a class="local col9 ref" href="#339Src1Mods" title='Src1Mods' data-ref="339Src1Mods" data-ref-filename="339Src1Mods">Src1Mods</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1941">1941</th><td></td></tr>
<tr><th id="1942">1942</th><td>  <a class="local col9 ref" href="#339Src1Mods" title='Src1Mods' data-ref="339Src1Mods" data-ref-filename="339Src1Mods">Src1Mods</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#340Src0ModsVal" title='Src0ModsVal' data-ref="340Src0ModsVal" data-ref-filename="340Src0ModsVal">Src0ModsVal</a>);</td></tr>
<tr><th id="1943">1943</th><td>  <a class="local col8 ref" href="#338Src0Mods" title='Src0Mods' data-ref="338Src0Mods" data-ref-filename="338Src0Mods">Src0Mods</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#341Src1ModsVal" title='Src1ModsVal' data-ref="341Src1ModsVal" data-ref-filename="341Src1ModsVal">Src1ModsVal</a>);</td></tr>
<tr><th id="1944">1944</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1945">1945</th><td>}</td></tr>
<tr><th id="1946">1946</th><td></td></tr>
<tr><th id="1947">1947</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_" title='swapRegAndNonRegOperand' data-type='llvm::MachineInstr * swapRegAndNonRegOperand(llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; RegOp, llvm::MachineOperand &amp; NonRegOp)' data-ref="_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_" data-ref-filename="_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_">swapRegAndNonRegOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="342MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="342MI" data-ref-filename="342MI">MI</dfn>,</td></tr>
<tr><th id="1948">1948</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="343RegOp" title='RegOp' data-type='llvm::MachineOperand &amp;' data-ref="343RegOp" data-ref-filename="343RegOp">RegOp</dfn>,</td></tr>
<tr><th id="1949">1949</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="344NonRegOp" title='NonRegOp' data-type='llvm::MachineOperand &amp;' data-ref="344NonRegOp" data-ref-filename="344NonRegOp">NonRegOp</dfn>) {</td></tr>
<tr><th id="1950">1950</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="345Reg" title='Reg' data-type='llvm::Register' data-ref="345Reg" data-ref-filename="345Reg">Reg</dfn> = <a class="local col3 ref" href="#343RegOp" title='RegOp' data-ref="343RegOp" data-ref-filename="343RegOp">RegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1951">1951</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="346SubReg" title='SubReg' data-type='unsigned int' data-ref="346SubReg" data-ref-filename="346SubReg">SubReg</dfn> = <a class="local col3 ref" href="#343RegOp" title='RegOp' data-ref="343RegOp" data-ref-filename="343RegOp">RegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1952">1952</th><td>  <em>bool</em> <dfn class="local col7 decl" id="347IsKill" title='IsKill' data-type='bool' data-ref="347IsKill" data-ref-filename="347IsKill">IsKill</dfn> = <a class="local col3 ref" href="#343RegOp" title='RegOp' data-ref="343RegOp" data-ref-filename="343RegOp">RegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1953">1953</th><td>  <em>bool</em> <dfn class="local col8 decl" id="348IsDead" title='IsDead' data-type='bool' data-ref="348IsDead" data-ref-filename="348IsDead">IsDead</dfn> = <a class="local col3 ref" href="#343RegOp" title='RegOp' data-ref="343RegOp" data-ref-filename="343RegOp">RegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="1954">1954</th><td>  <em>bool</em> <dfn class="local col9 decl" id="349IsUndef" title='IsUndef' data-type='bool' data-ref="349IsUndef" data-ref-filename="349IsUndef">IsUndef</dfn> = <a class="local col3 ref" href="#343RegOp" title='RegOp' data-ref="343RegOp" data-ref-filename="343RegOp">RegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="1955">1955</th><td>  <em>bool</em> <dfn class="local col0 decl" id="350IsDebug" title='IsDebug' data-type='bool' data-ref="350IsDebug" data-ref-filename="350IsDebug">IsDebug</dfn> = <a class="local col3 ref" href="#343RegOp" title='RegOp' data-ref="343RegOp" data-ref-filename="343RegOp">RegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv" data-ref-filename="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>();</td></tr>
<tr><th id="1956">1956</th><td></td></tr>
<tr><th id="1957">1957</th><td>  <b>if</b> (<a class="local col4 ref" href="#344NonRegOp" title='NonRegOp' data-ref="344NonRegOp" data-ref-filename="344NonRegOp">NonRegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1958">1958</th><td>    <a class="local col3 ref" href="#343RegOp" title='RegOp' data-ref="343RegOp" data-ref-filename="343RegOp">RegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col4 ref" href="#344NonRegOp" title='NonRegOp' data-ref="344NonRegOp" data-ref-filename="344NonRegOp">NonRegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1959">1959</th><td>  <b>else</b> <b>if</b> (<a class="local col4 ref" href="#344NonRegOp" title='NonRegOp' data-ref="344NonRegOp" data-ref-filename="344NonRegOp">NonRegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="1960">1960</th><td>    <a class="local col3 ref" href="#343RegOp" title='RegOp' data-ref="343RegOp" data-ref-filename="343RegOp">RegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand18ChangeToFrameIndexEij" title='llvm::MachineOperand::ChangeToFrameIndex' data-ref="_ZN4llvm14MachineOperand18ChangeToFrameIndexEij" data-ref-filename="_ZN4llvm14MachineOperand18ChangeToFrameIndexEij">ChangeToFrameIndex</a>(<a class="local col4 ref" href="#344NonRegOp" title='NonRegOp' data-ref="344NonRegOp" data-ref-filename="344NonRegOp">NonRegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>());</td></tr>
<tr><th id="1961">1961</th><td>  <b>else</b> <b>if</b> (<a class="local col4 ref" href="#344NonRegOp" title='NonRegOp' data-ref="344NonRegOp" data-ref-filename="344NonRegOp">NonRegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="1962">1962</th><td>    <a class="local col3 ref" href="#343RegOp" title='RegOp' data-ref="343RegOp" data-ref-filename="343RegOp">RegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10ChangeToGAEPKNS_11GlobalValueElj" title='llvm::MachineOperand::ChangeToGA' data-ref="_ZN4llvm14MachineOperand10ChangeToGAEPKNS_11GlobalValueElj" data-ref-filename="_ZN4llvm14MachineOperand10ChangeToGAEPKNS_11GlobalValueElj">ChangeToGA</a>(<a class="local col4 ref" href="#344NonRegOp" title='NonRegOp' data-ref="344NonRegOp" data-ref-filename="344NonRegOp">NonRegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>(), <a class="local col4 ref" href="#344NonRegOp" title='NonRegOp' data-ref="344NonRegOp" data-ref-filename="344NonRegOp">NonRegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="1963">1963</th><td>                     <a class="local col4 ref" href="#344NonRegOp" title='NonRegOp' data-ref="344NonRegOp" data-ref-filename="344NonRegOp">NonRegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="1964">1964</th><td>  } <b>else</b></td></tr>
<tr><th id="1965">1965</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1966">1966</th><td></td></tr>
<tr><th id="1967">1967</th><td>  <i>// Make sure we don't reinterpret a subreg index in the target flags.</i></td></tr>
<tr><th id="1968">1968</th><td>  <a class="local col3 ref" href="#343RegOp" title='RegOp' data-ref="343RegOp" data-ref-filename="343RegOp">RegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj" data-ref-filename="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col4 ref" href="#344NonRegOp" title='NonRegOp' data-ref="344NonRegOp" data-ref-filename="344NonRegOp">NonRegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="1969">1969</th><td></td></tr>
<tr><th id="1970">1970</th><td>  <a class="local col4 ref" href="#344NonRegOp" title='NonRegOp' data-ref="344NonRegOp" data-ref-filename="344NonRegOp">NonRegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#345Reg" title='Reg' data-ref="345Reg" data-ref-filename="345Reg">Reg</a>, <b>false</b>, <b>false</b>, <a class="local col7 ref" href="#347IsKill" title='IsKill' data-ref="347IsKill" data-ref-filename="347IsKill">IsKill</a>, <a class="local col8 ref" href="#348IsDead" title='IsDead' data-ref="348IsDead" data-ref-filename="348IsDead">IsDead</a>, <a class="local col9 ref" href="#349IsUndef" title='IsUndef' data-ref="349IsUndef" data-ref-filename="349IsUndef">IsUndef</a>, <a class="local col0 ref" href="#350IsDebug" title='IsDebug' data-ref="350IsDebug" data-ref-filename="350IsDebug">IsDebug</a>);</td></tr>
<tr><th id="1971">1971</th><td>  <a class="local col4 ref" href="#344NonRegOp" title='NonRegOp' data-ref="344NonRegOp" data-ref-filename="344NonRegOp">NonRegOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col6 ref" href="#346SubReg" title='SubReg' data-ref="346SubReg" data-ref-filename="346SubReg">SubReg</a>);</td></tr>
<tr><th id="1972">1972</th><td></td></tr>
<tr><th id="1973">1973</th><td>  <b>return</b> &amp;<a class="local col2 ref" href="#342MI" title='MI' data-ref="342MI" data-ref-filename="342MI">MI</a>;</td></tr>
<tr><th id="1974">1974</th><td>}</td></tr>
<tr><th id="1975">1975</th><td></td></tr>
<tr><th id="1976">1976</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::SIInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="351MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="351MI" data-ref-filename="351MI">MI</dfn>, <em>bool</em> <dfn class="local col2 decl" id="352NewMI" title='NewMI' data-type='bool' data-ref="352NewMI" data-ref-filename="352NewMI">NewMI</dfn>,</td></tr>
<tr><th id="1977">1977</th><td>                                                  <em>unsigned</em> <dfn class="local col3 decl" id="353Src0Idx" title='Src0Idx' data-type='unsigned int' data-ref="353Src0Idx" data-ref-filename="353Src0Idx">Src0Idx</dfn>,</td></tr>
<tr><th id="1978">1978</th><td>                                                  <em>unsigned</em> <dfn class="local col4 decl" id="354Src1Idx" title='Src1Idx' data-type='unsigned int' data-ref="354Src1Idx" data-ref-filename="354Src1Idx">Src1Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="1979">1979</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!NewMI &amp;&amp; <q>"this should never be used"</q>);</td></tr>
<tr><th id="1980">1980</th><td></td></tr>
<tr><th id="1981">1981</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="355Opc" title='Opc' data-type='unsigned int' data-ref="355Opc" data-ref-filename="355Opc">Opc</dfn> = <a class="local col1 ref" href="#351MI" title='MI' data-ref="351MI" data-ref-filename="351MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1982">1982</th><td>  <em>int</em> <dfn class="local col6 decl" id="356CommutedOpcode" title='CommutedOpcode' data-type='int' data-ref="356CommutedOpcode" data-ref-filename="356CommutedOpcode">CommutedOpcode</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo13commuteOpcodeEj" title='llvm::SIInstrInfo::commuteOpcode' data-ref="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj">commuteOpcode</a>(<a class="local col5 ref" href="#355Opc" title='Opc' data-ref="355Opc" data-ref-filename="355Opc">Opc</a>);</td></tr>
<tr><th id="1983">1983</th><td>  <b>if</b> (<a class="local col6 ref" href="#356CommutedOpcode" title='CommutedOpcode' data-ref="356CommutedOpcode" data-ref-filename="356CommutedOpcode">CommutedOpcode</a> == -<var>1</var>)</td></tr>
<tr><th id="1984">1984</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1985">1985</th><td></td></tr>
<tr><th id="1986">1986</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src0) ==</td></tr>
<tr><th id="1987">1987</th><td>           <b>static_cast</b>&lt;<em>int</em>&gt;(Src0Idx) &amp;&amp;</td></tr>
<tr><th id="1988">1988</th><td>         AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src1) ==</td></tr>
<tr><th id="1989">1989</th><td>           <b>static_cast</b>&lt;<em>int</em>&gt;(Src1Idx) &amp;&amp;</td></tr>
<tr><th id="1990">1990</th><td>         <q>"inconsistency with findCommutedOpIndices"</q>);</td></tr>
<tr><th id="1991">1991</th><td></td></tr>
<tr><th id="1992">1992</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="357Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="357Src0" data-ref-filename="357Src0">Src0</dfn> = <a class="local col1 ref" href="#351MI" title='MI' data-ref="351MI" data-ref-filename="351MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#353Src0Idx" title='Src0Idx' data-ref="353Src0Idx" data-ref-filename="353Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="1993">1993</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="358Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="358Src1" data-ref-filename="358Src1">Src1</dfn> = <a class="local col1 ref" href="#351MI" title='MI' data-ref="351MI" data-ref-filename="351MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#354Src1Idx" title='Src1Idx' data-ref="354Src1Idx" data-ref-filename="354Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="1994">1994</th><td></td></tr>
<tr><th id="1995">1995</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="359CommutedMI" title='CommutedMI' data-type='llvm::MachineInstr *' data-ref="359CommutedMI" data-ref-filename="359CommutedMI">CommutedMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1996">1996</th><td>  <b>if</b> (<a class="local col7 ref" href="#357Src0" title='Src0' data-ref="357Src0" data-ref-filename="357Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#358Src1" title='Src1' data-ref="358Src1" data-ref-filename="358Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1997">1997</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</a>(<a class="local col1 ref" href="#351MI" title='MI' data-ref="351MI" data-ref-filename="351MI">MI</a>, <a class="local col4 ref" href="#354Src1Idx" title='Src1Idx' data-ref="354Src1Idx" data-ref-filename="354Src1Idx">Src1Idx</a>, &amp;<a class="local col7 ref" href="#357Src0" title='Src0' data-ref="357Src0" data-ref-filename="357Src0">Src0</a>)) {</td></tr>
<tr><th id="1998">1998</th><td>      <i>// Be sure to copy the source modifiers to the right place.</i></td></tr>
<tr><th id="1999">1999</th><td>      <a class="local col9 ref" href="#359CommutedMI" title='CommutedMI' data-ref="359CommutedMI" data-ref-filename="359CommutedMI">CommutedMI</a></td></tr>
<tr><th id="2000">2000</th><td>        = <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col1 ref" href="#351MI" title='MI' data-ref="351MI" data-ref-filename="351MI">MI</a></span>, <a class="local col2 ref" href="#352NewMI" title='NewMI' data-ref="352NewMI" data-ref-filename="352NewMI">NewMI</a>, <a class="local col3 ref" href="#353Src0Idx" title='Src0Idx' data-ref="353Src0Idx" data-ref-filename="353Src0Idx">Src0Idx</a>, <a class="local col4 ref" href="#354Src1Idx" title='Src1Idx' data-ref="354Src1Idx" data-ref-filename="354Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="2001">2001</th><td>    }</td></tr>
<tr><th id="2002">2002</th><td></td></tr>
<tr><th id="2003">2003</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#357Src0" title='Src0' data-ref="357Src0" data-ref-filename="357Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col8 ref" href="#358Src1" title='Src1' data-ref="358Src1" data-ref-filename="358Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="2004">2004</th><td>    <i>// src0 should always be able to support any operand type, so no need to</i></td></tr>
<tr><th id="2005">2005</th><td><i>    // check operand legality.</i></td></tr>
<tr><th id="2006">2006</th><td>    <a class="local col9 ref" href="#359CommutedMI" title='CommutedMI' data-ref="359CommutedMI" data-ref-filename="359CommutedMI">CommutedMI</a> = <a class="tu ref fn" href="#_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_" title='swapRegAndNonRegOperand' data-use='c' data-ref="_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_" data-ref-filename="_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_">swapRegAndNonRegOperand</a>(<span class='refarg'><a class="local col1 ref" href="#351MI" title='MI' data-ref="351MI" data-ref-filename="351MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#357Src0" title='Src0' data-ref="357Src0" data-ref-filename="357Src0">Src0</a></span>, <span class='refarg'><a class="local col8 ref" href="#358Src1" title='Src1' data-ref="358Src1" data-ref-filename="358Src1">Src1</a></span>);</td></tr>
<tr><th id="2007">2007</th><td>  } <b>else</b> <b>if</b> (!<a class="local col7 ref" href="#357Src0" title='Src0' data-ref="357Src0" data-ref-filename="357Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#358Src1" title='Src1' data-ref="358Src1" data-ref-filename="358Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="2008">2008</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</a>(<a class="local col1 ref" href="#351MI" title='MI' data-ref="351MI" data-ref-filename="351MI">MI</a>, <a class="local col4 ref" href="#354Src1Idx" title='Src1Idx' data-ref="354Src1Idx" data-ref-filename="354Src1Idx">Src1Idx</a>, &amp;<a class="local col7 ref" href="#357Src0" title='Src0' data-ref="357Src0" data-ref-filename="357Src0">Src0</a>))</td></tr>
<tr><th id="2009">2009</th><td>      <a class="local col9 ref" href="#359CommutedMI" title='CommutedMI' data-ref="359CommutedMI" data-ref-filename="359CommutedMI">CommutedMI</a> = <a class="tu ref fn" href="#_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_" title='swapRegAndNonRegOperand' data-use='c' data-ref="_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_" data-ref-filename="_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_">swapRegAndNonRegOperand</a>(<span class='refarg'><a class="local col1 ref" href="#351MI" title='MI' data-ref="351MI" data-ref-filename="351MI">MI</a></span>, <span class='refarg'><a class="local col8 ref" href="#358Src1" title='Src1' data-ref="358Src1" data-ref-filename="358Src1">Src1</a></span>, <span class='refarg'><a class="local col7 ref" href="#357Src0" title='Src0' data-ref="357Src0" data-ref-filename="357Src0">Src0</a></span>);</td></tr>
<tr><th id="2010">2010</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2011">2011</th><td>    <i>// FIXME: Found two non registers to commute. This does happen.</i></td></tr>
<tr><th id="2012">2012</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2013">2013</th><td>  }</td></tr>
<tr><th id="2014">2014</th><td></td></tr>
<tr><th id="2015">2015</th><td>  <b>if</b> (<a class="local col9 ref" href="#359CommutedMI" title='CommutedMI' data-ref="359CommutedMI" data-ref-filename="359CommutedMI">CommutedMI</a>) {</td></tr>
<tr><th id="2016">2016</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo19swapSourceModifiersERNS_12MachineInstrERNS_14MachineOperandEjS4_j" title='llvm::SIInstrInfo::swapSourceModifiers' data-ref="_ZNK4llvm11SIInstrInfo19swapSourceModifiersERNS_12MachineInstrERNS_14MachineOperandEjS4_j" data-ref-filename="_ZNK4llvm11SIInstrInfo19swapSourceModifiersERNS_12MachineInstrERNS_14MachineOperandEjS4_j">swapSourceModifiers</a>(<span class='refarg'><a class="local col1 ref" href="#351MI" title='MI' data-ref="351MI" data-ref-filename="351MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#357Src0" title='Src0' data-ref="357Src0" data-ref-filename="357Src0">Src0</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0_modifiers" title='llvm::AMDGPU::OpName::src0_modifiers' data-ref="llvm::AMDGPU::OpName::src0_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src0_modifiers">src0_modifiers</a>,</td></tr>
<tr><th id="2017">2017</th><td>                        <span class='refarg'><a class="local col8 ref" href="#358Src1" title='Src1' data-ref="358Src1" data-ref-filename="358Src1">Src1</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1_modifiers" title='llvm::AMDGPU::OpName::src1_modifiers' data-ref="llvm::AMDGPU::OpName::src1_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src1_modifiers">src1_modifiers</a>);</td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td>    <a class="local col9 ref" href="#359CommutedMI" title='CommutedMI' data-ref="359CommutedMI" data-ref-filename="359CommutedMI">CommutedMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#356CommutedOpcode" title='CommutedOpcode' data-ref="356CommutedOpcode" data-ref-filename="356CommutedOpcode">CommutedOpcode</a>));</td></tr>
<tr><th id="2020">2020</th><td>  }</td></tr>
<tr><th id="2021">2021</th><td></td></tr>
<tr><th id="2022">2022</th><td>  <b>return</b> <a class="local col9 ref" href="#359CommutedMI" title='CommutedMI' data-ref="359CommutedMI" data-ref-filename="359CommutedMI">CommutedMI</a>;</td></tr>
<tr><th id="2023">2023</th><td>}</td></tr>
<tr><th id="2024">2024</th><td></td></tr>
<tr><th id="2025">2025</th><td><i>// This needs to be implemented because the source modifiers may be inserted</i></td></tr>
<tr><th id="2026">2026</th><td><i>// between the true commutable operands, and the base</i></td></tr>
<tr><th id="2027">2027</th><td><i>// TargetInstrInfo::commuteInstruction uses it.</i></td></tr>
<tr><th id="2028">2028</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::SIInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="360MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="360MI" data-ref-filename="360MI">MI</dfn>,</td></tr>
<tr><th id="2029">2029</th><td>                                        <em>unsigned</em> &amp;<dfn class="local col1 decl" id="361SrcOpIdx0" title='SrcOpIdx0' data-type='unsigned int &amp;' data-ref="361SrcOpIdx0" data-ref-filename="361SrcOpIdx0">SrcOpIdx0</dfn>,</td></tr>
<tr><th id="2030">2030</th><td>                                        <em>unsigned</em> &amp;<dfn class="local col2 decl" id="362SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="362SrcOpIdx1" data-ref-filename="362SrcOpIdx1">SrcOpIdx1</dfn>) <em>const</em> {</td></tr>
<tr><th id="2031">2031</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_" title='llvm::SIInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_">findCommutedOpIndices</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstrDesc.h.html#196" title='llvm::MCInstrDesc::MCInstrDesc' data-ref="_ZN4llvm11MCInstrDescC1ERKS0_" data-ref-filename="_ZN4llvm11MCInstrDescC1ERKS0_"></a><a class="local col0 ref" href="#360MI" title='MI' data-ref="360MI" data-ref-filename="360MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <span class='refarg'><a class="local col1 ref" href="#361SrcOpIdx0" title='SrcOpIdx0' data-ref="361SrcOpIdx0" data-ref-filename="361SrcOpIdx0">SrcOpIdx0</a></span>, <span class='refarg'><a class="local col2 ref" href="#362SrcOpIdx1" title='SrcOpIdx1' data-ref="362SrcOpIdx1" data-ref-filename="362SrcOpIdx1">SrcOpIdx1</a></span>);</td></tr>
<tr><th id="2032">2032</th><td>}</td></tr>
<tr><th id="2033">2033</th><td></td></tr>
<tr><th id="2034">2034</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_" title='llvm::SIInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_">findCommutedOpIndices</dfn>(<a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> <dfn class="local col3 decl" id="363Desc" title='Desc' data-type='llvm::MCInstrDesc' data-ref="363Desc" data-ref-filename="363Desc">Desc</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="364SrcOpIdx0" title='SrcOpIdx0' data-type='unsigned int &amp;' data-ref="364SrcOpIdx0" data-ref-filename="364SrcOpIdx0">SrcOpIdx0</dfn>,</td></tr>
<tr><th id="2035">2035</th><td>                                        <em>unsigned</em> &amp;<dfn class="local col5 decl" id="365SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="365SrcOpIdx1" data-ref-filename="365SrcOpIdx1">SrcOpIdx1</dfn>) <em>const</em> {</td></tr>
<tr><th id="2036">2036</th><td>  <b>if</b> (!<a class="local col3 ref" href="#363Desc" title='Desc' data-ref="363Desc" data-ref-filename="363Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isCommutableEv" title='llvm::MCInstrDesc::isCommutable' data-ref="_ZNK4llvm11MCInstrDesc12isCommutableEv" data-ref-filename="_ZNK4llvm11MCInstrDesc12isCommutableEv">isCommutable</a>())</td></tr>
<tr><th id="2037">2037</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2038">2038</th><td></td></tr>
<tr><th id="2039">2039</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="366Opc" title='Opc' data-type='unsigned int' data-ref="366Opc" data-ref-filename="366Opc">Opc</dfn> = <a class="local col3 ref" href="#363Desc" title='Desc' data-ref="363Desc" data-ref-filename="363Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2040">2040</th><td>  <em>int</em> <dfn class="local col7 decl" id="367Src0Idx" title='Src0Idx' data-type='int' data-ref="367Src0Idx" data-ref-filename="367Src0Idx">Src0Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col6 ref" href="#366Opc" title='Opc' data-ref="366Opc" data-ref-filename="366Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="2041">2041</th><td>  <b>if</b> (<a class="local col7 ref" href="#367Src0Idx" title='Src0Idx' data-ref="367Src0Idx" data-ref-filename="367Src0Idx">Src0Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="2042">2042</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2043">2043</th><td></td></tr>
<tr><th id="2044">2044</th><td>  <em>int</em> <dfn class="local col8 decl" id="368Src1Idx" title='Src1Idx' data-type='int' data-ref="368Src1Idx" data-ref-filename="368Src1Idx">Src1Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col6 ref" href="#366Opc" title='Opc' data-ref="366Opc" data-ref-filename="366Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>);</td></tr>
<tr><th id="2045">2045</th><td>  <b>if</b> (<a class="local col8 ref" href="#368Src1Idx" title='Src1Idx' data-ref="368Src1Idx" data-ref-filename="368Src1Idx">Src1Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="2046">2046</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2047">2047</th><td></td></tr>
<tr><th id="2048">2048</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" title='llvm::TargetInstrInfo::fixCommutedOpIndices' data-ref="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" data-ref-filename="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj">fixCommutedOpIndices</a>(<span class='refarg'><a class="local col4 ref" href="#364SrcOpIdx0" title='SrcOpIdx0' data-ref="364SrcOpIdx0" data-ref-filename="364SrcOpIdx0">SrcOpIdx0</a></span>, <span class='refarg'><a class="local col5 ref" href="#365SrcOpIdx1" title='SrcOpIdx1' data-ref="365SrcOpIdx1" data-ref-filename="365SrcOpIdx1">SrcOpIdx1</a></span>, <a class="local col7 ref" href="#367Src0Idx" title='Src0Idx' data-ref="367Src0Idx" data-ref-filename="367Src0Idx">Src0Idx</a>, <a class="local col8 ref" href="#368Src1Idx" title='Src1Idx' data-ref="368Src1Idx" data-ref-filename="368Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="2049">2049</th><td>}</td></tr>
<tr><th id="2050">2050</th><td></td></tr>
<tr><th id="2051">2051</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo21isBranchOffsetInRangeEjl" title='llvm::SIInstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm11SIInstrInfo21isBranchOffsetInRangeEjl" data-ref-filename="_ZNK4llvm11SIInstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="369BranchOp" title='BranchOp' data-type='unsigned int' data-ref="369BranchOp" data-ref-filename="369BranchOp">BranchOp</dfn>,</td></tr>
<tr><th id="2052">2052</th><td>                                        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="370BrOffset" title='BrOffset' data-type='int64_t' data-ref="370BrOffset" data-ref-filename="370BrOffset">BrOffset</dfn>) <em>const</em> {</td></tr>
<tr><th id="2053">2053</th><td>  <i>// BranchRelaxation should never have to check s_setpc_b64 because its dest</i></td></tr>
<tr><th id="2054">2054</th><td><i>  // block is unanalyzable.</i></td></tr>
<tr><th id="2055">2055</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(BranchOp != AMDGPU::S_SETPC_B64);</td></tr>
<tr><th id="2056">2056</th><td></td></tr>
<tr><th id="2057">2057</th><td>  <i>// Convert to dwords.</i></td></tr>
<tr><th id="2058">2058</th><td>  <a class="local col0 ref" href="#370BrOffset" title='BrOffset' data-ref="370BrOffset" data-ref-filename="370BrOffset">BrOffset</a> /= <var>4</var>;</td></tr>
<tr><th id="2059">2059</th><td></td></tr>
<tr><th id="2060">2060</th><td>  <i>// The branch instructions do PC += signext(SIMM16 * 4) + 4, so the offset is</i></td></tr>
<tr><th id="2061">2061</th><td><i>  // from the next instruction.</i></td></tr>
<tr><th id="2062">2062</th><td>  <a class="local col0 ref" href="#370BrOffset" title='BrOffset' data-ref="370BrOffset" data-ref-filename="370BrOffset">BrOffset</a> -= <var>1</var>;</td></tr>
<tr><th id="2063">2063</th><td></td></tr>
<tr><th id="2064">2064</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isIntNEjl" title='llvm::isIntN' data-ref="_ZN4llvm6isIntNEjl" data-ref-filename="_ZN4llvm6isIntNEjl">isIntN</a>(<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#BranchOffsetBits" title='BranchOffsetBits' data-use='m' data-ref="BranchOffsetBits" data-ref-filename="BranchOffsetBits">BranchOffsetBits</a>, <a class="local col0 ref" href="#370BrOffset" title='BrOffset' data-ref="370BrOffset" data-ref-filename="370BrOffset">BrOffset</a>);</td></tr>
<tr><th id="2065">2065</th><td>}</td></tr>
<tr><th id="2066">2066</th><td></td></tr>
<tr><th id="2067">2067</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm11SIInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</dfn>(</td></tr>
<tr><th id="2068">2068</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="371MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="371MI" data-ref-filename="371MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2069">2069</th><td>  <b>if</b> (<a class="local col1 ref" href="#371MI" title='MI' data-ref="371MI" data-ref-filename="371MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SETPC_B64" title='llvm::AMDGPU::S_SETPC_B64' data-ref="llvm::AMDGPU::S_SETPC_B64" data-ref-filename="llvm..AMDGPU..S_SETPC_B64">S_SETPC_B64</a>) {</td></tr>
<tr><th id="2070">2070</th><td>    <i>// This would be a difficult analysis to perform, but can always be legal so</i></td></tr>
<tr><th id="2071">2071</th><td><i>    // there's no need to analyze it.</i></td></tr>
<tr><th id="2072">2072</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2073">2073</th><td>  }</td></tr>
<tr><th id="2074">2074</th><td></td></tr>
<tr><th id="2075">2075</th><td>  <b>return</b> <a class="local col1 ref" href="#371MI" title='MI' data-ref="371MI" data-ref-filename="371MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="2076">2076</th><td>}</td></tr>
<tr><th id="2077">2077</th><td></td></tr>
<tr><th id="2078">2078</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE" title='llvm::SIInstrInfo::insertIndirectBranch' data-ref="_ZNK4llvm11SIInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm11SIInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE">insertIndirectBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="372MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="372MBB" data-ref-filename="372MBB">MBB</dfn>,</td></tr>
<tr><th id="2079">2079</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="373DestBB" title='DestBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="373DestBB" data-ref-filename="373DestBB">DestBB</dfn>,</td></tr>
<tr><th id="2080">2080</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="374DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="374DL" data-ref-filename="374DL">DL</dfn>,</td></tr>
<tr><th id="2081">2081</th><td>                                           <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="375BrOffset" title='BrOffset' data-type='int64_t' data-ref="375BrOffset" data-ref-filename="375BrOffset">BrOffset</dfn>,</td></tr>
<tr><th id="2082">2082</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col6 decl" id="376RS" title='RS' data-type='llvm::RegScavenger *' data-ref="376RS" data-ref-filename="376RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="2083">2083</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RS &amp;&amp; <q>"RegScavenger required for long branching"</q>);</td></tr>
<tr><th id="2084">2084</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBB.empty() &amp;&amp;</td></tr>
<tr><th id="2085">2085</th><td>         <q>"new block should be inserted for expanding unconditional branch"</q>);</td></tr>
<tr><th id="2086">2086</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBB.pred_size() == <var>1</var>);</td></tr>
<tr><th id="2087">2087</th><td></td></tr>
<tr><th id="2088">2088</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="377MF" title='MF' data-type='llvm::MachineFunction *' data-ref="377MF" data-ref-filename="377MF">MF</dfn> = <a class="local col2 ref" href="#372MBB" title='MBB' data-ref="372MBB" data-ref-filename="372MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2089">2089</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="378MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="378MRI" data-ref-filename="378MRI">MRI</dfn> = <a class="local col7 ref" href="#377MF" title='MF' data-ref="377MF" data-ref-filename="377MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2090">2090</th><td></td></tr>
<tr><th id="2091">2091</th><td>  <i>// FIXME: Virtual register workaround for RegScavenger not working with empty</i></td></tr>
<tr><th id="2092">2092</th><td><i>  // blocks.</i></td></tr>
<tr><th id="2093">2093</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="379PCReg" title='PCReg' data-type='llvm::Register' data-ref="379PCReg" data-ref-filename="379PCReg">PCReg</dfn> = <a class="local col8 ref" href="#378MRI" title='MRI' data-ref="378MRI" data-ref-filename="378MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>);</td></tr>
<tr><th id="2094">2094</th><td></td></tr>
<tr><th id="2095">2095</th><td>  <em>auto</em> <dfn class="local col0 decl" id="380I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="380I" data-ref-filename="380I">I</dfn> = <a class="local col2 ref" href="#372MBB" title='MBB' data-ref="372MBB" data-ref-filename="372MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="2096">2096</th><td></td></tr>
<tr><th id="2097">2097</th><td>  <i>// We need to compute the offset relative to the instruction immediately after</i></td></tr>
<tr><th id="2098">2098</th><td><i>  // s_getpc_b64. Insert pc arithmetic code before last terminator.</i></td></tr>
<tr><th id="2099">2099</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="381GetPC" title='GetPC' data-type='llvm::MachineInstr *' data-ref="381GetPC" data-ref-filename="381GetPC">GetPC</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#372MBB" title='MBB' data-ref="372MBB" data-ref-filename="372MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#380I" title='I' data-ref="380I" data-ref-filename="380I">I</a>, <a class="local col4 ref" href="#374DL" title='DL' data-ref="374DL" data-ref-filename="374DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_GETPC_B64" title='llvm::AMDGPU::S_GETPC_B64' data-ref="llvm::AMDGPU::S_GETPC_B64" data-ref-filename="llvm..AMDGPU..S_GETPC_B64">S_GETPC_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#379PCReg" title='PCReg' data-ref="379PCReg" data-ref-filename="379PCReg">PCReg</a>);</td></tr>
<tr><th id="2100">2100</th><td></td></tr>
<tr><th id="2101">2101</th><td>  <i>// TODO: Handle &gt; 32-bit block address.</i></td></tr>
<tr><th id="2102">2102</th><td>  <b>if</b> (<a class="local col5 ref" href="#375BrOffset" title='BrOffset' data-ref="375BrOffset" data-ref-filename="375BrOffset">BrOffset</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="2103">2103</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#372MBB" title='MBB' data-ref="372MBB" data-ref-filename="372MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#380I" title='I' data-ref="380I" data-ref-filename="380I">I</a>, <a class="local col4 ref" href="#374DL" title='DL' data-ref="374DL" data-ref-filename="374DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>))</td></tr>
<tr><th id="2104">2104</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#379PCReg" title='PCReg' data-ref="379PCReg" data-ref-filename="379PCReg">PCReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="2105">2105</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#379PCReg" title='PCReg' data-ref="379PCReg" data-ref-filename="379PCReg">PCReg</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="2106">2106</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(&amp;<a class="local col3 ref" href="#373DestBB" title='DestBB' data-ref="373DestBB" data-ref-filename="373DestBB">DestBB</a>, <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_LONG_BRANCH_FORWARD" title='llvm::SIInstrInfo::MO_LONG_BRANCH_FORWARD' data-ref="llvm::SIInstrInfo::MO_LONG_BRANCH_FORWARD" data-ref-filename="llvm..SIInstrInfo..MO_LONG_BRANCH_FORWARD">MO_LONG_BRANCH_FORWARD</a>);</td></tr>
<tr><th id="2107">2107</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#372MBB" title='MBB' data-ref="372MBB" data-ref-filename="372MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#380I" title='I' data-ref="380I" data-ref-filename="380I">I</a>, <a class="local col4 ref" href="#374DL" title='DL' data-ref="374DL" data-ref-filename="374DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADDC_U32" title='llvm::AMDGPU::S_ADDC_U32' data-ref="llvm::AMDGPU::S_ADDC_U32" data-ref-filename="llvm..AMDGPU..S_ADDC_U32">S_ADDC_U32</a>))</td></tr>
<tr><th id="2108">2108</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#379PCReg" title='PCReg' data-ref="379PCReg" data-ref-filename="379PCReg">PCReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>)</td></tr>
<tr><th id="2109">2109</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#379PCReg" title='PCReg' data-ref="379PCReg" data-ref-filename="379PCReg">PCReg</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>)</td></tr>
<tr><th id="2110">2110</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="2111">2111</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2112">2112</th><td>    <i>// Backwards branch.</i></td></tr>
<tr><th id="2113">2113</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#372MBB" title='MBB' data-ref="372MBB" data-ref-filename="372MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#380I" title='I' data-ref="380I" data-ref-filename="380I">I</a>, <a class="local col4 ref" href="#374DL" title='DL' data-ref="374DL" data-ref-filename="374DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUB_U32" title='llvm::AMDGPU::S_SUB_U32' data-ref="llvm::AMDGPU::S_SUB_U32" data-ref-filename="llvm..AMDGPU..S_SUB_U32">S_SUB_U32</a>))</td></tr>
<tr><th id="2114">2114</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#379PCReg" title='PCReg' data-ref="379PCReg" data-ref-filename="379PCReg">PCReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="2115">2115</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#379PCReg" title='PCReg' data-ref="379PCReg" data-ref-filename="379PCReg">PCReg</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="2116">2116</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(&amp;<a class="local col3 ref" href="#373DestBB" title='DestBB' data-ref="373DestBB" data-ref-filename="373DestBB">DestBB</a>, <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_LONG_BRANCH_BACKWARD" title='llvm::SIInstrInfo::MO_LONG_BRANCH_BACKWARD' data-ref="llvm::SIInstrInfo::MO_LONG_BRANCH_BACKWARD" data-ref-filename="llvm..SIInstrInfo..MO_LONG_BRANCH_BACKWARD">MO_LONG_BRANCH_BACKWARD</a>);</td></tr>
<tr><th id="2117">2117</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#372MBB" title='MBB' data-ref="372MBB" data-ref-filename="372MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#380I" title='I' data-ref="380I" data-ref-filename="380I">I</a>, <a class="local col4 ref" href="#374DL" title='DL' data-ref="374DL" data-ref-filename="374DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUBB_U32" title='llvm::AMDGPU::S_SUBB_U32' data-ref="llvm::AMDGPU::S_SUBB_U32" data-ref-filename="llvm..AMDGPU..S_SUBB_U32">S_SUBB_U32</a>))</td></tr>
<tr><th id="2118">2118</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#379PCReg" title='PCReg' data-ref="379PCReg" data-ref-filename="379PCReg">PCReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>)</td></tr>
<tr><th id="2119">2119</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#379PCReg" title='PCReg' data-ref="379PCReg" data-ref-filename="379PCReg">PCReg</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>)</td></tr>
<tr><th id="2120">2120</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="2121">2121</th><td>  }</td></tr>
<tr><th id="2122">2122</th><td></td></tr>
<tr><th id="2123">2123</th><td>  <i>// Insert the indirect branch after the other terminator.</i></td></tr>
<tr><th id="2124">2124</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#372MBB" title='MBB' data-ref="372MBB" data-ref-filename="372MBB">MBB</a>, <a class="local col4 ref" href="#374DL" title='DL' data-ref="374DL" data-ref-filename="374DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SETPC_B64" title='llvm::AMDGPU::S_SETPC_B64' data-ref="llvm::AMDGPU::S_SETPC_B64" data-ref-filename="llvm..AMDGPU..S_SETPC_B64">S_SETPC_B64</a>))</td></tr>
<tr><th id="2125">2125</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#379PCReg" title='PCReg' data-ref="379PCReg" data-ref-filename="379PCReg">PCReg</a>);</td></tr>
<tr><th id="2126">2126</th><td></td></tr>
<tr><th id="2127">2127</th><td>  <i>// FIXME: If spilling is necessary, this will fail because this scavenger has</i></td></tr>
<tr><th id="2128">2128</th><td><i>  // no emergency stack slots. It is non-trivial to spill in this situation,</i></td></tr>
<tr><th id="2129">2129</th><td><i>  // because the restore code needs to be specially placed after the</i></td></tr>
<tr><th id="2130">2130</th><td><i>  // jump. BranchRelaxation then needs to be made aware of the newly inserted</i></td></tr>
<tr><th id="2131">2131</th><td><i>  // block.</i></td></tr>
<tr><th id="2132">2132</th><td><i>  //</i></td></tr>
<tr><th id="2133">2133</th><td><i>  // If a spill is needed for the pc register pair, we need to insert a spill</i></td></tr>
<tr><th id="2134">2134</th><td><i>  // restore block right before the destination block, and insert a short branch</i></td></tr>
<tr><th id="2135">2135</th><td><i>  // into the old destination block's fallthrough predecessor.</i></td></tr>
<tr><th id="2136">2136</th><td><i>  // e.g.:</i></td></tr>
<tr><th id="2137">2137</th><td><i>  //</i></td></tr>
<tr><th id="2138">2138</th><td><i>  // s_cbranch_scc0 skip_long_branch:</i></td></tr>
<tr><th id="2139">2139</th><td><i>  //</i></td></tr>
<tr><th id="2140">2140</th><td><i>  // long_branch_bb:</i></td></tr>
<tr><th id="2141">2141</th><td><i>  //   spill s[8:9]</i></td></tr>
<tr><th id="2142">2142</th><td><i>  //   s_getpc_b64 s[8:9]</i></td></tr>
<tr><th id="2143">2143</th><td><i>  //   s_add_u32 s8, s8, restore_bb</i></td></tr>
<tr><th id="2144">2144</th><td><i>  //   s_addc_u32 s9, s9, 0</i></td></tr>
<tr><th id="2145">2145</th><td><i>  //   s_setpc_b64 s[8:9]</i></td></tr>
<tr><th id="2146">2146</th><td><i>  //</i></td></tr>
<tr><th id="2147">2147</th><td><i>  // skip_long_branch:</i></td></tr>
<tr><th id="2148">2148</th><td><i>  //   foo;</i></td></tr>
<tr><th id="2149">2149</th><td><i>  //</i></td></tr>
<tr><th id="2150">2150</th><td><i>  // .....</i></td></tr>
<tr><th id="2151">2151</th><td><i>  //</i></td></tr>
<tr><th id="2152">2152</th><td><i>  // dest_bb_fallthrough_predecessor:</i></td></tr>
<tr><th id="2153">2153</th><td><i>  // bar;</i></td></tr>
<tr><th id="2154">2154</th><td><i>  // s_branch dest_bb</i></td></tr>
<tr><th id="2155">2155</th><td><i>  //</i></td></tr>
<tr><th id="2156">2156</th><td><i>  // restore_bb:</i></td></tr>
<tr><th id="2157">2157</th><td><i>  //  restore s[8:9]</i></td></tr>
<tr><th id="2158">2158</th><td><i>  //  fallthrough dest_bb</i></td></tr>
<tr><th id="2159">2159</th><td><i>  ///</i></td></tr>
<tr><th id="2160">2160</th><td><i>  // dest_bb:</i></td></tr>
<tr><th id="2161">2161</th><td><i>  //   buzz;</i></td></tr>
<tr><th id="2162">2162</th><td></td></tr>
<tr><th id="2163">2163</th><td>  <a class="local col6 ref" href="#376RS" title='RS' data-ref="376RS" data-ref-filename="376RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE" title='llvm::RegScavenger::enterBasicBlockEnd' data-ref="_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE">enterBasicBlockEnd</a>(<span class='refarg'><a class="local col2 ref" href="#372MBB" title='MBB' data-ref="372MBB" data-ref-filename="372MBB">MBB</a></span>);</td></tr>
<tr><th id="2164">2164</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="382Scav" title='Scav' data-type='llvm::Register' data-ref="382Scav" data-ref-filename="382Scav">Scav</dfn> = <a class="local col6 ref" href="#376RS" title='RS' data-ref="376RS" data-ref-filename="376RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger25scavengeRegisterBackwardsERKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbib" title='llvm::RegScavenger::scavengeRegisterBackwards' data-ref="_ZN4llvm12RegScavenger25scavengeRegisterBackwardsERKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbib" data-ref-filename="_ZN4llvm12RegScavenger25scavengeRegisterBackwardsERKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbib">scavengeRegisterBackwards</a>(</td></tr>
<tr><th id="2165">2165</th><td>    <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>,</td></tr>
<tr><th id="2166">2166</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col1 ref" href="#381GetPC" title='GetPC' data-ref="381GetPC" data-ref-filename="381GetPC">GetPC</a>), <b>false</b>, <var>0</var>);</td></tr>
<tr><th id="2167">2167</th><td>  <a class="local col8 ref" href="#378MRI" title='MRI' data-ref="378MRI" data-ref-filename="378MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#379PCReg" title='PCReg' data-ref="379PCReg" data-ref-filename="379PCReg">PCReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#382Scav" title='Scav' data-ref="382Scav" data-ref-filename="382Scav">Scav</a>);</td></tr>
<tr><th id="2168">2168</th><td>  <a class="local col8 ref" href="#378MRI" title='MRI' data-ref="378MRI" data-ref-filename="378MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv" title='llvm::MachineRegisterInfo::clearVirtRegs' data-ref="_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv">clearVirtRegs</a>();</td></tr>
<tr><th id="2169">2169</th><td>  <a class="local col6 ref" href="#376RS" title='RS' data-ref="376RS" data-ref-filename="376RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" title='llvm::RegScavenger::setRegUsed' data-ref="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE">setRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#382Scav" title='Scav' data-ref="382Scav" data-ref-filename="382Scav">Scav</a>);</td></tr>
<tr><th id="2170">2170</th><td></td></tr>
<tr><th id="2171">2171</th><td>  <b>return</b> <var>4</var> + <var>8</var> + <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="2172">2172</th><td>}</td></tr>
<tr><th id="2173">2173</th><td></td></tr>
<tr><th id="2174">2174</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE" title='llvm::SIInstrInfo::getBranchOpcode' data-ref="_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE" data-ref-filename="_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE">getBranchOpcode</dfn>(<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate" data-ref-filename="llvm..SIInstrInfo..BranchPredicate">BranchPredicate</a> <dfn class="local col3 decl" id="383Cond" title='Cond' data-type='SIInstrInfo::BranchPredicate' data-ref="383Cond" data-ref-filename="383Cond">Cond</dfn>) {</td></tr>
<tr><th id="2175">2175</th><td>  <b>switch</b> (<a class="local col3 ref" href="#383Cond" title='Cond' data-ref="383Cond" data-ref-filename="383Cond">Cond</a>) {</td></tr>
<tr><th id="2176">2176</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SCC_TRUE" title='llvm::SIInstrInfo::SCC_TRUE' data-ref="llvm::SIInstrInfo::SCC_TRUE" data-ref-filename="llvm..SIInstrInfo..SCC_TRUE">SCC_TRUE</a>:</td></tr>
<tr><th id="2177">2177</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_SCC1" title='llvm::AMDGPU::S_CBRANCH_SCC1' data-ref="llvm::AMDGPU::S_CBRANCH_SCC1" data-ref-filename="llvm..AMDGPU..S_CBRANCH_SCC1">S_CBRANCH_SCC1</a>;</td></tr>
<tr><th id="2178">2178</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SCC_FALSE" title='llvm::SIInstrInfo::SCC_FALSE' data-ref="llvm::SIInstrInfo::SCC_FALSE" data-ref-filename="llvm..SIInstrInfo..SCC_FALSE">SCC_FALSE</a>:</td></tr>
<tr><th id="2179">2179</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_SCC0" title='llvm::AMDGPU::S_CBRANCH_SCC0' data-ref="llvm::AMDGPU::S_CBRANCH_SCC0" data-ref-filename="llvm..AMDGPU..S_CBRANCH_SCC0">S_CBRANCH_SCC0</a>;</td></tr>
<tr><th id="2180">2180</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::VCCNZ" title='llvm::SIInstrInfo::VCCNZ' data-ref="llvm::SIInstrInfo::VCCNZ" data-ref-filename="llvm..SIInstrInfo..VCCNZ">VCCNZ</a>:</td></tr>
<tr><th id="2181">2181</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCNZ" title='llvm::AMDGPU::S_CBRANCH_VCCNZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCNZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCNZ">S_CBRANCH_VCCNZ</a>;</td></tr>
<tr><th id="2182">2182</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::VCCZ" title='llvm::SIInstrInfo::VCCZ' data-ref="llvm::SIInstrInfo::VCCZ" data-ref-filename="llvm..SIInstrInfo..VCCZ">VCCZ</a>:</td></tr>
<tr><th id="2183">2183</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCZ" title='llvm::AMDGPU::S_CBRANCH_VCCZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCZ">S_CBRANCH_VCCZ</a>;</td></tr>
<tr><th id="2184">2184</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::EXECNZ" title='llvm::SIInstrInfo::EXECNZ' data-ref="llvm::SIInstrInfo::EXECNZ" data-ref-filename="llvm..SIInstrInfo..EXECNZ">EXECNZ</a>:</td></tr>
<tr><th id="2185">2185</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_EXECNZ" title='llvm::AMDGPU::S_CBRANCH_EXECNZ' data-ref="llvm::AMDGPU::S_CBRANCH_EXECNZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_EXECNZ">S_CBRANCH_EXECNZ</a>;</td></tr>
<tr><th id="2186">2186</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::EXECZ" title='llvm::SIInstrInfo::EXECZ' data-ref="llvm::SIInstrInfo::EXECZ" data-ref-filename="llvm..SIInstrInfo..EXECZ">EXECZ</a>:</td></tr>
<tr><th id="2187">2187</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_EXECZ" title='llvm::AMDGPU::S_CBRANCH_EXECZ' data-ref="llvm::AMDGPU::S_CBRANCH_EXECZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_EXECZ">S_CBRANCH_EXECZ</a>;</td></tr>
<tr><th id="2188">2188</th><td>  <b>default</b>:</td></tr>
<tr><th id="2189">2189</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid branch predicate"</q>);</td></tr>
<tr><th id="2190">2190</th><td>  }</td></tr>
<tr><th id="2191">2191</th><td>}</td></tr>
<tr><th id="2192">2192</th><td></td></tr>
<tr><th id="2193">2193</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate" data-ref-filename="llvm..SIInstrInfo..BranchPredicate">BranchPredicate</a> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo18getBranchPredicateEj" title='llvm::SIInstrInfo::getBranchPredicate' data-ref="_ZN4llvm11SIInstrInfo18getBranchPredicateEj" data-ref-filename="_ZN4llvm11SIInstrInfo18getBranchPredicateEj">getBranchPredicate</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="384Opcode" title='Opcode' data-type='unsigned int' data-ref="384Opcode" data-ref-filename="384Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="2194">2194</th><td>  <b>switch</b> (<a class="local col4 ref" href="#384Opcode" title='Opcode' data-ref="384Opcode" data-ref-filename="384Opcode">Opcode</a>) {</td></tr>
<tr><th id="2195">2195</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_SCC0" title='llvm::AMDGPU::S_CBRANCH_SCC0' data-ref="llvm::AMDGPU::S_CBRANCH_SCC0" data-ref-filename="llvm..AMDGPU..S_CBRANCH_SCC0">S_CBRANCH_SCC0</a>:</td></tr>
<tr><th id="2196">2196</th><td>    <b>return</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SCC_FALSE" title='llvm::SIInstrInfo::SCC_FALSE' data-ref="llvm::SIInstrInfo::SCC_FALSE" data-ref-filename="llvm..SIInstrInfo..SCC_FALSE">SCC_FALSE</a>;</td></tr>
<tr><th id="2197">2197</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_SCC1" title='llvm::AMDGPU::S_CBRANCH_SCC1' data-ref="llvm::AMDGPU::S_CBRANCH_SCC1" data-ref-filename="llvm..AMDGPU..S_CBRANCH_SCC1">S_CBRANCH_SCC1</a>:</td></tr>
<tr><th id="2198">2198</th><td>    <b>return</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SCC_TRUE" title='llvm::SIInstrInfo::SCC_TRUE' data-ref="llvm::SIInstrInfo::SCC_TRUE" data-ref-filename="llvm..SIInstrInfo..SCC_TRUE">SCC_TRUE</a>;</td></tr>
<tr><th id="2199">2199</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCNZ" title='llvm::AMDGPU::S_CBRANCH_VCCNZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCNZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCNZ">S_CBRANCH_VCCNZ</a>:</td></tr>
<tr><th id="2200">2200</th><td>    <b>return</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::VCCNZ" title='llvm::SIInstrInfo::VCCNZ' data-ref="llvm::SIInstrInfo::VCCNZ" data-ref-filename="llvm..SIInstrInfo..VCCNZ">VCCNZ</a>;</td></tr>
<tr><th id="2201">2201</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCZ" title='llvm::AMDGPU::S_CBRANCH_VCCZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCZ">S_CBRANCH_VCCZ</a>:</td></tr>
<tr><th id="2202">2202</th><td>    <b>return</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::VCCZ" title='llvm::SIInstrInfo::VCCZ' data-ref="llvm::SIInstrInfo::VCCZ" data-ref-filename="llvm..SIInstrInfo..VCCZ">VCCZ</a>;</td></tr>
<tr><th id="2203">2203</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_EXECNZ" title='llvm::AMDGPU::S_CBRANCH_EXECNZ' data-ref="llvm::AMDGPU::S_CBRANCH_EXECNZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_EXECNZ">S_CBRANCH_EXECNZ</a>:</td></tr>
<tr><th id="2204">2204</th><td>    <b>return</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::EXECNZ" title='llvm::SIInstrInfo::EXECNZ' data-ref="llvm::SIInstrInfo::EXECNZ" data-ref-filename="llvm..SIInstrInfo..EXECNZ">EXECNZ</a>;</td></tr>
<tr><th id="2205">2205</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_EXECZ" title='llvm::AMDGPU::S_CBRANCH_EXECZ' data-ref="llvm::AMDGPU::S_CBRANCH_EXECZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_EXECZ">S_CBRANCH_EXECZ</a>:</td></tr>
<tr><th id="2206">2206</th><td>    <b>return</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::EXECZ" title='llvm::SIInstrInfo::EXECZ' data-ref="llvm::SIInstrInfo::EXECZ" data-ref-filename="llvm..SIInstrInfo..EXECZ">EXECZ</a>;</td></tr>
<tr><th id="2207">2207</th><td>  <b>default</b>:</td></tr>
<tr><th id="2208">2208</th><td>    <b>return</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::INVALID_BR" title='llvm::SIInstrInfo::INVALID_BR' data-ref="llvm::SIInstrInfo::INVALID_BR" data-ref-filename="llvm..SIInstrInfo..INVALID_BR">INVALID_BR</a>;</td></tr>
<tr><th id="2209">2209</th><td>  }</td></tr>
<tr><th id="2210">2210</th><td>}</td></tr>
<tr><th id="2211">2211</th><td></td></tr>
<tr><th id="2212">2212</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853" title='llvm::SIInstrInfo::analyzeBranchImpl' data-ref="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853" data-ref-filename="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853">analyzeBranchImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="385MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="385MBB" data-ref-filename="385MBB">MBB</dfn>,</td></tr>
<tr><th id="2213">2213</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="386I" title='I' data-type='MachineBasicBlock::iterator' data-ref="386I" data-ref-filename="386I">I</dfn>,</td></tr>
<tr><th id="2214">2214</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="387TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="387TBB" data-ref-filename="387TBB">TBB</dfn>,</td></tr>
<tr><th id="2215">2215</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col8 decl" id="388FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="388FBB" data-ref-filename="388FBB">FBB</dfn>,</td></tr>
<tr><th id="2216">2216</th><td>                                    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="389Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="389Cond" data-ref-filename="389Cond">Cond</dfn>,</td></tr>
<tr><th id="2217">2217</th><td>                                    <em>bool</em> <dfn class="local col0 decl" id="390AllowModify" title='AllowModify' data-type='bool' data-ref="390AllowModify" data-ref-filename="390AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="2218">2218</th><td>  <b>if</b> (<a class="local col6 ref" href="#386I" title='I' data-ref="386I" data-ref-filename="386I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BRANCH" title='llvm::AMDGPU::S_BRANCH' data-ref="llvm::AMDGPU::S_BRANCH" data-ref-filename="llvm..AMDGPU..S_BRANCH">S_BRANCH</a>) {</td></tr>
<tr><th id="2219">2219</th><td>    <i>// Unconditional Branch</i></td></tr>
<tr><th id="2220">2220</th><td>    <a class="local col7 ref" href="#387TBB" title='TBB' data-ref="387TBB" data-ref-filename="387TBB">TBB</a> = <a class="local col6 ref" href="#386I" title='I' data-ref="386I" data-ref-filename="386I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="2221">2221</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2222">2222</th><td>  }</td></tr>
<tr><th id="2223">2223</th><td></td></tr>
<tr><th id="2224">2224</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="391CondBB" title='CondBB' data-type='llvm::MachineBasicBlock *' data-ref="391CondBB" data-ref-filename="391CondBB">CondBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2225">2225</th><td></td></tr>
<tr><th id="2226">2226</th><td>  <b>if</b> (<a class="local col6 ref" href="#386I" title='I' data-ref="386I" data-ref-filename="386I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO" title='llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO' data-ref="llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO" data-ref-filename="llvm..AMDGPU..SI_NON_UNIFORM_BRCOND_PSEUDO">SI_NON_UNIFORM_BRCOND_PSEUDO</a>) {</td></tr>
<tr><th id="2227">2227</th><td>    <a class="local col1 ref" href="#391CondBB" title='CondBB' data-ref="391CondBB" data-ref-filename="391CondBB">CondBB</a> = <a class="local col6 ref" href="#386I" title='I' data-ref="386I" data-ref-filename="386I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="2228">2228</th><td>    <a class="local col9 ref" href="#389Cond" title='Cond' data-ref="389Cond" data-ref-filename="389Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#386I" title='I' data-ref="386I" data-ref-filename="386I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2229">2229</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2230">2230</th><td>    <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate" data-ref-filename="llvm..SIInstrInfo..BranchPredicate">BranchPredicate</a> <dfn class="local col2 decl" id="392Pred" title='Pred' data-type='llvm::SIInstrInfo::BranchPredicate' data-ref="392Pred" data-ref-filename="392Pred">Pred</dfn> = <a class="member fn" href="#_ZN4llvm11SIInstrInfo18getBranchPredicateEj" title='llvm::SIInstrInfo::getBranchPredicate' data-ref="_ZN4llvm11SIInstrInfo18getBranchPredicateEj" data-ref-filename="_ZN4llvm11SIInstrInfo18getBranchPredicateEj">getBranchPredicate</a>(<a class="local col6 ref" href="#386I" title='I' data-ref="386I" data-ref-filename="386I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="2231">2231</th><td>    <b>if</b> (<a class="local col2 ref" href="#392Pred" title='Pred' data-ref="392Pred" data-ref-filename="392Pred">Pred</a> == <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::INVALID_BR" title='llvm::SIInstrInfo::INVALID_BR' data-ref="llvm::SIInstrInfo::INVALID_BR" data-ref-filename="llvm..SIInstrInfo..INVALID_BR">INVALID_BR</a>)</td></tr>
<tr><th id="2232">2232</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2233">2233</th><td></td></tr>
<tr><th id="2234">2234</th><td>    <a class="local col1 ref" href="#391CondBB" title='CondBB' data-ref="391CondBB" data-ref-filename="391CondBB">CondBB</a> = <a class="local col6 ref" href="#386I" title='I' data-ref="386I" data-ref-filename="386I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="2235">2235</th><td>    <a class="local col9 ref" href="#389Cond" title='Cond' data-ref="389Cond" data-ref-filename="389Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col2 ref" href="#392Pred" title='Pred' data-ref="392Pred" data-ref-filename="392Pred">Pred</a>));</td></tr>
<tr><th id="2236">2236</th><td>    <a class="local col9 ref" href="#389Cond" title='Cond' data-ref="389Cond" data-ref-filename="389Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#386I" title='I' data-ref="386I" data-ref-filename="386I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)); <i>// Save the branch register.</i></td></tr>
<tr><th id="2237">2237</th><td>  }</td></tr>
<tr><th id="2238">2238</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#386I" title='I' data-ref="386I" data-ref-filename="386I">I</a>;</td></tr>
<tr><th id="2239">2239</th><td></td></tr>
<tr><th id="2240">2240</th><td>  <b>if</b> (<a class="local col6 ref" href="#386I" title='I' data-ref="386I" data-ref-filename="386I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#385MBB" title='MBB' data-ref="385MBB" data-ref-filename="385MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="2241">2241</th><td>    <i>// Conditional branch followed by fall-through.</i></td></tr>
<tr><th id="2242">2242</th><td>    <a class="local col7 ref" href="#387TBB" title='TBB' data-ref="387TBB" data-ref-filename="387TBB">TBB</a> = <a class="local col1 ref" href="#391CondBB" title='CondBB' data-ref="391CondBB" data-ref-filename="391CondBB">CondBB</a>;</td></tr>
<tr><th id="2243">2243</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2244">2244</th><td>  }</td></tr>
<tr><th id="2245">2245</th><td></td></tr>
<tr><th id="2246">2246</th><td>  <b>if</b> (<a class="local col6 ref" href="#386I" title='I' data-ref="386I" data-ref-filename="386I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BRANCH" title='llvm::AMDGPU::S_BRANCH' data-ref="llvm::AMDGPU::S_BRANCH" data-ref-filename="llvm..AMDGPU..S_BRANCH">S_BRANCH</a>) {</td></tr>
<tr><th id="2247">2247</th><td>    <a class="local col7 ref" href="#387TBB" title='TBB' data-ref="387TBB" data-ref-filename="387TBB">TBB</a> = <a class="local col1 ref" href="#391CondBB" title='CondBB' data-ref="391CondBB" data-ref-filename="391CondBB">CondBB</a>;</td></tr>
<tr><th id="2248">2248</th><td>    <a class="local col8 ref" href="#388FBB" title='FBB' data-ref="388FBB" data-ref-filename="388FBB">FBB</a> = <a class="local col6 ref" href="#386I" title='I' data-ref="386I" data-ref-filename="386I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="2249">2249</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2250">2250</th><td>  }</td></tr>
<tr><th id="2251">2251</th><td></td></tr>
<tr><th id="2252">2252</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2253">2253</th><td>}</td></tr>
<tr><th id="2254">2254</th><td></td></tr>
<tr><th id="2255">2255</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::SIInstrInfo::analyzeBranch' data-ref="_ZNK4llvm11SIInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm11SIInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="393MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="393MBB" data-ref-filename="393MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col4 decl" id="394TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="394TBB" data-ref-filename="394TBB">TBB</dfn>,</td></tr>
<tr><th id="2256">2256</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col5 decl" id="395FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="395FBB" data-ref-filename="395FBB">FBB</dfn>,</td></tr>
<tr><th id="2257">2257</th><td>                                <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col6 decl" id="396Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="396Cond" data-ref-filename="396Cond">Cond</dfn>,</td></tr>
<tr><th id="2258">2258</th><td>                                <em>bool</em> <dfn class="local col7 decl" id="397AllowModify" title='AllowModify' data-type='bool' data-ref="397AllowModify" data-ref-filename="397AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="2259">2259</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="398I" title='I' data-type='MachineBasicBlock::iterator' data-ref="398I" data-ref-filename="398I">I</dfn> = <a class="local col3 ref" href="#393MBB" title='MBB' data-ref="393MBB" data-ref-filename="393MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="2260">2260</th><td>  <em>auto</em> <dfn class="local col9 decl" id="399E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="399E" data-ref-filename="399E">E</dfn> = <a class="local col3 ref" href="#393MBB" title='MBB' data-ref="393MBB" data-ref-filename="393MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="2261">2261</th><td>  <b>if</b> (<a class="local col8 ref" href="#398I" title='I' data-ref="398I" data-ref-filename="398I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#399E" title='E' data-ref="399E" data-ref-filename="399E">E</a>)</td></tr>
<tr><th id="2262">2262</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2263">2263</th><td></td></tr>
<tr><th id="2264">2264</th><td>  <i>// Skip over the instructions that are artificially terminators for special</i></td></tr>
<tr><th id="2265">2265</th><td><i>  // exec management.</i></td></tr>
<tr><th id="2266">2266</th><td>  <b>while</b> (<a class="local col8 ref" href="#398I" title='I' data-ref="398I" data-ref-filename="398I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#399E" title='E' data-ref="399E" data-ref-filename="399E">E</a> &amp;&amp; !<a class="local col8 ref" href="#398I" title='I' data-ref="398I" data-ref-filename="398I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; !<a class="local col8 ref" href="#398I" title='I' data-ref="398I" data-ref-filename="398I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>() &amp;&amp;</td></tr>
<tr><th id="2267">2267</th><td>         <a class="local col8 ref" href="#398I" title='I' data-ref="398I" data-ref-filename="398I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_MASK_BRANCH" title='llvm::AMDGPU::SI_MASK_BRANCH' data-ref="llvm::AMDGPU::SI_MASK_BRANCH" data-ref-filename="llvm..AMDGPU..SI_MASK_BRANCH">SI_MASK_BRANCH</a>) {</td></tr>
<tr><th id="2268">2268</th><td>    <b>switch</b> (<a class="local col8 ref" href="#398I" title='I' data-ref="398I" data-ref-filename="398I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2269">2269</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_MASK_BRANCH" title='llvm::AMDGPU::SI_MASK_BRANCH' data-ref="llvm::AMDGPU::SI_MASK_BRANCH" data-ref-filename="llvm..AMDGPU..SI_MASK_BRANCH">SI_MASK_BRANCH</a>:</td></tr>
<tr><th id="2270">2270</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64_term" title='llvm::AMDGPU::S_MOV_B64_term' data-ref="llvm::AMDGPU::S_MOV_B64_term" data-ref-filename="llvm..AMDGPU..S_MOV_B64_term">S_MOV_B64_term</a>:</td></tr>
<tr><th id="2271">2271</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64_term" title='llvm::AMDGPU::S_XOR_B64_term' data-ref="llvm::AMDGPU::S_XOR_B64_term" data-ref-filename="llvm..AMDGPU..S_XOR_B64_term">S_XOR_B64_term</a>:</td></tr>
<tr><th id="2272">2272</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B64_term" title='llvm::AMDGPU::S_OR_B64_term' data-ref="llvm::AMDGPU::S_OR_B64_term" data-ref-filename="llvm..AMDGPU..S_OR_B64_term">S_OR_B64_term</a>:</td></tr>
<tr><th id="2273">2273</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B64_term" title='llvm::AMDGPU::S_ANDN2_B64_term' data-ref="llvm::AMDGPU::S_ANDN2_B64_term" data-ref-filename="llvm..AMDGPU..S_ANDN2_B64_term">S_ANDN2_B64_term</a>:</td></tr>
<tr><th id="2274">2274</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32_term" title='llvm::AMDGPU::S_MOV_B32_term' data-ref="llvm::AMDGPU::S_MOV_B32_term" data-ref-filename="llvm..AMDGPU..S_MOV_B32_term">S_MOV_B32_term</a>:</td></tr>
<tr><th id="2275">2275</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32_term" title='llvm::AMDGPU::S_XOR_B32_term' data-ref="llvm::AMDGPU::S_XOR_B32_term" data-ref-filename="llvm..AMDGPU..S_XOR_B32_term">S_XOR_B32_term</a>:</td></tr>
<tr><th id="2276">2276</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32_term" title='llvm::AMDGPU::S_OR_B32_term' data-ref="llvm::AMDGPU::S_OR_B32_term" data-ref-filename="llvm..AMDGPU..S_OR_B32_term">S_OR_B32_term</a>:</td></tr>
<tr><th id="2277">2277</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B32_term" title='llvm::AMDGPU::S_ANDN2_B32_term' data-ref="llvm::AMDGPU::S_ANDN2_B32_term" data-ref-filename="llvm..AMDGPU..S_ANDN2_B32_term">S_ANDN2_B32_term</a>:</td></tr>
<tr><th id="2278">2278</th><td>      <b>break</b>;</td></tr>
<tr><th id="2279">2279</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_IF" title='llvm::AMDGPU::SI_IF' data-ref="llvm::AMDGPU::SI_IF" data-ref-filename="llvm..AMDGPU..SI_IF">SI_IF</a>:</td></tr>
<tr><th id="2280">2280</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_ELSE" title='llvm::AMDGPU::SI_ELSE' data-ref="llvm::AMDGPU::SI_ELSE" data-ref-filename="llvm..AMDGPU..SI_ELSE">SI_ELSE</a>:</td></tr>
<tr><th id="2281">2281</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_I1_TERMINATOR" title='llvm::AMDGPU::SI_KILL_I1_TERMINATOR' data-ref="llvm::AMDGPU::SI_KILL_I1_TERMINATOR" data-ref-filename="llvm..AMDGPU..SI_KILL_I1_TERMINATOR">SI_KILL_I1_TERMINATOR</a>:</td></tr>
<tr><th id="2282">2282</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR" title='llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR' data-ref="llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR" data-ref-filename="llvm..AMDGPU..SI_KILL_F32_COND_IMM_TERMINATOR">SI_KILL_F32_COND_IMM_TERMINATOR</a>:</td></tr>
<tr><th id="2283">2283</th><td>      <i>// FIXME: It's messy that these need to be considered here at all.</i></td></tr>
<tr><th id="2284">2284</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2285">2285</th><td>    <b>default</b>:</td></tr>
<tr><th id="2286">2286</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected non-branch terminator inst"</q>);</td></tr>
<tr><th id="2287">2287</th><td>    }</td></tr>
<tr><th id="2288">2288</th><td></td></tr>
<tr><th id="2289">2289</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#398I" title='I' data-ref="398I" data-ref-filename="398I">I</a>;</td></tr>
<tr><th id="2290">2290</th><td>  }</td></tr>
<tr><th id="2291">2291</th><td></td></tr>
<tr><th id="2292">2292</th><td>  <b>if</b> (<a class="local col8 ref" href="#398I" title='I' data-ref="398I" data-ref-filename="398I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#399E" title='E' data-ref="399E" data-ref-filename="399E">E</a>)</td></tr>
<tr><th id="2293">2293</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2294">2294</th><td></td></tr>
<tr><th id="2295">2295</th><td>  <b>if</b> (<a class="local col8 ref" href="#398I" title='I' data-ref="398I" data-ref-filename="398I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_MASK_BRANCH" title='llvm::AMDGPU::SI_MASK_BRANCH' data-ref="llvm::AMDGPU::SI_MASK_BRANCH" data-ref-filename="llvm..AMDGPU..SI_MASK_BRANCH">SI_MASK_BRANCH</a>)</td></tr>
<tr><th id="2296">2296</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853" title='llvm::SIInstrInfo::analyzeBranchImpl' data-ref="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853" data-ref-filename="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853">analyzeBranchImpl</a>(<span class='refarg'><a class="local col3 ref" href="#393MBB" title='MBB' data-ref="393MBB" data-ref-filename="393MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#398I" title='I' data-ref="398I" data-ref-filename="398I">I</a>, <span class='refarg'><a class="local col4 ref" href="#394TBB" title='TBB' data-ref="394TBB" data-ref-filename="394TBB">TBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#395FBB" title='FBB' data-ref="395FBB" data-ref-filename="395FBB">FBB</a></span>, <span class='refarg'><a class="local col6 ref" href="#396Cond" title='Cond' data-ref="396Cond" data-ref-filename="396Cond">Cond</a></span>, <a class="local col7 ref" href="#397AllowModify" title='AllowModify' data-ref="397AllowModify" data-ref-filename="397AllowModify">AllowModify</a>);</td></tr>
<tr><th id="2297">2297</th><td></td></tr>
<tr><th id="2298">2298</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#398I" title='I' data-ref="398I" data-ref-filename="398I">I</a>;</td></tr>
<tr><th id="2299">2299</th><td></td></tr>
<tr><th id="2300">2300</th><td>  <i>// TODO: Should be able to treat as fallthrough?</i></td></tr>
<tr><th id="2301">2301</th><td>  <b>if</b> (<a class="local col8 ref" href="#398I" title='I' data-ref="398I" data-ref-filename="398I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col3 ref" href="#393MBB" title='MBB' data-ref="393MBB" data-ref-filename="393MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="2302">2302</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2303">2303</th><td></td></tr>
<tr><th id="2304">2304</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853" title='llvm::SIInstrInfo::analyzeBranchImpl' data-ref="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853" data-ref-filename="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853">analyzeBranchImpl</a>(<span class='refarg'><a class="local col3 ref" href="#393MBB" title='MBB' data-ref="393MBB" data-ref-filename="393MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#398I" title='I' data-ref="398I" data-ref-filename="398I">I</a>, <span class='refarg'><a class="local col4 ref" href="#394TBB" title='TBB' data-ref="394TBB" data-ref-filename="394TBB">TBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#395FBB" title='FBB' data-ref="395FBB" data-ref-filename="395FBB">FBB</a></span>, <span class='refarg'><a class="local col6 ref" href="#396Cond" title='Cond' data-ref="396Cond" data-ref-filename="396Cond">Cond</a></span>, <a class="local col7 ref" href="#397AllowModify" title='AllowModify' data-ref="397AllowModify" data-ref-filename="397AllowModify">AllowModify</a>))</td></tr>
<tr><th id="2305">2305</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2306">2306</th><td></td></tr>
<tr><th id="2307">2307</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="400MaskBrDest" title='MaskBrDest' data-type='llvm::MachineBasicBlock *' data-ref="400MaskBrDest" data-ref-filename="400MaskBrDest">MaskBrDest</dfn> = <a class="local col8 ref" href="#398I" title='I' data-ref="398I" data-ref-filename="398I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="2308">2308</th><td></td></tr>
<tr><th id="2309">2309</th><td>  <i>// Specifically handle the case where the conditional branch is to the same</i></td></tr>
<tr><th id="2310">2310</th><td><i>  // destination as the mask branch. e.g.</i></td></tr>
<tr><th id="2311">2311</th><td><i>  //</i></td></tr>
<tr><th id="2312">2312</th><td><i>  // si_mask_branch BB8</i></td></tr>
<tr><th id="2313">2313</th><td><i>  // s_cbranch_execz BB8</i></td></tr>
<tr><th id="2314">2314</th><td><i>  // s_cbranch BB9</i></td></tr>
<tr><th id="2315">2315</th><td><i>  //</i></td></tr>
<tr><th id="2316">2316</th><td><i>  // This is required to understand divergent loops which may need the branches</i></td></tr>
<tr><th id="2317">2317</th><td><i>  // to be relaxed.</i></td></tr>
<tr><th id="2318">2318</th><td>  <b>if</b> (<a class="local col4 ref" href="#394TBB" title='TBB' data-ref="394TBB" data-ref-filename="394TBB">TBB</a> != <a class="local col0 ref" href="#400MaskBrDest" title='MaskBrDest' data-ref="400MaskBrDest" data-ref-filename="400MaskBrDest">MaskBrDest</a> || <a class="local col6 ref" href="#396Cond" title='Cond' data-ref="396Cond" data-ref-filename="396Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2319">2319</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2320">2320</th><td></td></tr>
<tr><th id="2321">2321</th><td>  <em>auto</em> <dfn class="local col1 decl" id="401Pred" title='Pred' data-type='long' data-ref="401Pred" data-ref-filename="401Pred">Pred</dfn> = <a class="local col6 ref" href="#396Cond" title='Cond' data-ref="396Cond" data-ref-filename="396Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2322">2322</th><td>  <b>return</b> (<a class="local col1 ref" href="#401Pred" title='Pred' data-ref="401Pred" data-ref-filename="401Pred">Pred</a> != <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::EXECZ" title='llvm::SIInstrInfo::EXECZ' data-ref="llvm::SIInstrInfo::EXECZ" data-ref-filename="llvm..SIInstrInfo..EXECZ">EXECZ</a> &amp;&amp; <a class="local col1 ref" href="#401Pred" title='Pred' data-ref="401Pred" data-ref-filename="401Pred">Pred</a> != <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::EXECNZ" title='llvm::SIInstrInfo::EXECNZ' data-ref="llvm::SIInstrInfo::EXECNZ" data-ref-filename="llvm..SIInstrInfo..EXECNZ">EXECNZ</a>);</td></tr>
<tr><th id="2323">2323</th><td>}</td></tr>
<tr><th id="2324">2324</th><td></td></tr>
<tr><th id="2325">2325</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::SIInstrInfo::removeBranch' data-ref="_ZNK4llvm11SIInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm11SIInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="402MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="402MBB" data-ref-filename="402MBB">MBB</dfn>,</td></tr>
<tr><th id="2326">2326</th><td>                                   <em>int</em> *<dfn class="local col3 decl" id="403BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="403BytesRemoved" data-ref-filename="403BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="2327">2327</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="404I" title='I' data-type='MachineBasicBlock::iterator' data-ref="404I" data-ref-filename="404I">I</dfn> = <a class="local col2 ref" href="#402MBB" title='MBB' data-ref="402MBB" data-ref-filename="402MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="2328">2328</th><td></td></tr>
<tr><th id="2329">2329</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="405Count" title='Count' data-type='unsigned int' data-ref="405Count" data-ref-filename="405Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="2330">2330</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="406RemovedSize" title='RemovedSize' data-type='unsigned int' data-ref="406RemovedSize" data-ref-filename="406RemovedSize">RemovedSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="2331">2331</th><td>  <b>while</b> (<a class="local col4 ref" href="#404I" title='I' data-ref="404I" data-ref-filename="404I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#402MBB" title='MBB' data-ref="402MBB" data-ref-filename="402MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="2332">2332</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="407Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="407Next" data-ref-filename="407Next">Next</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#404I" title='I' data-ref="404I" data-ref-filename="404I">I</a>);</td></tr>
<tr><th id="2333">2333</th><td>    <b>if</b> (<a class="local col4 ref" href="#404I" title='I' data-ref="404I" data-ref-filename="404I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_MASK_BRANCH" title='llvm::AMDGPU::SI_MASK_BRANCH' data-ref="llvm::AMDGPU::SI_MASK_BRANCH" data-ref-filename="llvm..AMDGPU..SI_MASK_BRANCH">SI_MASK_BRANCH</a>) {</td></tr>
<tr><th id="2334">2334</th><td>      <a class="local col4 ref" href="#404I" title='I' data-ref="404I" data-ref-filename="404I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#407Next" title='Next' data-ref="407Next" data-ref-filename="407Next">Next</a>;</td></tr>
<tr><th id="2335">2335</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2336">2336</th><td>    }</td></tr>
<tr><th id="2337">2337</th><td></td></tr>
<tr><th id="2338">2338</th><td>    <a class="local col6 ref" href="#406RemovedSize" title='RemovedSize' data-ref="406RemovedSize" data-ref-filename="406RemovedSize">RemovedSize</a> += <a class="virtual member fn" href="#_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#404I" title='I' data-ref="404I" data-ref-filename="404I">I</a>);</td></tr>
<tr><th id="2339">2339</th><td>    <a class="local col4 ref" href="#404I" title='I' data-ref="404I" data-ref-filename="404I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2340">2340</th><td>    ++<a class="local col5 ref" href="#405Count" title='Count' data-ref="405Count" data-ref-filename="405Count">Count</a>;</td></tr>
<tr><th id="2341">2341</th><td>    <a class="local col4 ref" href="#404I" title='I' data-ref="404I" data-ref-filename="404I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#407Next" title='Next' data-ref="407Next" data-ref-filename="407Next">Next</a>;</td></tr>
<tr><th id="2342">2342</th><td>  }</td></tr>
<tr><th id="2343">2343</th><td></td></tr>
<tr><th id="2344">2344</th><td>  <b>if</b> (<a class="local col3 ref" href="#403BytesRemoved" title='BytesRemoved' data-ref="403BytesRemoved" data-ref-filename="403BytesRemoved">BytesRemoved</a>)</td></tr>
<tr><th id="2345">2345</th><td>    *<a class="local col3 ref" href="#403BytesRemoved" title='BytesRemoved' data-ref="403BytesRemoved" data-ref-filename="403BytesRemoved">BytesRemoved</a> = <a class="local col6 ref" href="#406RemovedSize" title='RemovedSize' data-ref="406RemovedSize" data-ref-filename="406RemovedSize">RemovedSize</a>;</td></tr>
<tr><th id="2346">2346</th><td></td></tr>
<tr><th id="2347">2347</th><td>  <b>return</b> <a class="local col5 ref" href="#405Count" title='Count' data-ref="405Count" data-ref-filename="405Count">Count</a>;</td></tr>
<tr><th id="2348">2348</th><td>}</td></tr>
<tr><th id="2349">2349</th><td></td></tr>
<tr><th id="2350">2350</th><td><i  data-doc="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_">// Copy the flags onto the implicit condition register operand.</i></td></tr>
<tr><th id="2351">2351</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" title='preserveCondRegFlags' data-type='void preserveCondRegFlags(llvm::MachineOperand &amp; CondReg, const llvm::MachineOperand &amp; OrigCond)' data-ref="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" data-ref-filename="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_">preserveCondRegFlags</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="408CondReg" title='CondReg' data-type='llvm::MachineOperand &amp;' data-ref="408CondReg" data-ref-filename="408CondReg">CondReg</dfn>,</td></tr>
<tr><th id="2352">2352</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="409OrigCond" title='OrigCond' data-type='const llvm::MachineOperand &amp;' data-ref="409OrigCond" data-ref-filename="409OrigCond">OrigCond</dfn>) {</td></tr>
<tr><th id="2353">2353</th><td>  <a class="local col8 ref" href="#408CondReg" title='CondReg' data-ref="408CondReg" data-ref-filename="408CondReg">CondReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb" data-ref-filename="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col9 ref" href="#409OrigCond" title='OrigCond' data-ref="409OrigCond" data-ref-filename="409OrigCond">OrigCond</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="2354">2354</th><td>  <a class="local col8 ref" href="#408CondReg" title='CondReg' data-ref="408CondReg" data-ref-filename="408CondReg">CondReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col9 ref" href="#409OrigCond" title='OrigCond' data-ref="409OrigCond" data-ref-filename="409OrigCond">OrigCond</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="2355">2355</th><td>}</td></tr>
<tr><th id="2356">2356</th><td></td></tr>
<tr><th id="2357">2357</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::SIInstrInfo::insertBranch' data-ref="_ZNK4llvm11SIInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm11SIInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="410MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="410MBB" data-ref-filename="410MBB">MBB</dfn>,</td></tr>
<tr><th id="2358">2358</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="411TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="411TBB" data-ref-filename="411TBB">TBB</dfn>,</td></tr>
<tr><th id="2359">2359</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="412FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="412FBB" data-ref-filename="412FBB">FBB</dfn>,</td></tr>
<tr><th id="2360">2360</th><td>                                   <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col3 decl" id="413Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="413Cond" data-ref-filename="413Cond">Cond</dfn>,</td></tr>
<tr><th id="2361">2361</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="414DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="414DL" data-ref-filename="414DL">DL</dfn>,</td></tr>
<tr><th id="2362">2362</th><td>                                   <em>int</em> *<dfn class="local col5 decl" id="415BytesAdded" title='BytesAdded' data-type='int *' data-ref="415BytesAdded" data-ref-filename="415BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="2363">2363</th><td>  <b>if</b> (!<a class="local col2 ref" href="#412FBB" title='FBB' data-ref="412FBB" data-ref-filename="412FBB">FBB</a> &amp;&amp; <a class="local col3 ref" href="#413Cond" title='Cond' data-ref="413Cond" data-ref-filename="413Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="2364">2364</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#410MBB" title='MBB' data-ref="410MBB" data-ref-filename="410MBB">MBB</a>, <a class="local col4 ref" href="#414DL" title='DL' data-ref="414DL" data-ref-filename="414DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BRANCH" title='llvm::AMDGPU::S_BRANCH' data-ref="llvm::AMDGPU::S_BRANCH" data-ref-filename="llvm..AMDGPU..S_BRANCH">S_BRANCH</a>))</td></tr>
<tr><th id="2365">2365</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#411TBB" title='TBB' data-ref="411TBB" data-ref-filename="411TBB">TBB</a>);</td></tr>
<tr><th id="2366">2366</th><td>    <b>if</b> (<a class="local col5 ref" href="#415BytesAdded" title='BytesAdded' data-ref="415BytesAdded" data-ref-filename="415BytesAdded">BytesAdded</a>)</td></tr>
<tr><th id="2367">2367</th><td>      *<a class="local col5 ref" href="#415BytesAdded" title='BytesAdded' data-ref="415BytesAdded" data-ref-filename="415BytesAdded">BytesAdded</a> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasOffset3fBugEv" title='llvm::GCNSubtarget::hasOffset3fBug' data-ref="_ZNK4llvm12GCNSubtarget14hasOffset3fBugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasOffset3fBugEv">hasOffset3fBug</a>() ? <var>8</var> : <var>4</var>;</td></tr>
<tr><th id="2368">2368</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="2369">2369</th><td>  }</td></tr>
<tr><th id="2370">2370</th><td></td></tr>
<tr><th id="2371">2371</th><td>  <b>if</b>(<a class="local col3 ref" href="#413Cond" title='Cond' data-ref="413Cond" data-ref-filename="413Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <a class="local col3 ref" href="#413Cond" title='Cond' data-ref="413Cond" data-ref-filename="413Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="2372">2372</th><td>     <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#410MBB" title='MBB' data-ref="410MBB" data-ref-filename="410MBB">MBB</a>, <a class="local col4 ref" href="#414DL" title='DL' data-ref="414DL" data-ref-filename="414DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO" title='llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO' data-ref="llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO" data-ref-filename="llvm..AMDGPU..SI_NON_UNIFORM_BRCOND_PSEUDO">SI_NON_UNIFORM_BRCOND_PSEUDO</a>))</td></tr>
<tr><th id="2373">2373</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#413Cond" title='Cond' data-ref="413Cond" data-ref-filename="413Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>)</td></tr>
<tr><th id="2374">2374</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#411TBB" title='TBB' data-ref="411TBB" data-ref-filename="411TBB">TBB</a>);</td></tr>
<tr><th id="2375">2375</th><td>     <b>return</b> <var>1</var>;</td></tr>
<tr><th id="2376">2376</th><td>  }</td></tr>
<tr><th id="2377">2377</th><td></td></tr>
<tr><th id="2378">2378</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TBB &amp;&amp; Cond[<var>0</var>].isImm());</td></tr>
<tr><th id="2379">2379</th><td></td></tr>
<tr><th id="2380">2380</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="416Opcode" title='Opcode' data-type='unsigned int' data-ref="416Opcode" data-ref-filename="416Opcode">Opcode</dfn></td></tr>
<tr><th id="2381">2381</th><td>    = <a class="member fn" href="#_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE" title='llvm::SIInstrInfo::getBranchOpcode' data-ref="_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE" data-ref-filename="_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE">getBranchOpcode</a>(<b>static_cast</b>&lt;<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate" data-ref-filename="llvm..SIInstrInfo..BranchPredicate">BranchPredicate</a>&gt;(<a class="local col3 ref" href="#413Cond" title='Cond' data-ref="413Cond" data-ref-filename="413Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="2382">2382</th><td></td></tr>
<tr><th id="2383">2383</th><td>  <b>if</b> (!<a class="local col2 ref" href="#412FBB" title='FBB' data-ref="412FBB" data-ref-filename="412FBB">FBB</a>) {</td></tr>
<tr><th id="2384">2384</th><td>    <a class="local col3 ref" href="#413Cond" title='Cond' data-ref="413Cond" data-ref-filename="413Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="2385">2385</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="417CondBr" title='CondBr' data-type='llvm::MachineInstr *' data-ref="417CondBr" data-ref-filename="417CondBr">CondBr</dfn> =</td></tr>
<tr><th id="2386">2386</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#410MBB" title='MBB' data-ref="410MBB" data-ref-filename="410MBB">MBB</a>, <a class="local col4 ref" href="#414DL" title='DL' data-ref="414DL" data-ref-filename="414DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#416Opcode" title='Opcode' data-ref="416Opcode" data-ref-filename="416Opcode">Opcode</a>))</td></tr>
<tr><th id="2387">2387</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#411TBB" title='TBB' data-ref="411TBB" data-ref-filename="411TBB">TBB</a>);</td></tr>
<tr><th id="2388">2388</th><td></td></tr>
<tr><th id="2389">2389</th><td>    <i>// Copy the flags onto the implicit condition register operand.</i></td></tr>
<tr><th id="2390">2390</th><td>    <a class="tu ref fn" href="#_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" title='preserveCondRegFlags' data-use='c' data-ref="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" data-ref-filename="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_">preserveCondRegFlags</a>(<span class='refarg'><a class="local col7 ref" href="#417CondBr" title='CondBr' data-ref="417CondBr" data-ref-filename="417CondBr">CondBr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</span>, <a class="local col3 ref" href="#413Cond" title='Cond' data-ref="413Cond" data-ref-filename="413Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="2391">2391</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::fixImplicitOperands' data-ref="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE">fixImplicitOperands</a>(<span class='refarg'>*<a class="local col7 ref" href="#417CondBr" title='CondBr' data-ref="417CondBr" data-ref-filename="417CondBr">CondBr</a></span>);</td></tr>
<tr><th id="2392">2392</th><td></td></tr>
<tr><th id="2393">2393</th><td>    <b>if</b> (<a class="local col5 ref" href="#415BytesAdded" title='BytesAdded' data-ref="415BytesAdded" data-ref-filename="415BytesAdded">BytesAdded</a>)</td></tr>
<tr><th id="2394">2394</th><td>      *<a class="local col5 ref" href="#415BytesAdded" title='BytesAdded' data-ref="415BytesAdded" data-ref-filename="415BytesAdded">BytesAdded</a> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasOffset3fBugEv" title='llvm::GCNSubtarget::hasOffset3fBug' data-ref="_ZNK4llvm12GCNSubtarget14hasOffset3fBugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasOffset3fBugEv">hasOffset3fBug</a>() ? <var>8</var> : <var>4</var>;</td></tr>
<tr><th id="2395">2395</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="2396">2396</th><td>  }</td></tr>
<tr><th id="2397">2397</th><td></td></tr>
<tr><th id="2398">2398</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TBB &amp;&amp; FBB);</td></tr>
<tr><th id="2399">2399</th><td></td></tr>
<tr><th id="2400">2400</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="418CondBr" title='CondBr' data-type='llvm::MachineInstr *' data-ref="418CondBr" data-ref-filename="418CondBr">CondBr</dfn> =</td></tr>
<tr><th id="2401">2401</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#410MBB" title='MBB' data-ref="410MBB" data-ref-filename="410MBB">MBB</a>, <a class="local col4 ref" href="#414DL" title='DL' data-ref="414DL" data-ref-filename="414DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#416Opcode" title='Opcode' data-ref="416Opcode" data-ref-filename="416Opcode">Opcode</a>))</td></tr>
<tr><th id="2402">2402</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#411TBB" title='TBB' data-ref="411TBB" data-ref-filename="411TBB">TBB</a>);</td></tr>
<tr><th id="2403">2403</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#410MBB" title='MBB' data-ref="410MBB" data-ref-filename="410MBB">MBB</a>, <a class="local col4 ref" href="#414DL" title='DL' data-ref="414DL" data-ref-filename="414DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BRANCH" title='llvm::AMDGPU::S_BRANCH' data-ref="llvm::AMDGPU::S_BRANCH" data-ref-filename="llvm..AMDGPU..S_BRANCH">S_BRANCH</a>))</td></tr>
<tr><th id="2404">2404</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col2 ref" href="#412FBB" title='FBB' data-ref="412FBB" data-ref-filename="412FBB">FBB</a>);</td></tr>
<tr><th id="2405">2405</th><td></td></tr>
<tr><th id="2406">2406</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="419CondReg" title='CondReg' data-type='llvm::MachineOperand &amp;' data-ref="419CondReg" data-ref-filename="419CondReg">CondReg</dfn> = <a class="local col8 ref" href="#418CondBr" title='CondBr' data-ref="418CondBr" data-ref-filename="418CondBr">CondBr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2407">2407</th><td>  <a class="local col9 ref" href="#419CondReg" title='CondReg' data-ref="419CondReg" data-ref-filename="419CondReg">CondReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb" data-ref-filename="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col3 ref" href="#413Cond" title='Cond' data-ref="413Cond" data-ref-filename="413Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="2408">2408</th><td>  <a class="local col9 ref" href="#419CondReg" title='CondReg' data-ref="419CondReg" data-ref-filename="419CondReg">CondReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col3 ref" href="#413Cond" title='Cond' data-ref="413Cond" data-ref-filename="413Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="2409">2409</th><td></td></tr>
<tr><th id="2410">2410</th><td>  <b>if</b> (<a class="local col5 ref" href="#415BytesAdded" title='BytesAdded' data-ref="415BytesAdded" data-ref-filename="415BytesAdded">BytesAdded</a>)</td></tr>
<tr><th id="2411">2411</th><td>    *<a class="local col5 ref" href="#415BytesAdded" title='BytesAdded' data-ref="415BytesAdded" data-ref-filename="415BytesAdded">BytesAdded</a> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasOffset3fBugEv" title='llvm::GCNSubtarget::hasOffset3fBug' data-ref="_ZNK4llvm12GCNSubtarget14hasOffset3fBugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasOffset3fBugEv">hasOffset3fBug</a>() ? <var>16</var> : <var>8</var>;</td></tr>
<tr><th id="2412">2412</th><td></td></tr>
<tr><th id="2413">2413</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="2414">2414</th><td>}</td></tr>
<tr><th id="2415">2415</th><td></td></tr>
<tr><th id="2416">2416</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::SIInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm11SIInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm11SIInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="2417">2417</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col0 decl" id="420Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="420Cond" data-ref-filename="420Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="2418">2418</th><td>  <b>if</b> (<a class="local col0 ref" href="#420Cond" title='Cond' data-ref="420Cond" data-ref-filename="420Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>2</var>) {</td></tr>
<tr><th id="2419">2419</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2420">2420</th><td>  }</td></tr>
<tr><th id="2421">2421</th><td></td></tr>
<tr><th id="2422">2422</th><td>  <b>if</b> (<a class="local col0 ref" href="#420Cond" title='Cond' data-ref="420Cond" data-ref-filename="420Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="2423">2423</th><td>    <a class="local col0 ref" href="#420Cond" title='Cond' data-ref="420Cond" data-ref-filename="420Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(-<a class="local col0 ref" href="#420Cond" title='Cond' data-ref="420Cond" data-ref-filename="420Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2424">2424</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2425">2425</th><td>  }</td></tr>
<tr><th id="2426">2426</th><td></td></tr>
<tr><th id="2427">2427</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2428">2428</th><td>}</td></tr>
<tr><th id="2429">2429</th><td></td></tr>
<tr><th id="2430">2430</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" title='llvm::SIInstrInfo::canInsertSelect' data-ref="_ZNK4llvm11SIInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" data-ref-filename="_ZNK4llvm11SIInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="421MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="421MBB" data-ref-filename="421MBB">MBB</dfn>,</td></tr>
<tr><th id="2431">2431</th><td>                                  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="422Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="422Cond" data-ref-filename="422Cond">Cond</dfn>,</td></tr>
<tr><th id="2432">2432</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="423DstReg" title='DstReg' data-type='llvm::Register' data-ref="423DstReg" data-ref-filename="423DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="424TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="424TrueReg" data-ref-filename="424TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="2433">2433</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="425FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="425FalseReg" data-ref-filename="425FalseReg">FalseReg</dfn>, <em>int</em> &amp;<dfn class="local col6 decl" id="426CondCycles" title='CondCycles' data-type='int &amp;' data-ref="426CondCycles" data-ref-filename="426CondCycles">CondCycles</dfn>,</td></tr>
<tr><th id="2434">2434</th><td>                                  <em>int</em> &amp;<dfn class="local col7 decl" id="427TrueCycles" title='TrueCycles' data-type='int &amp;' data-ref="427TrueCycles" data-ref-filename="427TrueCycles">TrueCycles</dfn>, <em>int</em> &amp;<dfn class="local col8 decl" id="428FalseCycles" title='FalseCycles' data-type='int &amp;' data-ref="428FalseCycles" data-ref-filename="428FalseCycles">FalseCycles</dfn>) <em>const</em> {</td></tr>
<tr><th id="2435">2435</th><td>  <b>switch</b> (<a class="local col2 ref" href="#422Cond" title='Cond' data-ref="422Cond" data-ref-filename="422Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="2436">2436</th><td>  <b>case</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::VCCNZ" title='llvm::SIInstrInfo::VCCNZ' data-ref="llvm::SIInstrInfo::VCCNZ" data-ref-filename="llvm..SIInstrInfo..VCCNZ">VCCNZ</a>:</td></tr>
<tr><th id="2437">2437</th><td>  <b>case</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::VCCZ" title='llvm::SIInstrInfo::VCCZ' data-ref="llvm::SIInstrInfo::VCCZ" data-ref-filename="llvm..SIInstrInfo..VCCZ">VCCZ</a>: {</td></tr>
<tr><th id="2438">2438</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="429MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="429MRI" data-ref-filename="429MRI">MRI</dfn> = <a class="local col1 ref" href="#421MBB" title='MBB' data-ref="421MBB" data-ref-filename="421MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2439">2439</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="430RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="430RC" data-ref-filename="430RC">RC</dfn> = <a class="local col9 ref" href="#429MRI" title='MRI' data-ref="429MRI" data-ref-filename="429MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#424TrueReg" title='TrueReg' data-ref="424TrueReg" data-ref-filename="424TrueReg">TrueReg</a>);</td></tr>
<tr><th id="2440">2440</th><td>    <b>if</b> (<a class="local col9 ref" href="#429MRI" title='MRI' data-ref="429MRI" data-ref-filename="429MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#425FalseReg" title='FalseReg' data-ref="425FalseReg" data-ref-filename="425FalseReg">FalseReg</a>) != <a class="local col0 ref" href="#430RC" title='RC' data-ref="430RC" data-ref-filename="430RC">RC</a>)</td></tr>
<tr><th id="2441">2441</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2442">2442</th><td></td></tr>
<tr><th id="2443">2443</th><td>    <em>int</em> <dfn class="local col1 decl" id="431NumInsts" title='NumInsts' data-type='int' data-ref="431NumInsts" data-ref-filename="431NumInsts">NumInsts</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj" data-ref-filename="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col0 ref" href="#430RC" title='RC' data-ref="430RC" data-ref-filename="430RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) / <var>32</var>;</td></tr>
<tr><th id="2444">2444</th><td>    <a class="local col6 ref" href="#426CondCycles" title='CondCycles' data-ref="426CondCycles" data-ref-filename="426CondCycles">CondCycles</a> = <a class="local col7 ref" href="#427TrueCycles" title='TrueCycles' data-ref="427TrueCycles" data-ref-filename="427TrueCycles">TrueCycles</a> = <a class="local col8 ref" href="#428FalseCycles" title='FalseCycles' data-ref="428FalseCycles" data-ref-filename="428FalseCycles">FalseCycles</a> = <a class="local col1 ref" href="#431NumInsts" title='NumInsts' data-ref="431NumInsts" data-ref-filename="431NumInsts">NumInsts</a>; <i>// ???</i></td></tr>
<tr><th id="2445">2445</th><td></td></tr>
<tr><th id="2446">2446</th><td>    <i>// Limit to equal cost for branch vs. N v_cndmask_b32s.</i></td></tr>
<tr><th id="2447">2447</th><td>    <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col0 ref" href="#430RC" title='RC' data-ref="430RC" data-ref-filename="430RC">RC</a>) &amp;&amp; <a class="local col1 ref" href="#431NumInsts" title='NumInsts' data-ref="431NumInsts" data-ref-filename="431NumInsts">NumInsts</a> &lt;= <var>6</var>;</td></tr>
<tr><th id="2448">2448</th><td>  }</td></tr>
<tr><th id="2449">2449</th><td>  <b>case</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SCC_TRUE" title='llvm::SIInstrInfo::SCC_TRUE' data-ref="llvm::SIInstrInfo::SCC_TRUE" data-ref-filename="llvm..SIInstrInfo..SCC_TRUE">SCC_TRUE</a>:</td></tr>
<tr><th id="2450">2450</th><td>  <b>case</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SCC_FALSE" title='llvm::SIInstrInfo::SCC_FALSE' data-ref="llvm::SIInstrInfo::SCC_FALSE" data-ref-filename="llvm..SIInstrInfo..SCC_FALSE">SCC_FALSE</a>: {</td></tr>
<tr><th id="2451">2451</th><td>    <i>// FIXME: We could insert for VGPRs if we could replace the original compare</i></td></tr>
<tr><th id="2452">2452</th><td><i>    // with a vector one.</i></td></tr>
<tr><th id="2453">2453</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="432MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="432MRI" data-ref-filename="432MRI">MRI</dfn> = <a class="local col1 ref" href="#421MBB" title='MBB' data-ref="421MBB" data-ref-filename="421MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2454">2454</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="433RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="433RC" data-ref-filename="433RC">RC</dfn> = <a class="local col2 ref" href="#432MRI" title='MRI' data-ref="432MRI" data-ref-filename="432MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#424TrueReg" title='TrueReg' data-ref="424TrueReg" data-ref-filename="424TrueReg">TrueReg</a>);</td></tr>
<tr><th id="2455">2455</th><td>    <b>if</b> (<a class="local col2 ref" href="#432MRI" title='MRI' data-ref="432MRI" data-ref-filename="432MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#425FalseReg" title='FalseReg' data-ref="425FalseReg" data-ref-filename="425FalseReg">FalseReg</a>) != <a class="local col3 ref" href="#433RC" title='RC' data-ref="433RC" data-ref-filename="433RC">RC</a>)</td></tr>
<tr><th id="2456">2456</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2457">2457</th><td></td></tr>
<tr><th id="2458">2458</th><td>    <em>int</em> <dfn class="local col4 decl" id="434NumInsts" title='NumInsts' data-type='int' data-ref="434NumInsts" data-ref-filename="434NumInsts">NumInsts</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj" data-ref-filename="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col3 ref" href="#433RC" title='RC' data-ref="433RC" data-ref-filename="433RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) / <var>32</var>;</td></tr>
<tr><th id="2459">2459</th><td></td></tr>
<tr><th id="2460">2460</th><td>    <i>// Multiples of 8 can do s_cselect_b64</i></td></tr>
<tr><th id="2461">2461</th><td>    <b>if</b> (<a class="local col4 ref" href="#434NumInsts" title='NumInsts' data-ref="434NumInsts" data-ref-filename="434NumInsts">NumInsts</a> % <var>2</var> == <var>0</var>)</td></tr>
<tr><th id="2462">2462</th><td>      <a class="local col4 ref" href="#434NumInsts" title='NumInsts' data-ref="434NumInsts" data-ref-filename="434NumInsts">NumInsts</a> /= <var>2</var>;</td></tr>
<tr><th id="2463">2463</th><td></td></tr>
<tr><th id="2464">2464</th><td>    <a class="local col6 ref" href="#426CondCycles" title='CondCycles' data-ref="426CondCycles" data-ref-filename="426CondCycles">CondCycles</a> = <a class="local col7 ref" href="#427TrueCycles" title='TrueCycles' data-ref="427TrueCycles" data-ref-filename="427TrueCycles">TrueCycles</a> = <a class="local col8 ref" href="#428FalseCycles" title='FalseCycles' data-ref="428FalseCycles" data-ref-filename="428FalseCycles">FalseCycles</a> = <a class="local col4 ref" href="#434NumInsts" title='NumInsts' data-ref="434NumInsts" data-ref-filename="434NumInsts">NumInsts</a>; <i>// ???</i></td></tr>
<tr><th id="2465">2465</th><td>    <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col3 ref" href="#433RC" title='RC' data-ref="433RC" data-ref-filename="433RC">RC</a>);</td></tr>
<tr><th id="2466">2466</th><td>  }</td></tr>
<tr><th id="2467">2467</th><td>  <b>default</b>:</td></tr>
<tr><th id="2468">2468</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2469">2469</th><td>  }</td></tr>
<tr><th id="2470">2470</th><td>}</td></tr>
<tr><th id="2471">2471</th><td></td></tr>
<tr><th id="2472">2472</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_8A9340702" title='llvm::SIInstrInfo::insertSelect' data-ref="_ZNK4llvm11SIInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_8A9340702" data-ref-filename="_ZNK4llvm11SIInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_8A9340702">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="435MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="435MBB" data-ref-filename="435MBB">MBB</dfn>,</td></tr>
<tr><th id="2473">2473</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="436I" title='I' data-type='MachineBasicBlock::iterator' data-ref="436I" data-ref-filename="436I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="437DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="437DL" data-ref-filename="437DL">DL</dfn>,</td></tr>
<tr><th id="2474">2474</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="438DstReg" title='DstReg' data-type='llvm::Register' data-ref="438DstReg" data-ref-filename="438DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col9 decl" id="439Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="439Cond" data-ref-filename="439Cond">Cond</dfn>,</td></tr>
<tr><th id="2475">2475</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="440TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="440TrueReg" data-ref-filename="440TrueReg">TrueReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="441FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="441FalseReg" data-ref-filename="441FalseReg">FalseReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="2476">2476</th><td>  <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate" data-ref-filename="llvm..SIInstrInfo..BranchPredicate">BranchPredicate</a> <dfn class="local col2 decl" id="442Pred" title='Pred' data-type='llvm::SIInstrInfo::BranchPredicate' data-ref="442Pred" data-ref-filename="442Pred">Pred</dfn> = <b>static_cast</b>&lt;<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate" data-ref-filename="llvm..SIInstrInfo..BranchPredicate">BranchPredicate</a>&gt;(<a class="local col9 ref" href="#439Cond" title='Cond' data-ref="439Cond" data-ref-filename="439Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2477">2477</th><td>  <b>if</b> (<a class="local col2 ref" href="#442Pred" title='Pred' data-ref="442Pred" data-ref-filename="442Pred">Pred</a> == <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::VCCZ" title='llvm::SIInstrInfo::VCCZ' data-ref="llvm::SIInstrInfo::VCCZ" data-ref-filename="llvm..SIInstrInfo..VCCZ">VCCZ</a> || <a class="local col2 ref" href="#442Pred" title='Pred' data-ref="442Pred" data-ref-filename="442Pred">Pred</a> == <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SCC_FALSE" title='llvm::SIInstrInfo::SCC_FALSE' data-ref="llvm::SIInstrInfo::SCC_FALSE" data-ref-filename="llvm..SIInstrInfo..SCC_FALSE">SCC_FALSE</a>) {</td></tr>
<tr><th id="2478">2478</th><td>    <a class="local col2 ref" href="#442Pred" title='Pred' data-ref="442Pred" data-ref-filename="442Pred">Pred</a> = <b>static_cast</b>&lt;<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate" data-ref-filename="llvm..SIInstrInfo..BranchPredicate">BranchPredicate</a>&gt;(-<a class="local col2 ref" href="#442Pred" title='Pred' data-ref="442Pred" data-ref-filename="442Pred">Pred</a>);</td></tr>
<tr><th id="2479">2479</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col0 ref" href="#440TrueReg" title='TrueReg' data-ref="440TrueReg" data-ref-filename="440TrueReg">TrueReg</a></span>, <span class='refarg'><a class="local col1 ref" href="#441FalseReg" title='FalseReg' data-ref="441FalseReg" data-ref-filename="441FalseReg">FalseReg</a></span>);</td></tr>
<tr><th id="2480">2480</th><td>  }</td></tr>
<tr><th id="2481">2481</th><td></td></tr>
<tr><th id="2482">2482</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="443MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="443MRI" data-ref-filename="443MRI">MRI</dfn> = <a class="local col5 ref" href="#435MBB" title='MBB' data-ref="435MBB" data-ref-filename="435MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2483">2483</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="444DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="444DstRC" data-ref-filename="444DstRC">DstRC</dfn> = <a class="local col3 ref" href="#443MRI" title='MRI' data-ref="443MRI" data-ref-filename="443MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#438DstReg" title='DstReg' data-ref="438DstReg" data-ref-filename="438DstReg">DstReg</a>);</td></tr>
<tr><th id="2484">2484</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="445DstSize" title='DstSize' data-type='unsigned int' data-ref="445DstSize" data-ref-filename="445DstSize">DstSize</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col4 ref" href="#444DstRC" title='DstRC' data-ref="444DstRC" data-ref-filename="444DstRC">DstRC</a>);</td></tr>
<tr><th id="2485">2485</th><td></td></tr>
<tr><th id="2486">2486</th><td>  <b>if</b> (<a class="local col5 ref" href="#445DstSize" title='DstSize' data-ref="445DstSize" data-ref-filename="445DstSize">DstSize</a> == <var>32</var>) {</td></tr>
<tr><th id="2487">2487</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="446Select" title='Select' data-type='llvm::MachineInstr *' data-ref="446Select" data-ref-filename="446Select">Select</dfn>;</td></tr>
<tr><th id="2488">2488</th><td>    <b>if</b> (<a class="local col2 ref" href="#442Pred" title='Pred' data-ref="442Pred" data-ref-filename="442Pred">Pred</a> == <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SCC_TRUE" title='llvm::SIInstrInfo::SCC_TRUE' data-ref="llvm::SIInstrInfo::SCC_TRUE" data-ref-filename="llvm..SIInstrInfo..SCC_TRUE">SCC_TRUE</a>) {</td></tr>
<tr><th id="2489">2489</th><td>      <a class="local col6 ref" href="#446Select" title='Select' data-ref="446Select" data-ref-filename="446Select">Select</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#435MBB" title='MBB' data-ref="435MBB" data-ref-filename="435MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#436I" title='I' data-ref="436I" data-ref-filename="436I">I</a>, <a class="local col7 ref" href="#437DL" title='DL' data-ref="437DL" data-ref-filename="437DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B32" title='llvm::AMDGPU::S_CSELECT_B32' data-ref="llvm::AMDGPU::S_CSELECT_B32" data-ref-filename="llvm..AMDGPU..S_CSELECT_B32">S_CSELECT_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#438DstReg" title='DstReg' data-ref="438DstReg" data-ref-filename="438DstReg">DstReg</a>)</td></tr>
<tr><th id="2490">2490</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#440TrueReg" title='TrueReg' data-ref="440TrueReg" data-ref-filename="440TrueReg">TrueReg</a>)</td></tr>
<tr><th id="2491">2491</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#441FalseReg" title='FalseReg' data-ref="441FalseReg" data-ref-filename="441FalseReg">FalseReg</a>);</td></tr>
<tr><th id="2492">2492</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2493">2493</th><td>      <i>// Instruction's operands are backwards from what is expected.</i></td></tr>
<tr><th id="2494">2494</th><td>      <a class="local col6 ref" href="#446Select" title='Select' data-ref="446Select" data-ref-filename="446Select">Select</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#435MBB" title='MBB' data-ref="435MBB" data-ref-filename="435MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#436I" title='I' data-ref="436I" data-ref-filename="436I">I</a>, <a class="local col7 ref" href="#437DL" title='DL' data-ref="437DL" data-ref-filename="437DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e32" title='llvm::AMDGPU::V_CNDMASK_B32_e32' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e32" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e32">V_CNDMASK_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#438DstReg" title='DstReg' data-ref="438DstReg" data-ref-filename="438DstReg">DstReg</a>)</td></tr>
<tr><th id="2495">2495</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#441FalseReg" title='FalseReg' data-ref="441FalseReg" data-ref-filename="441FalseReg">FalseReg</a>)</td></tr>
<tr><th id="2496">2496</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#440TrueReg" title='TrueReg' data-ref="440TrueReg" data-ref-filename="440TrueReg">TrueReg</a>);</td></tr>
<tr><th id="2497">2497</th><td>    }</td></tr>
<tr><th id="2498">2498</th><td></td></tr>
<tr><th id="2499">2499</th><td>    <a class="tu ref fn" href="#_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" title='preserveCondRegFlags' data-use='c' data-ref="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" data-ref-filename="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_">preserveCondRegFlags</a>(<span class='refarg'><a class="local col6 ref" href="#446Select" title='Select' data-ref="446Select" data-ref-filename="446Select">Select</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)</span>, <a class="local col9 ref" href="#439Cond" title='Cond' data-ref="439Cond" data-ref-filename="439Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="2500">2500</th><td>    <b>return</b>;</td></tr>
<tr><th id="2501">2501</th><td>  }</td></tr>
<tr><th id="2502">2502</th><td></td></tr>
<tr><th id="2503">2503</th><td>  <b>if</b> (<a class="local col5 ref" href="#445DstSize" title='DstSize' data-ref="445DstSize" data-ref-filename="445DstSize">DstSize</a> == <var>64</var> &amp;&amp; <a class="local col2 ref" href="#442Pred" title='Pred' data-ref="442Pred" data-ref-filename="442Pred">Pred</a> == <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SCC_TRUE" title='llvm::SIInstrInfo::SCC_TRUE' data-ref="llvm::SIInstrInfo::SCC_TRUE" data-ref-filename="llvm..SIInstrInfo..SCC_TRUE">SCC_TRUE</a>) {</td></tr>
<tr><th id="2504">2504</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="447Select" title='Select' data-type='llvm::MachineInstr *' data-ref="447Select" data-ref-filename="447Select">Select</dfn> =</td></tr>
<tr><th id="2505">2505</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#435MBB" title='MBB' data-ref="435MBB" data-ref-filename="435MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#436I" title='I' data-ref="436I" data-ref-filename="436I">I</a>, <a class="local col7 ref" href="#437DL" title='DL' data-ref="437DL" data-ref-filename="437DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B64" title='llvm::AMDGPU::S_CSELECT_B64' data-ref="llvm::AMDGPU::S_CSELECT_B64" data-ref-filename="llvm..AMDGPU..S_CSELECT_B64">S_CSELECT_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#438DstReg" title='DstReg' data-ref="438DstReg" data-ref-filename="438DstReg">DstReg</a>)</td></tr>
<tr><th id="2506">2506</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#440TrueReg" title='TrueReg' data-ref="440TrueReg" data-ref-filename="440TrueReg">TrueReg</a>)</td></tr>
<tr><th id="2507">2507</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#441FalseReg" title='FalseReg' data-ref="441FalseReg" data-ref-filename="441FalseReg">FalseReg</a>);</td></tr>
<tr><th id="2508">2508</th><td></td></tr>
<tr><th id="2509">2509</th><td>    <a class="tu ref fn" href="#_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" title='preserveCondRegFlags' data-use='c' data-ref="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" data-ref-filename="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_">preserveCondRegFlags</a>(<span class='refarg'><a class="local col7 ref" href="#447Select" title='Select' data-ref="447Select" data-ref-filename="447Select">Select</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)</span>, <a class="local col9 ref" href="#439Cond" title='Cond' data-ref="439Cond" data-ref-filename="439Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="2510">2510</th><td>    <b>return</b>;</td></tr>
<tr><th id="2511">2511</th><td>  }</td></tr>
<tr><th id="2512">2512</th><td></td></tr>
<tr><th id="2513">2513</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col8 decl" id="448Sub0_15" title='Sub0_15' data-type='const int16_t [16]' data-ref="448Sub0_15" data-ref-filename="448Sub0_15">Sub0_15</dfn>[] = {</td></tr>
<tr><th id="2514">2514</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub2" title='llvm::AMDGPU::sub2' data-ref="llvm::AMDGPU::sub2" data-ref-filename="llvm..AMDGPU..sub2">sub2</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub3" title='llvm::AMDGPU::sub3' data-ref="llvm::AMDGPU::sub3" data-ref-filename="llvm..AMDGPU..sub3">sub3</a>,</td></tr>
<tr><th id="2515">2515</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub4" title='llvm::AMDGPU::sub4' data-ref="llvm::AMDGPU::sub4" data-ref-filename="llvm..AMDGPU..sub4">sub4</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub5" title='llvm::AMDGPU::sub5' data-ref="llvm::AMDGPU::sub5" data-ref-filename="llvm..AMDGPU..sub5">sub5</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub6" title='llvm::AMDGPU::sub6' data-ref="llvm::AMDGPU::sub6" data-ref-filename="llvm..AMDGPU..sub6">sub6</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub7" title='llvm::AMDGPU::sub7' data-ref="llvm::AMDGPU::sub7" data-ref-filename="llvm..AMDGPU..sub7">sub7</a>,</td></tr>
<tr><th id="2516">2516</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub8" title='llvm::AMDGPU::sub8' data-ref="llvm::AMDGPU::sub8" data-ref-filename="llvm..AMDGPU..sub8">sub8</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub9" title='llvm::AMDGPU::sub9' data-ref="llvm::AMDGPU::sub9" data-ref-filename="llvm..AMDGPU..sub9">sub9</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub10" title='llvm::AMDGPU::sub10' data-ref="llvm::AMDGPU::sub10" data-ref-filename="llvm..AMDGPU..sub10">sub10</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub11" title='llvm::AMDGPU::sub11' data-ref="llvm::AMDGPU::sub11" data-ref-filename="llvm..AMDGPU..sub11">sub11</a>,</td></tr>
<tr><th id="2517">2517</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub12" title='llvm::AMDGPU::sub12' data-ref="llvm::AMDGPU::sub12" data-ref-filename="llvm..AMDGPU..sub12">sub12</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub13" title='llvm::AMDGPU::sub13' data-ref="llvm::AMDGPU::sub13" data-ref-filename="llvm..AMDGPU..sub13">sub13</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub14" title='llvm::AMDGPU::sub14' data-ref="llvm::AMDGPU::sub14" data-ref-filename="llvm..AMDGPU..sub14">sub14</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub15" title='llvm::AMDGPU::sub15' data-ref="llvm::AMDGPU::sub15" data-ref-filename="llvm..AMDGPU..sub15">sub15</a>,</td></tr>
<tr><th id="2518">2518</th><td>  };</td></tr>
<tr><th id="2519">2519</th><td></td></tr>
<tr><th id="2520">2520</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col9 decl" id="449Sub0_15_64" title='Sub0_15_64' data-type='const int16_t [8]' data-ref="449Sub0_15_64" data-ref-filename="449Sub0_15_64">Sub0_15_64</dfn>[] = {</td></tr>
<tr><th id="2521">2521</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0_sub1" title='llvm::AMDGPU::sub0_sub1' data-ref="llvm::AMDGPU::sub0_sub1" data-ref-filename="llvm..AMDGPU..sub0_sub1">sub0_sub1</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub2_sub3" title='llvm::AMDGPU::sub2_sub3' data-ref="llvm::AMDGPU::sub2_sub3" data-ref-filename="llvm..AMDGPU..sub2_sub3">sub2_sub3</a>,</td></tr>
<tr><th id="2522">2522</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub4_sub5" title='llvm::AMDGPU::sub4_sub5' data-ref="llvm::AMDGPU::sub4_sub5" data-ref-filename="llvm..AMDGPU..sub4_sub5">sub4_sub5</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub6_sub7" title='llvm::AMDGPU::sub6_sub7' data-ref="llvm::AMDGPU::sub6_sub7" data-ref-filename="llvm..AMDGPU..sub6_sub7">sub6_sub7</a>,</td></tr>
<tr><th id="2523">2523</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub8_sub9" title='llvm::AMDGPU::sub8_sub9' data-ref="llvm::AMDGPU::sub8_sub9" data-ref-filename="llvm..AMDGPU..sub8_sub9">sub8_sub9</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub10_sub11" title='llvm::AMDGPU::sub10_sub11' data-ref="llvm::AMDGPU::sub10_sub11" data-ref-filename="llvm..AMDGPU..sub10_sub11">sub10_sub11</a>,</td></tr>
<tr><th id="2524">2524</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub12_sub13" title='llvm::AMDGPU::sub12_sub13' data-ref="llvm::AMDGPU::sub12_sub13" data-ref-filename="llvm..AMDGPU..sub12_sub13">sub12_sub13</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub14_sub15" title='llvm::AMDGPU::sub14_sub15' data-ref="llvm::AMDGPU::sub14_sub15" data-ref-filename="llvm..AMDGPU..sub14_sub15">sub14_sub15</a>,</td></tr>
<tr><th id="2525">2525</th><td>  };</td></tr>
<tr><th id="2526">2526</th><td></td></tr>
<tr><th id="2527">2527</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="450SelOp" title='SelOp' data-type='unsigned int' data-ref="450SelOp" data-ref-filename="450SelOp">SelOp</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e32" title='llvm::AMDGPU::V_CNDMASK_B32_e32' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e32" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e32">V_CNDMASK_B32_e32</a>;</td></tr>
<tr><th id="2528">2528</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="451EltRC" title='EltRC' data-type='const llvm::TargetRegisterClass *' data-ref="451EltRC" data-ref-filename="451EltRC">EltRC</dfn> = &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>;</td></tr>
<tr><th id="2529">2529</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> *<dfn class="local col2 decl" id="452SubIndices" title='SubIndices' data-type='const int16_t *' data-ref="452SubIndices" data-ref-filename="452SubIndices">SubIndices</dfn> = <a class="local col8 ref" href="#448Sub0_15" title='Sub0_15' data-ref="448Sub0_15" data-ref-filename="448Sub0_15">Sub0_15</a>;</td></tr>
<tr><th id="2530">2530</th><td>  <em>int</em> <dfn class="local col3 decl" id="453NElts" title='NElts' data-type='int' data-ref="453NElts" data-ref-filename="453NElts">NElts</dfn> = <a class="local col5 ref" href="#445DstSize" title='DstSize' data-ref="445DstSize" data-ref-filename="445DstSize">DstSize</a> / <var>32</var>;</td></tr>
<tr><th id="2531">2531</th><td></td></tr>
<tr><th id="2532">2532</th><td>  <i>// 64-bit select is only available for SALU.</i></td></tr>
<tr><th id="2533">2533</th><td><i>  // TODO: Split 96-bit into 64-bit and 32-bit, not 3x 32-bit.</i></td></tr>
<tr><th id="2534">2534</th><td>  <b>if</b> (<a class="local col2 ref" href="#442Pred" title='Pred' data-ref="442Pred" data-ref-filename="442Pred">Pred</a> == <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SCC_TRUE" title='llvm::SIInstrInfo::SCC_TRUE' data-ref="llvm::SIInstrInfo::SCC_TRUE" data-ref-filename="llvm..SIInstrInfo..SCC_TRUE">SCC_TRUE</a>) {</td></tr>
<tr><th id="2535">2535</th><td>    <b>if</b> (<a class="local col3 ref" href="#453NElts" title='NElts' data-ref="453NElts" data-ref-filename="453NElts">NElts</a> % <var>2</var>) {</td></tr>
<tr><th id="2536">2536</th><td>      <a class="local col0 ref" href="#450SelOp" title='SelOp' data-ref="450SelOp" data-ref-filename="450SelOp">SelOp</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B32" title='llvm::AMDGPU::S_CSELECT_B32' data-ref="llvm::AMDGPU::S_CSELECT_B32" data-ref-filename="llvm..AMDGPU..S_CSELECT_B32">S_CSELECT_B32</a>;</td></tr>
<tr><th id="2537">2537</th><td>      <a class="local col1 ref" href="#451EltRC" title='EltRC' data-ref="451EltRC" data-ref-filename="451EltRC">EltRC</a> = &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>;</td></tr>
<tr><th id="2538">2538</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2539">2539</th><td>      <a class="local col0 ref" href="#450SelOp" title='SelOp' data-ref="450SelOp" data-ref-filename="450SelOp">SelOp</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B64" title='llvm::AMDGPU::S_CSELECT_B64' data-ref="llvm::AMDGPU::S_CSELECT_B64" data-ref-filename="llvm..AMDGPU..S_CSELECT_B64">S_CSELECT_B64</a>;</td></tr>
<tr><th id="2540">2540</th><td>      <a class="local col1 ref" href="#451EltRC" title='EltRC' data-ref="451EltRC" data-ref-filename="451EltRC">EltRC</a> = &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClass" title='llvm::AMDGPU::SGPR_64RegClass' data-ref="llvm::AMDGPU::SGPR_64RegClass" data-ref-filename="llvm..AMDGPU..SGPR_64RegClass">SGPR_64RegClass</a>;</td></tr>
<tr><th id="2541">2541</th><td>      <a class="local col2 ref" href="#452SubIndices" title='SubIndices' data-ref="452SubIndices" data-ref-filename="452SubIndices">SubIndices</a> = <a class="local col9 ref" href="#449Sub0_15_64" title='Sub0_15_64' data-ref="449Sub0_15_64" data-ref-filename="449Sub0_15_64">Sub0_15_64</a>;</td></tr>
<tr><th id="2542">2542</th><td>      <a class="local col3 ref" href="#453NElts" title='NElts' data-ref="453NElts" data-ref-filename="453NElts">NElts</a> /= <var>2</var>;</td></tr>
<tr><th id="2543">2543</th><td>    }</td></tr>
<tr><th id="2544">2544</th><td>  }</td></tr>
<tr><th id="2545">2545</th><td></td></tr>
<tr><th id="2546">2546</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="454MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="454MIB" data-ref-filename="454MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(</td></tr>
<tr><th id="2547">2547</th><td>    <span class='refarg'><a class="local col5 ref" href="#435MBB" title='MBB' data-ref="435MBB" data-ref-filename="435MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#436I" title='I' data-ref="436I" data-ref-filename="436I">I</a>, <a class="local col7 ref" href="#437DL" title='DL' data-ref="437DL" data-ref-filename="437DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#438DstReg" title='DstReg' data-ref="438DstReg" data-ref-filename="438DstReg">DstReg</a>);</td></tr>
<tr><th id="2548">2548</th><td></td></tr>
<tr><th id="2549">2549</th><td>  <a class="local col6 ref" href="#436I" title='I' data-ref="436I" data-ref-filename="436I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col4 ref" href="#454MIB" title='MIB' data-ref="454MIB" data-ref-filename="454MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="2550">2550</th><td></td></tr>
<tr><th id="2551">2551</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="455Regs" title='Regs' data-type='SmallVector&lt;llvm::Register, 8&gt;' data-ref="455Regs" data-ref-filename="455Regs">Regs</dfn>;</td></tr>
<tr><th id="2552">2552</th><td>  <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="456Idx" title='Idx' data-type='int' data-ref="456Idx" data-ref-filename="456Idx">Idx</dfn> = <var>0</var>; <a class="local col6 ref" href="#456Idx" title='Idx' data-ref="456Idx" data-ref-filename="456Idx">Idx</a> != <a class="local col3 ref" href="#453NElts" title='NElts' data-ref="453NElts" data-ref-filename="453NElts">NElts</a>; ++<a class="local col6 ref" href="#456Idx" title='Idx' data-ref="456Idx" data-ref-filename="456Idx">Idx</a>) {</td></tr>
<tr><th id="2553">2553</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="457DstElt" title='DstElt' data-type='llvm::Register' data-ref="457DstElt" data-ref-filename="457DstElt">DstElt</dfn> = <a class="local col3 ref" href="#443MRI" title='MRI' data-ref="443MRI" data-ref-filename="443MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#451EltRC" title='EltRC' data-ref="451EltRC" data-ref-filename="451EltRC">EltRC</a>);</td></tr>
<tr><th id="2554">2554</th><td>    <a class="local col5 ref" href="#455Regs" title='Regs' data-ref="455Regs" data-ref-filename="455Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#457DstElt" title='DstElt' data-ref="457DstElt" data-ref-filename="457DstElt">DstElt</a>);</td></tr>
<tr><th id="2555">2555</th><td></td></tr>
<tr><th id="2556">2556</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="458SubIdx" title='SubIdx' data-type='unsigned int' data-ref="458SubIdx" data-ref-filename="458SubIdx">SubIdx</dfn> = <a class="local col2 ref" href="#452SubIndices" title='SubIndices' data-ref="452SubIndices" data-ref-filename="452SubIndices">SubIndices</a>[<a class="local col6 ref" href="#456Idx" title='Idx' data-ref="456Idx" data-ref-filename="456Idx">Idx</a>];</td></tr>
<tr><th id="2557">2557</th><td></td></tr>
<tr><th id="2558">2558</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="459Select" title='Select' data-type='llvm::MachineInstr *' data-ref="459Select" data-ref-filename="459Select">Select</dfn>;</td></tr>
<tr><th id="2559">2559</th><td>    <b>if</b> (<a class="local col0 ref" href="#450SelOp" title='SelOp' data-ref="450SelOp" data-ref-filename="450SelOp">SelOp</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e32" title='llvm::AMDGPU::V_CNDMASK_B32_e32' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e32" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e32">V_CNDMASK_B32_e32</a>) {</td></tr>
<tr><th id="2560">2560</th><td>      <a class="local col9 ref" href="#459Select" title='Select' data-ref="459Select" data-ref-filename="459Select">Select</a> =</td></tr>
<tr><th id="2561">2561</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#435MBB" title='MBB' data-ref="435MBB" data-ref-filename="435MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#436I" title='I' data-ref="436I" data-ref-filename="436I">I</a>, <a class="local col7 ref" href="#437DL" title='DL' data-ref="437DL" data-ref-filename="437DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#450SelOp" title='SelOp' data-ref="450SelOp" data-ref-filename="450SelOp">SelOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#457DstElt" title='DstElt' data-ref="457DstElt" data-ref-filename="457DstElt">DstElt</a>)</td></tr>
<tr><th id="2562">2562</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#441FalseReg" title='FalseReg' data-ref="441FalseReg" data-ref-filename="441FalseReg">FalseReg</a>, <var>0</var>, <a class="local col8 ref" href="#458SubIdx" title='SubIdx' data-ref="458SubIdx" data-ref-filename="458SubIdx">SubIdx</a>)</td></tr>
<tr><th id="2563">2563</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#440TrueReg" title='TrueReg' data-ref="440TrueReg" data-ref-filename="440TrueReg">TrueReg</a>, <var>0</var>, <a class="local col8 ref" href="#458SubIdx" title='SubIdx' data-ref="458SubIdx" data-ref-filename="458SubIdx">SubIdx</a>);</td></tr>
<tr><th id="2564">2564</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2565">2565</th><td>      <a class="local col9 ref" href="#459Select" title='Select' data-ref="459Select" data-ref-filename="459Select">Select</a> =</td></tr>
<tr><th id="2566">2566</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#435MBB" title='MBB' data-ref="435MBB" data-ref-filename="435MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#436I" title='I' data-ref="436I" data-ref-filename="436I">I</a>, <a class="local col7 ref" href="#437DL" title='DL' data-ref="437DL" data-ref-filename="437DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#450SelOp" title='SelOp' data-ref="450SelOp" data-ref-filename="450SelOp">SelOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#457DstElt" title='DstElt' data-ref="457DstElt" data-ref-filename="457DstElt">DstElt</a>)</td></tr>
<tr><th id="2567">2567</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#440TrueReg" title='TrueReg' data-ref="440TrueReg" data-ref-filename="440TrueReg">TrueReg</a>, <var>0</var>, <a class="local col8 ref" href="#458SubIdx" title='SubIdx' data-ref="458SubIdx" data-ref-filename="458SubIdx">SubIdx</a>)</td></tr>
<tr><th id="2568">2568</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#441FalseReg" title='FalseReg' data-ref="441FalseReg" data-ref-filename="441FalseReg">FalseReg</a>, <var>0</var>, <a class="local col8 ref" href="#458SubIdx" title='SubIdx' data-ref="458SubIdx" data-ref-filename="458SubIdx">SubIdx</a>);</td></tr>
<tr><th id="2569">2569</th><td>    }</td></tr>
<tr><th id="2570">2570</th><td></td></tr>
<tr><th id="2571">2571</th><td>    <a class="tu ref fn" href="#_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" title='preserveCondRegFlags' data-use='c' data-ref="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" data-ref-filename="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_">preserveCondRegFlags</a>(<span class='refarg'><a class="local col9 ref" href="#459Select" title='Select' data-ref="459Select" data-ref-filename="459Select">Select</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)</span>, <a class="local col9 ref" href="#439Cond" title='Cond' data-ref="439Cond" data-ref-filename="439Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="2572">2572</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::fixImplicitOperands' data-ref="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE">fixImplicitOperands</a>(<span class='refarg'>*<a class="local col9 ref" href="#459Select" title='Select' data-ref="459Select" data-ref-filename="459Select">Select</a></span>);</td></tr>
<tr><th id="2573">2573</th><td></td></tr>
<tr><th id="2574">2574</th><td>    <a class="local col4 ref" href="#454MIB" title='MIB' data-ref="454MIB" data-ref-filename="454MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#457DstElt" title='DstElt' data-ref="457DstElt" data-ref-filename="457DstElt">DstElt</a>)</td></tr>
<tr><th id="2575">2575</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#458SubIdx" title='SubIdx' data-ref="458SubIdx" data-ref-filename="458SubIdx">SubIdx</a>);</td></tr>
<tr><th id="2576">2576</th><td>  }</td></tr>
<tr><th id="2577">2577</th><td>}</td></tr>
<tr><th id="2578">2578</th><td></td></tr>
<tr><th id="2579">2579</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFoldableCopy' data-ref="_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE">isFoldableCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="460MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="460MI" data-ref-filename="460MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2580">2580</th><td>  <b>switch</b> (<a class="local col0 ref" href="#460MI" title='MI' data-ref="460MI" data-ref-filename="460MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2581">2581</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>:</td></tr>
<tr><th id="2582">2582</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e64" title='llvm::AMDGPU::V_MOV_B32_e64' data-ref="llvm::AMDGPU::V_MOV_B32_e64" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e64">V_MOV_B32_e64</a>:</td></tr>
<tr><th id="2583">2583</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B64_PSEUDO" title='llvm::AMDGPU::V_MOV_B64_PSEUDO' data-ref="llvm::AMDGPU::V_MOV_B64_PSEUDO" data-ref-filename="llvm..AMDGPU..V_MOV_B64_PSEUDO">V_MOV_B64_PSEUDO</a>: {</td></tr>
<tr><th id="2584">2584</th><td>    <i>// If there are additional implicit register operands, this may be used for</i></td></tr>
<tr><th id="2585">2585</th><td><i>    // register indexing so the source register operand isn't simply copied.</i></td></tr>
<tr><th id="2586">2586</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="461NumOps" title='NumOps' data-type='unsigned int' data-ref="461NumOps" data-ref-filename="461NumOps">NumOps</dfn> = <a class="local col0 ref" href="#460MI" title='MI' data-ref="460MI" data-ref-filename="460MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() +</td></tr>
<tr><th id="2587">2587</th><td>      <a class="local col0 ref" href="#460MI" title='MI' data-ref="460MI" data-ref-filename="460MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv" title='llvm::MCInstrDesc::getNumImplicitUses' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv" data-ref-filename="_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv">getNumImplicitUses</a>();</td></tr>
<tr><th id="2588">2588</th><td></td></tr>
<tr><th id="2589">2589</th><td>    <b>return</b> <a class="local col0 ref" href="#460MI" title='MI' data-ref="460MI" data-ref-filename="460MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <a class="local col1 ref" href="#461NumOps" title='NumOps' data-ref="461NumOps" data-ref-filename="461NumOps">NumOps</a>;</td></tr>
<tr><th id="2590">2590</th><td>  }</td></tr>
<tr><th id="2591">2591</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>:</td></tr>
<tr><th id="2592">2592</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>:</td></tr>
<tr><th id="2593">2593</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>:</td></tr>
<tr><th id="2594">2594</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_WRITE_B32_e64">V_ACCVGPR_WRITE_B32_e64</a>:</td></tr>
<tr><th id="2595">2595</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_READ_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_READ_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_READ_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_READ_B32_e64">V_ACCVGPR_READ_B32_e64</a>:</td></tr>
<tr><th id="2596">2596</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2597">2597</th><td>  <b>default</b>:</td></tr>
<tr><th id="2598">2598</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2599">2599</th><td>  }</td></tr>
<tr><th id="2600">2600</th><td>}</td></tr>
<tr><th id="2601">2601</th><td></td></tr>
<tr><th id="2602">2602</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo34getAddressSpaceForPseudoSourceKindEj" title='llvm::SIInstrInfo::getAddressSpaceForPseudoSourceKind' data-ref="_ZNK4llvm11SIInstrInfo34getAddressSpaceForPseudoSourceKindEj" data-ref-filename="_ZNK4llvm11SIInstrInfo34getAddressSpaceForPseudoSourceKindEj">getAddressSpaceForPseudoSourceKind</dfn>(</td></tr>
<tr><th id="2603">2603</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="462Kind" title='Kind' data-type='unsigned int' data-ref="462Kind" data-ref-filename="462Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="2604">2604</th><td>  <b>switch</b>(<a class="local col2 ref" href="#462Kind" title='Kind' data-ref="462Kind" data-ref-filename="462Kind">Kind</a>) {</td></tr>
<tr><th id="2605">2605</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::Stack" title='llvm::PseudoSourceValue::Stack' data-ref="llvm::PseudoSourceValue::Stack" data-ref-filename="llvm..PseudoSourceValue..Stack">Stack</a>:</td></tr>
<tr><th id="2606">2606</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::FixedStack" title='llvm::PseudoSourceValue::FixedStack' data-ref="llvm::PseudoSourceValue::FixedStack" data-ref-filename="llvm..PseudoSourceValue..FixedStack">FixedStack</a>:</td></tr>
<tr><th id="2607">2607</th><td>    <b>return</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>;</td></tr>
<tr><th id="2608">2608</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::ConstantPool" title='llvm::PseudoSourceValue::ConstantPool' data-ref="llvm::PseudoSourceValue::ConstantPool" data-ref-filename="llvm..PseudoSourceValue..ConstantPool">ConstantPool</a>:</td></tr>
<tr><th id="2609">2609</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::GOT" title='llvm::PseudoSourceValue::GOT' data-ref="llvm::PseudoSourceValue::GOT" data-ref-filename="llvm..PseudoSourceValue..GOT">GOT</a>:</td></tr>
<tr><th id="2610">2610</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::JumpTable" title='llvm::PseudoSourceValue::JumpTable' data-ref="llvm::PseudoSourceValue::JumpTable" data-ref-filename="llvm..PseudoSourceValue..JumpTable">JumpTable</a>:</td></tr>
<tr><th id="2611">2611</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::GlobalValueCallEntry" title='llvm::PseudoSourceValue::GlobalValueCallEntry' data-ref="llvm::PseudoSourceValue::GlobalValueCallEntry" data-ref-filename="llvm..PseudoSourceValue..GlobalValueCallEntry">GlobalValueCallEntry</a>:</td></tr>
<tr><th id="2612">2612</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::ExternalSymbolCallEntry" title='llvm::PseudoSourceValue::ExternalSymbolCallEntry' data-ref="llvm::PseudoSourceValue::ExternalSymbolCallEntry" data-ref-filename="llvm..PseudoSourceValue..ExternalSymbolCallEntry">ExternalSymbolCallEntry</a>:</td></tr>
<tr><th id="2613">2613</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::TargetCustom" title='llvm::PseudoSourceValue::TargetCustom' data-ref="llvm::PseudoSourceValue::TargetCustom" data-ref-filename="llvm..PseudoSourceValue..TargetCustom">TargetCustom</a>:</td></tr>
<tr><th id="2614">2614</th><td>    <b>return</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>;</td></tr>
<tr><th id="2615">2615</th><td>  }</td></tr>
<tr><th id="2616">2616</th><td>  <b>return</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::FLAT_ADDRESS" title='llvm::AMDGPUAS::FLAT_ADDRESS' data-ref="llvm::AMDGPUAS::FLAT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..FLAT_ADDRESS">FLAT_ADDRESS</a>;</td></tr>
<tr><th id="2617">2617</th><td>}</td></tr>
<tr><th id="2618">2618</th><td></td></tr>
<tr><th id="2619">2619</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL17removeModOperandsRN4llvm12MachineInstrE" title='removeModOperands' data-type='void removeModOperands(llvm::MachineInstr &amp; MI)' data-ref="_ZL17removeModOperandsRN4llvm12MachineInstrE" data-ref-filename="_ZL17removeModOperandsRN4llvm12MachineInstrE">removeModOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="463MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="463MI" data-ref-filename="463MI">MI</dfn>) {</td></tr>
<tr><th id="2620">2620</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="464Opc" title='Opc' data-type='unsigned int' data-ref="464Opc" data-ref-filename="464Opc">Opc</dfn> = <a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI" data-ref-filename="463MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2621">2621</th><td>  <em>int</em> <dfn class="local col5 decl" id="465Src0ModIdx" title='Src0ModIdx' data-type='int' data-ref="465Src0ModIdx" data-ref-filename="465Src0ModIdx">Src0ModIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#464Opc" title='Opc' data-ref="464Opc" data-ref-filename="464Opc">Opc</a>,</td></tr>
<tr><th id="2622">2622</th><td>                                              <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0_modifiers" title='llvm::AMDGPU::OpName::src0_modifiers' data-ref="llvm::AMDGPU::OpName::src0_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src0_modifiers">src0_modifiers</a>);</td></tr>
<tr><th id="2623">2623</th><td>  <em>int</em> <dfn class="local col6 decl" id="466Src1ModIdx" title='Src1ModIdx' data-type='int' data-ref="466Src1ModIdx" data-ref-filename="466Src1ModIdx">Src1ModIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#464Opc" title='Opc' data-ref="464Opc" data-ref-filename="464Opc">Opc</a>,</td></tr>
<tr><th id="2624">2624</th><td>                                              <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1_modifiers" title='llvm::AMDGPU::OpName::src1_modifiers' data-ref="llvm::AMDGPU::OpName::src1_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src1_modifiers">src1_modifiers</a>);</td></tr>
<tr><th id="2625">2625</th><td>  <em>int</em> <dfn class="local col7 decl" id="467Src2ModIdx" title='Src2ModIdx' data-type='int' data-ref="467Src2ModIdx" data-ref-filename="467Src2ModIdx">Src2ModIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#464Opc" title='Opc' data-ref="464Opc" data-ref-filename="464Opc">Opc</a>,</td></tr>
<tr><th id="2626">2626</th><td>                                              <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2_modifiers" title='llvm::AMDGPU::OpName::src2_modifiers' data-ref="llvm::AMDGPU::OpName::src2_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src2_modifiers">src2_modifiers</a>);</td></tr>
<tr><th id="2627">2627</th><td></td></tr>
<tr><th id="2628">2628</th><td>  <a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI" data-ref-filename="463MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col7 ref" href="#467Src2ModIdx" title='Src2ModIdx' data-ref="467Src2ModIdx" data-ref-filename="467Src2ModIdx">Src2ModIdx</a>);</td></tr>
<tr><th id="2629">2629</th><td>  <a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI" data-ref-filename="463MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col6 ref" href="#466Src1ModIdx" title='Src1ModIdx' data-ref="466Src1ModIdx" data-ref-filename="466Src1ModIdx">Src1ModIdx</a>);</td></tr>
<tr><th id="2630">2630</th><td>  <a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI" data-ref-filename="463MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col5 ref" href="#465Src0ModIdx" title='Src0ModIdx' data-ref="465Src0ModIdx" data-ref-filename="465Src0ModIdx">Src0ModIdx</a>);</td></tr>
<tr><th id="2631">2631</th><td>}</td></tr>
<tr><th id="2632">2632</th><td></td></tr>
<tr><th id="2633">2633</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::FoldImmediate' data-ref="_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="468UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="469DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="469DefMI" data-ref-filename="469DefMI">DefMI</dfn>,</td></tr>
<tr><th id="2634">2634</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="470Reg" title='Reg' data-type='llvm::Register' data-ref="470Reg" data-ref-filename="470Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col1 decl" id="471MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="471MRI" data-ref-filename="471MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2635">2635</th><td>  <b>if</b> (!<a class="local col1 ref" href="#471MRI" title='MRI' data-ref="471MRI" data-ref-filename="471MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#470Reg" title='Reg' data-ref="470Reg" data-ref-filename="470Reg">Reg</a>))</td></tr>
<tr><th id="2636">2636</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2637">2637</th><td></td></tr>
<tr><th id="2638">2638</th><td>  <b>switch</b> (<a class="local col9 ref" href="#469DefMI" title='DefMI' data-ref="469DefMI" data-ref-filename="469DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2639">2639</th><td>  <b>default</b>:</td></tr>
<tr><th id="2640">2640</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2641">2641</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>:</td></tr>
<tr><th id="2642">2642</th><td>    <i>// TODO: We could fold 64-bit immediates, but this get compilicated</i></td></tr>
<tr><th id="2643">2643</th><td><i>    // when there are sub-registers.</i></td></tr>
<tr><th id="2644">2644</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2645">2645</th><td></td></tr>
<tr><th id="2646">2646</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>:</td></tr>
<tr><th id="2647">2647</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>:</td></tr>
<tr><th id="2648">2648</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_WRITE_B32_e64">V_ACCVGPR_WRITE_B32_e64</a>:</td></tr>
<tr><th id="2649">2649</th><td>    <b>break</b>;</td></tr>
<tr><th id="2650">2650</th><td>  }</td></tr>
<tr><th id="2651">2651</th><td></td></tr>
<tr><th id="2652">2652</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="472ImmOp" title='ImmOp' data-type='const llvm::MachineOperand *' data-ref="472ImmOp" data-ref-filename="472ImmOp">ImmOp</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col9 ref" href="#469DefMI" title='DefMI' data-ref="469DefMI" data-ref-filename="469DefMI">DefMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="2653">2653</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ImmOp);</td></tr>
<tr><th id="2654">2654</th><td>  <i>// FIXME: We could handle FrameIndex values here.</i></td></tr>
<tr><th id="2655">2655</th><td>  <b>if</b> (!<a class="local col2 ref" href="#472ImmOp" title='ImmOp' data-ref="472ImmOp" data-ref-filename="472ImmOp">ImmOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="2656">2656</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2657">2657</th><td></td></tr>
<tr><th id="2658">2658</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="473Opc" title='Opc' data-type='unsigned int' data-ref="473Opc" data-ref-filename="473Opc">Opc</dfn> = <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2659">2659</th><td>  <b>if</b> (<a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>) {</td></tr>
<tr><th id="2660">2660</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="474DstReg" title='DstReg' data-type='llvm::Register' data-ref="474DstReg" data-ref-filename="474DstReg">DstReg</dfn> = <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2661">2661</th><td>    <em>bool</em> <dfn class="local col5 decl" id="475Is16Bit" title='Is16Bit' data-type='bool' data-ref="475Is16Bit" data-ref-filename="475Is16Bit">Is16Bit</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj">getOpSize</a>(<a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>, <var>0</var>) == <var>2</var>;</td></tr>
<tr><th id="2662">2662</th><td>    <em>bool</em> <dfn class="local col6 decl" id="476isVGPRCopy" title='isVGPRCopy' data-type='bool' data-ref="476isVGPRCopy" data-ref-filename="476isVGPRCopy">isVGPRCopy</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(*<a class="local col1 ref" href="#471MRI" title='MRI' data-ref="471MRI" data-ref-filename="471MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#474DstReg" title='DstReg' data-ref="474DstReg" data-ref-filename="474DstReg">DstReg</a>);</td></tr>
<tr><th id="2663">2663</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="477NewOpc" title='NewOpc' data-type='unsigned int' data-ref="477NewOpc" data-ref-filename="477NewOpc">NewOpc</dfn> = <a class="local col6 ref" href="#476isVGPRCopy" title='isVGPRCopy' data-ref="476isVGPRCopy" data-ref-filename="476isVGPRCopy">isVGPRCopy</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>;</td></tr>
<tr><th id="2664">2664</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col8 decl" id="478Imm" title='Imm' data-type='llvm::APInt' data-ref="478Imm" data-ref-filename="478Imm">Imm</dfn><a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><var>32</var>, <a class="local col2 ref" href="#472ImmOp" title='ImmOp' data-ref="472ImmOp" data-ref-filename="472ImmOp">ImmOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2665">2665</th><td></td></tr>
<tr><th id="2666">2666</th><td>    <b>if</b> (<a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::hi16" title='llvm::AMDGPU::hi16' data-ref="llvm::AMDGPU::hi16" data-ref-filename="llvm..AMDGPU..hi16">hi16</a>)</td></tr>
<tr><th id="2667">2667</th><td>      <a class="local col8 ref" href="#478Imm" title='Imm' data-ref="478Imm" data-ref-filename="478Imm">Imm</a> <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSEOS0_" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSEOS0_" data-ref-filename="_ZN4llvm5APIntaSEOS0_">=</a> <a class="local col8 ref" href="#478Imm" title='Imm' data-ref="478Imm" data-ref-filename="478Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4ashrEj" title='llvm::APInt::ashr' data-ref="_ZNK4llvm5APInt4ashrEj" data-ref-filename="_ZNK4llvm5APInt4ashrEj">ashr</a>(<var>16</var>);</td></tr>
<tr><th id="2668">2668</th><td></td></tr>
<tr><th id="2669">2669</th><td>    <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isAGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isAGPR</a>(*<a class="local col1 ref" href="#471MRI" title='MRI' data-ref="471MRI" data-ref-filename="471MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#474DstReg" title='DstReg' data-ref="474DstReg" data-ref-filename="474DstReg">DstReg</a>)) {</td></tr>
<tr><th id="2670">2670</th><td>      <b>if</b> (!<a class="member fn" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE">isInlineConstant</a>(<a class="local col8 ref" href="#478Imm" title='Imm' data-ref="478Imm" data-ref-filename="478Imm">Imm</a>))</td></tr>
<tr><th id="2671">2671</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2672">2672</th><td>      <a class="local col7 ref" href="#477NewOpc" title='NewOpc' data-ref="477NewOpc" data-ref-filename="477NewOpc">NewOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_WRITE_B32_e64">V_ACCVGPR_WRITE_B32_e64</a>;</td></tr>
<tr><th id="2673">2673</th><td>    }</td></tr>
<tr><th id="2674">2674</th><td></td></tr>
<tr><th id="2675">2675</th><td>    <b>if</b> (<a class="local col5 ref" href="#475Is16Bit" title='Is16Bit' data-ref="475Is16Bit" data-ref-filename="475Is16Bit">Is16Bit</a>) {</td></tr>
<tr><th id="2676">2676</th><td>       <b>if</b> (<a class="local col6 ref" href="#476isVGPRCopy" title='isVGPRCopy' data-ref="476isVGPRCopy" data-ref-filename="476isVGPRCopy">isVGPRCopy</a>)</td></tr>
<tr><th id="2677">2677</th><td>         <b>return</b> <b>false</b>; <i>// Do not clobber vgpr_hi16</i></td></tr>
<tr><th id="2678">2678</th><td></td></tr>
<tr><th id="2679">2679</th><td>       <b>if</b> (<a class="local col4 ref" href="#474DstReg" title='DstReg' data-ref="474DstReg" data-ref-filename="474DstReg">DstReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp;</td></tr>
<tr><th id="2680">2680</th><td>           <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::lo16" title='llvm::AMDGPU::lo16' data-ref="llvm::AMDGPU::lo16" data-ref-filename="llvm..AMDGPU..lo16">lo16</a>)</td></tr>
<tr><th id="2681">2681</th><td>         <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2682">2682</th><td></td></tr>
<tr><th id="2683">2683</th><td>      <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="2684">2684</th><td>      <b>if</b> (<a class="local col4 ref" href="#474DstReg" title='DstReg' data-ref="474DstReg" data-ref-filename="474DstReg">DstReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>()) {</td></tr>
<tr><th id="2685">2685</th><td>        <a class="local col4 ref" href="#474DstReg" title='DstReg' data-ref="474DstReg" data-ref-filename="474DstReg">DstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" title='llvm::SIRegisterInfo::get32BitRegister' data-ref="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" data-ref-filename="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt">get32BitRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#474DstReg" title='DstReg' data-ref="474DstReg" data-ref-filename="474DstReg">DstReg</a>);</td></tr>
<tr><th id="2686">2686</th><td>        <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#474DstReg" title='DstReg' data-ref="474DstReg" data-ref-filename="474DstReg">DstReg</a>);</td></tr>
<tr><th id="2687">2687</th><td>      }</td></tr>
<tr><th id="2688">2688</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(UseMI.getOperand(<var>1</var>).getReg().isVirtual());</td></tr>
<tr><th id="2689">2689</th><td>    }</td></tr>
<tr><th id="2690">2690</th><td></td></tr>
<tr><th id="2691">2691</th><td>    <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#477NewOpc" title='NewOpc' data-ref="477NewOpc" data-ref-filename="477NewOpc">NewOpc</a>));</td></tr>
<tr><th id="2692">2692</th><td>    <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col8 ref" href="#478Imm" title='Imm' data-ref="478Imm" data-ref-filename="478Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="2693">2693</th><td>    <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'>*<a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>);</td></tr>
<tr><th id="2694">2694</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2695">2695</th><td>  }</td></tr>
<tr><th id="2696">2696</th><td></td></tr>
<tr><th id="2697">2697</th><td>  <b>if</b> (<a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAD_F32_e64" title='llvm::AMDGPU::V_MAD_F32_e64' data-ref="llvm::AMDGPU::V_MAD_F32_e64" data-ref-filename="llvm..AMDGPU..V_MAD_F32_e64">V_MAD_F32_e64</a> || <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F32_e64" title='llvm::AMDGPU::V_MAC_F32_e64' data-ref="llvm::AMDGPU::V_MAC_F32_e64" data-ref-filename="llvm..AMDGPU..V_MAC_F32_e64">V_MAC_F32_e64</a> ||</td></tr>
<tr><th id="2698">2698</th><td>      <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAD_F16_e64" title='llvm::AMDGPU::V_MAD_F16_e64' data-ref="llvm::AMDGPU::V_MAD_F16_e64" data-ref-filename="llvm..AMDGPU..V_MAD_F16_e64">V_MAD_F16_e64</a> || <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F16_e64" title='llvm::AMDGPU::V_MAC_F16_e64' data-ref="llvm::AMDGPU::V_MAC_F16_e64" data-ref-filename="llvm..AMDGPU..V_MAC_F16_e64">V_MAC_F16_e64</a> ||</td></tr>
<tr><th id="2699">2699</th><td>      <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMA_F32_e64" title='llvm::AMDGPU::V_FMA_F32_e64' data-ref="llvm::AMDGPU::V_FMA_F32_e64" data-ref-filename="llvm..AMDGPU..V_FMA_F32_e64">V_FMA_F32_e64</a> || <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F32_e64" title='llvm::AMDGPU::V_FMAC_F32_e64' data-ref="llvm::AMDGPU::V_FMAC_F32_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F32_e64">V_FMAC_F32_e64</a> ||</td></tr>
<tr><th id="2700">2700</th><td>      <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMA_F16_e64" title='llvm::AMDGPU::V_FMA_F16_e64' data-ref="llvm::AMDGPU::V_FMA_F16_e64" data-ref-filename="llvm..AMDGPU..V_FMA_F16_e64">V_FMA_F16_e64</a> || <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F16_e64" title='llvm::AMDGPU::V_FMAC_F16_e64' data-ref="llvm::AMDGPU::V_FMAC_F16_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F16_e64">V_FMAC_F16_e64</a>) {</td></tr>
<tr><th id="2701">2701</th><td>    <i>// Don't fold if we are using source or output modifiers. The new VOP2</i></td></tr>
<tr><th id="2702">2702</th><td><i>    // instructions don't have them.</i></td></tr>
<tr><th id="2703">2703</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasAnyModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE">hasAnyModifiersSet</a>(<a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>))</td></tr>
<tr><th id="2704">2704</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2705">2705</th><td></td></tr>
<tr><th id="2706">2706</th><td>    <i>// If this is a free constant, there's no reason to do this.</i></td></tr>
<tr><th id="2707">2707</th><td><i>    // TODO: We could fold this here instead of letting SIFoldOperands do it</i></td></tr>
<tr><th id="2708">2708</th><td><i>    // later.</i></td></tr>
<tr><th id="2709">2709</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="479Src0" title='Src0' data-type='llvm::MachineOperand *' data-ref="479Src0" data-ref-filename="479Src0">Src0</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="2710">2710</th><td></td></tr>
<tr><th id="2711">2711</th><td>    <i>// Any src operand can be used for the legality check.</i></td></tr>
<tr><th id="2712">2712</th><td>    <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_">isInlineConstant</a>(<a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>, *<a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>, *<a class="local col2 ref" href="#472ImmOp" title='ImmOp' data-ref="472ImmOp" data-ref-filename="472ImmOp">ImmOp</a>))</td></tr>
<tr><th id="2713">2713</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2714">2714</th><td></td></tr>
<tr><th id="2715">2715</th><td>    <em>bool</em> <dfn class="local col0 decl" id="480IsF32" title='IsF32' data-type='bool' data-ref="480IsF32" data-ref-filename="480IsF32">IsF32</dfn> = <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAD_F32_e64" title='llvm::AMDGPU::V_MAD_F32_e64' data-ref="llvm::AMDGPU::V_MAD_F32_e64" data-ref-filename="llvm..AMDGPU..V_MAD_F32_e64">V_MAD_F32_e64</a> || <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F32_e64" title='llvm::AMDGPU::V_MAC_F32_e64' data-ref="llvm::AMDGPU::V_MAC_F32_e64" data-ref-filename="llvm..AMDGPU..V_MAC_F32_e64">V_MAC_F32_e64</a> ||</td></tr>
<tr><th id="2716">2716</th><td>                 <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMA_F32_e64" title='llvm::AMDGPU::V_FMA_F32_e64' data-ref="llvm::AMDGPU::V_FMA_F32_e64" data-ref-filename="llvm..AMDGPU..V_FMA_F32_e64">V_FMA_F32_e64</a> || <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F32_e64" title='llvm::AMDGPU::V_FMAC_F32_e64' data-ref="llvm::AMDGPU::V_FMAC_F32_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F32_e64">V_FMAC_F32_e64</a>;</td></tr>
<tr><th id="2717">2717</th><td>    <em>bool</em> <dfn class="local col1 decl" id="481IsFMA" title='IsFMA' data-type='bool' data-ref="481IsFMA" data-ref-filename="481IsFMA">IsFMA</dfn> = <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMA_F32_e64" title='llvm::AMDGPU::V_FMA_F32_e64' data-ref="llvm::AMDGPU::V_FMA_F32_e64" data-ref-filename="llvm..AMDGPU..V_FMA_F32_e64">V_FMA_F32_e64</a> || <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F32_e64" title='llvm::AMDGPU::V_FMAC_F32_e64' data-ref="llvm::AMDGPU::V_FMAC_F32_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F32_e64">V_FMAC_F32_e64</a> ||</td></tr>
<tr><th id="2718">2718</th><td>                 <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMA_F16_e64" title='llvm::AMDGPU::V_FMA_F16_e64' data-ref="llvm::AMDGPU::V_FMA_F16_e64" data-ref-filename="llvm..AMDGPU..V_FMA_F16_e64">V_FMA_F16_e64</a> || <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F16_e64" title='llvm::AMDGPU::V_FMAC_F16_e64' data-ref="llvm::AMDGPU::V_FMAC_F16_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F16_e64">V_FMAC_F16_e64</a>;</td></tr>
<tr><th id="2719">2719</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="482Src1" title='Src1' data-type='llvm::MachineOperand *' data-ref="482Src1" data-ref-filename="482Src1">Src1</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>);</td></tr>
<tr><th id="2720">2720</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="483Src2" title='Src2' data-type='llvm::MachineOperand *' data-ref="483Src2" data-ref-filename="483Src2">Src2</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2" title='llvm::AMDGPU::OpName::src2' data-ref="llvm::AMDGPU::OpName::src2" data-ref-filename="llvm..AMDGPU..OpName..src2">src2</a>);</td></tr>
<tr><th id="2721">2721</th><td></td></tr>
<tr><th id="2722">2722</th><td>    <i>// Multiplied part is the constant: Use v_madmk_{f16, f32}.</i></td></tr>
<tr><th id="2723">2723</th><td><i>    // We should only expect these to be on src0 due to canonicalizations.</i></td></tr>
<tr><th id="2724">2724</th><td>    <b>if</b> (<a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col0 ref" href="#470Reg" title='Reg' data-ref="470Reg" data-ref-filename="470Reg">Reg</a>) {</td></tr>
<tr><th id="2725">2725</th><td>      <b>if</b> (!<a class="local col2 ref" href="#482Src1" title='Src1' data-ref="482Src1" data-ref-filename="482Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col1 ref" href="#471MRI" title='MRI' data-ref="471MRI" data-ref-filename="471MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col2 ref" href="#482Src1" title='Src1' data-ref="482Src1" data-ref-filename="482Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="2726">2726</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2727">2727</th><td></td></tr>
<tr><th id="2728">2728</th><td>      <b>if</b> (!<a class="local col3 ref" href="#483Src2" title='Src2' data-ref="483Src2" data-ref-filename="483Src2">Src2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col1 ref" href="#471MRI" title='MRI' data-ref="471MRI" data-ref-filename="471MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col3 ref" href="#483Src2" title='Src2' data-ref="483Src2" data-ref-filename="483Src2">Src2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="2729">2729</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2730">2730</th><td></td></tr>
<tr><th id="2731">2731</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="484NewOpc" title='NewOpc' data-type='unsigned int' data-ref="484NewOpc" data-ref-filename="484NewOpc">NewOpc</dfn> =</td></tr>
<tr><th id="2732">2732</th><td>        <a class="local col1 ref" href="#481IsFMA" title='IsFMA' data-ref="481IsFMA" data-ref-filename="481IsFMA">IsFMA</a> ? (<a class="local col0 ref" href="#480IsF32" title='IsF32' data-ref="480IsF32" data-ref-filename="480IsF32">IsF32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAMK_F32" title='llvm::AMDGPU::V_FMAMK_F32' data-ref="llvm::AMDGPU::V_FMAMK_F32" data-ref-filename="llvm..AMDGPU..V_FMAMK_F32">V_FMAMK_F32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAMK_F16" title='llvm::AMDGPU::V_FMAMK_F16' data-ref="llvm::AMDGPU::V_FMAMK_F16" data-ref-filename="llvm..AMDGPU..V_FMAMK_F16">V_FMAMK_F16</a>)</td></tr>
<tr><th id="2733">2733</th><td>              : (<a class="local col0 ref" href="#480IsF32" title='IsF32' data-ref="480IsF32" data-ref-filename="480IsF32">IsF32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MADMK_F32" title='llvm::AMDGPU::V_MADMK_F32' data-ref="llvm::AMDGPU::V_MADMK_F32" data-ref-filename="llvm..AMDGPU..V_MADMK_F32">V_MADMK_F32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MADMK_F16" title='llvm::AMDGPU::V_MADMK_F16' data-ref="llvm::AMDGPU::V_MADMK_F16" data-ref-filename="llvm..AMDGPU..V_MADMK_F16">V_MADMK_F16</a>);</td></tr>
<tr><th id="2734">2734</th><td>      <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col4 ref" href="#484NewOpc" title='NewOpc' data-ref="484NewOpc" data-ref-filename="484NewOpc">NewOpc</a>) == -<var>1</var>)</td></tr>
<tr><th id="2735">2735</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2736">2736</th><td></td></tr>
<tr><th id="2737">2737</th><td>      <i>// We need to swap operands 0 and 1 since madmk constant is at operand 1.</i></td></tr>
<tr><th id="2738">2738</th><td></td></tr>
<tr><th id="2739">2739</th><td>      <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="485Imm" title='Imm' data-type='const int64_t' data-ref="485Imm" data-ref-filename="485Imm">Imm</dfn> = <a class="local col2 ref" href="#472ImmOp" title='ImmOp' data-ref="472ImmOp" data-ref-filename="472ImmOp">ImmOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2740">2740</th><td></td></tr>
<tr><th id="2741">2741</th><td>      <i>// FIXME: This would be a lot easier if we could return a new instruction</i></td></tr>
<tr><th id="2742">2742</th><td><i>      // instead of having to modify in place.</i></td></tr>
<tr><th id="2743">2743</th><td><i></i></td></tr>
<tr><th id="2744">2744</th><td><i>      // Remove these first since they are at the end.</i></td></tr>
<tr><th id="2745">2745</th><td>      <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(</td></tr>
<tr><th id="2746">2746</th><td>          <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::omod" title='llvm::AMDGPU::OpName::omod' data-ref="llvm::AMDGPU::OpName::omod" data-ref-filename="llvm..AMDGPU..OpName..omod">omod</a>));</td></tr>
<tr><th id="2747">2747</th><td>      <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(</td></tr>
<tr><th id="2748">2748</th><td>          <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::clamp" title='llvm::AMDGPU::OpName::clamp' data-ref="llvm::AMDGPU::OpName::clamp" data-ref-filename="llvm..AMDGPU..OpName..clamp">clamp</a>));</td></tr>
<tr><th id="2749">2749</th><td></td></tr>
<tr><th id="2750">2750</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="486Src1Reg" title='Src1Reg' data-type='llvm::Register' data-ref="486Src1Reg" data-ref-filename="486Src1Reg">Src1Reg</dfn> = <a class="local col2 ref" href="#482Src1" title='Src1' data-ref="482Src1" data-ref-filename="482Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2751">2751</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="487Src1SubReg" title='Src1SubReg' data-type='unsigned int' data-ref="487Src1SubReg" data-ref-filename="487Src1SubReg">Src1SubReg</dfn> = <a class="local col2 ref" href="#482Src1" title='Src1' data-ref="482Src1" data-ref-filename="482Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="2752">2752</th><td>      <a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#486Src1Reg" title='Src1Reg' data-ref="486Src1Reg" data-ref-filename="486Src1Reg">Src1Reg</a>);</td></tr>
<tr><th id="2753">2753</th><td>      <a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col7 ref" href="#487Src1SubReg" title='Src1SubReg' data-ref="487Src1SubReg" data-ref-filename="487Src1SubReg">Src1SubReg</a>);</td></tr>
<tr><th id="2754">2754</th><td>      <a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col2 ref" href="#482Src1" title='Src1' data-ref="482Src1" data-ref-filename="482Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="2755">2755</th><td></td></tr>
<tr><th id="2756">2756</th><td>      <b>if</b> (<a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F32_e64" title='llvm::AMDGPU::V_MAC_F32_e64' data-ref="llvm::AMDGPU::V_MAC_F32_e64" data-ref-filename="llvm..AMDGPU..V_MAC_F32_e64">V_MAC_F32_e64</a> ||</td></tr>
<tr><th id="2757">2757</th><td>          <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F16_e64" title='llvm::AMDGPU::V_MAC_F16_e64' data-ref="llvm::AMDGPU::V_MAC_F16_e64" data-ref-filename="llvm..AMDGPU..V_MAC_F16_e64">V_MAC_F16_e64</a> ||</td></tr>
<tr><th id="2758">2758</th><td>          <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F32_e64" title='llvm::AMDGPU::V_FMAC_F32_e64' data-ref="llvm::AMDGPU::V_FMAC_F32_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F32_e64">V_FMAC_F32_e64</a> ||</td></tr>
<tr><th id="2759">2759</th><td>          <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F16_e64" title='llvm::AMDGPU::V_FMAC_F16_e64' data-ref="llvm::AMDGPU::V_FMAC_F16_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F16_e64">V_FMAC_F16_e64</a>)</td></tr>
<tr><th id="2760">2760</th><td>        <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15untieRegOperandEj" title='llvm::MachineInstr::untieRegOperand' data-ref="_ZN4llvm12MachineInstr15untieRegOperandEj" data-ref-filename="_ZN4llvm12MachineInstr15untieRegOperandEj">untieRegOperand</a>(</td></tr>
<tr><th id="2761">2761</th><td>            <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2" title='llvm::AMDGPU::OpName::src2' data-ref="llvm::AMDGPU::OpName::src2" data-ref-filename="llvm..AMDGPU..OpName..src2">src2</a>));</td></tr>
<tr><th id="2762">2762</th><td></td></tr>
<tr><th id="2763">2763</th><td>      <a class="local col2 ref" href="#482Src1" title='Src1' data-ref="482Src1" data-ref-filename="482Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col5 ref" href="#485Imm" title='Imm' data-ref="485Imm" data-ref-filename="485Imm">Imm</a>);</td></tr>
<tr><th id="2764">2764</th><td></td></tr>
<tr><th id="2765">2765</th><td>      <a class="tu ref fn" href="#_ZL17removeModOperandsRN4llvm12MachineInstrE" title='removeModOperands' data-use='c' data-ref="_ZL17removeModOperandsRN4llvm12MachineInstrE" data-ref-filename="_ZL17removeModOperandsRN4llvm12MachineInstrE">removeModOperands</a>(<span class='refarg'><a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a></span>);</td></tr>
<tr><th id="2766">2766</th><td>      <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#484NewOpc" title='NewOpc' data-ref="484NewOpc" data-ref-filename="484NewOpc">NewOpc</a>));</td></tr>
<tr><th id="2767">2767</th><td></td></tr>
<tr><th id="2768">2768</th><td>      <em>bool</em> <dfn class="local col8 decl" id="488DeleteDef" title='DeleteDef' data-type='bool' data-ref="488DeleteDef" data-ref-filename="488DeleteDef">DeleteDef</dfn> = <a class="local col1 ref" href="#471MRI" title='MRI' data-ref="471MRI" data-ref-filename="471MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#470Reg" title='Reg' data-ref="470Reg" data-ref-filename="470Reg">Reg</a>);</td></tr>
<tr><th id="2769">2769</th><td>      <b>if</b> (<a class="local col8 ref" href="#488DeleteDef" title='DeleteDef' data-ref="488DeleteDef" data-ref-filename="488DeleteDef">DeleteDef</a>)</td></tr>
<tr><th id="2770">2770</th><td>        <a class="local col9 ref" href="#469DefMI" title='DefMI' data-ref="469DefMI" data-ref-filename="469DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2771">2771</th><td></td></tr>
<tr><th id="2772">2772</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2773">2773</th><td>    }</td></tr>
<tr><th id="2774">2774</th><td></td></tr>
<tr><th id="2775">2775</th><td>    <i>// Added part is the constant: Use v_madak_{f16, f32}.</i></td></tr>
<tr><th id="2776">2776</th><td>    <b>if</b> (<a class="local col3 ref" href="#483Src2" title='Src2' data-ref="483Src2" data-ref-filename="483Src2">Src2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#483Src2" title='Src2' data-ref="483Src2" data-ref-filename="483Src2">Src2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col0 ref" href="#470Reg" title='Reg' data-ref="470Reg" data-ref-filename="470Reg">Reg</a>) {</td></tr>
<tr><th id="2777">2777</th><td>      <i>// Not allowed to use constant bus for another operand.</i></td></tr>
<tr><th id="2778">2778</th><td><i>      // We can however allow an inline immediate as src0.</i></td></tr>
<tr><th id="2779">2779</th><td>      <em>bool</em> <dfn class="local col9 decl" id="489Src0Inlined" title='Src0Inlined' data-type='bool' data-ref="489Src0Inlined" data-ref-filename="489Src0Inlined">Src0Inlined</dfn> = <b>false</b>;</td></tr>
<tr><th id="2780">2780</th><td>      <b>if</b> (<a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="2781">2781</th><td>        <i>// Try to inline constant if possible.</i></td></tr>
<tr><th id="2782">2782</th><td><i>        // If the Def moves immediate and the use is single</i></td></tr>
<tr><th id="2783">2783</th><td><i>        // We are saving VGPR here.</i></td></tr>
<tr><th id="2784">2784</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="490Def" title='Def' data-type='llvm::MachineInstr *' data-ref="490Def" data-ref-filename="490Def">Def</dfn> = <a class="local col1 ref" href="#471MRI" title='MRI' data-ref="471MRI" data-ref-filename="471MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2785">2785</th><td>        <b>if</b> (<a class="local col0 ref" href="#490Def" title='Def' data-ref="490Def" data-ref-filename="490Def">Def</a> &amp;&amp; <a class="local col0 ref" href="#490Def" title='Def' data-ref="490Def" data-ref-filename="490Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>() &amp;&amp;</td></tr>
<tr><th id="2786">2786</th><td>          <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE">isInlineConstant</a>(<a class="local col0 ref" href="#490Def" title='Def' data-ref="490Def" data-ref-filename="490Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="2787">2787</th><td>          <a class="local col1 ref" href="#471MRI" title='MRI' data-ref="471MRI" data-ref-filename="471MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE">hasOneUse</a>(<a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="2788">2788</th><td>          <a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col0 ref" href="#490Def" title='Def' data-ref="490Def" data-ref-filename="490Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2789">2789</th><td>          <a class="local col9 ref" href="#489Src0Inlined" title='Src0Inlined' data-ref="489Src0Inlined" data-ref-filename="489Src0Inlined">Src0Inlined</a> = <b>true</b>;</td></tr>
<tr><th id="2790">2790</th><td>        } <b>else</b> <b>if</b> ((<a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>() &amp;&amp;</td></tr>
<tr><th id="2791">2791</th><td>                    (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" data-ref-filename="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</a>(<a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a>) &lt;= <var>1</var> &amp;&amp;</td></tr>
<tr><th id="2792">2792</th><td>                     <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))) ||</td></tr>
<tr><th id="2793">2793</th><td>                   (<a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp;</td></tr>
<tr><th id="2794">2794</th><td>                    (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" data-ref-filename="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</a>(<a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a>) &lt;= <var>1</var> &amp;&amp;</td></tr>
<tr><th id="2795">2795</th><td>                     <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col1 ref" href="#471MRI" title='MRI' data-ref="471MRI" data-ref-filename="471MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))))</td></tr>
<tr><th id="2796">2796</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2797">2797</th><td>          <i>// VGPR is okay as Src0 - fallthrough</i></td></tr>
<tr><th id="2798">2798</th><td>      }</td></tr>
<tr><th id="2799">2799</th><td></td></tr>
<tr><th id="2800">2800</th><td>      <b>if</b> (<a class="local col2 ref" href="#482Src1" title='Src1' data-ref="482Src1" data-ref-filename="482Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col9 ref" href="#489Src0Inlined" title='Src0Inlined' data-ref="489Src0Inlined" data-ref-filename="489Src0Inlined">Src0Inlined</a> ) {</td></tr>
<tr><th id="2801">2801</th><td>        <i>// We have one slot for inlinable constant so far - try to fill it</i></td></tr>
<tr><th id="2802">2802</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="491Def" title='Def' data-type='llvm::MachineInstr *' data-ref="491Def" data-ref-filename="491Def">Def</dfn> = <a class="local col1 ref" href="#471MRI" title='MRI' data-ref="471MRI" data-ref-filename="471MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col2 ref" href="#482Src1" title='Src1' data-ref="482Src1" data-ref-filename="482Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2803">2803</th><td>        <b>if</b> (<a class="local col1 ref" href="#491Def" title='Def' data-ref="491Def" data-ref-filename="491Def">Def</a> &amp;&amp; <a class="local col1 ref" href="#491Def" title='Def' data-ref="491Def" data-ref-filename="491Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>() &amp;&amp;</td></tr>
<tr><th id="2804">2804</th><td>            <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE">isInlineConstant</a>(<a class="local col1 ref" href="#491Def" title='Def' data-ref="491Def" data-ref-filename="491Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="2805">2805</th><td>            <a class="local col1 ref" href="#471MRI" title='MRI' data-ref="471MRI" data-ref-filename="471MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE">hasOneUse</a>(<a class="local col2 ref" href="#482Src1" title='Src1' data-ref="482Src1" data-ref-filename="482Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="2806">2806</th><td>            <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstruction' data-ref="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj">commuteInstruction</a>(<span class='refarg'><a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a></span>)) {</td></tr>
<tr><th id="2807">2807</th><td>            <a class="local col9 ref" href="#479Src0" title='Src0' data-ref="479Src0" data-ref-filename="479Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col1 ref" href="#491Def" title='Def' data-ref="491Def" data-ref-filename="491Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2808">2808</th><td>        } <b>else</b> <b>if</b> ((<a class="local col2 ref" href="#482Src1" title='Src1' data-ref="482Src1" data-ref-filename="482Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>() &amp;&amp;</td></tr>
<tr><th id="2809">2809</th><td>                    <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#482Src1" title='Src1' data-ref="482Src1" data-ref-filename="482Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))) ||</td></tr>
<tr><th id="2810">2810</th><td>                   (<a class="local col2 ref" href="#482Src1" title='Src1' data-ref="482Src1" data-ref-filename="482Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp;</td></tr>
<tr><th id="2811">2811</th><td>                    <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col1 ref" href="#471MRI" title='MRI' data-ref="471MRI" data-ref-filename="471MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col2 ref" href="#482Src1" title='Src1' data-ref="482Src1" data-ref-filename="482Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))))</td></tr>
<tr><th id="2812">2812</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2813">2813</th><td>          <i>// VGPR is okay as Src1 - fallthrough</i></td></tr>
<tr><th id="2814">2814</th><td>      }</td></tr>
<tr><th id="2815">2815</th><td></td></tr>
<tr><th id="2816">2816</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="492NewOpc" title='NewOpc' data-type='unsigned int' data-ref="492NewOpc" data-ref-filename="492NewOpc">NewOpc</dfn> =</td></tr>
<tr><th id="2817">2817</th><td>        <a class="local col1 ref" href="#481IsFMA" title='IsFMA' data-ref="481IsFMA" data-ref-filename="481IsFMA">IsFMA</a> ? (<a class="local col0 ref" href="#480IsF32" title='IsF32' data-ref="480IsF32" data-ref-filename="480IsF32">IsF32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAAK_F32" title='llvm::AMDGPU::V_FMAAK_F32' data-ref="llvm::AMDGPU::V_FMAAK_F32" data-ref-filename="llvm..AMDGPU..V_FMAAK_F32">V_FMAAK_F32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAAK_F16" title='llvm::AMDGPU::V_FMAAK_F16' data-ref="llvm::AMDGPU::V_FMAAK_F16" data-ref-filename="llvm..AMDGPU..V_FMAAK_F16">V_FMAAK_F16</a>)</td></tr>
<tr><th id="2818">2818</th><td>              : (<a class="local col0 ref" href="#480IsF32" title='IsF32' data-ref="480IsF32" data-ref-filename="480IsF32">IsF32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MADAK_F32" title='llvm::AMDGPU::V_MADAK_F32' data-ref="llvm::AMDGPU::V_MADAK_F32" data-ref-filename="llvm..AMDGPU..V_MADAK_F32">V_MADAK_F32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MADAK_F16" title='llvm::AMDGPU::V_MADAK_F16' data-ref="llvm::AMDGPU::V_MADAK_F16" data-ref-filename="llvm..AMDGPU..V_MADAK_F16">V_MADAK_F16</a>);</td></tr>
<tr><th id="2819">2819</th><td>      <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col2 ref" href="#492NewOpc" title='NewOpc' data-ref="492NewOpc" data-ref-filename="492NewOpc">NewOpc</a>) == -<var>1</var>)</td></tr>
<tr><th id="2820">2820</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2821">2821</th><td></td></tr>
<tr><th id="2822">2822</th><td>      <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="493Imm" title='Imm' data-type='const int64_t' data-ref="493Imm" data-ref-filename="493Imm">Imm</dfn> = <a class="local col2 ref" href="#472ImmOp" title='ImmOp' data-ref="472ImmOp" data-ref-filename="472ImmOp">ImmOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2823">2823</th><td></td></tr>
<tr><th id="2824">2824</th><td>      <i>// FIXME: This would be a lot easier if we could return a new instruction</i></td></tr>
<tr><th id="2825">2825</th><td><i>      // instead of having to modify in place.</i></td></tr>
<tr><th id="2826">2826</th><td><i></i></td></tr>
<tr><th id="2827">2827</th><td><i>      // Remove these first since they are at the end.</i></td></tr>
<tr><th id="2828">2828</th><td>      <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(</td></tr>
<tr><th id="2829">2829</th><td>          <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::omod" title='llvm::AMDGPU::OpName::omod' data-ref="llvm::AMDGPU::OpName::omod" data-ref-filename="llvm..AMDGPU..OpName..omod">omod</a>));</td></tr>
<tr><th id="2830">2830</th><td>      <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(</td></tr>
<tr><th id="2831">2831</th><td>          <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::clamp" title='llvm::AMDGPU::OpName::clamp' data-ref="llvm::AMDGPU::OpName::clamp" data-ref-filename="llvm..AMDGPU..OpName..clamp">clamp</a>));</td></tr>
<tr><th id="2832">2832</th><td></td></tr>
<tr><th id="2833">2833</th><td>      <b>if</b> (<a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F32_e64" title='llvm::AMDGPU::V_MAC_F32_e64' data-ref="llvm::AMDGPU::V_MAC_F32_e64" data-ref-filename="llvm..AMDGPU..V_MAC_F32_e64">V_MAC_F32_e64</a> ||</td></tr>
<tr><th id="2834">2834</th><td>          <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F16_e64" title='llvm::AMDGPU::V_MAC_F16_e64' data-ref="llvm::AMDGPU::V_MAC_F16_e64" data-ref-filename="llvm..AMDGPU..V_MAC_F16_e64">V_MAC_F16_e64</a> ||</td></tr>
<tr><th id="2835">2835</th><td>          <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F32_e64" title='llvm::AMDGPU::V_FMAC_F32_e64' data-ref="llvm::AMDGPU::V_FMAC_F32_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F32_e64">V_FMAC_F32_e64</a> ||</td></tr>
<tr><th id="2836">2836</th><td>          <a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F16_e64" title='llvm::AMDGPU::V_FMAC_F16_e64' data-ref="llvm::AMDGPU::V_FMAC_F16_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F16_e64">V_FMAC_F16_e64</a>)</td></tr>
<tr><th id="2837">2837</th><td>        <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15untieRegOperandEj" title='llvm::MachineInstr::untieRegOperand' data-ref="_ZN4llvm12MachineInstr15untieRegOperandEj" data-ref-filename="_ZN4llvm12MachineInstr15untieRegOperandEj">untieRegOperand</a>(</td></tr>
<tr><th id="2838">2838</th><td>            <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col3 ref" href="#473Opc" title='Opc' data-ref="473Opc" data-ref-filename="473Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2" title='llvm::AMDGPU::OpName::src2' data-ref="llvm::AMDGPU::OpName::src2" data-ref-filename="llvm..AMDGPU..OpName..src2">src2</a>));</td></tr>
<tr><th id="2839">2839</th><td></td></tr>
<tr><th id="2840">2840</th><td>      <i>// ChangingToImmediate adds Src2 back to the instruction.</i></td></tr>
<tr><th id="2841">2841</th><td>      <a class="local col3 ref" href="#483Src2" title='Src2' data-ref="483Src2" data-ref-filename="483Src2">Src2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col3 ref" href="#493Imm" title='Imm' data-ref="493Imm" data-ref-filename="493Imm">Imm</a>);</td></tr>
<tr><th id="2842">2842</th><td></td></tr>
<tr><th id="2843">2843</th><td>      <i>// These come before src2.</i></td></tr>
<tr><th id="2844">2844</th><td>      <a class="tu ref fn" href="#_ZL17removeModOperandsRN4llvm12MachineInstrE" title='removeModOperands' data-use='c' data-ref="_ZL17removeModOperandsRN4llvm12MachineInstrE" data-ref-filename="_ZL17removeModOperandsRN4llvm12MachineInstrE">removeModOperands</a>(<span class='refarg'><a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a></span>);</td></tr>
<tr><th id="2845">2845</th><td>      <a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#492NewOpc" title='NewOpc' data-ref="492NewOpc" data-ref-filename="492NewOpc">NewOpc</a>));</td></tr>
<tr><th id="2846">2846</th><td>      <i>// It might happen that UseMI was commuted</i></td></tr>
<tr><th id="2847">2847</th><td><i>      // and we now have SGPR as SRC1. If so 2 inlined</i></td></tr>
<tr><th id="2848">2848</th><td><i>      // constant and SGPR are illegal.</i></td></tr>
<tr><th id="2849">2849</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'><a class="local col8 ref" href="#468UseMI" title='UseMI' data-ref="468UseMI" data-ref-filename="468UseMI">UseMI</a></span>);</td></tr>
<tr><th id="2850">2850</th><td></td></tr>
<tr><th id="2851">2851</th><td>      <em>bool</em> <dfn class="local col4 decl" id="494DeleteDef" title='DeleteDef' data-type='bool' data-ref="494DeleteDef" data-ref-filename="494DeleteDef">DeleteDef</dfn> = <a class="local col1 ref" href="#471MRI" title='MRI' data-ref="471MRI" data-ref-filename="471MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#470Reg" title='Reg' data-ref="470Reg" data-ref-filename="470Reg">Reg</a>);</td></tr>
<tr><th id="2852">2852</th><td>      <b>if</b> (<a class="local col4 ref" href="#494DeleteDef" title='DeleteDef' data-ref="494DeleteDef" data-ref-filename="494DeleteDef">DeleteDef</a>)</td></tr>
<tr><th id="2853">2853</th><td>        <a class="local col9 ref" href="#469DefMI" title='DefMI' data-ref="469DefMI" data-ref-filename="469DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2854">2854</th><td></td></tr>
<tr><th id="2855">2855</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2856">2856</th><td>    }</td></tr>
<tr><th id="2857">2857</th><td>  }</td></tr>
<tr><th id="2858">2858</th><td></td></tr>
<tr><th id="2859">2859</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2860">2860</th><td>}</td></tr>
<tr><th id="2861">2861</th><td></td></tr>
<tr><th id="2862">2862</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="2863">2863</th><td><dfn class="tu decl def fn" id="_ZL26memOpsHaveSameBaseOperandsN4llvm8ArrayRefIPKNS_14MachineOperandEEES4_" title='memOpsHaveSameBaseOperands' data-type='bool memOpsHaveSameBaseOperands(ArrayRef&lt;const llvm::MachineOperand *&gt; BaseOps1, ArrayRef&lt;const llvm::MachineOperand *&gt; BaseOps2)' data-ref="_ZL26memOpsHaveSameBaseOperandsN4llvm8ArrayRefIPKNS_14MachineOperandEEES4_" data-ref-filename="_ZL26memOpsHaveSameBaseOperandsN4llvm8ArrayRefIPKNS_14MachineOperandEEES4_">memOpsHaveSameBaseOperands</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col5 decl" id="495BaseOps1" title='BaseOps1' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="495BaseOps1" data-ref-filename="495BaseOps1">BaseOps1</dfn>,</td></tr>
<tr><th id="2864">2864</th><td>                           <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col6 decl" id="496BaseOps2" title='BaseOps2' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="496BaseOps2" data-ref-filename="496BaseOps2">BaseOps2</dfn>) {</td></tr>
<tr><th id="2865">2865</th><td>  <b>if</b> (<a class="local col5 ref" href="#495BaseOps1" title='BaseOps1' data-ref="495BaseOps1" data-ref-filename="495BaseOps1">BaseOps1</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <a class="local col6 ref" href="#496BaseOps2" title='BaseOps2' data-ref="496BaseOps2" data-ref-filename="496BaseOps2">BaseOps2</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>())</td></tr>
<tr><th id="2866">2866</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2867">2867</th><td>  <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="local col7 decl" id="497I" title='I' data-type='size_t' data-ref="497I" data-ref-filename="497I">I</dfn> = <var>0</var>, <dfn class="local col8 decl" id="498E" title='E' data-type='size_t' data-ref="498E" data-ref-filename="498E">E</dfn> = <a class="local col5 ref" href="#495BaseOps1" title='BaseOps1' data-ref="495BaseOps1" data-ref-filename="495BaseOps1">BaseOps1</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col7 ref" href="#497I" title='I' data-ref="497I" data-ref-filename="497I">I</a> &lt; <a class="local col8 ref" href="#498E" title='E' data-ref="498E" data-ref-filename="498E">E</a>; ++<a class="local col7 ref" href="#497I" title='I' data-ref="497I" data-ref-filename="497I">I</a>) {</td></tr>
<tr><th id="2868">2868</th><td>    <b>if</b> (!<a class="local col5 ref" href="#495BaseOps1" title='BaseOps1' data-ref="495BaseOps1" data-ref-filename="495BaseOps1">BaseOps1</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#497I" title='I' data-ref="497I" data-ref-filename="497I">I</a>]</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(*<a class="local col6 ref" href="#496BaseOps2" title='BaseOps2' data-ref="496BaseOps2" data-ref-filename="496BaseOps2">BaseOps2</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#497I" title='I' data-ref="497I" data-ref-filename="497I">I</a>]</a>))</td></tr>
<tr><th id="2869">2869</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2870">2870</th><td>  }</td></tr>
<tr><th id="2871">2871</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2872">2872</th><td>}</td></tr>
<tr><th id="2873">2873</th><td></td></tr>
<tr><th id="2874">2874</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL19offsetsDoNotOverlapiiii" title='offsetsDoNotOverlap' data-type='bool offsetsDoNotOverlap(int WidthA, int OffsetA, int WidthB, int OffsetB)' data-ref="_ZL19offsetsDoNotOverlapiiii" data-ref-filename="_ZL19offsetsDoNotOverlapiiii">offsetsDoNotOverlap</dfn>(<em>int</em> <dfn class="local col9 decl" id="499WidthA" title='WidthA' data-type='int' data-ref="499WidthA" data-ref-filename="499WidthA">WidthA</dfn>, <em>int</em> <dfn class="local col0 decl" id="500OffsetA" title='OffsetA' data-type='int' data-ref="500OffsetA" data-ref-filename="500OffsetA">OffsetA</dfn>,</td></tr>
<tr><th id="2875">2875</th><td>                                <em>int</em> <dfn class="local col1 decl" id="501WidthB" title='WidthB' data-type='int' data-ref="501WidthB" data-ref-filename="501WidthB">WidthB</dfn>, <em>int</em> <dfn class="local col2 decl" id="502OffsetB" title='OffsetB' data-type='int' data-ref="502OffsetB" data-ref-filename="502OffsetB">OffsetB</dfn>) {</td></tr>
<tr><th id="2876">2876</th><td>  <em>int</em> <dfn class="local col3 decl" id="503LowOffset" title='LowOffset' data-type='int' data-ref="503LowOffset" data-ref-filename="503LowOffset">LowOffset</dfn> = <a class="local col0 ref" href="#500OffsetA" title='OffsetA' data-ref="500OffsetA" data-ref-filename="500OffsetA">OffsetA</a> &lt; <a class="local col2 ref" href="#502OffsetB" title='OffsetB' data-ref="502OffsetB" data-ref-filename="502OffsetB">OffsetB</a> ? <a class="local col0 ref" href="#500OffsetA" title='OffsetA' data-ref="500OffsetA" data-ref-filename="500OffsetA">OffsetA</a> : <a class="local col2 ref" href="#502OffsetB" title='OffsetB' data-ref="502OffsetB" data-ref-filename="502OffsetB">OffsetB</a>;</td></tr>
<tr><th id="2877">2877</th><td>  <em>int</em> <dfn class="local col4 decl" id="504HighOffset" title='HighOffset' data-type='int' data-ref="504HighOffset" data-ref-filename="504HighOffset">HighOffset</dfn> = <a class="local col0 ref" href="#500OffsetA" title='OffsetA' data-ref="500OffsetA" data-ref-filename="500OffsetA">OffsetA</a> &lt; <a class="local col2 ref" href="#502OffsetB" title='OffsetB' data-ref="502OffsetB" data-ref-filename="502OffsetB">OffsetB</a> ? <a class="local col2 ref" href="#502OffsetB" title='OffsetB' data-ref="502OffsetB" data-ref-filename="502OffsetB">OffsetB</a> : <a class="local col0 ref" href="#500OffsetA" title='OffsetA' data-ref="500OffsetA" data-ref-filename="500OffsetA">OffsetA</a>;</td></tr>
<tr><th id="2878">2878</th><td>  <em>int</em> <dfn class="local col5 decl" id="505LowWidth" title='LowWidth' data-type='int' data-ref="505LowWidth" data-ref-filename="505LowWidth">LowWidth</dfn> = (<a class="local col3 ref" href="#503LowOffset" title='LowOffset' data-ref="503LowOffset" data-ref-filename="503LowOffset">LowOffset</a> == <a class="local col0 ref" href="#500OffsetA" title='OffsetA' data-ref="500OffsetA" data-ref-filename="500OffsetA">OffsetA</a>) ? <a class="local col9 ref" href="#499WidthA" title='WidthA' data-ref="499WidthA" data-ref-filename="499WidthA">WidthA</a> : <a class="local col1 ref" href="#501WidthB" title='WidthB' data-ref="501WidthB" data-ref-filename="501WidthB">WidthB</a>;</td></tr>
<tr><th id="2879">2879</th><td>  <b>return</b> <a class="local col3 ref" href="#503LowOffset" title='LowOffset' data-ref="503LowOffset" data-ref-filename="503LowOffset">LowOffset</a> + <a class="local col5 ref" href="#505LowWidth" title='LowWidth' data-ref="505LowWidth" data-ref-filename="505LowWidth">LowWidth</a> &lt;= <a class="local col4 ref" href="#504HighOffset" title='HighOffset' data-ref="504HighOffset" data-ref-filename="504HighOffset">HighOffset</a>;</td></tr>
<tr><th id="2880">2880</th><td>}</td></tr>
<tr><th id="2881">2881</th><td></td></tr>
<tr><th id="2882">2882</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" title='llvm::SIInstrInfo::checkInstOffsetsDoNotOverlap' data-ref="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_">checkInstOffsetsDoNotOverlap</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="506MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="506MIa" data-ref-filename="506MIa">MIa</dfn>,</td></tr>
<tr><th id="2883">2883</th><td>                                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="507MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="507MIb" data-ref-filename="507MIb">MIb</dfn>) <em>const</em> {</td></tr>
<tr><th id="2884">2884</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="508BaseOps0" title='BaseOps0' data-type='SmallVector&lt;const llvm::MachineOperand *, 4&gt;' data-ref="508BaseOps0" data-ref-filename="508BaseOps0">BaseOps0</dfn>, <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="509BaseOps1" title='BaseOps1' data-type='SmallVector&lt;const llvm::MachineOperand *, 4&gt;' data-ref="509BaseOps1" data-ref-filename="509BaseOps1">BaseOps1</dfn>;</td></tr>
<tr><th id="2885">2885</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="510Offset0" title='Offset0' data-type='int64_t' data-ref="510Offset0" data-ref-filename="510Offset0">Offset0</dfn>, <dfn class="local col1 decl" id="511Offset1" title='Offset1' data-type='int64_t' data-ref="511Offset1" data-ref-filename="511Offset1">Offset1</dfn>;</td></tr>
<tr><th id="2886">2886</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="512Dummy0" title='Dummy0' data-type='unsigned int' data-ref="512Dummy0" data-ref-filename="512Dummy0">Dummy0</dfn>, <dfn class="local col3 decl" id="513Dummy1" title='Dummy1' data-type='unsigned int' data-ref="513Dummy1" data-ref-filename="513Dummy1">Dummy1</dfn>;</td></tr>
<tr><th id="2887">2887</th><td>  <em>bool</em> <dfn class="local col4 decl" id="514Offset0IsScalable" title='Offset0IsScalable' data-type='bool' data-ref="514Offset0IsScalable" data-ref-filename="514Offset0IsScalable">Offset0IsScalable</dfn>, <dfn class="local col5 decl" id="515Offset1IsScalable" title='Offset1IsScalable' data-type='bool' data-ref="515Offset1IsScalable" data-ref-filename="515Offset1IsScalable">Offset1IsScalable</dfn>;</td></tr>
<tr><th id="2888">2888</th><td>  <b>if</b> (!<a class="virtual member fn" href="#_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::SIInstrInfo::getMemOperandsWithOffsetWidth' data-ref="_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandsWithOffsetWidth</a>(<a class="local col6 ref" href="#506MIa" title='MIa' data-ref="506MIa" data-ref-filename="506MIa">MIa</a>, <span class='refarg'><a class="local col8 ref" href="#508BaseOps0" title='BaseOps0' data-ref="508BaseOps0" data-ref-filename="508BaseOps0">BaseOps0</a></span>, <span class='refarg'><a class="local col0 ref" href="#510Offset0" title='Offset0' data-ref="510Offset0" data-ref-filename="510Offset0">Offset0</a></span>, <span class='refarg'><a class="local col4 ref" href="#514Offset0IsScalable" title='Offset0IsScalable' data-ref="514Offset0IsScalable" data-ref-filename="514Offset0IsScalable">Offset0IsScalable</a></span>,</td></tr>
<tr><th id="2889">2889</th><td>                                     <span class='refarg'><a class="local col2 ref" href="#512Dummy0" title='Dummy0' data-ref="512Dummy0" data-ref-filename="512Dummy0">Dummy0</a></span>, &amp;<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>) ||</td></tr>
<tr><th id="2890">2890</th><td>      !<a class="virtual member fn" href="#_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::SIInstrInfo::getMemOperandsWithOffsetWidth' data-ref="_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandsWithOffsetWidth</a>(<a class="local col7 ref" href="#507MIb" title='MIb' data-ref="507MIb" data-ref-filename="507MIb">MIb</a>, <span class='refarg'><a class="local col9 ref" href="#509BaseOps1" title='BaseOps1' data-ref="509BaseOps1" data-ref-filename="509BaseOps1">BaseOps1</a></span>, <span class='refarg'><a class="local col1 ref" href="#511Offset1" title='Offset1' data-ref="511Offset1" data-ref-filename="511Offset1">Offset1</a></span>, <span class='refarg'><a class="local col5 ref" href="#515Offset1IsScalable" title='Offset1IsScalable' data-ref="515Offset1IsScalable" data-ref-filename="515Offset1IsScalable">Offset1IsScalable</a></span>,</td></tr>
<tr><th id="2891">2891</th><td>                                     <span class='refarg'><a class="local col3 ref" href="#513Dummy1" title='Dummy1' data-ref="513Dummy1" data-ref-filename="513Dummy1">Dummy1</a></span>, &amp;<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>))</td></tr>
<tr><th id="2892">2892</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2893">2893</th><td></td></tr>
<tr><th id="2894">2894</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL26memOpsHaveSameBaseOperandsN4llvm8ArrayRefIPKNS_14MachineOperandEEES4_" title='memOpsHaveSameBaseOperands' data-use='c' data-ref="_ZL26memOpsHaveSameBaseOperandsN4llvm8ArrayRefIPKNS_14MachineOperandEEES4_" data-ref-filename="_ZL26memOpsHaveSameBaseOperandsN4llvm8ArrayRefIPKNS_14MachineOperandEEES4_">memOpsHaveSameBaseOperands</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col8 ref" href="#508BaseOps0" title='BaseOps0' data-ref="508BaseOps0" data-ref-filename="508BaseOps0">BaseOps0</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col9 ref" href="#509BaseOps1" title='BaseOps1' data-ref="509BaseOps1" data-ref-filename="509BaseOps1">BaseOps1</a>))</td></tr>
<tr><th id="2895">2895</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2896">2896</th><td></td></tr>
<tr><th id="2897">2897</th><td>  <b>if</b> (!<a class="local col6 ref" href="#506MIa" title='MIa' data-ref="506MIa" data-ref-filename="506MIa">MIa</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>() || !<a class="local col7 ref" href="#507MIb" title='MIb' data-ref="507MIb" data-ref-filename="507MIb">MIb</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>()) {</td></tr>
<tr><th id="2898">2898</th><td>    <i>// FIXME: Handle ds_read2 / ds_write2.</i></td></tr>
<tr><th id="2899">2899</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2900">2900</th><td>  }</td></tr>
<tr><th id="2901">2901</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="516Width0" title='Width0' data-type='unsigned int' data-ref="516Width0" data-ref-filename="516Width0">Width0</dfn> = <a class="local col6 ref" href="#506MIa" title='MIa' data-ref="506MIa" data-ref-filename="506MIa">MIa</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>().<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv" data-ref-filename="_ZNK4llvm8ArrayRef5frontEv">front</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="2902">2902</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="517Width1" title='Width1' data-type='unsigned int' data-ref="517Width1" data-ref-filename="517Width1">Width1</dfn> = <a class="local col7 ref" href="#507MIb" title='MIb' data-ref="507MIb" data-ref-filename="507MIb">MIb</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>().<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv" data-ref-filename="_ZNK4llvm8ArrayRef5frontEv">front</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="2903">2903</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL19offsetsDoNotOverlapiiii" title='offsetsDoNotOverlap' data-use='c' data-ref="_ZL19offsetsDoNotOverlapiiii" data-ref-filename="_ZL19offsetsDoNotOverlapiiii">offsetsDoNotOverlap</a>(<a class="local col6 ref" href="#516Width0" title='Width0' data-ref="516Width0" data-ref-filename="516Width0">Width0</a>, <a class="local col0 ref" href="#510Offset0" title='Offset0' data-ref="510Offset0" data-ref-filename="510Offset0">Offset0</a>, <a class="local col7 ref" href="#517Width1" title='Width1' data-ref="517Width1" data-ref-filename="517Width1">Width1</a>, <a class="local col1 ref" href="#511Offset1" title='Offset1' data-ref="511Offset1" data-ref-filename="511Offset1">Offset1</a>);</td></tr>
<tr><th id="2904">2904</th><td>}</td></tr>
<tr><th id="2905">2905</th><td></td></tr>
<tr><th id="2906">2906</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_" title='llvm::SIInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_">areMemAccessesTriviallyDisjoint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="518MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="518MIa" data-ref-filename="518MIa">MIa</dfn>,</td></tr>
<tr><th id="2907">2907</th><td>                                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="519MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="519MIb" data-ref-filename="519MIb">MIb</dfn>) <em>const</em> {</td></tr>
<tr><th id="2908">2908</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MIa.mayLoadOrStore() &amp;&amp;</td></tr>
<tr><th id="2909">2909</th><td>         <q>"MIa must load from or modify a memory location"</q>);</td></tr>
<tr><th id="2910">2910</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MIb.mayLoadOrStore() &amp;&amp;</td></tr>
<tr><th id="2911">2911</th><td>         <q>"MIb must load from or modify a memory location"</q>);</td></tr>
<tr><th id="2912">2912</th><td></td></tr>
<tr><th id="2913">2913</th><td>  <b>if</b> (<a class="local col8 ref" href="#518MIa" title='MIa' data-ref="518MIa" data-ref-filename="518MIa">MIa</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" data-ref-filename="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" data-ref-filename="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>())</td></tr>
<tr><th id="2914">2914</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2915">2915</th><td></td></tr>
<tr><th id="2916">2916</th><td>  <i>// XXX - Can we relax this between address spaces?</i></td></tr>
<tr><th id="2917">2917</th><td>  <b>if</b> (<a class="local col8 ref" href="#518MIa" title='MIa' data-ref="518MIa" data-ref-filename="518MIa">MIa</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" data-ref-filename="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() || <a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" data-ref-filename="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="2918">2918</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2919">2919</th><td></td></tr>
<tr><th id="2920">2920</th><td>  <i>// TODO: Should we check the address space from the MachineMemOperand? That</i></td></tr>
<tr><th id="2921">2921</th><td><i>  // would allow us to distinguish objects we know don't alias based on the</i></td></tr>
<tr><th id="2922">2922</th><td><i>  // underlying address space, even if it was lowered to a different one,</i></td></tr>
<tr><th id="2923">2923</th><td><i>  // e.g. private accesses lowered to use MUBUF instructions on a scratch</i></td></tr>
<tr><th id="2924">2924</th><td><i>  // buffer.</i></td></tr>
<tr><th id="2925">2925</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col8 ref" href="#518MIa" title='MIa' data-ref="518MIa" data-ref-filename="518MIa">MIa</a>)) {</td></tr>
<tr><th id="2926">2926</th><td>    <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>))</td></tr>
<tr><th id="2927">2927</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" title='llvm::SIInstrInfo::checkInstOffsetsDoNotOverlap' data-ref="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_">checkInstOffsetsDoNotOverlap</a>(<a class="local col8 ref" href="#518MIa" title='MIa' data-ref="518MIa" data-ref-filename="518MIa">MIa</a>, <a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>);</td></tr>
<tr><th id="2928">2928</th><td></td></tr>
<tr><th id="2929">2929</th><td>    <b>return</b> !<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSegmentSpecificFLAT' data-ref="_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE">isSegmentSpecificFLAT</a>(<a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>);</td></tr>
<tr><th id="2930">2930</th><td>  }</td></tr>
<tr><th id="2931">2931</th><td></td></tr>
<tr><th id="2932">2932</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col8 ref" href="#518MIa" title='MIa' data-ref="518MIa" data-ref-filename="518MIa">MIa</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col8 ref" href="#518MIa" title='MIa' data-ref="518MIa" data-ref-filename="518MIa">MIa</a>)) {</td></tr>
<tr><th id="2933">2933</th><td>    <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>))</td></tr>
<tr><th id="2934">2934</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" title='llvm::SIInstrInfo::checkInstOffsetsDoNotOverlap' data-ref="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_">checkInstOffsetsDoNotOverlap</a>(<a class="local col8 ref" href="#518MIa" title='MIa' data-ref="518MIa" data-ref-filename="518MIa">MIa</a>, <a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>);</td></tr>
<tr><th id="2935">2935</th><td></td></tr>
<tr><th id="2936">2936</th><td>    <b>return</b> !<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>) &amp;&amp; !<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>);</td></tr>
<tr><th id="2937">2937</th><td>  }</td></tr>
<tr><th id="2938">2938</th><td></td></tr>
<tr><th id="2939">2939</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col8 ref" href="#518MIa" title='MIa' data-ref="518MIa" data-ref-filename="518MIa">MIa</a>)) {</td></tr>
<tr><th id="2940">2940</th><td>    <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>))</td></tr>
<tr><th id="2941">2941</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" title='llvm::SIInstrInfo::checkInstOffsetsDoNotOverlap' data-ref="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_">checkInstOffsetsDoNotOverlap</a>(<a class="local col8 ref" href="#518MIa" title='MIa' data-ref="518MIa" data-ref-filename="518MIa">MIa</a>, <a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>);</td></tr>
<tr><th id="2942">2942</th><td></td></tr>
<tr><th id="2943">2943</th><td>    <b>return</b> !<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>) &amp;&amp; !<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>) &amp;&amp; !<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>);</td></tr>
<tr><th id="2944">2944</th><td>  }</td></tr>
<tr><th id="2945">2945</th><td></td></tr>
<tr><th id="2946">2946</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col8 ref" href="#518MIa" title='MIa' data-ref="518MIa" data-ref-filename="518MIa">MIa</a>)) {</td></tr>
<tr><th id="2947">2947</th><td>    <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>))</td></tr>
<tr><th id="2948">2948</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" title='llvm::SIInstrInfo::checkInstOffsetsDoNotOverlap' data-ref="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_">checkInstOffsetsDoNotOverlap</a>(<a class="local col8 ref" href="#518MIa" title='MIa' data-ref="518MIa" data-ref-filename="518MIa">MIa</a>, <a class="local col9 ref" href="#519MIb" title='MIb' data-ref="519MIb" data-ref-filename="519MIb">MIb</a>);</td></tr>
<tr><th id="2949">2949</th><td></td></tr>
<tr><th id="2950">2950</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2951">2951</th><td>  }</td></tr>
<tr><th id="2952">2952</th><td></td></tr>
<tr><th id="2953">2953</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2954">2954</th><td>}</td></tr>
<tr><th id="2955">2955</th><td></td></tr>
<tr><th id="2956">2956</th><td><em>static</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="tu decl def fn" id="_ZL14getFoldableImmPKN4llvm14MachineOperandE" title='getFoldableImm' data-type='int64_t getFoldableImm(const llvm::MachineOperand * MO)' data-ref="_ZL14getFoldableImmPKN4llvm14MachineOperandE" data-ref-filename="_ZL14getFoldableImmPKN4llvm14MachineOperandE">getFoldableImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>* <dfn class="local col0 decl" id="520MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="520MO" data-ref-filename="520MO">MO</dfn>) {</td></tr>
<tr><th id="2957">2957</th><td>  <b>if</b> (!<a class="local col0 ref" href="#520MO" title='MO' data-ref="520MO" data-ref-filename="520MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2958">2958</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2959">2959</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="521MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="521MF" data-ref-filename="521MF">MF</dfn> = <a class="local col0 ref" href="#520MO" title='MO' data-ref="520MO" data-ref-filename="520MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2960">2960</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="522MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="522MRI" data-ref-filename="522MRI">MRI</dfn> = <a class="local col1 ref" href="#521MF" title='MF' data-ref="521MF" data-ref-filename="521MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2961">2961</th><td>  <em>auto</em> <dfn class="local col3 decl" id="523Def" title='Def' data-type='llvm::MachineInstr *' data-ref="523Def" data-ref-filename="523Def">Def</dfn> = <a class="local col2 ref" href="#522MRI" title='MRI' data-ref="522MRI" data-ref-filename="522MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col0 ref" href="#520MO" title='MO' data-ref="520MO" data-ref-filename="520MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2962">2962</th><td>  <b>if</b> (<a class="local col3 ref" href="#523Def" title='Def' data-ref="523Def" data-ref-filename="523Def">Def</a> &amp;&amp; <a class="local col3 ref" href="#523Def" title='Def' data-ref="523Def" data-ref-filename="523Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a> &amp;&amp;</td></tr>
<tr><th id="2963">2963</th><td>      <a class="local col3 ref" href="#523Def" title='Def' data-ref="523Def" data-ref-filename="523Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="2964">2964</th><td>    <b>return</b> <a class="local col3 ref" href="#523Def" title='Def' data-ref="523Def" data-ref-filename="523Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2965">2965</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="2966">2966</th><td>}</td></tr>
<tr><th id="2967">2967</th><td></td></tr>
<tr><th id="2968">2968</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_" title='updateLiveVariables' data-type='void updateLiveVariables(llvm::LiveVariables * LV, llvm::MachineInstr &amp; MI, llvm::MachineInstr &amp; NewMI)' data-ref="_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_" data-ref-filename="_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_">updateLiveVariables</dfn>(<a class="type" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a> *<dfn class="local col4 decl" id="524LV" title='LV' data-type='llvm::LiveVariables *' data-ref="524LV" data-ref-filename="524LV">LV</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="525MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="525MI" data-ref-filename="525MI">MI</dfn>,</td></tr>
<tr><th id="2969">2969</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="526NewMI" title='NewMI' data-type='llvm::MachineInstr &amp;' data-ref="526NewMI" data-ref-filename="526NewMI">NewMI</dfn>) {</td></tr>
<tr><th id="2970">2970</th><td>  <b>if</b> (<a class="local col4 ref" href="#524LV" title='LV' data-ref="524LV" data-ref-filename="524LV">LV</a>) {</td></tr>
<tr><th id="2971">2971</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="527NumOps" title='NumOps' data-type='unsigned int' data-ref="527NumOps" data-ref-filename="527NumOps">NumOps</dfn> = <a class="local col5 ref" href="#525MI" title='MI' data-ref="525MI" data-ref-filename="525MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="2972">2972</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="528I" title='I' data-type='unsigned int' data-ref="528I" data-ref-filename="528I">I</dfn> = <var>1</var>; <a class="local col8 ref" href="#528I" title='I' data-ref="528I" data-ref-filename="528I">I</a> &lt; <a class="local col7 ref" href="#527NumOps" title='NumOps' data-ref="527NumOps" data-ref-filename="527NumOps">NumOps</a>; ++<a class="local col8 ref" href="#528I" title='I' data-ref="528I" data-ref-filename="528I">I</a>) {</td></tr>
<tr><th id="2973">2973</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="529Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="529Op" data-ref-filename="529Op">Op</dfn> = <a class="local col5 ref" href="#525MI" title='MI' data-ref="525MI" data-ref-filename="525MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#528I" title='I' data-ref="528I" data-ref-filename="528I">I</a>);</td></tr>
<tr><th id="2974">2974</th><td>      <b>if</b> (<a class="local col9 ref" href="#529Op" title='Op' data-ref="529Op" data-ref-filename="529Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#529Op" title='Op' data-ref="529Op" data-ref-filename="529Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="2975">2975</th><td>        <a class="local col4 ref" href="#524LV" title='LV' data-ref="524LV" data-ref-filename="524LV">LV</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_">replaceKillInstruction</a>(<a class="local col9 ref" href="#529Op" title='Op' data-ref="529Op" data-ref-filename="529Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col5 ref" href="#525MI" title='MI' data-ref="525MI" data-ref-filename="525MI">MI</a></span>, <span class='refarg'><a class="local col6 ref" href="#526NewMI" title='NewMI' data-ref="526NewMI" data-ref-filename="526NewMI">NewMI</a></span>);</td></tr>
<tr><th id="2976">2976</th><td>    }</td></tr>
<tr><th id="2977">2977</th><td>  }</td></tr>
<tr><th id="2978">2978</th><td>}</td></tr>
<tr><th id="2979">2979</th><td></td></tr>
<tr><th id="2980">2980</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_12M1961135" title='llvm::SIInstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_12M1961135" data-ref-filename="_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_12M1961135">convertToThreeAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> &amp;<dfn class="local col0 decl" id="530MBB" title='MBB' data-type='MachineFunction::iterator &amp;' data-ref="530MBB" data-ref-filename="530MBB">MBB</dfn>,</td></tr>
<tr><th id="2981">2981</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="531MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="531MI" data-ref-filename="531MI">MI</dfn>,</td></tr>
<tr><th id="2982">2982</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a> *<dfn class="local col2 decl" id="532LV" title='LV' data-type='llvm::LiveVariables *' data-ref="532LV" data-ref-filename="532LV">LV</dfn>) <em>const</em> {</td></tr>
<tr><th id="2983">2983</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="533Opc" title='Opc' data-type='unsigned int' data-ref="533Opc" data-ref-filename="533Opc">Opc</dfn> = <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2984">2984</th><td>  <em>bool</em> <dfn class="local col4 decl" id="534IsF16" title='IsF16' data-type='bool' data-ref="534IsF16" data-ref-filename="534IsF16">IsF16</dfn> = <b>false</b>;</td></tr>
<tr><th id="2985">2985</th><td>  <em>bool</em> <dfn class="local col5 decl" id="535IsFMA" title='IsFMA' data-type='bool' data-ref="535IsFMA" data-ref-filename="535IsFMA">IsFMA</dfn> = <a class="local col3 ref" href="#533Opc" title='Opc' data-ref="533Opc" data-ref-filename="533Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F32_e32" title='llvm::AMDGPU::V_FMAC_F32_e32' data-ref="llvm::AMDGPU::V_FMAC_F32_e32" data-ref-filename="llvm..AMDGPU..V_FMAC_F32_e32">V_FMAC_F32_e32</a> || <a class="local col3 ref" href="#533Opc" title='Opc' data-ref="533Opc" data-ref-filename="533Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F32_e64" title='llvm::AMDGPU::V_FMAC_F32_e64' data-ref="llvm::AMDGPU::V_FMAC_F32_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F32_e64">V_FMAC_F32_e64</a> ||</td></tr>
<tr><th id="2986">2986</th><td>               <a class="local col3 ref" href="#533Opc" title='Opc' data-ref="533Opc" data-ref-filename="533Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F16_e32" title='llvm::AMDGPU::V_FMAC_F16_e32' data-ref="llvm::AMDGPU::V_FMAC_F16_e32" data-ref-filename="llvm..AMDGPU..V_FMAC_F16_e32">V_FMAC_F16_e32</a> || <a class="local col3 ref" href="#533Opc" title='Opc' data-ref="533Opc" data-ref-filename="533Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F16_e64" title='llvm::AMDGPU::V_FMAC_F16_e64' data-ref="llvm::AMDGPU::V_FMAC_F16_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F16_e64">V_FMAC_F16_e64</a>;</td></tr>
<tr><th id="2987">2987</th><td></td></tr>
<tr><th id="2988">2988</th><td>  <b>switch</b> (<a class="local col3 ref" href="#533Opc" title='Opc' data-ref="533Opc" data-ref-filename="533Opc">Opc</a>) {</td></tr>
<tr><th id="2989">2989</th><td>  <b>default</b>:</td></tr>
<tr><th id="2990">2990</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2991">2991</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F16_e64" title='llvm::AMDGPU::V_MAC_F16_e64' data-ref="llvm::AMDGPU::V_MAC_F16_e64" data-ref-filename="llvm..AMDGPU..V_MAC_F16_e64">V_MAC_F16_e64</a>:</td></tr>
<tr><th id="2992">2992</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F16_e64" title='llvm::AMDGPU::V_FMAC_F16_e64' data-ref="llvm::AMDGPU::V_FMAC_F16_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F16_e64">V_FMAC_F16_e64</a>:</td></tr>
<tr><th id="2993">2993</th><td>    <a class="local col4 ref" href="#534IsF16" title='IsF16' data-ref="534IsF16" data-ref-filename="534IsF16">IsF16</a> = <b>true</b>;</td></tr>
<tr><th id="2994">2994</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2995">2995</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F32_e64" title='llvm::AMDGPU::V_MAC_F32_e64' data-ref="llvm::AMDGPU::V_MAC_F32_e64" data-ref-filename="llvm..AMDGPU..V_MAC_F32_e64">V_MAC_F32_e64</a>:</td></tr>
<tr><th id="2996">2996</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F32_e64" title='llvm::AMDGPU::V_FMAC_F32_e64' data-ref="llvm::AMDGPU::V_FMAC_F32_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F32_e64">V_FMAC_F32_e64</a>:</td></tr>
<tr><th id="2997">2997</th><td>    <b>break</b>;</td></tr>
<tr><th id="2998">2998</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F16_e32" title='llvm::AMDGPU::V_MAC_F16_e32' data-ref="llvm::AMDGPU::V_MAC_F16_e32" data-ref-filename="llvm..AMDGPU..V_MAC_F16_e32">V_MAC_F16_e32</a>:</td></tr>
<tr><th id="2999">2999</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F16_e32" title='llvm::AMDGPU::V_FMAC_F16_e32' data-ref="llvm::AMDGPU::V_FMAC_F16_e32" data-ref-filename="llvm..AMDGPU..V_FMAC_F16_e32">V_FMAC_F16_e32</a>:</td></tr>
<tr><th id="3000">3000</th><td>    <a class="local col4 ref" href="#534IsF16" title='IsF16' data-ref="534IsF16" data-ref-filename="534IsF16">IsF16</a> = <b>true</b>;</td></tr>
<tr><th id="3001">3001</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="3002">3002</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F32_e32" title='llvm::AMDGPU::V_MAC_F32_e32' data-ref="llvm::AMDGPU::V_MAC_F32_e32" data-ref-filename="llvm..AMDGPU..V_MAC_F32_e32">V_MAC_F32_e32</a>:</td></tr>
<tr><th id="3003">3003</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F32_e32" title='llvm::AMDGPU::V_FMAC_F32_e32' data-ref="llvm::AMDGPU::V_FMAC_F32_e32" data-ref-filename="llvm..AMDGPU..V_FMAC_F32_e32">V_FMAC_F32_e32</a>: {</td></tr>
<tr><th id="3004">3004</th><td>    <em>int</em> <dfn class="local col6 decl" id="536Src0Idx" title='Src0Idx' data-type='int' data-ref="536Src0Idx" data-ref-filename="536Src0Idx">Src0Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="3005">3005</th><td>                                             <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="3006">3006</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="537Src0" title='Src0' data-type='const llvm::MachineOperand *' data-ref="537Src0" data-ref-filename="537Src0">Src0</dfn> = &amp;<a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#536Src0Idx" title='Src0Idx' data-ref="536Src0Idx" data-ref-filename="536Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="3007">3007</th><td>    <b>if</b> (!<a class="local col7 ref" href="#537Src0" title='Src0' data-ref="537Src0" data-ref-filename="537Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col7 ref" href="#537Src0" title='Src0' data-ref="537Src0" data-ref-filename="537Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="3008">3008</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3009">3009</th><td></td></tr>
<tr><th id="3010">3010</th><td>    <b>if</b> (<a class="local col7 ref" href="#537Src0" title='Src0' data-ref="537Src0" data-ref-filename="537Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE">isInlineConstant</a>(<a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a>, <a class="local col6 ref" href="#536Src0Idx" title='Src0Idx' data-ref="536Src0Idx" data-ref-filename="536Src0Idx">Src0Idx</a>, *<a class="local col7 ref" href="#537Src0" title='Src0' data-ref="537Src0" data-ref-filename="537Src0">Src0</a>))</td></tr>
<tr><th id="3011">3011</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3012">3012</th><td></td></tr>
<tr><th id="3013">3013</th><td>    <b>break</b>;</td></tr>
<tr><th id="3014">3014</th><td>  }</td></tr>
<tr><th id="3015">3015</th><td>  }</td></tr>
<tr><th id="3016">3016</th><td></td></tr>
<tr><th id="3017">3017</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="538Dst" title='Dst' data-type='const llvm::MachineOperand *' data-ref="538Dst" data-ref-filename="538Dst">Dst</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdst" title='llvm::AMDGPU::OpName::vdst' data-ref="llvm::AMDGPU::OpName::vdst" data-ref-filename="llvm..AMDGPU..OpName..vdst">vdst</a>);</td></tr>
<tr><th id="3018">3018</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="539Src0" title='Src0' data-type='const llvm::MachineOperand *' data-ref="539Src0" data-ref-filename="539Src0">Src0</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="3019">3019</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="540Src0Mods" title='Src0Mods' data-type='const llvm::MachineOperand *' data-ref="540Src0Mods" data-ref-filename="540Src0Mods">Src0Mods</dfn> =</td></tr>
<tr><th id="3020">3020</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0_modifiers" title='llvm::AMDGPU::OpName::src0_modifiers' data-ref="llvm::AMDGPU::OpName::src0_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src0_modifiers">src0_modifiers</a>);</td></tr>
<tr><th id="3021">3021</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="541Src1" title='Src1' data-type='const llvm::MachineOperand *' data-ref="541Src1" data-ref-filename="541Src1">Src1</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>);</td></tr>
<tr><th id="3022">3022</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="542Src1Mods" title='Src1Mods' data-type='const llvm::MachineOperand *' data-ref="542Src1Mods" data-ref-filename="542Src1Mods">Src1Mods</dfn> =</td></tr>
<tr><th id="3023">3023</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1_modifiers" title='llvm::AMDGPU::OpName::src1_modifiers' data-ref="llvm::AMDGPU::OpName::src1_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src1_modifiers">src1_modifiers</a>);</td></tr>
<tr><th id="3024">3024</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="543Src2" title='Src2' data-type='const llvm::MachineOperand *' data-ref="543Src2" data-ref-filename="543Src2">Src2</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2" title='llvm::AMDGPU::OpName::src2' data-ref="llvm::AMDGPU::OpName::src2" data-ref-filename="llvm..AMDGPU..OpName..src2">src2</a>);</td></tr>
<tr><th id="3025">3025</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="544Clamp" title='Clamp' data-type='const llvm::MachineOperand *' data-ref="544Clamp" data-ref-filename="544Clamp">Clamp</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::clamp" title='llvm::AMDGPU::OpName::clamp' data-ref="llvm::AMDGPU::OpName::clamp" data-ref-filename="llvm..AMDGPU..OpName..clamp">clamp</a>);</td></tr>
<tr><th id="3026">3026</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="545Omod" title='Omod' data-type='const llvm::MachineOperand *' data-ref="545Omod" data-ref-filename="545Omod">Omod</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::omod" title='llvm::AMDGPU::OpName::omod' data-ref="llvm::AMDGPU::OpName::omod" data-ref-filename="llvm..AMDGPU..OpName..omod">omod</a>);</td></tr>
<tr><th id="3027">3027</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col6 decl" id="546MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="546MIB" data-ref-filename="546MIB">MIB</dfn>;</td></tr>
<tr><th id="3028">3028</th><td></td></tr>
<tr><th id="3029">3029</th><td>  <b>if</b> (!<a class="local col0 ref" href="#540Src0Mods" title='Src0Mods' data-ref="540Src0Mods" data-ref-filename="540Src0Mods">Src0Mods</a> &amp;&amp; !<a class="local col2 ref" href="#542Src1Mods" title='Src1Mods' data-ref="542Src1Mods" data-ref-filename="542Src1Mods">Src1Mods</a> &amp;&amp; !<a class="local col4 ref" href="#544Clamp" title='Clamp' data-ref="544Clamp" data-ref-filename="544Clamp">Clamp</a> &amp;&amp; !<a class="local col5 ref" href="#545Omod" title='Omod' data-ref="545Omod" data-ref-filename="545Omod">Omod</a> &amp;&amp;</td></tr>
<tr><th id="3030">3030</th><td>      <i>// If we have an SGPR input, we will violate the constant bus restriction.</i></td></tr>
<tr><th id="3031">3031</th><td>      (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" data-ref-filename="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</a>(<a class="local col3 ref" href="#533Opc" title='Opc' data-ref="533Opc" data-ref-filename="533Opc">Opc</a>) &gt; <var>1</var> || !<a class="local col9 ref" href="#539Src0" title='Src0' data-ref="539Src0" data-ref-filename="539Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="3032">3032</th><td>       !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE">isSGPRReg</a>(<a class="local col0 ref" href="#530MBB" title='MBB' data-ref="530MBB" data-ref-filename="530MBB">MBB</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>(), <a class="local col9 ref" href="#539Src0" title='Src0' data-ref="539Src0" data-ref-filename="539Src0">Src0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="3033">3033</th><td>    <b>if</b> (<em>auto</em> <dfn class="local col7 decl" id="547Imm" title='Imm' data-type='long' data-ref="547Imm" data-ref-filename="547Imm"><a class="local col7 ref" href="#547Imm" title='Imm' data-ref="547Imm" data-ref-filename="547Imm">Imm</a></dfn> = <a class="tu ref fn" href="#_ZL14getFoldableImmPKN4llvm14MachineOperandE" title='getFoldableImm' data-use='c' data-ref="_ZL14getFoldableImmPKN4llvm14MachineOperandE" data-ref-filename="_ZL14getFoldableImmPKN4llvm14MachineOperandE">getFoldableImm</a>(<a class="local col3 ref" href="#543Src2" title='Src2' data-ref="543Src2" data-ref-filename="543Src2">Src2</a>)) {</td></tr>
<tr><th id="3034">3034</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="548NewOpc" title='NewOpc' data-type='unsigned int' data-ref="548NewOpc" data-ref-filename="548NewOpc">NewOpc</dfn> =</td></tr>
<tr><th id="3035">3035</th><td>          <a class="local col5 ref" href="#535IsFMA" title='IsFMA' data-ref="535IsFMA" data-ref-filename="535IsFMA">IsFMA</a> ? (<a class="local col4 ref" href="#534IsF16" title='IsF16' data-ref="534IsF16" data-ref-filename="534IsF16">IsF16</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAAK_F16" title='llvm::AMDGPU::V_FMAAK_F16' data-ref="llvm::AMDGPU::V_FMAAK_F16" data-ref-filename="llvm..AMDGPU..V_FMAAK_F16">V_FMAAK_F16</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAAK_F32" title='llvm::AMDGPU::V_FMAAK_F32' data-ref="llvm::AMDGPU::V_FMAAK_F32" data-ref-filename="llvm..AMDGPU..V_FMAAK_F32">V_FMAAK_F32</a>)</td></tr>
<tr><th id="3036">3036</th><td>                : (<a class="local col4 ref" href="#534IsF16" title='IsF16' data-ref="534IsF16" data-ref-filename="534IsF16">IsF16</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MADAK_F16" title='llvm::AMDGPU::V_MADAK_F16' data-ref="llvm::AMDGPU::V_MADAK_F16" data-ref-filename="llvm..AMDGPU..V_MADAK_F16">V_MADAK_F16</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MADAK_F32" title='llvm::AMDGPU::V_MADAK_F32' data-ref="llvm::AMDGPU::V_MADAK_F32" data-ref-filename="llvm..AMDGPU..V_MADAK_F32">V_MADAK_F32</a>);</td></tr>
<tr><th id="3037">3037</th><td>      <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col8 ref" href="#548NewOpc" title='NewOpc' data-ref="548NewOpc" data-ref-filename="548NewOpc">NewOpc</a>) != -<var>1</var>) {</td></tr>
<tr><th id="3038">3038</th><td>        <a class="local col6 ref" href="#546MIB" title='MIB' data-ref="546MIB" data-ref-filename="546MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#530MBB" title='MBB' data-ref="530MBB" data-ref-filename="530MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#548NewOpc" title='NewOpc' data-ref="548NewOpc" data-ref-filename="548NewOpc">NewOpc</a>))</td></tr>
<tr><th id="3039">3039</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col8 ref" href="#538Dst" title='Dst' data-ref="538Dst" data-ref-filename="538Dst">Dst</a>)</td></tr>
<tr><th id="3040">3040</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col9 ref" href="#539Src0" title='Src0' data-ref="539Src0" data-ref-filename="539Src0">Src0</a>)</td></tr>
<tr><th id="3041">3041</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col1 ref" href="#541Src1" title='Src1' data-ref="541Src1" data-ref-filename="541Src1">Src1</a>)</td></tr>
<tr><th id="3042">3042</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#547Imm" title='Imm' data-ref="547Imm" data-ref-filename="547Imm">Imm</a>);</td></tr>
<tr><th id="3043">3043</th><td>        <a class="tu ref fn" href="#_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_" title='updateLiveVariables' data-use='c' data-ref="_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_" data-ref-filename="_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_">updateLiveVariables</a>(<a class="local col2 ref" href="#532LV" title='LV' data-ref="532LV" data-ref-filename="532LV">LV</a>, <span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#546MIB" title='MIB' data-ref="546MIB" data-ref-filename="546MIB">MIB</a></span>);</td></tr>
<tr><th id="3044">3044</th><td>        <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#546MIB" title='MIB' data-ref="546MIB" data-ref-filename="546MIB">MIB</a>;</td></tr>
<tr><th id="3045">3045</th><td>      }</td></tr>
<tr><th id="3046">3046</th><td>    }</td></tr>
<tr><th id="3047">3047</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="549NewOpc" title='NewOpc' data-type='unsigned int' data-ref="549NewOpc" data-ref-filename="549NewOpc">NewOpc</dfn> = <a class="local col5 ref" href="#535IsFMA" title='IsFMA' data-ref="535IsFMA" data-ref-filename="535IsFMA">IsFMA</a></td></tr>
<tr><th id="3048">3048</th><td>                          ? (<a class="local col4 ref" href="#534IsF16" title='IsF16' data-ref="534IsF16" data-ref-filename="534IsF16">IsF16</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAMK_F16" title='llvm::AMDGPU::V_FMAMK_F16' data-ref="llvm::AMDGPU::V_FMAMK_F16" data-ref-filename="llvm..AMDGPU..V_FMAMK_F16">V_FMAMK_F16</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAMK_F32" title='llvm::AMDGPU::V_FMAMK_F32' data-ref="llvm::AMDGPU::V_FMAMK_F32" data-ref-filename="llvm..AMDGPU..V_FMAMK_F32">V_FMAMK_F32</a>)</td></tr>
<tr><th id="3049">3049</th><td>                          : (<a class="local col4 ref" href="#534IsF16" title='IsF16' data-ref="534IsF16" data-ref-filename="534IsF16">IsF16</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MADMK_F16" title='llvm::AMDGPU::V_MADMK_F16' data-ref="llvm::AMDGPU::V_MADMK_F16" data-ref-filename="llvm..AMDGPU..V_MADMK_F16">V_MADMK_F16</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MADMK_F32" title='llvm::AMDGPU::V_MADMK_F32' data-ref="llvm::AMDGPU::V_MADMK_F32" data-ref-filename="llvm..AMDGPU..V_MADMK_F32">V_MADMK_F32</a>);</td></tr>
<tr><th id="3050">3050</th><td>    <b>if</b> (<em>auto</em> <dfn class="local col0 decl" id="550Imm" title='Imm' data-type='long' data-ref="550Imm" data-ref-filename="550Imm"><a class="local col0 ref" href="#550Imm" title='Imm' data-ref="550Imm" data-ref-filename="550Imm">Imm</a></dfn> = <a class="tu ref fn" href="#_ZL14getFoldableImmPKN4llvm14MachineOperandE" title='getFoldableImm' data-use='c' data-ref="_ZL14getFoldableImmPKN4llvm14MachineOperandE" data-ref-filename="_ZL14getFoldableImmPKN4llvm14MachineOperandE">getFoldableImm</a>(<a class="local col1 ref" href="#541Src1" title='Src1' data-ref="541Src1" data-ref-filename="541Src1">Src1</a>)) {</td></tr>
<tr><th id="3051">3051</th><td>      <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col9 ref" href="#549NewOpc" title='NewOpc' data-ref="549NewOpc" data-ref-filename="549NewOpc">NewOpc</a>) != -<var>1</var>) {</td></tr>
<tr><th id="3052">3052</th><td>        <a class="local col6 ref" href="#546MIB" title='MIB' data-ref="546MIB" data-ref-filename="546MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#530MBB" title='MBB' data-ref="530MBB" data-ref-filename="530MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#549NewOpc" title='NewOpc' data-ref="549NewOpc" data-ref-filename="549NewOpc">NewOpc</a>))</td></tr>
<tr><th id="3053">3053</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col8 ref" href="#538Dst" title='Dst' data-ref="538Dst" data-ref-filename="538Dst">Dst</a>)</td></tr>
<tr><th id="3054">3054</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col9 ref" href="#539Src0" title='Src0' data-ref="539Src0" data-ref-filename="539Src0">Src0</a>)</td></tr>
<tr><th id="3055">3055</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#550Imm" title='Imm' data-ref="550Imm" data-ref-filename="550Imm">Imm</a>)</td></tr>
<tr><th id="3056">3056</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col3 ref" href="#543Src2" title='Src2' data-ref="543Src2" data-ref-filename="543Src2">Src2</a>);</td></tr>
<tr><th id="3057">3057</th><td>        <a class="tu ref fn" href="#_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_" title='updateLiveVariables' data-use='c' data-ref="_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_" data-ref-filename="_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_">updateLiveVariables</a>(<a class="local col2 ref" href="#532LV" title='LV' data-ref="532LV" data-ref-filename="532LV">LV</a>, <span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#546MIB" title='MIB' data-ref="546MIB" data-ref-filename="546MIB">MIB</a></span>);</td></tr>
<tr><th id="3058">3058</th><td>        <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#546MIB" title='MIB' data-ref="546MIB" data-ref-filename="546MIB">MIB</a>;</td></tr>
<tr><th id="3059">3059</th><td>      }</td></tr>
<tr><th id="3060">3060</th><td>    }</td></tr>
<tr><th id="3061">3061</th><td>    <b>if</b> (<em>auto</em> <dfn class="local col1 decl" id="551Imm" title='Imm' data-type='long' data-ref="551Imm" data-ref-filename="551Imm"><a class="local col1 ref" href="#551Imm" title='Imm' data-ref="551Imm" data-ref-filename="551Imm">Imm</a></dfn> = <a class="tu ref fn" href="#_ZL14getFoldableImmPKN4llvm14MachineOperandE" title='getFoldableImm' data-use='c' data-ref="_ZL14getFoldableImmPKN4llvm14MachineOperandE" data-ref-filename="_ZL14getFoldableImmPKN4llvm14MachineOperandE">getFoldableImm</a>(<a class="local col9 ref" href="#539Src0" title='Src0' data-ref="539Src0" data-ref-filename="539Src0">Src0</a>)) {</td></tr>
<tr><th id="3062">3062</th><td>      <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col9 ref" href="#549NewOpc" title='NewOpc' data-ref="549NewOpc" data-ref-filename="549NewOpc">NewOpc</a>) != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="3063">3063</th><td>          <a class="member fn" href="#_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</a>(</td></tr>
<tr><th id="3064">3064</th><td>              <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a>, <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col9 ref" href="#549NewOpc" title='NewOpc' data-ref="549NewOpc" data-ref-filename="549NewOpc">NewOpc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>),</td></tr>
<tr><th id="3065">3065</th><td>              <a class="local col1 ref" href="#541Src1" title='Src1' data-ref="541Src1" data-ref-filename="541Src1">Src1</a>)) {</td></tr>
<tr><th id="3066">3066</th><td>        <a class="local col6 ref" href="#546MIB" title='MIB' data-ref="546MIB" data-ref-filename="546MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#530MBB" title='MBB' data-ref="530MBB" data-ref-filename="530MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#549NewOpc" title='NewOpc' data-ref="549NewOpc" data-ref-filename="549NewOpc">NewOpc</a>))</td></tr>
<tr><th id="3067">3067</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col8 ref" href="#538Dst" title='Dst' data-ref="538Dst" data-ref-filename="538Dst">Dst</a>)</td></tr>
<tr><th id="3068">3068</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col1 ref" href="#541Src1" title='Src1' data-ref="541Src1" data-ref-filename="541Src1">Src1</a>)</td></tr>
<tr><th id="3069">3069</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#551Imm" title='Imm' data-ref="551Imm" data-ref-filename="551Imm">Imm</a>)</td></tr>
<tr><th id="3070">3070</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col3 ref" href="#543Src2" title='Src2' data-ref="543Src2" data-ref-filename="543Src2">Src2</a>);</td></tr>
<tr><th id="3071">3071</th><td>        <a class="tu ref fn" href="#_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_" title='updateLiveVariables' data-use='c' data-ref="_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_" data-ref-filename="_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_">updateLiveVariables</a>(<a class="local col2 ref" href="#532LV" title='LV' data-ref="532LV" data-ref-filename="532LV">LV</a>, <span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#546MIB" title='MIB' data-ref="546MIB" data-ref-filename="546MIB">MIB</a></span>);</td></tr>
<tr><th id="3072">3072</th><td>        <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#546MIB" title='MIB' data-ref="546MIB" data-ref-filename="546MIB">MIB</a>;</td></tr>
<tr><th id="3073">3073</th><td>      }</td></tr>
<tr><th id="3074">3074</th><td>    }</td></tr>
<tr><th id="3075">3075</th><td>  }</td></tr>
<tr><th id="3076">3076</th><td></td></tr>
<tr><th id="3077">3077</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="552NewOpc" title='NewOpc' data-type='unsigned int' data-ref="552NewOpc" data-ref-filename="552NewOpc">NewOpc</dfn> = <a class="local col5 ref" href="#535IsFMA" title='IsFMA' data-ref="535IsFMA" data-ref-filename="535IsFMA">IsFMA</a> ? (<a class="local col4 ref" href="#534IsF16" title='IsF16' data-ref="534IsF16" data-ref-filename="534IsF16">IsF16</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMA_F16_e64" title='llvm::AMDGPU::V_FMA_F16_e64' data-ref="llvm::AMDGPU::V_FMA_F16_e64" data-ref-filename="llvm..AMDGPU..V_FMA_F16_e64">V_FMA_F16_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMA_F32_e64" title='llvm::AMDGPU::V_FMA_F32_e64' data-ref="llvm::AMDGPU::V_FMA_F32_e64" data-ref-filename="llvm..AMDGPU..V_FMA_F32_e64">V_FMA_F32_e64</a>)</td></tr>
<tr><th id="3078">3078</th><td>                          : (<a class="local col4 ref" href="#534IsF16" title='IsF16' data-ref="534IsF16" data-ref-filename="534IsF16">IsF16</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAD_F16_e64" title='llvm::AMDGPU::V_MAD_F16_e64' data-ref="llvm::AMDGPU::V_MAD_F16_e64" data-ref-filename="llvm..AMDGPU..V_MAD_F16_e64">V_MAD_F16_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAD_F32_e64" title='llvm::AMDGPU::V_MAD_F32_e64' data-ref="llvm::AMDGPU::V_MAD_F32_e64" data-ref-filename="llvm..AMDGPU..V_MAD_F32_e64">V_MAD_F32_e64</a>);</td></tr>
<tr><th id="3079">3079</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col2 ref" href="#552NewOpc" title='NewOpc' data-ref="552NewOpc" data-ref-filename="552NewOpc">NewOpc</a>) == -<var>1</var>)</td></tr>
<tr><th id="3080">3080</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3081">3081</th><td></td></tr>
<tr><th id="3082">3082</th><td>  <a class="local col6 ref" href="#546MIB" title='MIB' data-ref="546MIB" data-ref-filename="546MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#530MBB" title='MBB' data-ref="530MBB" data-ref-filename="530MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#552NewOpc" title='NewOpc' data-ref="552NewOpc" data-ref-filename="552NewOpc">NewOpc</a>))</td></tr>
<tr><th id="3083">3083</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col8 ref" href="#538Dst" title='Dst' data-ref="538Dst" data-ref-filename="538Dst">Dst</a>)</td></tr>
<tr><th id="3084">3084</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#540Src0Mods" title='Src0Mods' data-ref="540Src0Mods" data-ref-filename="540Src0Mods">Src0Mods</a> ? <a class="local col0 ref" href="#540Src0Mods" title='Src0Mods' data-ref="540Src0Mods" data-ref-filename="540Src0Mods">Src0Mods</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() : <var>0</var>)</td></tr>
<tr><th id="3085">3085</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col9 ref" href="#539Src0" title='Src0' data-ref="539Src0" data-ref-filename="539Src0">Src0</a>)</td></tr>
<tr><th id="3086">3086</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#542Src1Mods" title='Src1Mods' data-ref="542Src1Mods" data-ref-filename="542Src1Mods">Src1Mods</a> ? <a class="local col2 ref" href="#542Src1Mods" title='Src1Mods' data-ref="542Src1Mods" data-ref-filename="542Src1Mods">Src1Mods</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() : <var>0</var>)</td></tr>
<tr><th id="3087">3087</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col1 ref" href="#541Src1" title='Src1' data-ref="541Src1" data-ref-filename="541Src1">Src1</a>)</td></tr>
<tr><th id="3088">3088</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// Src mods</i></td></tr>
<tr><th id="3089">3089</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col3 ref" href="#543Src2" title='Src2' data-ref="543Src2" data-ref-filename="543Src2">Src2</a>)</td></tr>
<tr><th id="3090">3090</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#544Clamp" title='Clamp' data-ref="544Clamp" data-ref-filename="544Clamp">Clamp</a> ? <a class="local col4 ref" href="#544Clamp" title='Clamp' data-ref="544Clamp" data-ref-filename="544Clamp">Clamp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() : <var>0</var>)</td></tr>
<tr><th id="3091">3091</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#545Omod" title='Omod' data-ref="545Omod" data-ref-filename="545Omod">Omod</a> ? <a class="local col5 ref" href="#545Omod" title='Omod' data-ref="545Omod" data-ref-filename="545Omod">Omod</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() : <var>0</var>);</td></tr>
<tr><th id="3092">3092</th><td>  <a class="tu ref fn" href="#_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_" title='updateLiveVariables' data-use='c' data-ref="_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_" data-ref-filename="_ZL19updateLiveVariablesPN4llvm13LiveVariablesERNS_12MachineInstrES3_">updateLiveVariables</a>(<a class="local col2 ref" href="#532LV" title='LV' data-ref="532LV" data-ref-filename="532LV">LV</a>, <span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI" data-ref-filename="531MI">MI</a></span>, <span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#546MIB" title='MIB' data-ref="546MIB" data-ref-filename="546MIB">MIB</a></span>);</td></tr>
<tr><th id="3093">3093</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#546MIB" title='MIB' data-ref="546MIB" data-ref-filename="546MIB">MIB</a>;</td></tr>
<tr><th id="3094">3094</th><td>}</td></tr>
<tr><th id="3095">3095</th><td></td></tr>
<tr><th id="3096">3096</th><td><i  data-doc="_ZL23changesVGPRIndexingModeRKN4llvm12MachineInstrE">// It's not generally safe to move VALU instructions across these since it will</i></td></tr>
<tr><th id="3097">3097</th><td><i  data-doc="_ZL23changesVGPRIndexingModeRKN4llvm12MachineInstrE">// start using the register as a base index rather than directly.</i></td></tr>
<tr><th id="3098">3098</th><td><i  data-doc="_ZL23changesVGPRIndexingModeRKN4llvm12MachineInstrE">// XXX - Why isn't hasSideEffects sufficient for these?</i></td></tr>
<tr><th id="3099">3099</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL23changesVGPRIndexingModeRKN4llvm12MachineInstrE" title='changesVGPRIndexingMode' data-type='bool changesVGPRIndexingMode(const llvm::MachineInstr &amp; MI)' data-ref="_ZL23changesVGPRIndexingModeRKN4llvm12MachineInstrE" data-ref-filename="_ZL23changesVGPRIndexingModeRKN4llvm12MachineInstrE">changesVGPRIndexingMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="553MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="553MI" data-ref-filename="553MI">MI</dfn>) {</td></tr>
<tr><th id="3100">3100</th><td>  <b>switch</b> (<a class="local col3 ref" href="#553MI" title='MI' data-ref="553MI" data-ref-filename="553MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3101">3101</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SET_GPR_IDX_ON" title='llvm::AMDGPU::S_SET_GPR_IDX_ON' data-ref="llvm::AMDGPU::S_SET_GPR_IDX_ON" data-ref-filename="llvm..AMDGPU..S_SET_GPR_IDX_ON">S_SET_GPR_IDX_ON</a>:</td></tr>
<tr><th id="3102">3102</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SET_GPR_IDX_MODE" title='llvm::AMDGPU::S_SET_GPR_IDX_MODE' data-ref="llvm::AMDGPU::S_SET_GPR_IDX_MODE" data-ref-filename="llvm..AMDGPU..S_SET_GPR_IDX_MODE">S_SET_GPR_IDX_MODE</a>:</td></tr>
<tr><th id="3103">3103</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SET_GPR_IDX_OFF" title='llvm::AMDGPU::S_SET_GPR_IDX_OFF' data-ref="llvm::AMDGPU::S_SET_GPR_IDX_OFF" data-ref-filename="llvm..AMDGPU..S_SET_GPR_IDX_OFF">S_SET_GPR_IDX_OFF</a>:</td></tr>
<tr><th id="3104">3104</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3105">3105</th><td>  <b>default</b>:</td></tr>
<tr><th id="3106">3106</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3107">3107</th><td>  }</td></tr>
<tr><th id="3108">3108</th><td>}</td></tr>
<tr><th id="3109">3109</th><td></td></tr>
<tr><th id="3110">3110</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::SIInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm11SIInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm11SIInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="554MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="554MI" data-ref-filename="554MI">MI</dfn>,</td></tr>
<tr><th id="3111">3111</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="555MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="555MBB" data-ref-filename="555MBB">MBB</dfn>,</td></tr>
<tr><th id="3112">3112</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="556MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="556MF" data-ref-filename="556MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="3113">3113</th><td>  <i>// Skipping the check for SP writes in the base implementation. The reason it</i></td></tr>
<tr><th id="3114">3114</th><td><i>  // was added was apparently due to compile time concerns.</i></td></tr>
<tr><th id="3115">3115</th><td><i>  //</i></td></tr>
<tr><th id="3116">3116</th><td><i>  // TODO: Do we really want this barrier? It triggers unnecessary hazard nops</i></td></tr>
<tr><th id="3117">3117</th><td><i>  // but is probably avoidable.</i></td></tr>
<tr><th id="3118">3118</th><td><i></i></td></tr>
<tr><th id="3119">3119</th><td><i>  // Copied from base implementation.</i></td></tr>
<tr><th id="3120">3120</th><td><i>  // Terminators and labels can't be scheduled around.</i></td></tr>
<tr><th id="3121">3121</th><td>  <b>if</b> (<a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI" data-ref-filename="554MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() || <a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI" data-ref-filename="554MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv" data-ref-filename="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())</td></tr>
<tr><th id="3122">3122</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3123">3123</th><td></td></tr>
<tr><th id="3124">3124</th><td>  <i>// INLINEASM_BR can jump to another block</i></td></tr>
<tr><th id="3125">3125</th><td>  <b>if</b> (<a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI" data-ref-filename="554MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#31" title='llvm::TargetOpcode::INLINEASM_BR' data-ref="llvm::TargetOpcode::INLINEASM_BR" data-ref-filename="llvm..TargetOpcode..INLINEASM_BR">INLINEASM_BR</a>)</td></tr>
<tr><th id="3126">3126</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3127">3127</th><td></td></tr>
<tr><th id="3128">3128</th><td>  <i>// Target-independent instructions do not have an implicit-use of EXEC, even</i></td></tr>
<tr><th id="3129">3129</th><td><i>  // when they operate on VGPRs. Treating EXEC modifications as scheduling</i></td></tr>
<tr><th id="3130">3130</th><td><i>  // boundaries prevents incorrect movements of such instructions.</i></td></tr>
<tr><th id="3131">3131</th><td>  <b>return</b> <a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI" data-ref-filename="554MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, &amp;<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>) ||</td></tr>
<tr><th id="3132">3132</th><td>         <a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI" data-ref-filename="554MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SETREG_IMM32_B32" title='llvm::AMDGPU::S_SETREG_IMM32_B32' data-ref="llvm::AMDGPU::S_SETREG_IMM32_B32" data-ref-filename="llvm..AMDGPU..S_SETREG_IMM32_B32">S_SETREG_IMM32_B32</a> ||</td></tr>
<tr><th id="3133">3133</th><td>         <a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI" data-ref-filename="554MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SETREG_B32" title='llvm::AMDGPU::S_SETREG_B32' data-ref="llvm::AMDGPU::S_SETREG_B32" data-ref-filename="llvm..AMDGPU..S_SETREG_B32">S_SETREG_B32</a> ||</td></tr>
<tr><th id="3134">3134</th><td>         <a class="tu ref fn" href="#_ZL23changesVGPRIndexingModeRKN4llvm12MachineInstrE" title='changesVGPRIndexingMode' data-use='c' data-ref="_ZL23changesVGPRIndexingModeRKN4llvm12MachineInstrE" data-ref-filename="_ZL23changesVGPRIndexingModeRKN4llvm12MachineInstrE">changesVGPRIndexingMode</a>(<a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI" data-ref-filename="554MI">MI</a>);</td></tr>
<tr><th id="3135">3135</th><td>}</td></tr>
<tr><th id="3136">3136</th><td></td></tr>
<tr><th id="3137">3137</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt" title='llvm::SIInstrInfo::isAlwaysGDS' data-ref="_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt" data-ref-filename="_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt">isAlwaysGDS</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="557Opcode" title='Opcode' data-type='uint16_t' data-ref="557Opcode" data-ref-filename="557Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="3138">3138</th><td>  <b>return</b> <a class="local col7 ref" href="#557Opcode" title='Opcode' data-ref="557Opcode" data-ref-filename="557Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_ORDERED_COUNT" title='llvm::AMDGPU::DS_ORDERED_COUNT' data-ref="llvm::AMDGPU::DS_ORDERED_COUNT" data-ref-filename="llvm..AMDGPU..DS_ORDERED_COUNT">DS_ORDERED_COUNT</a> ||</td></tr>
<tr><th id="3139">3139</th><td>         <a class="local col7 ref" href="#557Opcode" title='Opcode' data-ref="557Opcode" data-ref-filename="557Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_INIT" title='llvm::AMDGPU::DS_GWS_INIT' data-ref="llvm::AMDGPU::DS_GWS_INIT" data-ref-filename="llvm..AMDGPU..DS_GWS_INIT">DS_GWS_INIT</a> ||</td></tr>
<tr><th id="3140">3140</th><td>         <a class="local col7 ref" href="#557Opcode" title='Opcode' data-ref="557Opcode" data-ref-filename="557Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_SEMA_V" title='llvm::AMDGPU::DS_GWS_SEMA_V' data-ref="llvm::AMDGPU::DS_GWS_SEMA_V" data-ref-filename="llvm..AMDGPU..DS_GWS_SEMA_V">DS_GWS_SEMA_V</a> ||</td></tr>
<tr><th id="3141">3141</th><td>         <a class="local col7 ref" href="#557Opcode" title='Opcode' data-ref="557Opcode" data-ref-filename="557Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_SEMA_BR" title='llvm::AMDGPU::DS_GWS_SEMA_BR' data-ref="llvm::AMDGPU::DS_GWS_SEMA_BR" data-ref-filename="llvm..AMDGPU..DS_GWS_SEMA_BR">DS_GWS_SEMA_BR</a> ||</td></tr>
<tr><th id="3142">3142</th><td>         <a class="local col7 ref" href="#557Opcode" title='Opcode' data-ref="557Opcode" data-ref-filename="557Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_SEMA_P" title='llvm::AMDGPU::DS_GWS_SEMA_P' data-ref="llvm::AMDGPU::DS_GWS_SEMA_P" data-ref-filename="llvm..AMDGPU..DS_GWS_SEMA_P">DS_GWS_SEMA_P</a> ||</td></tr>
<tr><th id="3143">3143</th><td>         <a class="local col7 ref" href="#557Opcode" title='Opcode' data-ref="557Opcode" data-ref-filename="557Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_SEMA_RELEASE_ALL" title='llvm::AMDGPU::DS_GWS_SEMA_RELEASE_ALL' data-ref="llvm::AMDGPU::DS_GWS_SEMA_RELEASE_ALL" data-ref-filename="llvm..AMDGPU..DS_GWS_SEMA_RELEASE_ALL">DS_GWS_SEMA_RELEASE_ALL</a> ||</td></tr>
<tr><th id="3144">3144</th><td>         <a class="local col7 ref" href="#557Opcode" title='Opcode' data-ref="557Opcode" data-ref-filename="557Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_BARRIER" title='llvm::AMDGPU::DS_GWS_BARRIER' data-ref="llvm::AMDGPU::DS_GWS_BARRIER" data-ref-filename="llvm..AMDGPU..DS_GWS_BARRIER">DS_GWS_BARRIER</a>;</td></tr>
<tr><th id="3145">3145</th><td>}</td></tr>
<tr><th id="3146">3146</th><td></td></tr>
<tr><th id="3147">3147</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo20modifiesModeRegisterERKNS_12MachineInstrE" title='llvm::SIInstrInfo::modifiesModeRegister' data-ref="_ZN4llvm11SIInstrInfo20modifiesModeRegisterERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo20modifiesModeRegisterERKNS_12MachineInstrE">modifiesModeRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="558MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="558MI" data-ref-filename="558MI">MI</dfn>) {</td></tr>
<tr><th id="3148">3148</th><td>  <i>// Skip the full operand and register alias search modifiesRegister</i></td></tr>
<tr><th id="3149">3149</th><td><i>  // does. There's only a handful of instructions that touch this, it's only an</i></td></tr>
<tr><th id="3150">3150</th><td><i>  // implicit def, and doesn't alias any other registers.</i></td></tr>
<tr><th id="3151">3151</th><td>  <b>if</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="local col9 decl" id="559ImpDef" title='ImpDef' data-type='const llvm::MCPhysReg *' data-ref="559ImpDef" data-ref-filename="559ImpDef"><a class="local col9 ref" href="#559ImpDef" title='ImpDef' data-ref="559ImpDef" data-ref-filename="559ImpDef">ImpDef</a></dfn> = <a class="local col8 ref" href="#558MI" title='MI' data-ref="558MI" data-ref-filename="558MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>()) {</td></tr>
<tr><th id="3152">3152</th><td>    <b>for</b> (; <a class="local col9 ref" href="#559ImpDef" title='ImpDef' data-ref="559ImpDef" data-ref-filename="559ImpDef">ImpDef</a> &amp;&amp; *<a class="local col9 ref" href="#559ImpDef" title='ImpDef' data-ref="559ImpDef" data-ref-filename="559ImpDef">ImpDef</a>; ++<a class="local col9 ref" href="#559ImpDef" title='ImpDef' data-ref="559ImpDef" data-ref-filename="559ImpDef">ImpDef</a>) {</td></tr>
<tr><th id="3153">3153</th><td>      <b>if</b> (*<a class="local col9 ref" href="#559ImpDef" title='ImpDef' data-ref="559ImpDef" data-ref-filename="559ImpDef">ImpDef</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::MODE" title='llvm::AMDGPU::MODE' data-ref="llvm::AMDGPU::MODE" data-ref-filename="llvm..AMDGPU..MODE">MODE</a>)</td></tr>
<tr><th id="3154">3154</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3155">3155</th><td>    }</td></tr>
<tr><th id="3156">3156</th><td>  }</td></tr>
<tr><th id="3157">3157</th><td></td></tr>
<tr><th id="3158">3158</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3159">3159</th><td>}</td></tr>
<tr><th id="3160">3160</th><td></td></tr>
<tr><th id="3161">3161</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasUnwantedEffectsWhenEXECEmpty' data-ref="_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE">hasUnwantedEffectsWhenEXECEmpty</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="560MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="560MI" data-ref-filename="560MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3162">3162</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="561Opcode" title='Opcode' data-type='unsigned int' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</dfn> = <a class="local col0 ref" href="#560MI" title='MI' data-ref="560MI" data-ref-filename="560MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3163">3163</th><td></td></tr>
<tr><th id="3164">3164</th><td>  <b>if</b> (<a class="local col0 ref" href="#560MI" title='MI' data-ref="560MI" data-ref-filename="560MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col0 ref" href="#560MI" title='MI' data-ref="560MI" data-ref-filename="560MI">MI</a>))</td></tr>
<tr><th id="3165">3165</th><td>    <b>return</b> <b>true</b>; <i>// scalar store or atomic</i></td></tr>
<tr><th id="3166">3166</th><td></td></tr>
<tr><th id="3167">3167</th><td>  <i>// This will terminate the function when other lanes may need to continue.</i></td></tr>
<tr><th id="3168">3168</th><td>  <b>if</b> (<a class="local col0 ref" href="#560MI" title='MI' data-ref="560MI" data-ref-filename="560MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>())</td></tr>
<tr><th id="3169">3169</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3170">3170</th><td></td></tr>
<tr><th id="3171">3171</th><td>  <i>// These instructions cause shader I/O that may cause hardware lockups</i></td></tr>
<tr><th id="3172">3172</th><td><i>  // when executed with an empty EXEC mask.</i></td></tr>
<tr><th id="3173">3173</th><td><i>  //</i></td></tr>
<tr><th id="3174">3174</th><td><i>  // Note: exp with VM = DONE = 0 is automatically skipped by hardware when</i></td></tr>
<tr><th id="3175">3175</th><td><i>  //       EXEC = 0, but checking for that case here seems not worth it</i></td></tr>
<tr><th id="3176">3176</th><td><i>  //       given the typical code patterns.</i></td></tr>
<tr><th id="3177">3177</th><td>  <b>if</b> (<a class="local col1 ref" href="#561Opcode" title='Opcode' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SENDMSG" title='llvm::AMDGPU::S_SENDMSG' data-ref="llvm::AMDGPU::S_SENDMSG" data-ref-filename="llvm..AMDGPU..S_SENDMSG">S_SENDMSG</a> || <a class="local col1 ref" href="#561Opcode" title='Opcode' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SENDMSGHALT" title='llvm::AMDGPU::S_SENDMSGHALT' data-ref="llvm::AMDGPU::S_SENDMSGHALT" data-ref-filename="llvm..AMDGPU..S_SENDMSGHALT">S_SENDMSGHALT</a> ||</td></tr>
<tr><th id="3178">3178</th><td>      <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo5isEXPEt" title='llvm::SIInstrInfo::isEXP' data-ref="_ZNK4llvm11SIInstrInfo5isEXPEt" data-ref-filename="_ZNK4llvm11SIInstrInfo5isEXPEt">isEXP</a>(<a class="local col1 ref" href="#561Opcode" title='Opcode' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</a>) ||</td></tr>
<tr><th id="3179">3179</th><td>      <a class="local col1 ref" href="#561Opcode" title='Opcode' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_ORDERED_COUNT" title='llvm::AMDGPU::DS_ORDERED_COUNT' data-ref="llvm::AMDGPU::DS_ORDERED_COUNT" data-ref-filename="llvm..AMDGPU..DS_ORDERED_COUNT">DS_ORDERED_COUNT</a> || <a class="local col1 ref" href="#561Opcode" title='Opcode' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_TRAP" title='llvm::AMDGPU::S_TRAP' data-ref="llvm::AMDGPU::S_TRAP" data-ref-filename="llvm..AMDGPU..S_TRAP">S_TRAP</a> ||</td></tr>
<tr><th id="3180">3180</th><td>      <a class="local col1 ref" href="#561Opcode" title='Opcode' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_INIT" title='llvm::AMDGPU::DS_GWS_INIT' data-ref="llvm::AMDGPU::DS_GWS_INIT" data-ref-filename="llvm..AMDGPU..DS_GWS_INIT">DS_GWS_INIT</a> || <a class="local col1 ref" href="#561Opcode" title='Opcode' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_BARRIER" title='llvm::AMDGPU::DS_GWS_BARRIER' data-ref="llvm::AMDGPU::DS_GWS_BARRIER" data-ref-filename="llvm..AMDGPU..DS_GWS_BARRIER">DS_GWS_BARRIER</a>)</td></tr>
<tr><th id="3181">3181</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3182">3182</th><td></td></tr>
<tr><th id="3183">3183</th><td>  <b>if</b> (<a class="local col0 ref" href="#560MI" title='MI' data-ref="560MI" data-ref-filename="560MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col0 ref" href="#560MI" title='MI' data-ref="560MI" data-ref-filename="560MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv" data-ref-filename="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="3184">3184</th><td>    <b>return</b> <b>true</b>; <i>// conservative assumption</i></td></tr>
<tr><th id="3185">3185</th><td></td></tr>
<tr><th id="3186">3186</th><td>  <i>// A mode change is a scalar operation that influences vector instructions.</i></td></tr>
<tr><th id="3187">3187</th><td>  <b>if</b> (<a class="member fn" href="#_ZN4llvm11SIInstrInfo20modifiesModeRegisterERKNS_12MachineInstrE" title='llvm::SIInstrInfo::modifiesModeRegister' data-ref="_ZN4llvm11SIInstrInfo20modifiesModeRegisterERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo20modifiesModeRegisterERKNS_12MachineInstrE">modifiesModeRegister</a>(<a class="local col0 ref" href="#560MI" title='MI' data-ref="560MI" data-ref-filename="560MI">MI</a>))</td></tr>
<tr><th id="3188">3188</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3189">3189</th><td></td></tr>
<tr><th id="3190">3190</th><td>  <i>// These are like SALU instructions in terms of effects, so it's questionable</i></td></tr>
<tr><th id="3191">3191</th><td><i>  // whether we should return true for those.</i></td></tr>
<tr><th id="3192">3192</th><td><i>  //</i></td></tr>
<tr><th id="3193">3193</th><td><i>  // However, executing them with EXEC = 0 causes them to operate on undefined</i></td></tr>
<tr><th id="3194">3194</th><td><i>  // data, which we avoid by returning true here.</i></td></tr>
<tr><th id="3195">3195</th><td>  <b>if</b> (<a class="local col1 ref" href="#561Opcode" title='Opcode' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a> ||</td></tr>
<tr><th id="3196">3196</th><td>      <a class="local col1 ref" href="#561Opcode" title='Opcode' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READLANE_B32" title='llvm::AMDGPU::V_READLANE_B32' data-ref="llvm::AMDGPU::V_READLANE_B32" data-ref-filename="llvm..AMDGPU..V_READLANE_B32">V_READLANE_B32</a> || <a class="local col1 ref" href="#561Opcode" title='Opcode' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_WRITELANE_B32" title='llvm::AMDGPU::V_WRITELANE_B32' data-ref="llvm::AMDGPU::V_WRITELANE_B32" data-ref-filename="llvm..AMDGPU..V_WRITELANE_B32">V_WRITELANE_B32</a>)</td></tr>
<tr><th id="3197">3197</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3198">3198</th><td></td></tr>
<tr><th id="3199">3199</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3200">3200</th><td>}</td></tr>
<tr><th id="3201">3201</th><td></td></tr>
<tr><th id="3202">3202</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::SIInstrInfo::mayReadEXEC' data-ref="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE">mayReadEXEC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="562MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="562MRI" data-ref-filename="562MRI">MRI</dfn>,</td></tr>
<tr><th id="3203">3203</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="563MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="563MI" data-ref-filename="563MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3204">3204</th><td>  <b>if</b> (<a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isMetaInstructionEv" title='llvm::MachineInstr::isMetaInstruction' data-ref="_ZNK4llvm12MachineInstr17isMetaInstructionEv" data-ref-filename="_ZNK4llvm12MachineInstr17isMetaInstructionEv">isMetaInstruction</a>())</td></tr>
<tr><th id="3205">3205</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3206">3206</th><td></td></tr>
<tr><th id="3207">3207</th><td>  <i>// This won't read exec if this is an SGPR-&gt;SGPR copy.</i></td></tr>
<tr><th id="3208">3208</th><td>  <b>if</b> (<a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv" data-ref-filename="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>()) {</td></tr>
<tr><th id="3209">3209</th><td>    <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE">isSGPRReg</a>(<a class="local col2 ref" href="#562MRI" title='MRI' data-ref="562MRI" data-ref-filename="562MRI">MRI</a>, <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="3210">3210</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3211">3211</th><td></td></tr>
<tr><th id="3212">3212</th><td>    <i>// Make sure this isn't copying exec as a normal operand</i></td></tr>
<tr><th id="3213">3213</th><td>    <b>return</b> <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, &amp;<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>);</td></tr>
<tr><th id="3214">3214</th><td>  }</td></tr>
<tr><th id="3215">3215</th><td></td></tr>
<tr><th id="3216">3216</th><td>  <i>// Make a conservative assumption about the callee.</i></td></tr>
<tr><th id="3217">3217</th><td>  <b>if</b> (<a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="3218">3218</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3219">3219</th><td></td></tr>
<tr><th id="3220">3220</th><td>  <i>// Be conservative with any unhandled generic opcodes.</i></td></tr>
<tr><th id="3221">3221</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/CodeGen/TargetOpcodes.h.html#_ZN4llvm22isTargetSpecificOpcodeEj" title='llvm::isTargetSpecificOpcode' data-ref="_ZN4llvm22isTargetSpecificOpcodeEj" data-ref-filename="_ZN4llvm22isTargetSpecificOpcodeEj">isTargetSpecificOpcode</a>(<a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="3222">3222</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3223">3223</th><td></td></tr>
<tr><th id="3224">3224</th><td>  <b>return</b> !<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSALU' data-ref="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE">isSALU</a>(<a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>) || <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, &amp;<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>);</td></tr>
<tr><th id="3225">3225</th><td>}</td></tr>
<tr><th id="3226">3226</th><td></td></tr>
<tr><th id="3227">3227</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col4 decl" id="564Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="564Imm" data-ref-filename="564Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="3228">3228</th><td>  <b>switch</b> (<a class="local col4 ref" href="#564Imm" title='Imm' data-ref="564Imm" data-ref-filename="564Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv" data-ref-filename="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>()) {</td></tr>
<tr><th id="3229">3229</th><td>  <b>case</b> <var>1</var>: <i>// This likely will be a condition code mask.</i></td></tr>
<tr><th id="3230">3230</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3231">3231</th><td></td></tr>
<tr><th id="3232">3232</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="3233">3233</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" title='llvm::AMDGPU::isInlinableLiteral32' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib">isInlinableLiteral32</a>(<a class="local col4 ref" href="#564Imm" title='Imm' data-ref="564Imm" data-ref-filename="564Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>(),</td></tr>
<tr><th id="3234">3234</th><td>                                        <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" title='llvm::AMDGPUSubtarget::hasInv2PiInlineImm' data-ref="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv">hasInv2PiInlineImm</a>());</td></tr>
<tr><th id="3235">3235</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="3236">3236</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20isInlinableLiteral64Elb" title='llvm::AMDGPU::isInlinableLiteral64' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb">isInlinableLiteral64</a>(<a class="local col4 ref" href="#564Imm" title='Imm' data-ref="564Imm" data-ref-filename="564Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>(),</td></tr>
<tr><th id="3237">3237</th><td>                                        <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" title='llvm::AMDGPUSubtarget::hasInv2PiInlineImm' data-ref="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv">hasInv2PiInlineImm</a>());</td></tr>
<tr><th id="3238">3238</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="3239">3239</th><td>    <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>() &amp;&amp;</td></tr>
<tr><th id="3240">3240</th><td>           <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" title='llvm::AMDGPU::isInlinableLiteral16' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb">isInlinableLiteral16</a>(<a class="local col4 ref" href="#564Imm" title='Imm' data-ref="564Imm" data-ref-filename="564Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>(),</td></tr>
<tr><th id="3241">3241</th><td>                                        <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" title='llvm::AMDGPUSubtarget::hasInv2PiInlineImm' data-ref="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv">hasInv2PiInlineImm</a>());</td></tr>
<tr><th id="3242">3242</th><td>  <b>default</b>:</td></tr>
<tr><th id="3243">3243</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid bitwidth"</q>);</td></tr>
<tr><th id="3244">3244</th><td>  }</td></tr>
<tr><th id="3245">3245</th><td>}</td></tr>
<tr><th id="3246">3246</th><td></td></tr>
<tr><th id="3247">3247</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="565MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="565MO" data-ref-filename="565MO">MO</dfn>,</td></tr>
<tr><th id="3248">3248</th><td>                                   <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="566OperandType" title='OperandType' data-type='uint8_t' data-ref="566OperandType" data-ref-filename="566OperandType">OperandType</dfn>) <em>const</em> {</td></tr>
<tr><th id="3249">3249</th><td>  <b>if</b> (!<a class="local col5 ref" href="#565MO" title='MO' data-ref="565MO" data-ref-filename="565MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="3250">3250</th><td>      <a class="local col6 ref" href="#566OperandType" title='OperandType' data-ref="566OperandType" data-ref-filename="566OperandType">OperandType</a> &lt; <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_SRC_FIRST" title='llvm::AMDGPU::OPERAND_SRC_FIRST' data-ref="llvm::AMDGPU::OPERAND_SRC_FIRST" data-ref-filename="llvm..AMDGPU..OPERAND_SRC_FIRST">OPERAND_SRC_FIRST</a> ||</td></tr>
<tr><th id="3251">3251</th><td>      <a class="local col6 ref" href="#566OperandType" title='OperandType' data-ref="566OperandType" data-ref-filename="566OperandType">OperandType</a> &gt; <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_SRC_LAST" title='llvm::AMDGPU::OPERAND_SRC_LAST' data-ref="llvm::AMDGPU::OPERAND_SRC_LAST" data-ref-filename="llvm..AMDGPU..OPERAND_SRC_LAST">OPERAND_SRC_LAST</a>)</td></tr>
<tr><th id="3252">3252</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3253">3253</th><td></td></tr>
<tr><th id="3254">3254</th><td>  <i>// MachineOperand provides no way to tell the true operand size, since it only</i></td></tr>
<tr><th id="3255">3255</th><td><i>  // records a 64-bit value. We need to know the size to determine if a 32-bit</i></td></tr>
<tr><th id="3256">3256</th><td><i>  // floating point immediate bit pattern is legal for an integer immediate. It</i></td></tr>
<tr><th id="3257">3257</th><td><i>  // would be for any 32-bit integer operand, but would not be for a 64-bit one.</i></td></tr>
<tr><th id="3258">3258</th><td></td></tr>
<tr><th id="3259">3259</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="567Imm" title='Imm' data-type='int64_t' data-ref="567Imm" data-ref-filename="567Imm">Imm</dfn> = <a class="local col5 ref" href="#565MO" title='MO' data-ref="565MO" data-ref-filename="565MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3260">3260</th><td>  <b>switch</b> (<a class="local col6 ref" href="#566OperandType" title='OperandType' data-ref="566OperandType" data-ref-filename="566OperandType">OperandType</a>) {</td></tr>
<tr><th id="3261">3261</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_INT32" title='llvm::AMDGPU::OPERAND_REG_IMM_INT32' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_INT32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_INT32">OPERAND_REG_IMM_INT32</a>:</td></tr>
<tr><th id="3262">3262</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_FP32" title='llvm::AMDGPU::OPERAND_REG_IMM_FP32' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_FP32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_FP32">OPERAND_REG_IMM_FP32</a>:</td></tr>
<tr><th id="3263">3263</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_INT32">OPERAND_REG_INLINE_C_INT32</a>:</td></tr>
<tr><th id="3264">3264</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_FP32">OPERAND_REG_INLINE_C_FP32</a>:</td></tr>
<tr><th id="3265">3265</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_INT32">OPERAND_REG_INLINE_AC_INT32</a>:</td></tr>
<tr><th id="3266">3266</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_FP32">OPERAND_REG_INLINE_AC_FP32</a>: {</td></tr>
<tr><th id="3267">3267</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="local col8 decl" id="568Trunc" title='Trunc' data-type='int32_t' data-ref="568Trunc" data-ref-filename="568Trunc">Trunc</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a>&gt;(<a class="local col7 ref" href="#567Imm" title='Imm' data-ref="567Imm" data-ref-filename="567Imm">Imm</a>);</td></tr>
<tr><th id="3268">3268</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" title='llvm::AMDGPU::isInlinableLiteral32' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib">isInlinableLiteral32</a>(<a class="local col8 ref" href="#568Trunc" title='Trunc' data-ref="568Trunc" data-ref-filename="568Trunc">Trunc</a>, <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" title='llvm::AMDGPUSubtarget::hasInv2PiInlineImm' data-ref="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv">hasInv2PiInlineImm</a>());</td></tr>
<tr><th id="3269">3269</th><td>  }</td></tr>
<tr><th id="3270">3270</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_INT64" title='llvm::AMDGPU::OPERAND_REG_IMM_INT64' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_INT64" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_INT64">OPERAND_REG_IMM_INT64</a>:</td></tr>
<tr><th id="3271">3271</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_FP64" title='llvm::AMDGPU::OPERAND_REG_IMM_FP64' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_FP64" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_FP64">OPERAND_REG_IMM_FP64</a>:</td></tr>
<tr><th id="3272">3272</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_INT64">OPERAND_REG_INLINE_C_INT64</a>:</td></tr>
<tr><th id="3273">3273</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_FP64">OPERAND_REG_INLINE_C_FP64</a>:</td></tr>
<tr><th id="3274">3274</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20isInlinableLiteral64Elb" title='llvm::AMDGPU::isInlinableLiteral64' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb">isInlinableLiteral64</a>(<a class="local col5 ref" href="#565MO" title='MO' data-ref="565MO" data-ref-filename="565MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="3275">3275</th><td>                                        <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" title='llvm::AMDGPUSubtarget::hasInv2PiInlineImm' data-ref="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv">hasInv2PiInlineImm</a>());</td></tr>
<tr><th id="3276">3276</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_INT16" title='llvm::AMDGPU::OPERAND_REG_IMM_INT16' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_INT16">OPERAND_REG_IMM_INT16</a>:</td></tr>
<tr><th id="3277">3277</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_INT16">OPERAND_REG_INLINE_C_INT16</a>:</td></tr>
<tr><th id="3278">3278</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_INT16">OPERAND_REG_INLINE_AC_INT16</a>:</td></tr>
<tr><th id="3279">3279</th><td>    <i>// We would expect inline immediates to not be concerned with an integer/fp</i></td></tr>
<tr><th id="3280">3280</th><td><i>    // distinction. However, in the case of 16-bit integer operations, the</i></td></tr>
<tr><th id="3281">3281</th><td><i>    // "floating point" values appear to not work. It seems read the low 16-bits</i></td></tr>
<tr><th id="3282">3282</th><td><i>    // of 32-bit immediates, which happens to always work for the integer</i></td></tr>
<tr><th id="3283">3283</th><td><i>    // values.</i></td></tr>
<tr><th id="3284">3284</th><td><i>    //</i></td></tr>
<tr><th id="3285">3285</th><td><i>    // See llvm bugzilla 46302.</i></td></tr>
<tr><th id="3286">3286</th><td><i>    //</i></td></tr>
<tr><th id="3287">3287</th><td><i>    // TODO: Theoretically we could use op-sel to use the high bits of the</i></td></tr>
<tr><th id="3288">3288</th><td><i>    // 32-bit FP values.</i></td></tr>
<tr><th id="3289">3289</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" title='llvm::AMDGPU::isInlinableIntLiteral' data-ref="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" data-ref-filename="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl">isInlinableIntLiteral</a>(<a class="local col7 ref" href="#567Imm" title='Imm' data-ref="567Imm" data-ref-filename="567Imm">Imm</a>);</td></tr>
<tr><th id="3290">3290</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_V2INT16" title='llvm::AMDGPU::OPERAND_REG_IMM_V2INT16' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_V2INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_V2INT16">OPERAND_REG_IMM_V2INT16</a>:</td></tr>
<tr><th id="3291">3291</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_V2INT16">OPERAND_REG_INLINE_C_V2INT16</a>:</td></tr>
<tr><th id="3292">3292</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_V2INT16">OPERAND_REG_INLINE_AC_V2INT16</a>:</td></tr>
<tr><th id="3293">3293</th><td>    <i>// This suffers the same problem as the scalar 16-bit cases.</i></td></tr>
<tr><th id="3294">3294</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU25isInlinableIntLiteralV216Ei" title='llvm::AMDGPU::isInlinableIntLiteralV216' data-ref="_ZN4llvm6AMDGPU25isInlinableIntLiteralV216Ei" data-ref-filename="_ZN4llvm6AMDGPU25isInlinableIntLiteralV216Ei">isInlinableIntLiteralV216</a>(<a class="local col7 ref" href="#567Imm" title='Imm' data-ref="567Imm" data-ref-filename="567Imm">Imm</a>);</td></tr>
<tr><th id="3295">3295</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_FP16" title='llvm::AMDGPU::OPERAND_REG_IMM_FP16' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_FP16">OPERAND_REG_IMM_FP16</a>:</td></tr>
<tr><th id="3296">3296</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_FP16">OPERAND_REG_INLINE_C_FP16</a>:</td></tr>
<tr><th id="3297">3297</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_FP16">OPERAND_REG_INLINE_AC_FP16</a>: {</td></tr>
<tr><th id="3298">3298</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#567Imm" title='Imm' data-ref="567Imm" data-ref-filename="567Imm">Imm</a>) || <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#567Imm" title='Imm' data-ref="567Imm" data-ref-filename="567Imm">Imm</a>)) {</td></tr>
<tr><th id="3299">3299</th><td>      <i>// A few special case instructions have 16-bit operands on subtargets</i></td></tr>
<tr><th id="3300">3300</th><td><i>      // where 16-bit instructions are not legal.</i></td></tr>
<tr><th id="3301">3301</th><td><i>      // TODO: Do the 32-bit immediates work? We shouldn't really need to handle</i></td></tr>
<tr><th id="3302">3302</th><td><i>      // constants in these cases</i></td></tr>
<tr><th id="3303">3303</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col9 decl" id="569Trunc" title='Trunc' data-type='int16_t' data-ref="569Trunc" data-ref-filename="569Trunc">Trunc</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt;(<a class="local col7 ref" href="#567Imm" title='Imm' data-ref="567Imm" data-ref-filename="567Imm">Imm</a>);</td></tr>
<tr><th id="3304">3304</th><td>      <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>() &amp;&amp;</td></tr>
<tr><th id="3305">3305</th><td>             <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" title='llvm::AMDGPU::isInlinableLiteral16' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb">isInlinableLiteral16</a>(<a class="local col9 ref" href="#569Trunc" title='Trunc' data-ref="569Trunc" data-ref-filename="569Trunc">Trunc</a>, <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" title='llvm::AMDGPUSubtarget::hasInv2PiInlineImm' data-ref="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv">hasInv2PiInlineImm</a>());</td></tr>
<tr><th id="3306">3306</th><td>    }</td></tr>
<tr><th id="3307">3307</th><td></td></tr>
<tr><th id="3308">3308</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3309">3309</th><td>  }</td></tr>
<tr><th id="3310">3310</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_V2FP16" title='llvm::AMDGPU::OPERAND_REG_IMM_V2FP16' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_V2FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_V2FP16">OPERAND_REG_IMM_V2FP16</a>:</td></tr>
<tr><th id="3311">3311</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_V2FP16">OPERAND_REG_INLINE_C_V2FP16</a>:</td></tr>
<tr><th id="3312">3312</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_V2FP16">OPERAND_REG_INLINE_AC_V2FP16</a>: {</td></tr>
<tr><th id="3313">3313</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="570Trunc" title='Trunc' data-type='uint32_t' data-ref="570Trunc" data-ref-filename="570Trunc">Trunc</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<a class="local col7 ref" href="#567Imm" title='Imm' data-ref="567Imm" data-ref-filename="567Imm">Imm</a>);</td></tr>
<tr><th id="3314">3314</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU22isInlinableLiteralV216Eib" title='llvm::AMDGPU::isInlinableLiteralV216' data-ref="_ZN4llvm6AMDGPU22isInlinableLiteralV216Eib" data-ref-filename="_ZN4llvm6AMDGPU22isInlinableLiteralV216Eib">isInlinableLiteralV216</a>(<a class="local col0 ref" href="#570Trunc" title='Trunc' data-ref="570Trunc" data-ref-filename="570Trunc">Trunc</a>, <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" title='llvm::AMDGPUSubtarget::hasInv2PiInlineImm' data-ref="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv">hasInv2PiInlineImm</a>());</td></tr>
<tr><th id="3315">3315</th><td>  }</td></tr>
<tr><th id="3316">3316</th><td>  <b>default</b>:</td></tr>
<tr><th id="3317">3317</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid bitwidth"</q>);</td></tr>
<tr><th id="3318">3318</th><td>  }</td></tr>
<tr><th id="3319">3319</th><td>}</td></tr>
<tr><th id="3320">3320</th><td></td></tr>
<tr><th id="3321">3321</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="571MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="571MO" data-ref-filename="571MO">MO</dfn>,</td></tr>
<tr><th id="3322">3322</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col2 decl" id="572OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="572OpInfo" data-ref-filename="572OpInfo">OpInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="3323">3323</th><td>  <b>switch</b> (<a class="local col1 ref" href="#571MO" title='MO' data-ref="571MO" data-ref-filename="571MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv" data-ref-filename="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="3324">3324</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Register" title='llvm::MachineOperand::MO_Register' data-ref="llvm::MachineOperand::MO_Register" data-ref-filename="llvm..MachineOperand..MO_Register">MO_Register</a>:</td></tr>
<tr><th id="3325">3325</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3326">3326</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Immediate" title='llvm::MachineOperand::MO_Immediate' data-ref="llvm::MachineOperand::MO_Immediate" data-ref-filename="llvm..MachineOperand..MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="3327">3327</th><td>    <b>return</b> !<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE">isInlineConstant</a>(<a class="local col1 ref" href="#571MO" title='MO' data-ref="571MO" data-ref-filename="571MO">MO</a>, <a class="local col2 ref" href="#572OpInfo" title='OpInfo' data-ref="572OpInfo" data-ref-filename="572OpInfo">OpInfo</a>);</td></tr>
<tr><th id="3328">3328</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_FrameIndex" title='llvm::MachineOperand::MO_FrameIndex' data-ref="llvm::MachineOperand::MO_FrameIndex" data-ref-filename="llvm..MachineOperand..MO_FrameIndex">MO_FrameIndex</a>:</td></tr>
<tr><th id="3329">3329</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_MachineBasicBlock" title='llvm::MachineOperand::MO_MachineBasicBlock' data-ref="llvm::MachineOperand::MO_MachineBasicBlock" data-ref-filename="llvm..MachineOperand..MO_MachineBasicBlock">MO_MachineBasicBlock</a>:</td></tr>
<tr><th id="3330">3330</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_ExternalSymbol" title='llvm::MachineOperand::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MO_ExternalSymbol" data-ref-filename="llvm..MachineOperand..MO_ExternalSymbol">MO_ExternalSymbol</a>:</td></tr>
<tr><th id="3331">3331</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_GlobalAddress" title='llvm::MachineOperand::MO_GlobalAddress' data-ref="llvm::MachineOperand::MO_GlobalAddress" data-ref-filename="llvm..MachineOperand..MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="3332">3332</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_MCSymbol" title='llvm::MachineOperand::MO_MCSymbol' data-ref="llvm::MachineOperand::MO_MCSymbol" data-ref-filename="llvm..MachineOperand..MO_MCSymbol">MO_MCSymbol</a>:</td></tr>
<tr><th id="3333">3333</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3334">3334</th><td>  <b>default</b>:</td></tr>
<tr><th id="3335">3335</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected operand type"</q>);</td></tr>
<tr><th id="3336">3336</th><td>  }</td></tr>
<tr><th id="3337">3337</th><td>}</td></tr>
<tr><th id="3338">3338</th><td></td></tr>
<tr><th id="3339">3339</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL16compareMachineOpRKN4llvm14MachineOperandES2_" title='compareMachineOp' data-type='bool compareMachineOp(const llvm::MachineOperand &amp; Op0, const llvm::MachineOperand &amp; Op1)' data-ref="_ZL16compareMachineOpRKN4llvm14MachineOperandES2_" data-ref-filename="_ZL16compareMachineOpRKN4llvm14MachineOperandES2_">compareMachineOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="573Op0" title='Op0' data-type='const llvm::MachineOperand &amp;' data-ref="573Op0" data-ref-filename="573Op0">Op0</dfn>,</td></tr>
<tr><th id="3340">3340</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="574Op1" title='Op1' data-type='const llvm::MachineOperand &amp;' data-ref="574Op1" data-ref-filename="574Op1">Op1</dfn>) {</td></tr>
<tr><th id="3341">3341</th><td>  <b>if</b> (<a class="local col3 ref" href="#573Op0" title='Op0' data-ref="573Op0" data-ref-filename="573Op0">Op0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv" data-ref-filename="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>() != <a class="local col4 ref" href="#574Op1" title='Op1' data-ref="574Op1" data-ref-filename="574Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv" data-ref-filename="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>())</td></tr>
<tr><th id="3342">3342</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3343">3343</th><td></td></tr>
<tr><th id="3344">3344</th><td>  <b>switch</b> (<a class="local col3 ref" href="#573Op0" title='Op0' data-ref="573Op0" data-ref-filename="573Op0">Op0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv" data-ref-filename="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="3345">3345</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Register" title='llvm::MachineOperand::MO_Register' data-ref="llvm::MachineOperand::MO_Register" data-ref-filename="llvm..MachineOperand..MO_Register">MO_Register</a>:</td></tr>
<tr><th id="3346">3346</th><td>    <b>return</b> <a class="local col3 ref" href="#573Op0" title='Op0' data-ref="573Op0" data-ref-filename="573Op0">Op0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col4 ref" href="#574Op1" title='Op1' data-ref="574Op1" data-ref-filename="574Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3347">3347</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Immediate" title='llvm::MachineOperand::MO_Immediate' data-ref="llvm::MachineOperand::MO_Immediate" data-ref-filename="llvm..MachineOperand..MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="3348">3348</th><td>    <b>return</b> <a class="local col3 ref" href="#573Op0" title='Op0' data-ref="573Op0" data-ref-filename="573Op0">Op0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <a class="local col4 ref" href="#574Op1" title='Op1' data-ref="574Op1" data-ref-filename="574Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3349">3349</th><td>  <b>default</b>:</td></tr>
<tr><th id="3350">3350</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Didn't expect to be comparing these operand types"</q>);</td></tr>
<tr><th id="3351">3351</th><td>  }</td></tr>
<tr><th id="3352">3352</th><td>}</td></tr>
<tr><th id="3353">3353</th><td></td></tr>
<tr><th id="3354">3354</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='llvm::SIInstrInfo::isImmOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE">isImmOperandLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="575MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="575MI" data-ref-filename="575MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="576OpNo" title='OpNo' data-type='unsigned int' data-ref="576OpNo" data-ref-filename="576OpNo">OpNo</dfn>,</td></tr>
<tr><th id="3355">3355</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="577MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="577MO" data-ref-filename="577MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="3356">3356</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="578InstDesc" title='InstDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="578InstDesc" data-ref-filename="578InstDesc">InstDesc</dfn> = <a class="local col5 ref" href="#575MI" title='MI' data-ref="575MI" data-ref-filename="575MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="3357">3357</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col9 decl" id="579OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="579OpInfo" data-ref-filename="579OpInfo">OpInfo</dfn> = <a class="local col8 ref" href="#578InstDesc" title='InstDesc' data-ref="578InstDesc" data-ref-filename="578InstDesc">InstDesc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col6 ref" href="#576OpNo" title='OpNo' data-ref="576OpNo" data-ref-filename="576OpNo">OpNo</a>];</td></tr>
<tr><th id="3358">3358</th><td></td></tr>
<tr><th id="3359">3359</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isImm() || MO.isTargetIndex() || MO.isFI() || MO.isGlobal());</td></tr>
<tr><th id="3360">3360</th><td></td></tr>
<tr><th id="3361">3361</th><td>  <b>if</b> (<a class="local col9 ref" href="#579OpInfo" title='OpInfo' data-ref="579OpInfo" data-ref-filename="579OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a> == <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OPERAND_IMMEDIATE" title='llvm::MCOI::OPERAND_IMMEDIATE' data-ref="llvm::MCOI::OPERAND_IMMEDIATE" data-ref-filename="llvm..MCOI..OPERAND_IMMEDIATE">OPERAND_IMMEDIATE</a>)</td></tr>
<tr><th id="3362">3362</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3363">3363</th><td></td></tr>
<tr><th id="3364">3364</th><td>  <b>if</b> (<a class="local col9 ref" href="#579OpInfo" title='OpInfo' data-ref="579OpInfo" data-ref-filename="579OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a> &lt; <var>0</var>)</td></tr>
<tr><th id="3365">3365</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3366">3366</th><td></td></tr>
<tr><th id="3367">3367</th><td>  <b>if</b> (<a class="local col7 ref" href="#577MO" title='MO' data-ref="577MO" data-ref-filename="577MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE">isInlineConstant</a>(<a class="local col7 ref" href="#577MO" title='MO' data-ref="577MO" data-ref-filename="577MO">MO</a>, <a class="local col9 ref" href="#579OpInfo" title='OpInfo' data-ref="579OpInfo" data-ref-filename="579OpInfo">OpInfo</a>)) {</td></tr>
<tr><th id="3368">3368</th><td>    <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo5isMAIERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMAI' data-ref="_ZN4llvm11SIInstrInfo5isMAIERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo5isMAIERKNS_12MachineInstrE">isMAI</a>(<a class="local col5 ref" href="#575MI" title='MI' data-ref="575MI" data-ref-filename="575MI">MI</a>) &amp;&amp; <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget23hasMFMAInlineLiteralBugEv" title='llvm::GCNSubtarget::hasMFMAInlineLiteralBug' data-ref="_ZNK4llvm12GCNSubtarget23hasMFMAInlineLiteralBugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget23hasMFMAInlineLiteralBugEv">hasMFMAInlineLiteralBug</a>() &amp;&amp;</td></tr>
<tr><th id="3369">3369</th><td>        <a class="local col6 ref" href="#576OpNo" title='OpNo' data-ref="576OpNo" data-ref-filename="576OpNo">OpNo</a> ==(<em>unsigned</em>)<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#575MI" title='MI' data-ref="575MI" data-ref-filename="575MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="3370">3370</th><td>                                                    <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2" title='llvm::AMDGPU::OpName::src2' data-ref="llvm::AMDGPU::OpName::src2" data-ref-filename="llvm..AMDGPU..OpName..src2">src2</a>))</td></tr>
<tr><th id="3371">3371</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3372">3372</th><td>    <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22opCanUseInlineConstantEj" title='llvm::SIRegisterInfo::opCanUseInlineConstant' data-ref="_ZNK4llvm14SIRegisterInfo22opCanUseInlineConstantEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo22opCanUseInlineConstantEj">opCanUseInlineConstant</a>(<a class="local col9 ref" href="#579OpInfo" title='OpInfo' data-ref="579OpInfo" data-ref-filename="579OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>);</td></tr>
<tr><th id="3373">3373</th><td>  }</td></tr>
<tr><th id="3374">3374</th><td></td></tr>
<tr><th id="3375">3375</th><td>  <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo23opCanUseLiteralConstantEj" title='llvm::SIRegisterInfo::opCanUseLiteralConstant' data-ref="_ZNK4llvm14SIRegisterInfo23opCanUseLiteralConstantEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo23opCanUseLiteralConstantEj">opCanUseLiteralConstant</a>(<a class="local col9 ref" href="#579OpInfo" title='OpInfo' data-ref="579OpInfo" data-ref-filename="579OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>))</td></tr>
<tr><th id="3376">3376</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3377">3377</th><td></td></tr>
<tr><th id="3378">3378</th><td>  <b>if</b> (!<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col5 ref" href="#575MI" title='MI' data-ref="575MI" data-ref-filename="575MI">MI</a>) || !<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcOperand' data-ref="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj" data-ref-filename="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj">isSISrcOperand</a>(<a class="local col8 ref" href="#578InstDesc" title='InstDesc' data-ref="578InstDesc" data-ref-filename="578InstDesc">InstDesc</a>, <a class="local col6 ref" href="#576OpNo" title='OpNo' data-ref="576OpNo" data-ref-filename="576OpNo">OpNo</a>))</td></tr>
<tr><th id="3379">3379</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3380">3380</th><td></td></tr>
<tr><th id="3381">3381</th><td>  <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv" title='llvm::GCNSubtarget::hasVOP3Literal' data-ref="_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv">hasVOP3Literal</a>();</td></tr>
<tr><th id="3382">3382</th><td>}</td></tr>
<tr><th id="3383">3383</th><td></td></tr>
<tr><th id="3384">3384</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj" title='llvm::SIInstrInfo::hasVALU32BitEncoding' data-ref="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj" data-ref-filename="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj">hasVALU32BitEncoding</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="580Opcode" title='Opcode' data-type='unsigned int' data-ref="580Opcode" data-ref-filename="580Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="3385">3385</th><td>  <em>int</em> <dfn class="local col1 decl" id="581Op32" title='Op32' data-type='int' data-ref="581Op32" data-ref-filename="581Op32">Op32</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getVOPe32Et" title='llvm::AMDGPU::getVOPe32' data-ref="_ZN4llvm6AMDGPU9getVOPe32Et" data-ref-filename="_ZN4llvm6AMDGPU9getVOPe32Et">getVOPe32</a>(<a class="local col0 ref" href="#580Opcode" title='Opcode' data-ref="580Opcode" data-ref-filename="580Opcode">Opcode</a>);</td></tr>
<tr><th id="3386">3386</th><td>  <b>if</b> (<a class="local col1 ref" href="#581Op32" title='Op32' data-ref="581Op32" data-ref-filename="581Op32">Op32</a> == -<var>1</var>)</td></tr>
<tr><th id="3387">3387</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3388">3388</th><td></td></tr>
<tr><th id="3389">3389</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col1 ref" href="#581Op32" title='Op32' data-ref="581Op32" data-ref-filename="581Op32">Op32</a>) != -<var>1</var>;</td></tr>
<tr><th id="3390">3390</th><td>}</td></tr>
<tr><th id="3391">3391</th><td></td></tr>
<tr><th id="3392">3392</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo12hasModifiersEj" title='llvm::SIInstrInfo::hasModifiers' data-ref="_ZNK4llvm11SIInstrInfo12hasModifiersEj" data-ref-filename="_ZNK4llvm11SIInstrInfo12hasModifiersEj">hasModifiers</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="582Opcode" title='Opcode' data-type='unsigned int' data-ref="582Opcode" data-ref-filename="582Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="3393">3393</th><td>  <i>// The src0_modifier operand is present on all instructions</i></td></tr>
<tr><th id="3394">3394</th><td><i>  // that have modifiers.</i></td></tr>
<tr><th id="3395">3395</th><td></td></tr>
<tr><th id="3396">3396</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col2 ref" href="#582Opcode" title='Opcode' data-ref="582Opcode" data-ref-filename="582Opcode">Opcode</a>,</td></tr>
<tr><th id="3397">3397</th><td>                                    <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0_modifiers" title='llvm::AMDGPU::OpName::src0_modifiers' data-ref="llvm::AMDGPU::OpName::src0_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src0_modifiers">src0_modifiers</a>) != -<var>1</var>;</td></tr>
<tr><th id="3398">3398</th><td>}</td></tr>
<tr><th id="3399">3399</th><td></td></tr>
<tr><th id="3400">3400</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="583MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="583MI" data-ref-filename="583MI">MI</dfn>,</td></tr>
<tr><th id="3401">3401</th><td>                                  <em>unsigned</em> <dfn class="local col4 decl" id="584OpName" title='OpName' data-type='unsigned int' data-ref="584OpName" data-ref-filename="584OpName">OpName</dfn>) <em>const</em> {</td></tr>
<tr><th id="3402">3402</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="585Mods" title='Mods' data-type='const llvm::MachineOperand *' data-ref="585Mods" data-ref-filename="585Mods">Mods</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col3 ref" href="#583MI" title='MI' data-ref="583MI" data-ref-filename="583MI">MI</a>, <a class="local col4 ref" href="#584OpName" title='OpName' data-ref="584OpName" data-ref-filename="584OpName">OpName</a>);</td></tr>
<tr><th id="3403">3403</th><td>  <b>return</b> <a class="local col5 ref" href="#585Mods" title='Mods' data-ref="585Mods" data-ref-filename="585Mods">Mods</a> &amp;&amp; <a class="local col5 ref" href="#585Mods" title='Mods' data-ref="585Mods" data-ref-filename="585Mods">Mods</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3404">3404</th><td>}</td></tr>
<tr><th id="3405">3405</th><td></td></tr>
<tr><th id="3406">3406</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasAnyModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE">hasAnyModifiersSet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="586MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="586MI" data-ref-filename="586MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3407">3407</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</a>(<a class="local col6 ref" href="#586MI" title='MI' data-ref="586MI" data-ref-filename="586MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0_modifiers" title='llvm::AMDGPU::OpName::src0_modifiers' data-ref="llvm::AMDGPU::OpName::src0_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src0_modifiers">src0_modifiers</a>) ||</td></tr>
<tr><th id="3408">3408</th><td>         <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</a>(<a class="local col6 ref" href="#586MI" title='MI' data-ref="586MI" data-ref-filename="586MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1_modifiers" title='llvm::AMDGPU::OpName::src1_modifiers' data-ref="llvm::AMDGPU::OpName::src1_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src1_modifiers">src1_modifiers</a>) ||</td></tr>
<tr><th id="3409">3409</th><td>         <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</a>(<a class="local col6 ref" href="#586MI" title='MI' data-ref="586MI" data-ref-filename="586MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2_modifiers" title='llvm::AMDGPU::OpName::src2_modifiers' data-ref="llvm::AMDGPU::OpName::src2_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src2_modifiers">src2_modifiers</a>) ||</td></tr>
<tr><th id="3410">3410</th><td>         <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</a>(<a class="local col6 ref" href="#586MI" title='MI' data-ref="586MI" data-ref-filename="586MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::clamp" title='llvm::AMDGPU::OpName::clamp' data-ref="llvm::AMDGPU::OpName::clamp" data-ref-filename="llvm..AMDGPU..OpName..clamp">clamp</a>) ||</td></tr>
<tr><th id="3411">3411</th><td>         <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</a>(<a class="local col6 ref" href="#586MI" title='MI' data-ref="586MI" data-ref-filename="586MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::omod" title='llvm::AMDGPU::OpName::omod' data-ref="llvm::AMDGPU::OpName::omod" data-ref-filename="llvm..AMDGPU..OpName..omod">omod</a>);</td></tr>
<tr><th id="3412">3412</th><td>}</td></tr>
<tr><th id="3413">3413</th><td></td></tr>
<tr><th id="3414">3414</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::canShrink' data-ref="_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">canShrink</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="587MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="587MI" data-ref-filename="587MI">MI</dfn>,</td></tr>
<tr><th id="3415">3415</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="588MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="588MRI" data-ref-filename="588MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3416">3416</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="589Src2" title='Src2' data-type='const llvm::MachineOperand *' data-ref="589Src2" data-ref-filename="589Src2">Src2</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI" data-ref-filename="587MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2" title='llvm::AMDGPU::OpName::src2' data-ref="llvm::AMDGPU::OpName::src2" data-ref-filename="llvm..AMDGPU..OpName..src2">src2</a>);</td></tr>
<tr><th id="3417">3417</th><td>  <i>// Can't shrink instruction with three operands.</i></td></tr>
<tr><th id="3418">3418</th><td><i>  // FIXME: v_cndmask_b32 has 3 operands and is shrinkable, but we need to add</i></td></tr>
<tr><th id="3419">3419</th><td><i>  // a special case for it.  It can only be shrunk if the third operand</i></td></tr>
<tr><th id="3420">3420</th><td><i>  // is vcc, and src0_modifiers and src1_modifiers are not set.</i></td></tr>
<tr><th id="3421">3421</th><td><i>  // We should handle this the same way we handle vopc, by addding</i></td></tr>
<tr><th id="3422">3422</th><td><i>  // a register allocation hint pre-regalloc and then do the shrinking</i></td></tr>
<tr><th id="3423">3423</th><td><i>  // post-regalloc.</i></td></tr>
<tr><th id="3424">3424</th><td>  <b>if</b> (<a class="local col9 ref" href="#589Src2" title='Src2' data-ref="589Src2" data-ref-filename="589Src2">Src2</a>) {</td></tr>
<tr><th id="3425">3425</th><td>    <b>switch</b> (<a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI" data-ref-filename="587MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3426">3426</th><td>      <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3427">3427</th><td></td></tr>
<tr><th id="3428">3428</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADDC_U32_e64" title='llvm::AMDGPU::V_ADDC_U32_e64' data-ref="llvm::AMDGPU::V_ADDC_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADDC_U32_e64">V_ADDC_U32_e64</a>:</td></tr>
<tr><th id="3429">3429</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUBB_U32_e64" title='llvm::AMDGPU::V_SUBB_U32_e64' data-ref="llvm::AMDGPU::V_SUBB_U32_e64" data-ref-filename="llvm..AMDGPU..V_SUBB_U32_e64">V_SUBB_U32_e64</a>:</td></tr>
<tr><th id="3430">3430</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUBBREV_U32_e64" title='llvm::AMDGPU::V_SUBBREV_U32_e64' data-ref="llvm::AMDGPU::V_SUBBREV_U32_e64" data-ref-filename="llvm..AMDGPU..V_SUBBREV_U32_e64">V_SUBBREV_U32_e64</a>: {</td></tr>
<tr><th id="3431">3431</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="590Src1" title='Src1' data-type='const llvm::MachineOperand *' data-ref="590Src1" data-ref-filename="590Src1">Src1</dfn></td></tr>
<tr><th id="3432">3432</th><td>          = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI" data-ref-filename="587MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>);</td></tr>
<tr><th id="3433">3433</th><td>        <b>if</b> (!<a class="local col0 ref" href="#590Src1" title='Src1' data-ref="590Src1" data-ref-filename="590Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(<a class="local col8 ref" href="#588MRI" title='MRI' data-ref="588MRI" data-ref-filename="588MRI">MRI</a>, <a class="local col0 ref" href="#590Src1" title='Src1' data-ref="590Src1" data-ref-filename="590Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="3434">3434</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3435">3435</th><td>        <i>// Additional verification is needed for sdst/src2.</i></td></tr>
<tr><th id="3436">3436</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3437">3437</th><td>      }</td></tr>
<tr><th id="3438">3438</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F32_e64" title='llvm::AMDGPU::V_MAC_F32_e64' data-ref="llvm::AMDGPU::V_MAC_F32_e64" data-ref-filename="llvm..AMDGPU..V_MAC_F32_e64">V_MAC_F32_e64</a>:</td></tr>
<tr><th id="3439">3439</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F16_e64" title='llvm::AMDGPU::V_MAC_F16_e64' data-ref="llvm::AMDGPU::V_MAC_F16_e64" data-ref-filename="llvm..AMDGPU..V_MAC_F16_e64">V_MAC_F16_e64</a>:</td></tr>
<tr><th id="3440">3440</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F32_e64" title='llvm::AMDGPU::V_FMAC_F32_e64' data-ref="llvm::AMDGPU::V_FMAC_F32_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F32_e64">V_FMAC_F32_e64</a>:</td></tr>
<tr><th id="3441">3441</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F16_e64" title='llvm::AMDGPU::V_FMAC_F16_e64' data-ref="llvm::AMDGPU::V_FMAC_F16_e64" data-ref-filename="llvm..AMDGPU..V_FMAC_F16_e64">V_FMAC_F16_e64</a>:</td></tr>
<tr><th id="3442">3442</th><td>        <b>if</b> (!<a class="local col9 ref" href="#589Src2" title='Src2' data-ref="589Src2" data-ref-filename="589Src2">Src2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(<a class="local col8 ref" href="#588MRI" title='MRI' data-ref="588MRI" data-ref-filename="588MRI">MRI</a>, <a class="local col9 ref" href="#589Src2" title='Src2' data-ref="589Src2" data-ref-filename="589Src2">Src2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ||</td></tr>
<tr><th id="3443">3443</th><td>            <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</a>(<a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI" data-ref-filename="587MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2_modifiers" title='llvm::AMDGPU::OpName::src2_modifiers' data-ref="llvm::AMDGPU::OpName::src2_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src2_modifiers">src2_modifiers</a>))</td></tr>
<tr><th id="3444">3444</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3445">3445</th><td>        <b>break</b>;</td></tr>
<tr><th id="3446">3446</th><td></td></tr>
<tr><th id="3447">3447</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e64" title='llvm::AMDGPU::V_CNDMASK_B32_e64' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e64" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e64">V_CNDMASK_B32_e64</a>:</td></tr>
<tr><th id="3448">3448</th><td>        <b>break</b>;</td></tr>
<tr><th id="3449">3449</th><td>    }</td></tr>
<tr><th id="3450">3450</th><td>  }</td></tr>
<tr><th id="3451">3451</th><td></td></tr>
<tr><th id="3452">3452</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="591Src1" title='Src1' data-type='const llvm::MachineOperand *' data-ref="591Src1" data-ref-filename="591Src1">Src1</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI" data-ref-filename="587MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>);</td></tr>
<tr><th id="3453">3453</th><td>  <b>if</b> (<a class="local col1 ref" href="#591Src1" title='Src1' data-ref="591Src1" data-ref-filename="591Src1">Src1</a> &amp;&amp; (!<a class="local col1 ref" href="#591Src1" title='Src1' data-ref="591Src1" data-ref-filename="591Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(<a class="local col8 ref" href="#588MRI" title='MRI' data-ref="588MRI" data-ref-filename="588MRI">MRI</a>, <a class="local col1 ref" href="#591Src1" title='Src1' data-ref="591Src1" data-ref-filename="591Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ||</td></tr>
<tr><th id="3454">3454</th><td>               <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</a>(<a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI" data-ref-filename="587MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1_modifiers" title='llvm::AMDGPU::OpName::src1_modifiers' data-ref="llvm::AMDGPU::OpName::src1_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src1_modifiers">src1_modifiers</a>)))</td></tr>
<tr><th id="3455">3455</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3456">3456</th><td></td></tr>
<tr><th id="3457">3457</th><td>  <i>// We don't need to check src0, all input types are legal, so just make sure</i></td></tr>
<tr><th id="3458">3458</th><td><i>  // src0 isn't using any modifiers.</i></td></tr>
<tr><th id="3459">3459</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</a>(<a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI" data-ref-filename="587MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0_modifiers" title='llvm::AMDGPU::OpName::src0_modifiers' data-ref="llvm::AMDGPU::OpName::src0_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src0_modifiers">src0_modifiers</a>))</td></tr>
<tr><th id="3460">3460</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3461">3461</th><td></td></tr>
<tr><th id="3462">3462</th><td>  <i>// Can it be shrunk to a valid 32 bit opcode?</i></td></tr>
<tr><th id="3463">3463</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj" title='llvm::SIInstrInfo::hasVALU32BitEncoding' data-ref="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj" data-ref-filename="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj">hasVALU32BitEncoding</a>(<a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI" data-ref-filename="587MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="3464">3464</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3465">3465</th><td></td></tr>
<tr><th id="3466">3466</th><td>  <i>// Check output modifiers</i></td></tr>
<tr><th id="3467">3467</th><td>  <b>return</b> !<a class="member fn" href="#_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</a>(<a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI" data-ref-filename="587MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::omod" title='llvm::AMDGPU::OpName::omod' data-ref="llvm::AMDGPU::OpName::omod" data-ref-filename="llvm..AMDGPU..OpName..omod">omod</a>) &amp;&amp;</td></tr>
<tr><th id="3468">3468</th><td>         !<a class="member fn" href="#_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</a>(<a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI" data-ref-filename="587MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::clamp" title='llvm::AMDGPU::OpName::clamp' data-ref="llvm::AMDGPU::OpName::clamp" data-ref-filename="llvm..AMDGPU..OpName..clamp">clamp</a>);</td></tr>
<tr><th id="3469">3469</th><td>}</td></tr>
<tr><th id="3470">3470</th><td></td></tr>
<tr><th id="3471">3471</th><td><i  data-doc="_ZL22copyFlagsToImplicitVCCRN4llvm12MachineInstrERKNS_14MachineOperandE">// Set VCC operand with all flags from \p Orig, except for setting it as</i></td></tr>
<tr><th id="3472">3472</th><td><i  data-doc="_ZL22copyFlagsToImplicitVCCRN4llvm12MachineInstrERKNS_14MachineOperandE">// implicit.</i></td></tr>
<tr><th id="3473">3473</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL22copyFlagsToImplicitVCCRN4llvm12MachineInstrERKNS_14MachineOperandE" title='copyFlagsToImplicitVCC' data-type='void copyFlagsToImplicitVCC(llvm::MachineInstr &amp; MI, const llvm::MachineOperand &amp; Orig)' data-ref="_ZL22copyFlagsToImplicitVCCRN4llvm12MachineInstrERKNS_14MachineOperandE" data-ref-filename="_ZL22copyFlagsToImplicitVCCRN4llvm12MachineInstrERKNS_14MachineOperandE">copyFlagsToImplicitVCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="592MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="592MI" data-ref-filename="592MI">MI</dfn>,</td></tr>
<tr><th id="3474">3474</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="593Orig" title='Orig' data-type='const llvm::MachineOperand &amp;' data-ref="593Orig" data-ref-filename="593Orig">Orig</dfn>) {</td></tr>
<tr><th id="3475">3475</th><td></td></tr>
<tr><th id="3476">3476</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="594Use" title='Use' data-type='llvm::MachineOperand &amp;' data-ref="594Use" data-ref-filename="594Use">Use</dfn> : <a class="local col2 ref" href="#592MI" title='MI' data-ref="592MI" data-ref-filename="592MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZN4llvm12MachineInstr17implicit_operandsEv" data-ref-filename="_ZN4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>()) {</td></tr>
<tr><th id="3477">3477</th><td>    <b>if</b> (<a class="local col4 ref" href="#594Use" title='Use' data-ref="594Use" data-ref-filename="594Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp;</td></tr>
<tr><th id="3478">3478</th><td>        (<a class="local col4 ref" href="#594Use" title='Use' data-ref="594Use" data-ref-filename="594Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a> || <a class="local col4 ref" href="#594Use" title='Use' data-ref="594Use" data-ref-filename="594Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_LO" title='llvm::AMDGPU::VCC_LO' data-ref="llvm::AMDGPU::VCC_LO" data-ref-filename="llvm..AMDGPU..VCC_LO">VCC_LO</a>)) {</td></tr>
<tr><th id="3479">3479</th><td>      <a class="local col4 ref" href="#594Use" title='Use' data-ref="594Use" data-ref-filename="594Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb" data-ref-filename="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col3 ref" href="#593Orig" title='Orig' data-ref="593Orig" data-ref-filename="593Orig">Orig</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="3480">3480</th><td>      <a class="local col4 ref" href="#594Use" title='Use' data-ref="594Use" data-ref-filename="594Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col3 ref" href="#593Orig" title='Orig' data-ref="593Orig" data-ref-filename="593Orig">Orig</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="3481">3481</th><td>      <b>return</b>;</td></tr>
<tr><th id="3482">3482</th><td>    }</td></tr>
<tr><th id="3483">3483</th><td>  }</td></tr>
<tr><th id="3484">3484</th><td>}</td></tr>
<tr><th id="3485">3485</th><td></td></tr>
<tr><th id="3486">3486</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo15buildShrunkInstERNS_12MachineInstrEj" title='llvm::SIInstrInfo::buildShrunkInst' data-ref="_ZNK4llvm11SIInstrInfo15buildShrunkInstERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15buildShrunkInstERNS_12MachineInstrEj">buildShrunkInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="595MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="595MI" data-ref-filename="595MI">MI</dfn>,</td></tr>
<tr><th id="3487">3487</th><td>                                           <em>unsigned</em> <dfn class="local col6 decl" id="596Op32" title='Op32' data-type='unsigned int' data-ref="596Op32" data-ref-filename="596Op32">Op32</dfn>) <em>const</em> {</td></tr>
<tr><th id="3488">3488</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="597MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="597MBB" data-ref-filename="597MBB">MBB</dfn> = <a class="local col5 ref" href="#595MI" title='MI' data-ref="595MI" data-ref-filename="595MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();;</td></tr>
<tr><th id="3489">3489</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="598Inst32" title='Inst32' data-type='llvm::MachineInstrBuilder' data-ref="598Inst32" data-ref-filename="598Inst32">Inst32</dfn> =</td></tr>
<tr><th id="3490">3490</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#597MBB" title='MBB' data-ref="597MBB" data-ref-filename="597MBB">MBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#595MI" title='MI' data-ref="595MI" data-ref-filename="595MI">MI</a></span>, <a class="local col5 ref" href="#595MI" title='MI' data-ref="595MI" data-ref-filename="595MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#596Op32" title='Op32' data-ref="596Op32" data-ref-filename="596Op32">Op32</a>))</td></tr>
<tr><th id="3491">3491</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col5 ref" href="#595MI" title='MI' data-ref="595MI" data-ref-filename="595MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="3492">3492</th><td></td></tr>
<tr><th id="3493">3493</th><td>  <i>// Add the dst operand if the 32-bit encoding also has an explicit $vdst.</i></td></tr>
<tr><th id="3494">3494</th><td><i>  // For VOPC instructions, this is replaced by an implicit def of vcc.</i></td></tr>
<tr><th id="3495">3495</th><td>  <em>int</em> <dfn class="local col9 decl" id="599Op32DstIdx" title='Op32DstIdx' data-type='int' data-ref="599Op32DstIdx" data-ref-filename="599Op32DstIdx">Op32DstIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col6 ref" href="#596Op32" title='Op32' data-ref="596Op32" data-ref-filename="596Op32">Op32</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdst" title='llvm::AMDGPU::OpName::vdst' data-ref="llvm::AMDGPU::OpName::vdst" data-ref-filename="llvm..AMDGPU..OpName..vdst">vdst</a>);</td></tr>
<tr><th id="3496">3496</th><td>  <b>if</b> (<a class="local col9 ref" href="#599Op32DstIdx" title='Op32DstIdx' data-ref="599Op32DstIdx" data-ref-filename="599Op32DstIdx">Op32DstIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="3497">3497</th><td>    <i>// dst</i></td></tr>
<tr><th id="3498">3498</th><td>    <a class="local col8 ref" href="#598Inst32" title='Inst32' data-ref="598Inst32" data-ref-filename="598Inst32">Inst32</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#595MI" title='MI' data-ref="595MI" data-ref-filename="595MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="3499">3499</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3500">3500</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(((MI.getOperand(<var>0</var>).getReg() == AMDGPU::VCC) ||</td></tr>
<tr><th id="3501">3501</th><td>            (MI.getOperand(<var>0</var>).getReg() == AMDGPU::VCC_LO)) &amp;&amp;</td></tr>
<tr><th id="3502">3502</th><td>           <q>"Unexpected case"</q>);</td></tr>
<tr><th id="3503">3503</th><td>  }</td></tr>
<tr><th id="3504">3504</th><td></td></tr>
<tr><th id="3505">3505</th><td>  <a class="local col8 ref" href="#598Inst32" title='Inst32' data-ref="598Inst32" data-ref-filename="598Inst32">Inst32</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#595MI" title='MI' data-ref="595MI" data-ref-filename="595MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>));</td></tr>
<tr><th id="3506">3506</th><td></td></tr>
<tr><th id="3507">3507</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="600Src1" title='Src1' data-type='const llvm::MachineOperand *' data-ref="600Src1" data-ref-filename="600Src1">Src1</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#595MI" title='MI' data-ref="595MI" data-ref-filename="595MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>);</td></tr>
<tr><th id="3508">3508</th><td>  <b>if</b> (<a class="local col0 ref" href="#600Src1" title='Src1' data-ref="600Src1" data-ref-filename="600Src1">Src1</a>)</td></tr>
<tr><th id="3509">3509</th><td>    <a class="local col8 ref" href="#598Inst32" title='Inst32' data-ref="598Inst32" data-ref-filename="598Inst32">Inst32</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col0 ref" href="#600Src1" title='Src1' data-ref="600Src1" data-ref-filename="600Src1">Src1</a>);</td></tr>
<tr><th id="3510">3510</th><td></td></tr>
<tr><th id="3511">3511</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="601Src2" title='Src2' data-type='const llvm::MachineOperand *' data-ref="601Src2" data-ref-filename="601Src2">Src2</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#595MI" title='MI' data-ref="595MI" data-ref-filename="595MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2" title='llvm::AMDGPU::OpName::src2' data-ref="llvm::AMDGPU::OpName::src2" data-ref-filename="llvm..AMDGPU..OpName..src2">src2</a>);</td></tr>
<tr><th id="3512">3512</th><td></td></tr>
<tr><th id="3513">3513</th><td>  <b>if</b> (<a class="local col1 ref" href="#601Src2" title='Src2' data-ref="601Src2" data-ref-filename="601Src2">Src2</a>) {</td></tr>
<tr><th id="3514">3514</th><td>    <em>int</em> <dfn class="local col2 decl" id="602Op32Src2Idx" title='Op32Src2Idx' data-type='int' data-ref="602Op32Src2Idx" data-ref-filename="602Op32Src2Idx">Op32Src2Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col6 ref" href="#596Op32" title='Op32' data-ref="596Op32" data-ref-filename="596Op32">Op32</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2" title='llvm::AMDGPU::OpName::src2' data-ref="llvm::AMDGPU::OpName::src2" data-ref-filename="llvm..AMDGPU..OpName..src2">src2</a>);</td></tr>
<tr><th id="3515">3515</th><td>    <b>if</b> (<a class="local col2 ref" href="#602Op32Src2Idx" title='Op32Src2Idx' data-ref="602Op32Src2Idx" data-ref-filename="602Op32Src2Idx">Op32Src2Idx</a> != -<var>1</var>) {</td></tr>
<tr><th id="3516">3516</th><td>      <a class="local col8 ref" href="#598Inst32" title='Inst32' data-ref="598Inst32" data-ref-filename="598Inst32">Inst32</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col1 ref" href="#601Src2" title='Src2' data-ref="601Src2" data-ref-filename="601Src2">Src2</a>);</td></tr>
<tr><th id="3517">3517</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3518">3518</th><td>      <i>// In the case of V_CNDMASK_B32_e32, the explicit operand src2 is</i></td></tr>
<tr><th id="3519">3519</th><td><i>      // replaced with an implicit read of vcc or vcc_lo. The implicit read</i></td></tr>
<tr><th id="3520">3520</th><td><i>      // of vcc was already added during the initial BuildMI, but we</i></td></tr>
<tr><th id="3521">3521</th><td><i>      // 1) may need to change vcc to vcc_lo to preserve the original register</i></td></tr>
<tr><th id="3522">3522</th><td><i>      // 2) have to preserve the original flags.</i></td></tr>
<tr><th id="3523">3523</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::fixImplicitOperands' data-ref="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE">fixImplicitOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#598Inst32" title='Inst32' data-ref="598Inst32" data-ref-filename="598Inst32">Inst32</a></span>);</td></tr>
<tr><th id="3524">3524</th><td>      <a class="tu ref fn" href="#_ZL22copyFlagsToImplicitVCCRN4llvm12MachineInstrERKNS_14MachineOperandE" title='copyFlagsToImplicitVCC' data-use='c' data-ref="_ZL22copyFlagsToImplicitVCCRN4llvm12MachineInstrERKNS_14MachineOperandE" data-ref-filename="_ZL22copyFlagsToImplicitVCCRN4llvm12MachineInstrERKNS_14MachineOperandE">copyFlagsToImplicitVCC</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#598Inst32" title='Inst32' data-ref="598Inst32" data-ref-filename="598Inst32">Inst32</a></span>, *<a class="local col1 ref" href="#601Src2" title='Src2' data-ref="601Src2" data-ref-filename="601Src2">Src2</a>);</td></tr>
<tr><th id="3525">3525</th><td>    }</td></tr>
<tr><th id="3526">3526</th><td>  }</td></tr>
<tr><th id="3527">3527</th><td></td></tr>
<tr><th id="3528">3528</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#598Inst32" title='Inst32' data-ref="598Inst32" data-ref-filename="598Inst32">Inst32</a>;</td></tr>
<tr><th id="3529">3529</th><td>}</td></tr>
<tr><th id="3530">3530</th><td></td></tr>
<tr><th id="3531">3531</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::usesConstantBus' data-ref="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE">usesConstantBus</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="603MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="603MRI" data-ref-filename="603MRI">MRI</dfn>,</td></tr>
<tr><th id="3532">3532</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="604MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="604MO" data-ref-filename="604MO">MO</dfn>,</td></tr>
<tr><th id="3533">3533</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col5 decl" id="605OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="605OpInfo" data-ref-filename="605OpInfo">OpInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="3534">3534</th><td>  <i>// Literal constants use the constant bus.</i></td></tr>
<tr><th id="3535">3535</th><td><i>  //if (isLiteralConstantLike(MO, OpInfo))</i></td></tr>
<tr><th id="3536">3536</th><td><i>  // return true;</i></td></tr>
<tr><th id="3537">3537</th><td>  <b>if</b> (<a class="local col4 ref" href="#604MO" title='MO' data-ref="604MO" data-ref-filename="604MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="3538">3538</th><td>    <b>return</b> !<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE">isInlineConstant</a>(<a class="local col4 ref" href="#604MO" title='MO' data-ref="604MO" data-ref-filename="604MO">MO</a>, <a class="local col5 ref" href="#605OpInfo" title='OpInfo' data-ref="605OpInfo" data-ref-filename="605OpInfo">OpInfo</a>);</td></tr>
<tr><th id="3539">3539</th><td></td></tr>
<tr><th id="3540">3540</th><td>  <b>if</b> (!<a class="local col4 ref" href="#604MO" title='MO' data-ref="604MO" data-ref-filename="604MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3541">3541</th><td>    <b>return</b> <b>true</b>; <i>// Misc other operands like FrameIndex</i></td></tr>
<tr><th id="3542">3542</th><td></td></tr>
<tr><th id="3543">3543</th><td>  <b>if</b> (!<a class="local col4 ref" href="#604MO" title='MO' data-ref="604MO" data-ref-filename="604MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="3544">3544</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3545">3545</th><td></td></tr>
<tr><th id="3546">3546</th><td>  <b>if</b> (<a class="local col4 ref" href="#604MO" title='MO' data-ref="604MO" data-ref-filename="604MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="3547">3547</th><td>    <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col3 ref" href="#603MRI" title='MRI' data-ref="603MRI" data-ref-filename="603MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col4 ref" href="#604MO" title='MO' data-ref="604MO" data-ref-filename="604MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="3548">3548</th><td></td></tr>
<tr><th id="3549">3549</th><td>  <i>// Null is free</i></td></tr>
<tr><th id="3550">3550</th><td>  <b>if</b> (<a class="local col4 ref" href="#604MO" title='MO' data-ref="604MO" data-ref-filename="604MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_NULL" title='llvm::AMDGPU::SGPR_NULL' data-ref="llvm::AMDGPU::SGPR_NULL" data-ref-filename="llvm..AMDGPU..SGPR_NULL">SGPR_NULL</a>)</td></tr>
<tr><th id="3551">3551</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3552">3552</th><td></td></tr>
<tr><th id="3553">3553</th><td>  <i>// SGPRs use the constant bus</i></td></tr>
<tr><th id="3554">3554</th><td>  <b>if</b> (<a class="local col4 ref" href="#604MO" title='MO' data-ref="604MO" data-ref-filename="604MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>()) {</td></tr>
<tr><th id="3555">3555</th><td>    <b>return</b> <a class="local col4 ref" href="#604MO" title='MO' data-ref="604MO" data-ref-filename="604MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a> ||</td></tr>
<tr><th id="3556">3556</th><td>           <a class="local col4 ref" href="#604MO" title='MO' data-ref="604MO" data-ref-filename="604MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a> ||</td></tr>
<tr><th id="3557">3557</th><td>           <a class="local col4 ref" href="#604MO" title='MO' data-ref="604MO" data-ref-filename="604MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_LO" title='llvm::AMDGPU::VCC_LO' data-ref="llvm::AMDGPU::VCC_LO" data-ref-filename="llvm..AMDGPU..VCC_LO">VCC_LO</a>;</td></tr>
<tr><th id="3558">3558</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3559">3559</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="local col4 ref" href="#604MO" title='MO' data-ref="604MO" data-ref-filename="604MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ||</td></tr>
<tr><th id="3560">3560</th><td>           <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="local col4 ref" href="#604MO" title='MO' data-ref="604MO" data-ref-filename="604MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3561">3561</th><td>  }</td></tr>
<tr><th id="3562">3562</th><td>}</td></tr>
<tr><th id="3563">3563</th><td></td></tr>
<tr><th id="3564">3564</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE" title='findImplicitSGPRRead' data-type='llvm::Register findImplicitSGPRRead(const llvm::MachineInstr &amp; MI)' data-ref="_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE" data-ref-filename="_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE">findImplicitSGPRRead</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="606MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="606MI" data-ref-filename="606MI">MI</dfn>) {</td></tr>
<tr><th id="3565">3565</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="607MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="607MO" data-ref-filename="607MO">MO</dfn> : <a class="local col6 ref" href="#606MI" title='MI' data-ref="606MI" data-ref-filename="606MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZNK4llvm12MachineInstr17implicit_operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>()) {</td></tr>
<tr><th id="3566">3566</th><td>    <i>// We only care about reads.</i></td></tr>
<tr><th id="3567">3567</th><td>    <b>if</b> (<a class="local col7 ref" href="#607MO" title='MO' data-ref="607MO" data-ref-filename="607MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="3568">3568</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3569">3569</th><td></td></tr>
<tr><th id="3570">3570</th><td>    <b>switch</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#607MO" title='MO' data-ref="607MO" data-ref-filename="607MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="3571">3571</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>:</td></tr>
<tr><th id="3572">3572</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_LO" title='llvm::AMDGPU::VCC_LO' data-ref="llvm::AMDGPU::VCC_LO" data-ref-filename="llvm..AMDGPU..VCC_LO">VCC_LO</a>:</td></tr>
<tr><th id="3573">3573</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_HI" title='llvm::AMDGPU::VCC_HI' data-ref="llvm::AMDGPU::VCC_HI" data-ref-filename="llvm..AMDGPU..VCC_HI">VCC_HI</a>:</td></tr>
<tr><th id="3574">3574</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>:</td></tr>
<tr><th id="3575">3575</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::FLAT_SCR" title='llvm::AMDGPU::FLAT_SCR' data-ref="llvm::AMDGPU::FLAT_SCR" data-ref-filename="llvm..AMDGPU..FLAT_SCR">FLAT_SCR</a>:</td></tr>
<tr><th id="3576">3576</th><td>      <b>return</b> <a class="local col7 ref" href="#607MO" title='MO' data-ref="607MO" data-ref-filename="607MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3577">3577</th><td></td></tr>
<tr><th id="3578">3578</th><td>    <b>default</b>:</td></tr>
<tr><th id="3579">3579</th><td>      <b>break</b>;</td></tr>
<tr><th id="3580">3580</th><td>    }</td></tr>
<tr><th id="3581">3581</th><td>  }</td></tr>
<tr><th id="3582">3582</th><td></td></tr>
<tr><th id="3583">3583</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="3584">3584</th><td>}</td></tr>
<tr><th id="3585">3585</th><td></td></tr>
<tr><th id="3586">3586</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL14shouldReadExecRKN4llvm12MachineInstrE" title='shouldReadExec' data-type='bool shouldReadExec(const llvm::MachineInstr &amp; MI)' data-ref="_ZL14shouldReadExecRKN4llvm12MachineInstrE" data-ref-filename="_ZL14shouldReadExecRKN4llvm12MachineInstrE">shouldReadExec</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="608MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="608MI" data-ref-filename="608MI">MI</dfn>) {</td></tr>
<tr><th id="3587">3587</th><td>  <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(<a class="local col8 ref" href="#608MI" title='MI' data-ref="608MI" data-ref-filename="608MI">MI</a>)) {</td></tr>
<tr><th id="3588">3588</th><td>    <b>switch</b> (<a class="local col8 ref" href="#608MI" title='MI' data-ref="608MI" data-ref-filename="608MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3589">3589</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READLANE_B32" title='llvm::AMDGPU::V_READLANE_B32' data-ref="llvm::AMDGPU::V_READLANE_B32" data-ref-filename="llvm..AMDGPU..V_READLANE_B32">V_READLANE_B32</a>:</td></tr>
<tr><th id="3590">3590</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_WRITELANE_B32" title='llvm::AMDGPU::V_WRITELANE_B32' data-ref="llvm::AMDGPU::V_WRITELANE_B32" data-ref-filename="llvm..AMDGPU..V_WRITELANE_B32">V_WRITELANE_B32</a>:</td></tr>
<tr><th id="3591">3591</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3592">3592</th><td>    }</td></tr>
<tr><th id="3593">3593</th><td></td></tr>
<tr><th id="3594">3594</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3595">3595</th><td>  }</td></tr>
<tr><th id="3596">3596</th><td></td></tr>
<tr><th id="3597">3597</th><td>  <b>if</b> (<a class="local col8 ref" href="#608MI" title='MI' data-ref="608MI" data-ref-filename="608MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isPreISelOpcodeENS0_9QueryTypeE" title='llvm::MachineInstr::isPreISelOpcode' data-ref="_ZNK4llvm12MachineInstr15isPreISelOpcodeENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr15isPreISelOpcodeENS0_9QueryTypeE">isPreISelOpcode</a>() ||</td></tr>
<tr><th id="3598">3598</th><td>      <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo15isGenericOpcodeEj" title='llvm::TargetInstrInfo::isGenericOpcode' data-ref="_ZN4llvm15TargetInstrInfo15isGenericOpcodeEj" data-ref-filename="_ZN4llvm15TargetInstrInfo15isGenericOpcodeEj">isGenericOpcode</a>(<a class="local col8 ref" href="#608MI" title='MI' data-ref="608MI" data-ref-filename="608MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="3599">3599</th><td>      <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSALU' data-ref="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE">isSALU</a>(<a class="local col8 ref" href="#608MI" title='MI' data-ref="608MI" data-ref-filename="608MI">MI</a>) ||</td></tr>
<tr><th id="3600">3600</th><td>      <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col8 ref" href="#608MI" title='MI' data-ref="608MI" data-ref-filename="608MI">MI</a>))</td></tr>
<tr><th id="3601">3601</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3602">3602</th><td></td></tr>
<tr><th id="3603">3603</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3604">3604</th><td>}</td></tr>
<tr><th id="3605">3605</th><td></td></tr>
<tr><th id="3606">3606</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL10isSubRegOfRKN4llvm14SIRegisterInfoERKNS_14MachineOperandES5_" title='isSubRegOf' data-type='bool isSubRegOf(const llvm::SIRegisterInfo &amp; TRI, const llvm::MachineOperand &amp; SuperVec, const llvm::MachineOperand &amp; SubReg)' data-ref="_ZL10isSubRegOfRKN4llvm14SIRegisterInfoERKNS_14MachineOperandES5_" data-ref-filename="_ZL10isSubRegOfRKN4llvm14SIRegisterInfoERKNS_14MachineOperandES5_">isSubRegOf</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col9 decl" id="609TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="609TRI" data-ref-filename="609TRI">TRI</dfn>,</td></tr>
<tr><th id="3607">3607</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="610SuperVec" title='SuperVec' data-type='const llvm::MachineOperand &amp;' data-ref="610SuperVec" data-ref-filename="610SuperVec">SuperVec</dfn>,</td></tr>
<tr><th id="3608">3608</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="611SubReg" title='SubReg' data-type='const llvm::MachineOperand &amp;' data-ref="611SubReg" data-ref-filename="611SubReg">SubReg</dfn>) {</td></tr>
<tr><th id="3609">3609</th><td>  <b>if</b> (<a class="local col1 ref" href="#611SubReg" title='SubReg' data-ref="611SubReg" data-ref-filename="611SubReg">SubReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>())</td></tr>
<tr><th id="3610">3610</th><td>    <b>return</b> <a class="local col9 ref" href="#609TRI" title='TRI' data-ref="609TRI" data-ref-filename="609TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSubRegister' data-ref="_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_">isSubRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#610SuperVec" title='SuperVec' data-ref="610SuperVec" data-ref-filename="610SuperVec">SuperVec</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#611SubReg" title='SubReg' data-ref="611SubReg" data-ref-filename="611SubReg">SubReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3611">3611</th><td></td></tr>
<tr><th id="3612">3612</th><td>  <b>return</b> <a class="local col1 ref" href="#611SubReg" title='SubReg' data-ref="611SubReg" data-ref-filename="611SubReg">SubReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoSubRegister" title='llvm::AMDGPU::NoSubRegister' data-ref="llvm::AMDGPU::NoSubRegister" data-ref-filename="llvm..AMDGPU..NoSubRegister">NoSubRegister</a> &amp;&amp;</td></tr>
<tr><th id="3613">3613</th><td>         <a class="local col1 ref" href="#611SubReg" title='SubReg' data-ref="611SubReg" data-ref-filename="611SubReg">SubReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col0 ref" href="#610SuperVec" title='SuperVec' data-ref="610SuperVec" data-ref-filename="610SuperVec">SuperVec</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3614">3614</th><td>}</td></tr>
<tr><th id="3615">3615</th><td></td></tr>
<tr><th id="3616">3616</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::SIInstrInfo::verifyInstruction' data-ref="_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" data-ref-filename="_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="612MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="612MI" data-ref-filename="612MI">MI</dfn>,</td></tr>
<tr><th id="3617">3617</th><td>                                    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> &amp;<dfn class="local col3 decl" id="613ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="3618">3618</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="614Opcode" title='Opcode' data-type='uint16_t' data-ref="614Opcode" data-ref-filename="614Opcode">Opcode</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3619">3619</th><td>  <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo15isGenericOpcodeEj" title='llvm::TargetInstrInfo::isGenericOpcode' data-ref="_ZN4llvm15TargetInstrInfo15isGenericOpcodeEj" data-ref-filename="_ZN4llvm15TargetInstrInfo15isGenericOpcodeEj">isGenericOpcode</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="3620">3620</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3621">3621</th><td></td></tr>
<tr><th id="3622">3622</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="615MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="615MF" data-ref-filename="615MF">MF</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3623">3623</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="616MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="616MRI" data-ref-filename="616MRI">MRI</dfn> = <a class="local col5 ref" href="#615MF" title='MF' data-ref="615MF" data-ref-filename="615MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3624">3624</th><td></td></tr>
<tr><th id="3625">3625</th><td>  <em>int</em> <dfn class="local col7 decl" id="617Src0Idx" title='Src0Idx' data-type='int' data-ref="617Src0Idx" data-ref-filename="617Src0Idx">Src0Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#614Opcode" title='Opcode' data-ref="614Opcode" data-ref-filename="614Opcode">Opcode</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="3626">3626</th><td>  <em>int</em> <dfn class="local col8 decl" id="618Src1Idx" title='Src1Idx' data-type='int' data-ref="618Src1Idx" data-ref-filename="618Src1Idx">Src1Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#614Opcode" title='Opcode' data-ref="614Opcode" data-ref-filename="614Opcode">Opcode</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>);</td></tr>
<tr><th id="3627">3627</th><td>  <em>int</em> <dfn class="local col9 decl" id="619Src2Idx" title='Src2Idx' data-type='int' data-ref="619Src2Idx" data-ref-filename="619Src2Idx">Src2Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#614Opcode" title='Opcode' data-ref="614Opcode" data-ref-filename="614Opcode">Opcode</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2" title='llvm::AMDGPU::OpName::src2' data-ref="llvm::AMDGPU::OpName::src2" data-ref-filename="llvm..AMDGPU..OpName..src2">src2</a>);</td></tr>
<tr><th id="3628">3628</th><td></td></tr>
<tr><th id="3629">3629</th><td>  <i>// Make sure the number of operands is correct.</i></td></tr>
<tr><th id="3630">3630</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="620Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="620Desc" data-ref-filename="620Desc">Desc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#614Opcode" title='Opcode' data-ref="614Opcode" data-ref-filename="614Opcode">Opcode</a>);</td></tr>
<tr><th id="3631">3631</th><td>  <b>if</b> (!<a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10isVariadicEv" title='llvm::MCInstrDesc::isVariadic' data-ref="_ZNK4llvm11MCInstrDesc10isVariadicEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10isVariadicEv">isVariadic</a>() &amp;&amp;</td></tr>
<tr><th id="3632">3632</th><td>      <a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() != <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>()) {</td></tr>
<tr><th id="3633">3633</th><td>    <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Instruction has wrong number of operands."</q>;</td></tr>
<tr><th id="3634">3634</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3635">3635</th><td>  }</td></tr>
<tr><th id="3636">3636</th><td></td></tr>
<tr><th id="3637">3637</th><td>  <b>if</b> (<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv" data-ref-filename="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>()) {</td></tr>
<tr><th id="3638">3638</th><td>    <i>// Verify register classes for inlineasm constraints.</i></td></tr>
<tr><th id="3639">3639</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="621I" title='I' data-type='unsigned int' data-ref="621I" data-ref-filename="621I">I</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::MIOp_FirstOperand" title='llvm::InlineAsm::MIOp_FirstOperand' data-ref="llvm::InlineAsm::MIOp_FirstOperand" data-ref-filename="llvm..InlineAsm..MIOp_FirstOperand">MIOp_FirstOperand</a>, <dfn class="local col2 decl" id="622E" title='E' data-type='unsigned int' data-ref="622E" data-ref-filename="622E">E</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="3640">3640</th><td>         <a class="local col1 ref" href="#621I" title='I' data-ref="621I" data-ref-filename="621I">I</a> != <a class="local col2 ref" href="#622E" title='E' data-ref="622E" data-ref-filename="622E">E</a>; ++<a class="local col1 ref" href="#621I" title='I' data-ref="621I" data-ref-filename="621I">I</a>) {</td></tr>
<tr><th id="3641">3641</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="623RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="623RC" data-ref-filename="623RC">RC</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::getRegClassConstraint' data-ref="_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">getRegClassConstraint</a>(<a class="local col1 ref" href="#621I" title='I' data-ref="621I" data-ref-filename="621I">I</a>, <b>this</b>, &amp;<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>);</td></tr>
<tr><th id="3642">3642</th><td>      <b>if</b> (!<a class="local col3 ref" href="#623RC" title='RC' data-ref="623RC" data-ref-filename="623RC">RC</a>)</td></tr>
<tr><th id="3643">3643</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3644">3644</th><td></td></tr>
<tr><th id="3645">3645</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="624Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="624Op" data-ref-filename="624Op">Op</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#621I" title='I' data-ref="621I" data-ref-filename="621I">I</a>);</td></tr>
<tr><th id="3646">3646</th><td>      <b>if</b> (!<a class="local col4 ref" href="#624Op" title='Op' data-ref="624Op" data-ref-filename="624Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3647">3647</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3648">3648</th><td></td></tr>
<tr><th id="3649">3649</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="625Reg" title='Reg' data-type='llvm::Register' data-ref="625Reg" data-ref-filename="625Reg">Reg</dfn> = <a class="local col4 ref" href="#624Op" title='Op' data-ref="624Op" data-ref-filename="624Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3650">3650</th><td>      <b>if</b> (!<a class="local col5 ref" href="#625Reg" title='Reg' data-ref="625Reg" data-ref-filename="625Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp; !<a class="local col3 ref" href="#623RC" title='RC' data-ref="623RC" data-ref-filename="623RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#625Reg" title='Reg' data-ref="625Reg" data-ref-filename="625Reg">Reg</a>)) {</td></tr>
<tr><th id="3651">3651</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"inlineasm operand has incorrect register class."</q>;</td></tr>
<tr><th id="3652">3652</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3653">3653</th><td>      }</td></tr>
<tr><th id="3654">3654</th><td>    }</td></tr>
<tr><th id="3655">3655</th><td></td></tr>
<tr><th id="3656">3656</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3657">3657</th><td>  }</td></tr>
<tr><th id="3658">3658</th><td></td></tr>
<tr><th id="3659">3659</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>) &amp;&amp; <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>() &amp;&amp; <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>()) {</td></tr>
<tr><th id="3660">3660</th><td>    <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"missing memory operand from MIMG instruction."</q>;</td></tr>
<tr><th id="3661">3661</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3662">3662</th><td>  }</td></tr>
<tr><th id="3663">3663</th><td></td></tr>
<tr><th id="3664">3664</th><td>  <i>// Make sure the register classes are correct.</i></td></tr>
<tr><th id="3665">3665</th><td>  <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="626i" title='i' data-type='int' data-ref="626i" data-ref-filename="626i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="627e" title='e' data-type='int' data-ref="627e" data-ref-filename="627e">e</dfn> = <a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#626i" title='i' data-ref="626i" data-ref-filename="626i">i</a> != <a class="local col7 ref" href="#627e" title='e' data-ref="627e" data-ref-filename="627e">e</a>; ++<a class="local col6 ref" href="#626i" title='i' data-ref="626i" data-ref-filename="626i">i</a>) {</td></tr>
<tr><th id="3666">3666</th><td>    <b>if</b> (<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#626i" title='i' data-ref="626i" data-ref-filename="626i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isFPImmEv" title='llvm::MachineOperand::isFPImm' data-ref="_ZNK4llvm14MachineOperand7isFPImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7isFPImmEv">isFPImm</a>()) {</td></tr>
<tr><th id="3667">3667</th><td>      <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"FPImm Machine Operands are not supported. ISel should bitcast "</q></td></tr>
<tr><th id="3668">3668</th><td>                <q>"all fp values to integers."</q>;</td></tr>
<tr><th id="3669">3669</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3670">3670</th><td>    }</td></tr>
<tr><th id="3671">3671</th><td></td></tr>
<tr><th id="3672">3672</th><td>    <em>int</em> <dfn class="local col8 decl" id="628RegClass" title='RegClass' data-type='int' data-ref="628RegClass" data-ref-filename="628RegClass">RegClass</dfn> = <a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col6 ref" href="#626i" title='i' data-ref="626i" data-ref-filename="626i">i</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a>;</td></tr>
<tr><th id="3673">3673</th><td></td></tr>
<tr><th id="3674">3674</th><td>    <b>switch</b> (<a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col6 ref" href="#626i" title='i' data-ref="626i" data-ref-filename="626i">i</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>) {</td></tr>
<tr><th id="3675">3675</th><td>    <b>case</b> <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OPERAND_REGISTER" title='llvm::MCOI::OPERAND_REGISTER' data-ref="llvm::MCOI::OPERAND_REGISTER" data-ref-filename="llvm..MCOI..OPERAND_REGISTER">OPERAND_REGISTER</a>:</td></tr>
<tr><th id="3676">3676</th><td>      <b>if</b> (<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#626i" title='i' data-ref="626i" data-ref-filename="626i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#626i" title='i' data-ref="626i" data-ref-filename="626i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="3677">3677</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Illegal immediate value for operand."</q>;</td></tr>
<tr><th id="3678">3678</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3679">3679</th><td>      }</td></tr>
<tr><th id="3680">3680</th><td>      <b>break</b>;</td></tr>
<tr><th id="3681">3681</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_INT32" title='llvm::AMDGPU::OPERAND_REG_IMM_INT32' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_INT32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_INT32">OPERAND_REG_IMM_INT32</a>:</td></tr>
<tr><th id="3682">3682</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_FP32" title='llvm::AMDGPU::OPERAND_REG_IMM_FP32' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_FP32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_FP32">OPERAND_REG_IMM_FP32</a>:</td></tr>
<tr><th id="3683">3683</th><td>      <b>break</b>;</td></tr>
<tr><th id="3684">3684</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_INT32">OPERAND_REG_INLINE_C_INT32</a>:</td></tr>
<tr><th id="3685">3685</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_FP32">OPERAND_REG_INLINE_C_FP32</a>:</td></tr>
<tr><th id="3686">3686</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_INT64">OPERAND_REG_INLINE_C_INT64</a>:</td></tr>
<tr><th id="3687">3687</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_FP64">OPERAND_REG_INLINE_C_FP64</a>:</td></tr>
<tr><th id="3688">3688</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_INT16">OPERAND_REG_INLINE_C_INT16</a>:</td></tr>
<tr><th id="3689">3689</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_FP16">OPERAND_REG_INLINE_C_FP16</a>:</td></tr>
<tr><th id="3690">3690</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_INT32">OPERAND_REG_INLINE_AC_INT32</a>:</td></tr>
<tr><th id="3691">3691</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_FP32">OPERAND_REG_INLINE_AC_FP32</a>:</td></tr>
<tr><th id="3692">3692</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_INT16">OPERAND_REG_INLINE_AC_INT16</a>:</td></tr>
<tr><th id="3693">3693</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_FP16">OPERAND_REG_INLINE_AC_FP16</a>: {</td></tr>
<tr><th id="3694">3694</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="629MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="629MO" data-ref-filename="629MO">MO</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#626i" title='i' data-ref="626i" data-ref-filename="626i">i</a>);</td></tr>
<tr><th id="3695">3695</th><td>      <b>if</b> (!<a class="local col9 ref" href="#629MO" title='MO' data-ref="629MO" data-ref-filename="629MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; (!<a class="local col9 ref" href="#629MO" title='MO' data-ref="629MO" data-ref-filename="629MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || !<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj">isInlineConstant</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <a class="local col6 ref" href="#626i" title='i' data-ref="626i" data-ref-filename="626i">i</a>))) {</td></tr>
<tr><th id="3696">3696</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Illegal immediate value for operand."</q>;</td></tr>
<tr><th id="3697">3697</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3698">3698</th><td>      }</td></tr>
<tr><th id="3699">3699</th><td>      <b>break</b>;</td></tr>
<tr><th id="3700">3700</th><td>    }</td></tr>
<tr><th id="3701">3701</th><td>    <b>case</b> <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OPERAND_IMMEDIATE" title='llvm::MCOI::OPERAND_IMMEDIATE' data-ref="llvm::MCOI::OPERAND_IMMEDIATE" data-ref-filename="llvm..MCOI..OPERAND_IMMEDIATE">OPERAND_IMMEDIATE</a>:</td></tr>
<tr><th id="3702">3702</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_KIMM32" title='llvm::AMDGPU::OPERAND_KIMM32' data-ref="llvm::AMDGPU::OPERAND_KIMM32" data-ref-filename="llvm..AMDGPU..OPERAND_KIMM32">OPERAND_KIMM32</a>:</td></tr>
<tr><th id="3703">3703</th><td>      <i>// Check if this operand is an immediate.</i></td></tr>
<tr><th id="3704">3704</th><td><i>      // FrameIndex operands will be replaced by immediates, so they are</i></td></tr>
<tr><th id="3705">3705</th><td><i>      // allowed.</i></td></tr>
<tr><th id="3706">3706</th><td>      <b>if</b> (!<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#626i" title='i' data-ref="626i" data-ref-filename="626i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#626i" title='i' data-ref="626i" data-ref-filename="626i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="3707">3707</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Expected immediate, but got non-immediate"</q>;</td></tr>
<tr><th id="3708">3708</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3709">3709</th><td>      }</td></tr>
<tr><th id="3710">3710</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="3711">3711</th><td>    <b>default</b>:</td></tr>
<tr><th id="3712">3712</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3713">3713</th><td>    }</td></tr>
<tr><th id="3714">3714</th><td></td></tr>
<tr><th id="3715">3715</th><td>    <b>if</b> (!<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#626i" title='i' data-ref="626i" data-ref-filename="626i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3716">3716</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3717">3717</th><td></td></tr>
<tr><th id="3718">3718</th><td>    <b>if</b> (<a class="local col8 ref" href="#628RegClass" title='RegClass' data-ref="628RegClass" data-ref-filename="628RegClass">RegClass</a> != -<var>1</var>) {</td></tr>
<tr><th id="3719">3719</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="630Reg" title='Reg' data-type='llvm::Register' data-ref="630Reg" data-ref-filename="630Reg">Reg</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#626i" title='i' data-ref="626i" data-ref-filename="626i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3720">3720</th><td>      <b>if</b> (<a class="local col0 ref" href="#630Reg" title='Reg' data-ref="630Reg" data-ref-filename="630Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a> || <a class="local col0 ref" href="#630Reg" title='Reg' data-ref="630Reg" data-ref-filename="630Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="3721">3721</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3722">3722</th><td></td></tr>
<tr><th id="3723">3723</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="631RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="631RC" data-ref-filename="631RC">RC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#628RegClass" title='RegClass' data-ref="628RegClass" data-ref-filename="628RegClass">RegClass</a>);</td></tr>
<tr><th id="3724">3724</th><td>      <b>if</b> (!<a class="local col1 ref" href="#631RC" title='RC' data-ref="631RC" data-ref-filename="631RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#630Reg" title='Reg' data-ref="630Reg" data-ref-filename="630Reg">Reg</a>)) {</td></tr>
<tr><th id="3725">3725</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Operand has incorrect register class."</q>;</td></tr>
<tr><th id="3726">3726</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3727">3727</th><td>      }</td></tr>
<tr><th id="3728">3728</th><td>    }</td></tr>
<tr><th id="3729">3729</th><td>  }</td></tr>
<tr><th id="3730">3730</th><td></td></tr>
<tr><th id="3731">3731</th><td>  <i>// Verify SDWA</i></td></tr>
<tr><th id="3732">3732</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSDWA' data-ref="_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE">isSDWA</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>)) {</td></tr>
<tr><th id="3733">3733</th><td>    <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget7hasSDWAEv" title='llvm::AMDGPUSubtarget::hasSDWA' data-ref="_ZNK4llvm15AMDGPUSubtarget7hasSDWAEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget7hasSDWAEv">hasSDWA</a>()) {</td></tr>
<tr><th id="3734">3734</th><td>      <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SDWA is not supported on this target"</q>;</td></tr>
<tr><th id="3735">3735</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3736">3736</th><td>    }</td></tr>
<tr><th id="3737">3737</th><td></td></tr>
<tr><th id="3738">3738</th><td>    <em>int</em> <dfn class="local col2 decl" id="632DstIdx" title='DstIdx' data-type='int' data-ref="632DstIdx" data-ref-filename="632DstIdx">DstIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#614Opcode" title='Opcode' data-ref="614Opcode" data-ref-filename="614Opcode">Opcode</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdst" title='llvm::AMDGPU::OpName::vdst' data-ref="llvm::AMDGPU::OpName::vdst" data-ref-filename="llvm..AMDGPU..OpName..vdst">vdst</a>);</td></tr>
<tr><th id="3739">3739</th><td></td></tr>
<tr><th id="3740">3740</th><td>    <em>const</em> <em>int</em> <dfn class="local col3 decl" id="633OpIndicies" title='OpIndicies' data-type='const int [4]' data-ref="633OpIndicies" data-ref-filename="633OpIndicies">OpIndicies</dfn>[] = { <a class="local col2 ref" href="#632DstIdx" title='DstIdx' data-ref="632DstIdx" data-ref-filename="632DstIdx">DstIdx</a>, <a class="local col7 ref" href="#617Src0Idx" title='Src0Idx' data-ref="617Src0Idx" data-ref-filename="617Src0Idx">Src0Idx</a>, <a class="local col8 ref" href="#618Src1Idx" title='Src1Idx' data-ref="618Src1Idx" data-ref-filename="618Src1Idx">Src1Idx</a>, <a class="local col9 ref" href="#619Src2Idx" title='Src2Idx' data-ref="619Src2Idx" data-ref-filename="619Src2Idx">Src2Idx</a> };</td></tr>
<tr><th id="3741">3741</th><td></td></tr>
<tr><th id="3742">3742</th><td>    <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="634OpIdx" title='OpIdx' data-type='int' data-ref="634OpIdx" data-ref-filename="634OpIdx">OpIdx</dfn>: <a class="local col3 ref" href="#633OpIndicies" title='OpIndicies' data-ref="633OpIndicies" data-ref-filename="633OpIndicies">OpIndicies</a>) {</td></tr>
<tr><th id="3743">3743</th><td>      <b>if</b> (<a class="local col4 ref" href="#634OpIdx" title='OpIdx' data-ref="634OpIdx" data-ref-filename="634OpIdx">OpIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="3744">3744</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3745">3745</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="635MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="635MO" data-ref-filename="635MO">MO</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#634OpIdx" title='OpIdx' data-ref="634OpIdx" data-ref-filename="634OpIdx">OpIdx</a>);</td></tr>
<tr><th id="3746">3746</th><td></td></tr>
<tr><th id="3747">3747</th><td>      <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasSDWAScalarEv" title='llvm::GCNSubtarget::hasSDWAScalar' data-ref="_ZNK4llvm12GCNSubtarget13hasSDWAScalarEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13hasSDWAScalarEv">hasSDWAScalar</a>()) {</td></tr>
<tr><th id="3748">3748</th><td>        <i>// Only VGPRS on VI</i></td></tr>
<tr><th id="3749">3749</th><td>        <b>if</b> (!<a class="local col5 ref" href="#635MO" title='MO' data-ref="635MO" data-ref-filename="635MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE">getRegClassForReg</a>(<a class="local col6 ref" href="#616MRI" title='MRI' data-ref="616MRI" data-ref-filename="616MRI">MRI</a>, <a class="local col5 ref" href="#635MO" title='MO' data-ref="635MO" data-ref-filename="635MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="3750">3750</th><td>          <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Only VGPRs allowed as operands in SDWA instructions on VI"</q>;</td></tr>
<tr><th id="3751">3751</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3752">3752</th><td>        }</td></tr>
<tr><th id="3753">3753</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3754">3754</th><td>        <i>// No immediates on GFX9</i></td></tr>
<tr><th id="3755">3755</th><td>        <b>if</b> (!<a class="local col5 ref" href="#635MO" title='MO' data-ref="635MO" data-ref-filename="635MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="3756">3756</th><td>          <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a></td></tr>
<tr><th id="3757">3757</th><td>            <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Only reg allowed as operands in SDWA instructions on GFX9+"</q>;</td></tr>
<tr><th id="3758">3758</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3759">3759</th><td>        }</td></tr>
<tr><th id="3760">3760</th><td>      }</td></tr>
<tr><th id="3761">3761</th><td>    }</td></tr>
<tr><th id="3762">3762</th><td></td></tr>
<tr><th id="3763">3763</th><td>    <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget11hasSDWAOmodEv" title='llvm::GCNSubtarget::hasSDWAOmod' data-ref="_ZNK4llvm12GCNSubtarget11hasSDWAOmodEv" data-ref-filename="_ZNK4llvm12GCNSubtarget11hasSDWAOmodEv">hasSDWAOmod</a>()) {</td></tr>
<tr><th id="3764">3764</th><td>      <i>// No omod allowed on VI</i></td></tr>
<tr><th id="3765">3765</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="636OMod" title='OMod' data-type='const llvm::MachineOperand *' data-ref="636OMod" data-ref-filename="636OMod">OMod</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::omod" title='llvm::AMDGPU::OpName::omod' data-ref="llvm::AMDGPU::OpName::omod" data-ref-filename="llvm..AMDGPU..OpName..omod">omod</a>);</td></tr>
<tr><th id="3766">3766</th><td>      <b>if</b> (<a class="local col6 ref" href="#636OMod" title='OMod' data-ref="636OMod" data-ref-filename="636OMod">OMod</a> != <b>nullptr</b> &amp;&amp;</td></tr>
<tr><th id="3767">3767</th><td>        (!<a class="local col6 ref" href="#636OMod" title='OMod' data-ref="636OMod" data-ref-filename="636OMod">OMod</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col6 ref" href="#636OMod" title='OMod' data-ref="636OMod" data-ref-filename="636OMod">OMod</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)) {</td></tr>
<tr><th id="3768">3768</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"OMod not allowed in SDWA instructions on VI"</q>;</td></tr>
<tr><th id="3769">3769</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3770">3770</th><td>      }</td></tr>
<tr><th id="3771">3771</th><td>    }</td></tr>
<tr><th id="3772">3772</th><td></td></tr>
<tr><th id="3773">3773</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="637BasicOpcode" title='BasicOpcode' data-type='uint16_t' data-ref="637BasicOpcode" data-ref-filename="637BasicOpcode">BasicOpcode</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU18getBasicFromSDWAOpEt" title='llvm::AMDGPU::getBasicFromSDWAOp' data-ref="_ZN4llvm6AMDGPU18getBasicFromSDWAOpEt" data-ref-filename="_ZN4llvm6AMDGPU18getBasicFromSDWAOpEt">getBasicFromSDWAOp</a>(<a class="local col4 ref" href="#614Opcode" title='Opcode' data-ref="614Opcode" data-ref-filename="614Opcode">Opcode</a>);</td></tr>
<tr><th id="3774">3774</th><td>    <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isVOPCEt" title='llvm::SIInstrInfo::isVOPC' data-ref="_ZNK4llvm11SIInstrInfo6isVOPCEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isVOPCEt">isVOPC</a>(<a class="local col7 ref" href="#637BasicOpcode" title='BasicOpcode' data-ref="637BasicOpcode" data-ref-filename="637BasicOpcode">BasicOpcode</a>)) {</td></tr>
<tr><th id="3775">3775</th><td>      <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget11hasSDWASdstEv" title='llvm::GCNSubtarget::hasSDWASdst' data-ref="_ZNK4llvm12GCNSubtarget11hasSDWASdstEv" data-ref-filename="_ZNK4llvm12GCNSubtarget11hasSDWASdstEv">hasSDWASdst</a>() &amp;&amp; <a class="local col2 ref" href="#632DstIdx" title='DstIdx' data-ref="632DstIdx" data-ref-filename="632DstIdx">DstIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="3776">3776</th><td>        <i>// Only vcc allowed as dst on VI for VOPC</i></td></tr>
<tr><th id="3777">3777</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="638Dst" title='Dst' data-type='const llvm::MachineOperand &amp;' data-ref="638Dst" data-ref-filename="638Dst">Dst</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#632DstIdx" title='DstIdx' data-ref="632DstIdx" data-ref-filename="632DstIdx">DstIdx</a>);</td></tr>
<tr><th id="3778">3778</th><td>        <b>if</b> (!<a class="local col8 ref" href="#638Dst" title='Dst' data-ref="638Dst" data-ref-filename="638Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col8 ref" href="#638Dst" title='Dst' data-ref="638Dst" data-ref-filename="638Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>) {</td></tr>
<tr><th id="3779">3779</th><td>          <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Only VCC allowed as dst in SDWA instructions on VI"</q>;</td></tr>
<tr><th id="3780">3780</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3781">3781</th><td>        }</td></tr>
<tr><th id="3782">3782</th><td>      } <b>else</b> <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasSDWAOutModsVOPCEv" title='llvm::GCNSubtarget::hasSDWAOutModsVOPC' data-ref="_ZNK4llvm12GCNSubtarget18hasSDWAOutModsVOPCEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasSDWAOutModsVOPCEv">hasSDWAOutModsVOPC</a>()) {</td></tr>
<tr><th id="3783">3783</th><td>        <i>// No clamp allowed on GFX9 for VOPC</i></td></tr>
<tr><th id="3784">3784</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="639Clamp" title='Clamp' data-type='const llvm::MachineOperand *' data-ref="639Clamp" data-ref-filename="639Clamp">Clamp</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::clamp" title='llvm::AMDGPU::OpName::clamp' data-ref="llvm::AMDGPU::OpName::clamp" data-ref-filename="llvm..AMDGPU..OpName..clamp">clamp</a>);</td></tr>
<tr><th id="3785">3785</th><td>        <b>if</b> (<a class="local col9 ref" href="#639Clamp" title='Clamp' data-ref="639Clamp" data-ref-filename="639Clamp">Clamp</a> &amp;&amp; (!<a class="local col9 ref" href="#639Clamp" title='Clamp' data-ref="639Clamp" data-ref-filename="639Clamp">Clamp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col9 ref" href="#639Clamp" title='Clamp' data-ref="639Clamp" data-ref-filename="639Clamp">Clamp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)) {</td></tr>
<tr><th id="3786">3786</th><td>          <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Clamp not allowed in VOPC SDWA instructions on VI"</q>;</td></tr>
<tr><th id="3787">3787</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3788">3788</th><td>        }</td></tr>
<tr><th id="3789">3789</th><td></td></tr>
<tr><th id="3790">3790</th><td>        <i>// No omod allowed on GFX9 for VOPC</i></td></tr>
<tr><th id="3791">3791</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="640OMod" title='OMod' data-type='const llvm::MachineOperand *' data-ref="640OMod" data-ref-filename="640OMod">OMod</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::omod" title='llvm::AMDGPU::OpName::omod' data-ref="llvm::AMDGPU::OpName::omod" data-ref-filename="llvm..AMDGPU..OpName..omod">omod</a>);</td></tr>
<tr><th id="3792">3792</th><td>        <b>if</b> (<a class="local col0 ref" href="#640OMod" title='OMod' data-ref="640OMod" data-ref-filename="640OMod">OMod</a> &amp;&amp; (!<a class="local col0 ref" href="#640OMod" title='OMod' data-ref="640OMod" data-ref-filename="640OMod">OMod</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col0 ref" href="#640OMod" title='OMod' data-ref="640OMod" data-ref-filename="640OMod">OMod</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)) {</td></tr>
<tr><th id="3793">3793</th><td>          <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"OMod not allowed in VOPC SDWA instructions on VI"</q>;</td></tr>
<tr><th id="3794">3794</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3795">3795</th><td>        }</td></tr>
<tr><th id="3796">3796</th><td>      }</td></tr>
<tr><th id="3797">3797</th><td>    }</td></tr>
<tr><th id="3798">3798</th><td></td></tr>
<tr><th id="3799">3799</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="641DstUnused" title='DstUnused' data-type='const llvm::MachineOperand *' data-ref="641DstUnused" data-ref-filename="641DstUnused">DstUnused</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::dst_unused" title='llvm::AMDGPU::OpName::dst_unused' data-ref="llvm::AMDGPU::OpName::dst_unused" data-ref-filename="llvm..AMDGPU..OpName..dst_unused">dst_unused</a>);</td></tr>
<tr><th id="3800">3800</th><td>    <b>if</b> (<a class="local col1 ref" href="#641DstUnused" title='DstUnused' data-ref="641DstUnused" data-ref-filename="641DstUnused">DstUnused</a> &amp;&amp; <a class="local col1 ref" href="#641DstUnused" title='DstUnused' data-ref="641DstUnused" data-ref-filename="641DstUnused">DstUnused</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="3801">3801</th><td>        <a class="local col1 ref" href="#641DstUnused" title='DstUnused' data-ref="641DstUnused" data-ref-filename="641DstUnused">DstUnused</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">AMDGPU::SDWA::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::UNUSED_PRESERVE" title='llvm::AMDGPU::SDWA::UNUSED_PRESERVE' data-ref="llvm::AMDGPU::SDWA::UNUSED_PRESERVE" data-ref-filename="llvm..AMDGPU..SDWA..UNUSED_PRESERVE">UNUSED_PRESERVE</a>) {</td></tr>
<tr><th id="3802">3802</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="642Dst" title='Dst' data-type='const llvm::MachineOperand &amp;' data-ref="642Dst" data-ref-filename="642Dst">Dst</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#632DstIdx" title='DstIdx' data-ref="632DstIdx" data-ref-filename="632DstIdx">DstIdx</a>);</td></tr>
<tr><th id="3803">3803</th><td>      <b>if</b> (!<a class="local col2 ref" href="#642Dst" title='Dst' data-ref="642Dst" data-ref-filename="642Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#642Dst" title='Dst' data-ref="642Dst" data-ref-filename="642Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv" data-ref-filename="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>()) {</td></tr>
<tr><th id="3804">3804</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Dst register should have tied register"</q>;</td></tr>
<tr><th id="3805">3805</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3806">3806</th><td>      }</td></tr>
<tr><th id="3807">3807</th><td></td></tr>
<tr><th id="3808">3808</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="643TiedMO" title='TiedMO' data-type='const llvm::MachineOperand &amp;' data-ref="643TiedMO" data-ref-filename="643TiedMO">TiedMO</dfn> =</td></tr>
<tr><th id="3809">3809</th><td>          <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18findTiedOperandIdxEj" title='llvm::MachineInstr::findTiedOperandIdx' data-ref="_ZNK4llvm12MachineInstr18findTiedOperandIdxEj" data-ref-filename="_ZNK4llvm12MachineInstr18findTiedOperandIdxEj">findTiedOperandIdx</a>(<a class="local col2 ref" href="#632DstIdx" title='DstIdx' data-ref="632DstIdx" data-ref-filename="632DstIdx">DstIdx</a>));</td></tr>
<tr><th id="3810">3810</th><td>      <b>if</b> (!<a class="local col3 ref" href="#643TiedMO" title='TiedMO' data-ref="643TiedMO" data-ref-filename="643TiedMO">TiedMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#643TiedMO" title='TiedMO' data-ref="643TiedMO" data-ref-filename="643TiedMO">TiedMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() || !<a class="local col3 ref" href="#643TiedMO" title='TiedMO' data-ref="643TiedMO" data-ref-filename="643TiedMO">TiedMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="3811">3811</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a></td></tr>
<tr><th id="3812">3812</th><td>            <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Dst register should be tied to implicit use of preserved register"</q>;</td></tr>
<tr><th id="3813">3813</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3814">3814</th><td>      } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#643TiedMO" title='TiedMO' data-ref="643TiedMO" data-ref-filename="643TiedMO">TiedMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>() &amp;&amp;</td></tr>
<tr><th id="3815">3815</th><td>                 <a class="local col2 ref" href="#642Dst" title='Dst' data-ref="642Dst" data-ref-filename="642Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col3 ref" href="#643TiedMO" title='TiedMO' data-ref="643TiedMO" data-ref-filename="643TiedMO">TiedMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="3816">3816</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Dst register should use same physical register as preserved"</q>;</td></tr>
<tr><th id="3817">3817</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3818">3818</th><td>      }</td></tr>
<tr><th id="3819">3819</th><td>    }</td></tr>
<tr><th id="3820">3820</th><td>  }</td></tr>
<tr><th id="3821">3821</th><td></td></tr>
<tr><th id="3822">3822</th><td>  <i>// Verify MIMG</i></td></tr>
<tr><th id="3823">3823</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isMIMGEt" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZNK4llvm11SIInstrInfo6isMIMGEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isMIMGEt">isMIMG</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp; !<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="3824">3824</th><td>    <i>// Ensure that the return type used is large enough for all the options</i></td></tr>
<tr><th id="3825">3825</th><td><i>    // being used TFE/LWE require an extra result register.</i></td></tr>
<tr><th id="3826">3826</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="644DMask" title='DMask' data-type='const llvm::MachineOperand *' data-ref="644DMask" data-ref-filename="644DMask">DMask</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::dmask" title='llvm::AMDGPU::OpName::dmask' data-ref="llvm::AMDGPU::OpName::dmask" data-ref-filename="llvm..AMDGPU..OpName..dmask">dmask</a>);</td></tr>
<tr><th id="3827">3827</th><td>    <b>if</b> (<a class="local col4 ref" href="#644DMask" title='DMask' data-ref="644DMask" data-ref-filename="644DMask">DMask</a>) {</td></tr>
<tr><th id="3828">3828</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="645DMaskImm" title='DMaskImm' data-type='uint64_t' data-ref="645DMaskImm" data-ref-filename="645DMaskImm">DMaskImm</dfn> = <a class="local col4 ref" href="#644DMask" title='DMask' data-ref="644DMask" data-ref-filename="644DMask">DMask</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3829">3829</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="646RegCount" title='RegCount' data-type='uint32_t' data-ref="646RegCount" data-ref-filename="646RegCount">RegCount</dfn> =</td></tr>
<tr><th id="3830">3830</th><td>          <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9isGather4Et" title='llvm::SIInstrInfo::isGather4' data-ref="_ZNK4llvm11SIInstrInfo9isGather4Et" data-ref-filename="_ZNK4llvm11SIInstrInfo9isGather4Et">isGather4</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ? <var>4</var> : <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_" data-ref-filename="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col5 ref" href="#645DMaskImm" title='DMaskImm' data-ref="645DMaskImm" data-ref-filename="645DMaskImm">DMaskImm</a>);</td></tr>
<tr><th id="3831">3831</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="647TFE" title='TFE' data-type='const llvm::MachineOperand *' data-ref="647TFE" data-ref-filename="647TFE">TFE</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::tfe" title='llvm::AMDGPU::OpName::tfe' data-ref="llvm::AMDGPU::OpName::tfe" data-ref-filename="llvm..AMDGPU..OpName..tfe">tfe</a>);</td></tr>
<tr><th id="3832">3832</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="648LWE" title='LWE' data-type='const llvm::MachineOperand *' data-ref="648LWE" data-ref-filename="648LWE">LWE</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::lwe" title='llvm::AMDGPU::OpName::lwe' data-ref="llvm::AMDGPU::OpName::lwe" data-ref-filename="llvm..AMDGPU..OpName..lwe">lwe</a>);</td></tr>
<tr><th id="3833">3833</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="649D16" title='D16' data-type='const llvm::MachineOperand *' data-ref="649D16" data-ref-filename="649D16">D16</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::d16" title='llvm::AMDGPU::OpName::d16' data-ref="llvm::AMDGPU::OpName::d16" data-ref-filename="llvm..AMDGPU..OpName..d16">d16</a>);</td></tr>
<tr><th id="3834">3834</th><td></td></tr>
<tr><th id="3835">3835</th><td>      <i>// Adjust for packed 16 bit values</i></td></tr>
<tr><th id="3836">3836</th><td>      <b>if</b> (<a class="local col9 ref" href="#649D16" title='D16' data-ref="649D16" data-ref-filename="649D16">D16</a> &amp;&amp; <a class="local col9 ref" href="#649D16" title='D16' data-ref="649D16" data-ref-filename="649D16">D16</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp;&amp; !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>())</td></tr>
<tr><th id="3837">3837</th><td>        <a class="local col6 ref" href="#646RegCount" title='RegCount' data-ref="646RegCount" data-ref-filename="646RegCount">RegCount</a> &gt;&gt;= <var>1</var>;</td></tr>
<tr><th id="3838">3838</th><td></td></tr>
<tr><th id="3839">3839</th><td>      <i>// Adjust if using LWE or TFE</i></td></tr>
<tr><th id="3840">3840</th><td>      <b>if</b> ((<a class="local col8 ref" href="#648LWE" title='LWE' data-ref="648LWE" data-ref-filename="648LWE">LWE</a> &amp;&amp; <a class="local col8 ref" href="#648LWE" title='LWE' data-ref="648LWE" data-ref-filename="648LWE">LWE</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) || (<a class="local col7 ref" href="#647TFE" title='TFE' data-ref="647TFE" data-ref-filename="647TFE">TFE</a> &amp;&amp; <a class="local col7 ref" href="#647TFE" title='TFE' data-ref="647TFE" data-ref-filename="647TFE">TFE</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="3841">3841</th><td>        <a class="local col6 ref" href="#646RegCount" title='RegCount' data-ref="646RegCount" data-ref-filename="646RegCount">RegCount</a> += <var>1</var>;</td></tr>
<tr><th id="3842">3842</th><td></td></tr>
<tr><th id="3843">3843</th><td>      <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="650DstIdx" title='DstIdx' data-type='const uint32_t' data-ref="650DstIdx" data-ref-filename="650DstIdx">DstIdx</dfn> =</td></tr>
<tr><th id="3844">3844</th><td>          <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdata" title='llvm::AMDGPU::OpName::vdata' data-ref="llvm::AMDGPU::OpName::vdata" data-ref-filename="llvm..AMDGPU..OpName..vdata">vdata</a>);</td></tr>
<tr><th id="3845">3845</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="651Dst" title='Dst' data-type='const llvm::MachineOperand &amp;' data-ref="651Dst" data-ref-filename="651Dst">Dst</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#650DstIdx" title='DstIdx' data-ref="650DstIdx" data-ref-filename="650DstIdx">DstIdx</a>);</td></tr>
<tr><th id="3846">3846</th><td>      <b>if</b> (<a class="local col1 ref" href="#651Dst" title='Dst' data-ref="651Dst" data-ref-filename="651Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="3847">3847</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="652DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="652DstRC" data-ref-filename="652DstRC">DstRC</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <a class="local col0 ref" href="#650DstIdx" title='DstIdx' data-ref="650DstIdx" data-ref-filename="650DstIdx">DstIdx</a>);</td></tr>
<tr><th id="3848">3848</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="653DstSize" title='DstSize' data-type='uint32_t' data-ref="653DstSize" data-ref-filename="653DstSize">DstSize</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col2 ref" href="#652DstRC" title='DstRC' data-ref="652DstRC" data-ref-filename="652DstRC">DstRC</a>) / <var>32</var>;</td></tr>
<tr><th id="3849">3849</th><td>        <b>if</b> (<a class="local col6 ref" href="#646RegCount" title='RegCount' data-ref="646RegCount" data-ref-filename="646RegCount">RegCount</a> &gt; <a class="local col3 ref" href="#653DstSize" title='DstSize' data-ref="653DstSize" data-ref-filename="653DstSize">DstSize</a>) {</td></tr>
<tr><th id="3850">3850</th><td>          <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"MIMG instruction returns too many registers for dst "</q></td></tr>
<tr><th id="3851">3851</th><td>                    <q>"register class"</q>;</td></tr>
<tr><th id="3852">3852</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3853">3853</th><td>        }</td></tr>
<tr><th id="3854">3854</th><td>      }</td></tr>
<tr><th id="3855">3855</th><td>    }</td></tr>
<tr><th id="3856">3856</th><td>  }</td></tr>
<tr><th id="3857">3857</th><td></td></tr>
<tr><th id="3858">3858</th><td>  <i>// Verify VOP*. Ignore multiple sgpr operands on writelane.</i></td></tr>
<tr><th id="3859">3859</th><td>  <b>if</b> (<a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_WRITELANE_B32" title='llvm::AMDGPU::V_WRITELANE_B32' data-ref="llvm::AMDGPU::V_WRITELANE_B32" data-ref-filename="llvm..AMDGPU..V_WRITELANE_B32">V_WRITELANE_B32</a></td></tr>
<tr><th id="3860">3860</th><td>      &amp;&amp; (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP1ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP1' data-ref="_ZN4llvm11SIInstrInfo6isVOP1ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP1ERKNS_12MachineInstrE">isVOP1</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP2' data-ref="_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE">isVOP2</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOPC' data-ref="_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE">isVOPC</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSDWA' data-ref="_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE">isSDWA</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>))) {</td></tr>
<tr><th id="3861">3861</th><td>    <i>// Only look at the true operands. Only a real operand can use the constant</i></td></tr>
<tr><th id="3862">3862</th><td><i>    // bus, and we don't want to check pseudo-operands like the source modifier</i></td></tr>
<tr><th id="3863">3863</th><td><i>    // flags.</i></td></tr>
<tr><th id="3864">3864</th><td>    <em>const</em> <em>int</em> <dfn class="local col4 decl" id="654OpIndices" title='OpIndices' data-type='const int [3]' data-ref="654OpIndices" data-ref-filename="654OpIndices">OpIndices</dfn>[] = { <a class="local col7 ref" href="#617Src0Idx" title='Src0Idx' data-ref="617Src0Idx" data-ref-filename="617Src0Idx">Src0Idx</a>, <a class="local col8 ref" href="#618Src1Idx" title='Src1Idx' data-ref="618Src1Idx" data-ref-filename="618Src1Idx">Src1Idx</a>, <a class="local col9 ref" href="#619Src2Idx" title='Src2Idx' data-ref="619Src2Idx" data-ref-filename="619Src2Idx">Src2Idx</a> };</td></tr>
<tr><th id="3865">3865</th><td></td></tr>
<tr><th id="3866">3866</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="655ConstantBusCount" title='ConstantBusCount' data-type='unsigned int' data-ref="655ConstantBusCount" data-ref-filename="655ConstantBusCount">ConstantBusCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="3867">3867</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="656LiteralCount" title='LiteralCount' data-type='unsigned int' data-ref="656LiteralCount" data-ref-filename="656LiteralCount">LiteralCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="3868">3868</th><td></td></tr>
<tr><th id="3869">3869</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#614Opcode" title='Opcode' data-ref="614Opcode" data-ref-filename="614Opcode">Opcode</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::imm" title='llvm::AMDGPU::OpName::imm' data-ref="llvm::AMDGPU::OpName::imm" data-ref-filename="llvm..AMDGPU..OpName..imm">imm</a>) != -<var>1</var>)</td></tr>
<tr><th id="3870">3870</th><td>      ++<a class="local col5 ref" href="#655ConstantBusCount" title='ConstantBusCount' data-ref="655ConstantBusCount" data-ref-filename="655ConstantBusCount">ConstantBusCount</a>;</td></tr>
<tr><th id="3871">3871</th><td></td></tr>
<tr><th id="3872">3872</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="657SGPRsUsed" title='SGPRsUsed' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="657SGPRsUsed" data-ref-filename="657SGPRsUsed">SGPRsUsed</dfn>;</td></tr>
<tr><th id="3873">3873</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="658SGPRUsed" title='SGPRUsed' data-type='llvm::Register' data-ref="658SGPRUsed" data-ref-filename="658SGPRUsed">SGPRUsed</dfn>;</td></tr>
<tr><th id="3874">3874</th><td></td></tr>
<tr><th id="3875">3875</th><td>    <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="659OpIdx" title='OpIdx' data-type='int' data-ref="659OpIdx" data-ref-filename="659OpIdx">OpIdx</dfn> : <a class="local col4 ref" href="#654OpIndices" title='OpIndices' data-ref="654OpIndices" data-ref-filename="654OpIndices">OpIndices</a>) {</td></tr>
<tr><th id="3876">3876</th><td>      <b>if</b> (<a class="local col9 ref" href="#659OpIdx" title='OpIdx' data-ref="659OpIdx" data-ref-filename="659OpIdx">OpIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="3877">3877</th><td>        <b>break</b>;</td></tr>
<tr><th id="3878">3878</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="660MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="660MO" data-ref-filename="660MO">MO</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#659OpIdx" title='OpIdx' data-ref="659OpIdx" data-ref-filename="659OpIdx">OpIdx</a>);</td></tr>
<tr><th id="3879">3879</th><td>      <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::usesConstantBus' data-ref="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE">usesConstantBus</a>(<a class="local col6 ref" href="#616MRI" title='MRI' data-ref="616MRI" data-ref-filename="616MRI">MRI</a>, <a class="local col0 ref" href="#660MO" title='MO' data-ref="660MO" data-ref-filename="660MO">MO</a>, <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col9 ref" href="#659OpIdx" title='OpIdx' data-ref="659OpIdx" data-ref-filename="659OpIdx">OpIdx</a>])) {</td></tr>
<tr><th id="3880">3880</th><td>        <b>if</b> (<a class="local col0 ref" href="#660MO" title='MO' data-ref="660MO" data-ref-filename="660MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="3881">3881</th><td>          <a class="local col8 ref" href="#658SGPRUsed" title='SGPRUsed' data-ref="658SGPRUsed" data-ref-filename="658SGPRUsed">SGPRUsed</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#660MO" title='MO' data-ref="660MO" data-ref-filename="660MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3882">3882</th><td>          <b>if</b> (<span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6all_ofEOT_T0_" title='llvm::all_of' data-use='c' data-ref="_ZN4llvm6all_ofEOT_T0_" data-ref-filename="_ZN4llvm6all_ofEOT_T0_">all_of</a>(<span class='refarg'><a class="local col7 ref" href="#657SGPRsUsed" title='SGPRsUsed' data-ref="657SGPRsUsed" data-ref-filename="657SGPRsUsed">SGPRsUsed</a></span>, [<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"><a class="local col8 ref" href="#658SGPRUsed" title='SGPRUsed' data-ref="658SGPRUsed" data-ref-filename="658SGPRUsed">SGPRUsed</a></a>](<em>unsigned</em> <dfn class="local col1 decl" id="661SGPR" title='SGPR' data-type='unsigned int' data-ref="661SGPR" data-ref-filename="661SGPR">SGPR</dfn>) {</td></tr>
<tr><th id="3883">3883</th><td>                <b>return</b> <a class="local col8 ref" href="#658SGPRUsed" title='SGPRUsed' data-ref="658SGPRUsed" data-ref-filename="658SGPRUsed">SGPRUsed</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEj" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEj" data-ref-filename="_ZNK4llvm8RegisterneEj">!=</a> <a class="local col1 ref" href="#661SGPR" title='SGPR' data-ref="661SGPR" data-ref-filename="661SGPR">SGPR</a>;</td></tr>
<tr><th id="3884">3884</th><td>              })) {</td></tr>
<tr><th id="3885">3885</th><td>            ++<a class="local col5 ref" href="#655ConstantBusCount" title='ConstantBusCount' data-ref="655ConstantBusCount" data-ref-filename="655ConstantBusCount">ConstantBusCount</a>;</td></tr>
<tr><th id="3886">3886</th><td>            <a class="local col7 ref" href="#657SGPRsUsed" title='SGPRsUsed' data-ref="657SGPRsUsed" data-ref-filename="657SGPRsUsed">SGPRsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#658SGPRUsed" title='SGPRUsed' data-ref="658SGPRUsed" data-ref-filename="658SGPRUsed">SGPRUsed</a>);</td></tr>
<tr><th id="3887">3887</th><td>          }</td></tr>
<tr><th id="3888">3888</th><td>        } <b>else</b> {</td></tr>
<tr><th id="3889">3889</th><td>          ++<a class="local col5 ref" href="#655ConstantBusCount" title='ConstantBusCount' data-ref="655ConstantBusCount" data-ref-filename="655ConstantBusCount">ConstantBusCount</a>;</td></tr>
<tr><th id="3890">3890</th><td>          ++<a class="local col6 ref" href="#656LiteralCount" title='LiteralCount' data-ref="656LiteralCount" data-ref-filename="656LiteralCount">LiteralCount</a>;</td></tr>
<tr><th id="3891">3891</th><td>        }</td></tr>
<tr><th id="3892">3892</th><td>      }</td></tr>
<tr><th id="3893">3893</th><td>    }</td></tr>
<tr><th id="3894">3894</th><td></td></tr>
<tr><th id="3895">3895</th><td>    <a class="local col8 ref" href="#658SGPRUsed" title='SGPRUsed' data-ref="658SGPRUsed" data-ref-filename="658SGPRUsed">SGPRUsed</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu ref fn" href="#_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE" title='findImplicitSGPRRead' data-use='c' data-ref="_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE" data-ref-filename="_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE">findImplicitSGPRRead</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>);</td></tr>
<tr><th id="3896">3896</th><td>    <b>if</b> (<a class="local col8 ref" href="#658SGPRUsed" title='SGPRUsed' data-ref="658SGPRUsed" data-ref-filename="658SGPRUsed">SGPRUsed</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="3897">3897</th><td>      <i>// Implicit uses may safely overlap true overands</i></td></tr>
<tr><th id="3898">3898</th><td>      <b>if</b> (<span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6all_ofEOT_T0_" title='llvm::all_of' data-use='c' data-ref="_ZN4llvm6all_ofEOT_T0_" data-ref-filename="_ZN4llvm6all_ofEOT_T0_">all_of</a>(<span class='refarg'><a class="local col7 ref" href="#657SGPRsUsed" title='SGPRsUsed' data-ref="657SGPRsUsed" data-ref-filename="657SGPRsUsed">SGPRsUsed</a></span>, [<b>this</b>, <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"><a class="local col8 ref" href="#658SGPRUsed" title='SGPRUsed' data-ref="658SGPRUsed" data-ref-filename="658SGPRUsed">SGPRUsed</a></a>](<em>unsigned</em> <dfn class="local col2 decl" id="662SGPR" title='SGPR' data-type='unsigned int' data-ref="662SGPR" data-ref-filename="662SGPR">SGPR</dfn>) {</td></tr>
<tr><th id="3899">3899</th><td>            <b>return</b> !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#658SGPRUsed" title='SGPRUsed' data-ref="658SGPRUsed" data-ref-filename="658SGPRUsed">SGPRUsed</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#662SGPR" title='SGPR' data-ref="662SGPR" data-ref-filename="662SGPR">SGPR</a>);</td></tr>
<tr><th id="3900">3900</th><td>          })) {</td></tr>
<tr><th id="3901">3901</th><td>        ++<a class="local col5 ref" href="#655ConstantBusCount" title='ConstantBusCount' data-ref="655ConstantBusCount" data-ref-filename="655ConstantBusCount">ConstantBusCount</a>;</td></tr>
<tr><th id="3902">3902</th><td>        <a class="local col7 ref" href="#657SGPRsUsed" title='SGPRsUsed' data-ref="657SGPRsUsed" data-ref-filename="657SGPRsUsed">SGPRsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#658SGPRUsed" title='SGPRUsed' data-ref="658SGPRUsed" data-ref-filename="658SGPRUsed">SGPRUsed</a>);</td></tr>
<tr><th id="3903">3903</th><td>      }</td></tr>
<tr><th id="3904">3904</th><td>    }</td></tr>
<tr><th id="3905">3905</th><td></td></tr>
<tr><th id="3906">3906</th><td>    <i>// v_writelane_b32 is an exception from constant bus restriction:</i></td></tr>
<tr><th id="3907">3907</th><td><i>    // vsrc0 can be sgpr, const or m0 and lane select sgpr, m0 or inline-const</i></td></tr>
<tr><th id="3908">3908</th><td>    <b>if</b> (<a class="local col5 ref" href="#655ConstantBusCount" title='ConstantBusCount' data-ref="655ConstantBusCount" data-ref-filename="655ConstantBusCount">ConstantBusCount</a> &gt; <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" data-ref-filename="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</a>(<a class="local col4 ref" href="#614Opcode" title='Opcode' data-ref="614Opcode" data-ref-filename="614Opcode">Opcode</a>) &amp;&amp;</td></tr>
<tr><th id="3909">3909</th><td>        <a class="local col4 ref" href="#614Opcode" title='Opcode' data-ref="614Opcode" data-ref-filename="614Opcode">Opcode</a> != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_WRITELANE_B32" title='llvm::AMDGPU::V_WRITELANE_B32' data-ref="llvm::AMDGPU::V_WRITELANE_B32" data-ref-filename="llvm..AMDGPU..V_WRITELANE_B32">V_WRITELANE_B32</a>) {</td></tr>
<tr><th id="3910">3910</th><td>      <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"VOP* instruction violates constant bus restriction"</q>;</td></tr>
<tr><th id="3911">3911</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3912">3912</th><td>    }</td></tr>
<tr><th id="3913">3913</th><td></td></tr>
<tr><th id="3914">3914</th><td>    <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>) &amp;&amp; <a class="local col6 ref" href="#656LiteralCount" title='LiteralCount' data-ref="656LiteralCount" data-ref-filename="656LiteralCount">LiteralCount</a>) {</td></tr>
<tr><th id="3915">3915</th><td>      <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv" title='llvm::GCNSubtarget::hasVOP3Literal' data-ref="_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv">hasVOP3Literal</a>()) {</td></tr>
<tr><th id="3916">3916</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"VOP3 instruction uses literal"</q>;</td></tr>
<tr><th id="3917">3917</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3918">3918</th><td>      }</td></tr>
<tr><th id="3919">3919</th><td>      <b>if</b> (<a class="local col6 ref" href="#656LiteralCount" title='LiteralCount' data-ref="656LiteralCount" data-ref-filename="656LiteralCount">LiteralCount</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="3920">3920</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"VOP3 instruction uses more than one literal"</q>;</td></tr>
<tr><th id="3921">3921</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3922">3922</th><td>      }</td></tr>
<tr><th id="3923">3923</th><td>    }</td></tr>
<tr><th id="3924">3924</th><td>  }</td></tr>
<tr><th id="3925">3925</th><td></td></tr>
<tr><th id="3926">3926</th><td>  <i>// Special case for writelane - this can break the multiple constant bus rule,</i></td></tr>
<tr><th id="3927">3927</th><td><i>  // but still can't use more than one SGPR register</i></td></tr>
<tr><th id="3928">3928</th><td>  <b>if</b> (<a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_WRITELANE_B32" title='llvm::AMDGPU::V_WRITELANE_B32' data-ref="llvm::AMDGPU::V_WRITELANE_B32" data-ref-filename="llvm..AMDGPU..V_WRITELANE_B32">V_WRITELANE_B32</a>) {</td></tr>
<tr><th id="3929">3929</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="663SGPRCount" title='SGPRCount' data-type='unsigned int' data-ref="663SGPRCount" data-ref-filename="663SGPRCount">SGPRCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="3930">3930</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="664SGPRUsed" title='SGPRUsed' data-type='llvm::Register' data-ref="664SGPRUsed" data-ref-filename="664SGPRUsed">SGPRUsed</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="3931">3931</th><td></td></tr>
<tr><th id="3932">3932</th><td>    <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="665OpIdx" title='OpIdx' data-type='int' data-ref="665OpIdx" data-ref-filename="665OpIdx">OpIdx</dfn> : {<a class="local col7 ref" href="#617Src0Idx" title='Src0Idx' data-ref="617Src0Idx" data-ref-filename="617Src0Idx">Src0Idx</a>, <a class="local col8 ref" href="#618Src1Idx" title='Src1Idx' data-ref="618Src1Idx" data-ref-filename="618Src1Idx">Src1Idx</a>, <a class="local col9 ref" href="#619Src2Idx" title='Src2Idx' data-ref="619Src2Idx" data-ref-filename="619Src2Idx">Src2Idx</a>}) {</td></tr>
<tr><th id="3933">3933</th><td>      <b>if</b> (<a class="local col5 ref" href="#665OpIdx" title='OpIdx' data-ref="665OpIdx" data-ref-filename="665OpIdx">OpIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="3934">3934</th><td>        <b>break</b>;</td></tr>
<tr><th id="3935">3935</th><td></td></tr>
<tr><th id="3936">3936</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="666MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="666MO" data-ref-filename="666MO">MO</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#665OpIdx" title='OpIdx' data-ref="665OpIdx" data-ref-filename="665OpIdx">OpIdx</a>);</td></tr>
<tr><th id="3937">3937</th><td></td></tr>
<tr><th id="3938">3938</th><td>      <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::usesConstantBus' data-ref="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE">usesConstantBus</a>(<a class="local col6 ref" href="#616MRI" title='MRI' data-ref="616MRI" data-ref-filename="616MRI">MRI</a>, <a class="local col6 ref" href="#666MO" title='MO' data-ref="666MO" data-ref-filename="666MO">MO</a>, <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col5 ref" href="#665OpIdx" title='OpIdx' data-ref="665OpIdx" data-ref-filename="665OpIdx">OpIdx</a>])) {</td></tr>
<tr><th id="3939">3939</th><td>        <b>if</b> (<a class="local col6 ref" href="#666MO" title='MO' data-ref="666MO" data-ref-filename="666MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#666MO" title='MO' data-ref="666MO" data-ref-filename="666MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>) {</td></tr>
<tr><th id="3940">3940</th><td>          <b>if</b> (<a class="local col6 ref" href="#666MO" title='MO' data-ref="666MO" data-ref-filename="666MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col4 ref" href="#664SGPRUsed" title='SGPRUsed' data-ref="664SGPRUsed" data-ref-filename="664SGPRUsed">SGPRUsed</a>)</td></tr>
<tr><th id="3941">3941</th><td>            ++<a class="local col3 ref" href="#663SGPRCount" title='SGPRCount' data-ref="663SGPRCount" data-ref-filename="663SGPRCount">SGPRCount</a>;</td></tr>
<tr><th id="3942">3942</th><td>          <a class="local col4 ref" href="#664SGPRUsed" title='SGPRUsed' data-ref="664SGPRUsed" data-ref-filename="664SGPRUsed">SGPRUsed</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#666MO" title='MO' data-ref="666MO" data-ref-filename="666MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3943">3943</th><td>        }</td></tr>
<tr><th id="3944">3944</th><td>      }</td></tr>
<tr><th id="3945">3945</th><td>      <b>if</b> (<a class="local col3 ref" href="#663SGPRCount" title='SGPRCount' data-ref="663SGPRCount" data-ref-filename="663SGPRCount">SGPRCount</a> &gt; <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" data-ref-filename="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</a>(<a class="local col4 ref" href="#614Opcode" title='Opcode' data-ref="614Opcode" data-ref-filename="614Opcode">Opcode</a>)) {</td></tr>
<tr><th id="3946">3946</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"WRITELANE instruction violates constant bus restriction"</q>;</td></tr>
<tr><th id="3947">3947</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3948">3948</th><td>      }</td></tr>
<tr><th id="3949">3949</th><td>    }</td></tr>
<tr><th id="3950">3950</th><td>  }</td></tr>
<tr><th id="3951">3951</th><td></td></tr>
<tr><th id="3952">3952</th><td>  <i>// Verify misc. restrictions on specific instructions.</i></td></tr>
<tr><th id="3953">3953</th><td>  <b>if</b> (<a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_DIV_SCALE_F32_e64" title='llvm::AMDGPU::V_DIV_SCALE_F32_e64' data-ref="llvm::AMDGPU::V_DIV_SCALE_F32_e64" data-ref-filename="llvm..AMDGPU..V_DIV_SCALE_F32_e64">V_DIV_SCALE_F32_e64</a> ||</td></tr>
<tr><th id="3954">3954</th><td>      <a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_DIV_SCALE_F64_e64" title='llvm::AMDGPU::V_DIV_SCALE_F64_e64' data-ref="llvm::AMDGPU::V_DIV_SCALE_F64_e64" data-ref-filename="llvm..AMDGPU..V_DIV_SCALE_F64_e64">V_DIV_SCALE_F64_e64</a>) {</td></tr>
<tr><th id="3955">3955</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="667Src0" title='Src0' data-type='const llvm::MachineOperand &amp;' data-ref="667Src0" data-ref-filename="667Src0">Src0</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#617Src0Idx" title='Src0Idx' data-ref="617Src0Idx" data-ref-filename="617Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="3956">3956</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="668Src1" title='Src1' data-type='const llvm::MachineOperand &amp;' data-ref="668Src1" data-ref-filename="668Src1">Src1</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#618Src1Idx" title='Src1Idx' data-ref="618Src1Idx" data-ref-filename="618Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="3957">3957</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="669Src2" title='Src2' data-type='const llvm::MachineOperand &amp;' data-ref="669Src2" data-ref-filename="669Src2">Src2</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#619Src2Idx" title='Src2Idx' data-ref="619Src2Idx" data-ref-filename="619Src2Idx">Src2Idx</a>);</td></tr>
<tr><th id="3958">3958</th><td>    <b>if</b> (<a class="local col7 ref" href="#667Src0" title='Src0' data-ref="667Src0" data-ref-filename="667Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#668Src1" title='Src1' data-ref="668Src1" data-ref-filename="668Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#669Src2" title='Src2' data-ref="669Src2" data-ref-filename="669Src2">Src2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="3959">3959</th><td>      <b>if</b> (!<a class="tu ref fn" href="#_ZL16compareMachineOpRKN4llvm14MachineOperandES2_" title='compareMachineOp' data-use='c' data-ref="_ZL16compareMachineOpRKN4llvm14MachineOperandES2_" data-ref-filename="_ZL16compareMachineOpRKN4llvm14MachineOperandES2_">compareMachineOp</a>(<a class="local col7 ref" href="#667Src0" title='Src0' data-ref="667Src0" data-ref-filename="667Src0">Src0</a>, <a class="local col8 ref" href="#668Src1" title='Src1' data-ref="668Src1" data-ref-filename="668Src1">Src1</a>) &amp;&amp;</td></tr>
<tr><th id="3960">3960</th><td>          !<a class="tu ref fn" href="#_ZL16compareMachineOpRKN4llvm14MachineOperandES2_" title='compareMachineOp' data-use='c' data-ref="_ZL16compareMachineOpRKN4llvm14MachineOperandES2_" data-ref-filename="_ZL16compareMachineOpRKN4llvm14MachineOperandES2_">compareMachineOp</a>(<a class="local col7 ref" href="#667Src0" title='Src0' data-ref="667Src0" data-ref-filename="667Src0">Src0</a>, <a class="local col9 ref" href="#669Src2" title='Src2' data-ref="669Src2" data-ref-filename="669Src2">Src2</a>)) {</td></tr>
<tr><th id="3961">3961</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"v_div_scale_{f32|f64} require src0 = src1 or src2"</q>;</td></tr>
<tr><th id="3962">3962</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3963">3963</th><td>      }</td></tr>
<tr><th id="3964">3964</th><td>    }</td></tr>
<tr><th id="3965">3965</th><td>    <b>if</b> ((<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0_modifiers" title='llvm::AMDGPU::OpName::src0_modifiers' data-ref="llvm::AMDGPU::OpName::src0_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src0_modifiers">src0_modifiers</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp;</td></tr>
<tr><th id="3966">3966</th><td>         <span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::ABS" title='llvm::SISrcMods::ABS' data-ref="llvm::SISrcMods::ABS" data-ref-filename="llvm..SISrcMods..ABS">ABS</a>) ||</td></tr>
<tr><th id="3967">3967</th><td>        (<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1_modifiers" title='llvm::AMDGPU::OpName::src1_modifiers' data-ref="llvm::AMDGPU::OpName::src1_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src1_modifiers">src1_modifiers</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp;</td></tr>
<tr><th id="3968">3968</th><td>         <span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::ABS" title='llvm::SISrcMods::ABS' data-ref="llvm::SISrcMods::ABS" data-ref-filename="llvm..SISrcMods..ABS">ABS</a>) ||</td></tr>
<tr><th id="3969">3969</th><td>        (<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2_modifiers" title='llvm::AMDGPU::OpName::src2_modifiers' data-ref="llvm::AMDGPU::OpName::src2_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src2_modifiers">src2_modifiers</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp;</td></tr>
<tr><th id="3970">3970</th><td>         <span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::ABS" title='llvm::SISrcMods::ABS' data-ref="llvm::SISrcMods::ABS" data-ref-filename="llvm..SISrcMods..ABS">ABS</a>)) {</td></tr>
<tr><th id="3971">3971</th><td>      <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"ABS not allowed in VOP3B instructions"</q>;</td></tr>
<tr><th id="3972">3972</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3973">3973</th><td>    }</td></tr>
<tr><th id="3974">3974</th><td>  }</td></tr>
<tr><th id="3975">3975</th><td></td></tr>
<tr><th id="3976">3976</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSOP2ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOP2' data-ref="_ZN4llvm11SIInstrInfo6isSOP2ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSOP2ERKNS_12MachineInstrE">isSOP2</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSOPCERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOPC' data-ref="_ZN4llvm11SIInstrInfo6isSOPCERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSOPCERKNS_12MachineInstrE">isSOPC</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>)) {</td></tr>
<tr><th id="3977">3977</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="670Src0" title='Src0' data-type='const llvm::MachineOperand &amp;' data-ref="670Src0" data-ref-filename="670Src0">Src0</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#617Src0Idx" title='Src0Idx' data-ref="617Src0Idx" data-ref-filename="617Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="3978">3978</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="671Src1" title='Src1' data-type='const llvm::MachineOperand &amp;' data-ref="671Src1" data-ref-filename="671Src1">Src1</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#618Src1Idx" title='Src1Idx' data-ref="618Src1Idx" data-ref-filename="618Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="3979">3979</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="672Immediates" title='Immediates' data-type='unsigned int' data-ref="672Immediates" data-ref-filename="672Immediates">Immediates</dfn> = <var>0</var>;</td></tr>
<tr><th id="3980">3980</th><td></td></tr>
<tr><th id="3981">3981</th><td>    <b>if</b> (!<a class="local col0 ref" href="#670Src0" title='Src0' data-ref="670Src0" data-ref-filename="670Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="3982">3982</th><td>        !<a class="member fn" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</a>(<a class="local col0 ref" href="#670Src0" title='Src0' data-ref="670Src0" data-ref-filename="670Src0">Src0</a>, <a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col7 ref" href="#617Src0Idx" title='Src0Idx' data-ref="617Src0Idx" data-ref-filename="617Src0Idx">Src0Idx</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>))</td></tr>
<tr><th id="3983">3983</th><td>      <a class="local col2 ref" href="#672Immediates" title='Immediates' data-ref="672Immediates" data-ref-filename="672Immediates">Immediates</a>++;</td></tr>
<tr><th id="3984">3984</th><td>    <b>if</b> (!<a class="local col1 ref" href="#671Src1" title='Src1' data-ref="671Src1" data-ref-filename="671Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="3985">3985</th><td>        !<a class="member fn" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</a>(<a class="local col1 ref" href="#671Src1" title='Src1' data-ref="671Src1" data-ref-filename="671Src1">Src1</a>, <a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col8 ref" href="#618Src1Idx" title='Src1Idx' data-ref="618Src1Idx" data-ref-filename="618Src1Idx">Src1Idx</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>))</td></tr>
<tr><th id="3986">3986</th><td>      <a class="local col2 ref" href="#672Immediates" title='Immediates' data-ref="672Immediates" data-ref-filename="672Immediates">Immediates</a>++;</td></tr>
<tr><th id="3987">3987</th><td></td></tr>
<tr><th id="3988">3988</th><td>    <b>if</b> (<a class="local col2 ref" href="#672Immediates" title='Immediates' data-ref="672Immediates" data-ref-filename="672Immediates">Immediates</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="3989">3989</th><td>      <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SOP2/SOPC instruction requires too many immediate constants"</q>;</td></tr>
<tr><th id="3990">3990</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3991">3991</th><td>    }</td></tr>
<tr><th id="3992">3992</th><td>  }</td></tr>
<tr><th id="3993">3993</th><td></td></tr>
<tr><th id="3994">3994</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSOPKERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOPK' data-ref="_ZN4llvm11SIInstrInfo6isSOPKERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSOPKERKNS_12MachineInstrE">isSOPK</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>)) {</td></tr>
<tr><th id="3995">3995</th><td>    <em>auto</em> <dfn class="local col3 decl" id="673Op" title='Op' data-type='const llvm::MachineOperand *' data-ref="673Op" data-ref-filename="673Op">Op</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::simm16" title='llvm::AMDGPU::OpName::simm16' data-ref="llvm::AMDGPU::OpName::simm16" data-ref-filename="llvm..AMDGPU..OpName..simm16">simm16</a>);</td></tr>
<tr><th id="3996">3996</th><td>    <b>if</b> (<a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8isBranchEv" title='llvm::MCInstrDesc::isBranch' data-ref="_ZNK4llvm11MCInstrDesc8isBranchEv" data-ref-filename="_ZNK4llvm11MCInstrDesc8isBranchEv">isBranch</a>()) {</td></tr>
<tr><th id="3997">3997</th><td>      <b>if</b> (!<a class="local col3 ref" href="#673Op" title='Op' data-ref="673Op" data-ref-filename="673Op">Op</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>()) {</td></tr>
<tr><th id="3998">3998</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"invalid branch target for SOPK instruction"</q>;</td></tr>
<tr><th id="3999">3999</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4000">4000</th><td>      }</td></tr>
<tr><th id="4001">4001</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4002">4002</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="674Imm" title='Imm' data-type='uint64_t' data-ref="674Imm" data-ref-filename="674Imm">Imm</dfn> = <a class="local col3 ref" href="#673Op" title='Op' data-ref="673Op" data-ref-filename="673Op">Op</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4003">4003</th><td>      <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo10sopkIsZextERKNS_12MachineInstrE" title='llvm::SIInstrInfo::sopkIsZext' data-ref="_ZN4llvm11SIInstrInfo10sopkIsZextERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo10sopkIsZextERKNS_12MachineInstrE">sopkIsZext</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>)) {</td></tr>
<tr><th id="4004">4004</th><td>        <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col4 ref" href="#674Imm" title='Imm' data-ref="674Imm" data-ref-filename="674Imm">Imm</a>)) {</td></tr>
<tr><th id="4005">4005</th><td>          <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"invalid immediate for SOPK instruction"</q>;</td></tr>
<tr><th id="4006">4006</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4007">4007</th><td>        }</td></tr>
<tr><th id="4008">4008</th><td>      } <b>else</b> {</td></tr>
<tr><th id="4009">4009</th><td>        <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col4 ref" href="#674Imm" title='Imm' data-ref="674Imm" data-ref-filename="674Imm">Imm</a>)) {</td></tr>
<tr><th id="4010">4010</th><td>          <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"invalid immediate for SOPK instruction"</q>;</td></tr>
<tr><th id="4011">4011</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4012">4012</th><td>        }</td></tr>
<tr><th id="4013">4013</th><td>      }</td></tr>
<tr><th id="4014">4014</th><td>    }</td></tr>
<tr><th id="4015">4015</th><td>  }</td></tr>
<tr><th id="4016">4016</th><td></td></tr>
<tr><th id="4017">4017</th><td>  <b>if</b> (<a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELS_B32_e32" title='llvm::AMDGPU::V_MOVRELS_B32_e32' data-ref="llvm::AMDGPU::V_MOVRELS_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOVRELS_B32_e32">V_MOVRELS_B32_e32</a> ||</td></tr>
<tr><th id="4018">4018</th><td>      <a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELS_B32_e64" title='llvm::AMDGPU::V_MOVRELS_B32_e64' data-ref="llvm::AMDGPU::V_MOVRELS_B32_e64" data-ref-filename="llvm..AMDGPU..V_MOVRELS_B32_e64">V_MOVRELS_B32_e64</a> ||</td></tr>
<tr><th id="4019">4019</th><td>      <a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELD_B32_e32" title='llvm::AMDGPU::V_MOVRELD_B32_e32' data-ref="llvm::AMDGPU::V_MOVRELD_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOVRELD_B32_e32">V_MOVRELD_B32_e32</a> ||</td></tr>
<tr><th id="4020">4020</th><td>      <a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELD_B32_e64" title='llvm::AMDGPU::V_MOVRELD_B32_e64' data-ref="llvm::AMDGPU::V_MOVRELD_B32_e64" data-ref-filename="llvm..AMDGPU..V_MOVRELD_B32_e64">V_MOVRELD_B32_e64</a>) {</td></tr>
<tr><th id="4021">4021</th><td>    <em>const</em> <em>bool</em> <dfn class="local col5 decl" id="675IsDst" title='IsDst' data-type='const bool' data-ref="675IsDst" data-ref-filename="675IsDst">IsDst</dfn> = <a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELD_B32_e32" title='llvm::AMDGPU::V_MOVRELD_B32_e32' data-ref="llvm::AMDGPU::V_MOVRELD_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOVRELD_B32_e32">V_MOVRELD_B32_e32</a> ||</td></tr>
<tr><th id="4022">4022</th><td>                       <a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELD_B32_e64" title='llvm::AMDGPU::V_MOVRELD_B32_e64' data-ref="llvm::AMDGPU::V_MOVRELD_B32_e64" data-ref-filename="llvm..AMDGPU..V_MOVRELD_B32_e64">V_MOVRELD_B32_e64</a>;</td></tr>
<tr><th id="4023">4023</th><td></td></tr>
<tr><th id="4024">4024</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="676StaticNumOps" title='StaticNumOps' data-type='const unsigned int' data-ref="676StaticNumOps" data-ref-filename="676StaticNumOps">StaticNumOps</dfn> = <a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() +</td></tr>
<tr><th id="4025">4025</th><td>      <a class="local col0 ref" href="#620Desc" title='Desc' data-ref="620Desc" data-ref-filename="620Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv" title='llvm::MCInstrDesc::getNumImplicitUses' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv" data-ref-filename="_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv">getNumImplicitUses</a>();</td></tr>
<tr><th id="4026">4026</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="677NumImplicitOps" title='NumImplicitOps' data-type='const unsigned int' data-ref="677NumImplicitOps" data-ref-filename="677NumImplicitOps">NumImplicitOps</dfn> = <a class="local col5 ref" href="#675IsDst" title='IsDst' data-ref="675IsDst" data-ref-filename="675IsDst">IsDst</a> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="4027">4027</th><td></td></tr>
<tr><th id="4028">4028</th><td>    <i>// Allow additional implicit operands. This allows a fixup done by the post</i></td></tr>
<tr><th id="4029">4029</th><td><i>    // RA scheduler where the main implicit operand is killed and implicit-defs</i></td></tr>
<tr><th id="4030">4030</th><td><i>    // are added for sub-registers that remain live after this instruction.</i></td></tr>
<tr><th id="4031">4031</th><td>    <b>if</b> (<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &lt; <a class="local col6 ref" href="#676StaticNumOps" title='StaticNumOps' data-ref="676StaticNumOps" data-ref-filename="676StaticNumOps">StaticNumOps</a> + <a class="local col7 ref" href="#677NumImplicitOps" title='NumImplicitOps' data-ref="677NumImplicitOps" data-ref-filename="677NumImplicitOps">NumImplicitOps</a>) {</td></tr>
<tr><th id="4032">4032</th><td>      <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"missing implicit register operands"</q>;</td></tr>
<tr><th id="4033">4033</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4034">4034</th><td>    }</td></tr>
<tr><th id="4035">4035</th><td></td></tr>
<tr><th id="4036">4036</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="678Dst" title='Dst' data-type='const llvm::MachineOperand *' data-ref="678Dst" data-ref-filename="678Dst">Dst</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdst" title='llvm::AMDGPU::OpName::vdst' data-ref="llvm::AMDGPU::OpName::vdst" data-ref-filename="llvm..AMDGPU..OpName..vdst">vdst</a>);</td></tr>
<tr><th id="4037">4037</th><td>    <b>if</b> (<a class="local col5 ref" href="#675IsDst" title='IsDst' data-ref="675IsDst" data-ref-filename="675IsDst">IsDst</a>) {</td></tr>
<tr><th id="4038">4038</th><td>      <b>if</b> (!<a class="local col8 ref" href="#678Dst" title='Dst' data-ref="678Dst" data-ref-filename="678Dst">Dst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="4039">4039</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"v_movreld_b32 vdst should be a use operand"</q>;</td></tr>
<tr><th id="4040">4040</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4041">4041</th><td>      }</td></tr>
<tr><th id="4042">4042</th><td></td></tr>
<tr><th id="4043">4043</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="679UseOpIdx" title='UseOpIdx' data-type='unsigned int' data-ref="679UseOpIdx" data-ref-filename="679UseOpIdx">UseOpIdx</dfn>;</td></tr>
<tr><th id="4044">4044</th><td>      <b>if</b> (!<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj" title='llvm::MachineInstr::isRegTiedToUseOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj" data-ref-filename="_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj">isRegTiedToUseOperand</a>(<a class="local col6 ref" href="#676StaticNumOps" title='StaticNumOps' data-ref="676StaticNumOps" data-ref-filename="676StaticNumOps">StaticNumOps</a>, &amp;<a class="local col9 ref" href="#679UseOpIdx" title='UseOpIdx' data-ref="679UseOpIdx" data-ref-filename="679UseOpIdx">UseOpIdx</a>) ||</td></tr>
<tr><th id="4045">4045</th><td>          <a class="local col9 ref" href="#679UseOpIdx" title='UseOpIdx' data-ref="679UseOpIdx" data-ref-filename="679UseOpIdx">UseOpIdx</a> != <a class="local col6 ref" href="#676StaticNumOps" title='StaticNumOps' data-ref="676StaticNumOps" data-ref-filename="676StaticNumOps">StaticNumOps</a> + <var>1</var>) {</td></tr>
<tr><th id="4046">4046</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"movrel implicit operands should be tied"</q>;</td></tr>
<tr><th id="4047">4047</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4048">4048</th><td>      }</td></tr>
<tr><th id="4049">4049</th><td>    }</td></tr>
<tr><th id="4050">4050</th><td></td></tr>
<tr><th id="4051">4051</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="680Src0" title='Src0' data-type='const llvm::MachineOperand &amp;' data-ref="680Src0" data-ref-filename="680Src0">Src0</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#617Src0Idx" title='Src0Idx' data-ref="617Src0Idx" data-ref-filename="617Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="4052">4052</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="681ImpUse" title='ImpUse' data-type='const llvm::MachineOperand &amp;' data-ref="681ImpUse" data-ref-filename="681ImpUse">ImpUse</dfn></td></tr>
<tr><th id="4053">4053</th><td>      = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#676StaticNumOps" title='StaticNumOps' data-ref="676StaticNumOps" data-ref-filename="676StaticNumOps">StaticNumOps</a> + <a class="local col7 ref" href="#677NumImplicitOps" title='NumImplicitOps' data-ref="677NumImplicitOps" data-ref-filename="677NumImplicitOps">NumImplicitOps</a> - <var>1</var>);</td></tr>
<tr><th id="4054">4054</th><td>    <b>if</b> (!<a class="local col1 ref" href="#681ImpUse" title='ImpUse' data-ref="681ImpUse" data-ref-filename="681ImpUse">ImpUse</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#681ImpUse" title='ImpUse' data-ref="681ImpUse" data-ref-filename="681ImpUse">ImpUse</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() ||</td></tr>
<tr><th id="4055">4055</th><td>        !<a class="tu ref fn" href="#_ZL10isSubRegOfRKN4llvm14SIRegisterInfoERKNS_14MachineOperandES5_" title='isSubRegOf' data-use='c' data-ref="_ZL10isSubRegOfRKN4llvm14SIRegisterInfoERKNS_14MachineOperandES5_" data-ref-filename="_ZL10isSubRegOfRKN4llvm14SIRegisterInfoERKNS_14MachineOperandES5_">isSubRegOf</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>, <a class="local col1 ref" href="#681ImpUse" title='ImpUse' data-ref="681ImpUse" data-ref-filename="681ImpUse">ImpUse</a>, <a class="local col5 ref" href="#675IsDst" title='IsDst' data-ref="675IsDst" data-ref-filename="675IsDst">IsDst</a> ? *<a class="local col8 ref" href="#678Dst" title='Dst' data-ref="678Dst" data-ref-filename="678Dst">Dst</a> : <a class="local col0 ref" href="#680Src0" title='Src0' data-ref="680Src0" data-ref-filename="680Src0">Src0</a>)) {</td></tr>
<tr><th id="4056">4056</th><td>      <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"src0 should be subreg of implicit vector use"</q>;</td></tr>
<tr><th id="4057">4057</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4058">4058</th><td>    }</td></tr>
<tr><th id="4059">4059</th><td>  }</td></tr>
<tr><th id="4060">4060</th><td></td></tr>
<tr><th id="4061">4061</th><td>  <i>// Make sure we aren't losing exec uses in the td files. This mostly requires</i></td></tr>
<tr><th id="4062">4062</th><td><i>  // being careful when using let Uses to try to add other use registers.</i></td></tr>
<tr><th id="4063">4063</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL14shouldReadExecRKN4llvm12MachineInstrE" title='shouldReadExec' data-use='c' data-ref="_ZL14shouldReadExecRKN4llvm12MachineInstrE" data-ref-filename="_ZL14shouldReadExecRKN4llvm12MachineInstrE">shouldReadExec</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>)) {</td></tr>
<tr><th id="4064">4064</th><td>    <b>if</b> (!<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr29hasRegisterImplicitUseOperandENS_8RegisterE" title='llvm::MachineInstr::hasRegisterImplicitUseOperand' data-ref="_ZNK4llvm12MachineInstr29hasRegisterImplicitUseOperandENS_8RegisterE" data-ref-filename="_ZNK4llvm12MachineInstr29hasRegisterImplicitUseOperandENS_8RegisterE">hasRegisterImplicitUseOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>)) {</td></tr>
<tr><th id="4065">4065</th><td>      <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"VALU instruction does not implicitly read exec mask"</q>;</td></tr>
<tr><th id="4066">4066</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4067">4067</th><td>    }</td></tr>
<tr><th id="4068">4068</th><td>  }</td></tr>
<tr><th id="4069">4069</th><td></td></tr>
<tr><th id="4070">4070</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>)) {</td></tr>
<tr><th id="4071">4071</th><td>    <b>if</b> (<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="4072">4072</th><td>      <i>// The register offset form of scalar stores may only use m0 as the</i></td></tr>
<tr><th id="4073">4073</th><td><i>      // soffset register.</i></td></tr>
<tr><th id="4074">4074</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="682Soff" title='Soff' data-type='const llvm::MachineOperand *' data-ref="682Soff" data-ref-filename="682Soff">Soff</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::soff" title='llvm::AMDGPU::OpName::soff' data-ref="llvm::AMDGPU::OpName::soff" data-ref-filename="llvm..AMDGPU..OpName..soff">soff</a>);</td></tr>
<tr><th id="4075">4075</th><td>      <b>if</b> (<a class="local col2 ref" href="#682Soff" title='Soff' data-ref="682Soff" data-ref-filename="682Soff">Soff</a> &amp;&amp; <a class="local col2 ref" href="#682Soff" title='Soff' data-ref="682Soff" data-ref-filename="682Soff">Soff</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>) {</td></tr>
<tr><th id="4076">4076</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"scalar stores must use m0 as offset register"</q>;</td></tr>
<tr><th id="4077">4077</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4078">4078</th><td>      }</td></tr>
<tr><th id="4079">4079</th><td>    }</td></tr>
<tr><th id="4080">4080</th><td>  }</td></tr>
<tr><th id="4081">4081</th><td></td></tr>
<tr><th id="4082">4082</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>) &amp;&amp; !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv" title='llvm::GCNSubtarget::hasFlatInstOffsets' data-ref="_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv">hasFlatInstOffsets</a>()) {</td></tr>
<tr><th id="4083">4083</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="683Offset" title='Offset' data-type='const llvm::MachineOperand *' data-ref="683Offset" data-ref-filename="683Offset">Offset</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>);</td></tr>
<tr><th id="4084">4084</th><td>    <b>if</b> (<a class="local col3 ref" href="#683Offset" title='Offset' data-ref="683Offset" data-ref-filename="683Offset">Offset</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>) {</td></tr>
<tr><th id="4085">4085</th><td>      <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"subtarget does not support offsets in flat instructions"</q>;</td></tr>
<tr><th id="4086">4086</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4087">4087</th><td>    }</td></tr>
<tr><th id="4088">4088</th><td>  }</td></tr>
<tr><th id="4089">4089</th><td></td></tr>
<tr><th id="4090">4090</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>)) {</td></tr>
<tr><th id="4091">4091</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="684DimOp" title='DimOp' data-type='const llvm::MachineOperand *' data-ref="684DimOp" data-ref-filename="684DimOp">DimOp</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::dim" title='llvm::AMDGPU::OpName::dim' data-ref="llvm::AMDGPU::OpName::dim" data-ref-filename="llvm..AMDGPU..OpName..dim">dim</a>);</td></tr>
<tr><th id="4092">4092</th><td>    <b>if</b> (<a class="local col4 ref" href="#684DimOp" title='DimOp' data-ref="684DimOp" data-ref-filename="684DimOp">DimOp</a>) {</td></tr>
<tr><th id="4093">4093</th><td>      <em>int</em> <dfn class="local col5 decl" id="685VAddr0Idx" title='VAddr0Idx' data-type='int' data-ref="685VAddr0Idx" data-ref-filename="685VAddr0Idx">VAddr0Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#614Opcode" title='Opcode' data-ref="614Opcode" data-ref-filename="614Opcode">Opcode</a>,</td></tr>
<tr><th id="4094">4094</th><td>                                                 <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vaddr0" title='llvm::AMDGPU::OpName::vaddr0' data-ref="llvm::AMDGPU::OpName::vaddr0" data-ref-filename="llvm..AMDGPU..OpName..vaddr0">vaddr0</a>);</td></tr>
<tr><th id="4095">4095</th><td>      <em>int</em> <dfn class="local col6 decl" id="686SRsrcIdx" title='SRsrcIdx' data-type='int' data-ref="686SRsrcIdx" data-ref-filename="686SRsrcIdx">SRsrcIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#614Opcode" title='Opcode' data-ref="614Opcode" data-ref-filename="614Opcode">Opcode</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::srsrc" title='llvm::AMDGPU::OpName::srsrc' data-ref="llvm::AMDGPU::OpName::srsrc" data-ref-filename="llvm..AMDGPU..OpName..srsrc">srsrc</a>);</td></tr>
<tr><th id="4096">4096</th><td>      <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo" data-ref-filename="llvm..AMDGPU..MIMGInfo">MIMGInfo</a> *<dfn class="local col7 decl" id="687Info" title='Info' data-type='const AMDGPU::MIMGInfo *' data-ref="687Info" data-ref-filename="687Info">Info</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj" data-ref-filename="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</a>(<a class="local col4 ref" href="#614Opcode" title='Opcode' data-ref="614Opcode" data-ref-filename="614Opcode">Opcode</a>);</td></tr>
<tr><th id="4097">4097</th><td>      <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo" title='llvm::AMDGPU::MIMGBaseOpcodeInfo' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo">MIMGBaseOpcodeInfo</a> *<dfn class="local col8 decl" id="688BaseOpcode" title='BaseOpcode' data-type='const AMDGPU::MIMGBaseOpcodeInfo *' data-ref="688BaseOpcode" data-ref-filename="688BaseOpcode">BaseOpcode</dfn> =</td></tr>
<tr><th id="4098">4098</th><td>          <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" title='llvm::AMDGPU::getMIMGBaseOpcodeInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" data-ref-filename="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj">getMIMGBaseOpcodeInfo</a>(<a class="local col7 ref" href="#687Info" title='Info' data-ref="687Info" data-ref-filename="687Info">Info</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::BaseOpcode" title='llvm::AMDGPU::MIMGInfo::BaseOpcode' data-ref="llvm::AMDGPU::MIMGInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGInfo..BaseOpcode">BaseOpcode</a>);</td></tr>
<tr><th id="4099">4099</th><td>      <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo" title='llvm::AMDGPU::MIMGDimInfo' data-ref="llvm::AMDGPU::MIMGDimInfo" data-ref-filename="llvm..AMDGPU..MIMGDimInfo">MIMGDimInfo</a> *<dfn class="local col9 decl" id="689Dim" title='Dim' data-type='const AMDGPU::MIMGDimInfo *' data-ref="689Dim" data-ref-filename="689Dim">Dim</dfn> =</td></tr>
<tr><th id="4100">4100</th><td>          <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh" title='llvm::AMDGPU::getMIMGDimInfoByEncoding' data-ref="_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh" data-ref-filename="_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh">getMIMGDimInfoByEncoding</a>(<a class="local col4 ref" href="#684DimOp" title='DimOp' data-ref="684DimOp" data-ref-filename="684DimOp">DimOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="4101">4101</th><td></td></tr>
<tr><th id="4102">4102</th><td>      <b>if</b> (!<a class="local col9 ref" href="#689Dim" title='Dim' data-ref="689Dim" data-ref-filename="689Dim">Dim</a>) {</td></tr>
<tr><th id="4103">4103</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"dim is out of range"</q>;</td></tr>
<tr><th id="4104">4104</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4105">4105</th><td>      }</td></tr>
<tr><th id="4106">4106</th><td></td></tr>
<tr><th id="4107">4107</th><td>      <em>bool</em> <dfn class="local col0 decl" id="690IsA16" title='IsA16' data-type='bool' data-ref="690IsA16" data-ref-filename="690IsA16">IsA16</dfn> = <b>false</b>;</td></tr>
<tr><th id="4108">4108</th><td>      <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget10hasR128A16Ev" title='llvm::GCNSubtarget::hasR128A16' data-ref="_ZNK4llvm12GCNSubtarget10hasR128A16Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget10hasR128A16Ev">hasR128A16</a>()) {</td></tr>
<tr><th id="4109">4109</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="691R128A16" title='R128A16' data-type='const llvm::MachineOperand *' data-ref="691R128A16" data-ref-filename="691R128A16">R128A16</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::r128" title='llvm::AMDGPU::OpName::r128' data-ref="llvm::AMDGPU::OpName::r128" data-ref-filename="llvm..AMDGPU..OpName..r128">r128</a>);</td></tr>
<tr><th id="4110">4110</th><td>        <a class="local col0 ref" href="#690IsA16" title='IsA16' data-ref="690IsA16" data-ref-filename="690IsA16">IsA16</a> = <a class="local col1 ref" href="#691R128A16" title='R128A16' data-ref="691R128A16" data-ref-filename="691R128A16">R128A16</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>;</td></tr>
<tr><th id="4111">4111</th><td>      } <b>else</b> <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget11hasGFX10A16Ev" title='llvm::GCNSubtarget::hasGFX10A16' data-ref="_ZNK4llvm12GCNSubtarget11hasGFX10A16Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget11hasGFX10A16Ev">hasGFX10A16</a>()) {</td></tr>
<tr><th id="4112">4112</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="692A16" title='A16' data-type='const llvm::MachineOperand *' data-ref="692A16" data-ref-filename="692A16">A16</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::a16" title='llvm::AMDGPU::OpName::a16' data-ref="llvm::AMDGPU::OpName::a16" data-ref-filename="llvm..AMDGPU..OpName..a16">a16</a>);</td></tr>
<tr><th id="4113">4113</th><td>        <a class="local col0 ref" href="#690IsA16" title='IsA16' data-ref="690IsA16" data-ref-filename="690IsA16">IsA16</a> = <a class="local col2 ref" href="#692A16" title='A16' data-ref="692A16" data-ref-filename="692A16">A16</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>;</td></tr>
<tr><th id="4114">4114</th><td>      }</td></tr>
<tr><th id="4115">4115</th><td></td></tr>
<tr><th id="4116">4116</th><td>      <em>bool</em> <dfn class="local col3 decl" id="693PackDerivatives" title='PackDerivatives' data-type='bool' data-ref="693PackDerivatives" data-ref-filename="693PackDerivatives">PackDerivatives</dfn> = <a class="local col0 ref" href="#690IsA16" title='IsA16' data-ref="690IsA16" data-ref-filename="690IsA16">IsA16</a> || <a class="local col8 ref" href="#688BaseOpcode" title='BaseOpcode' data-ref="688BaseOpcode" data-ref-filename="688BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::G16" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::G16' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::G16" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..G16">G16</a>;</td></tr>
<tr><th id="4117">4117</th><td>      <em>bool</em> <dfn class="local col4 decl" id="694IsNSA" title='IsNSA' data-type='bool' data-ref="694IsNSA" data-ref-filename="694IsNSA">IsNSA</dfn> = <a class="local col6 ref" href="#686SRsrcIdx" title='SRsrcIdx' data-ref="686SRsrcIdx" data-ref-filename="686SRsrcIdx">SRsrcIdx</a> - <a class="local col5 ref" href="#685VAddr0Idx" title='VAddr0Idx' data-ref="685VAddr0Idx" data-ref-filename="685VAddr0Idx">VAddr0Idx</a> &gt; <var>1</var>;</td></tr>
<tr><th id="4118">4118</th><td></td></tr>
<tr><th id="4119">4119</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="695AddrWords" title='AddrWords' data-type='unsigned int' data-ref="695AddrWords" data-ref-filename="695AddrWords">AddrWords</dfn> = <a class="local col8 ref" href="#688BaseOpcode" title='BaseOpcode' data-ref="688BaseOpcode" data-ref-filename="688BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..NumExtraArgs">NumExtraArgs</a>;</td></tr>
<tr><th id="4120">4120</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="696AddrComponents" title='AddrComponents' data-type='unsigned int' data-ref="696AddrComponents" data-ref-filename="696AddrComponents">AddrComponents</dfn> = (<a class="local col8 ref" href="#688BaseOpcode" title='BaseOpcode' data-ref="688BaseOpcode" data-ref-filename="688BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Coordinates">Coordinates</a> ? <a class="local col9 ref" href="#689Dim" title='Dim' data-ref="689Dim" data-ref-filename="689Dim">Dim</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::NumCoords" title='llvm::AMDGPU::MIMGDimInfo::NumCoords' data-ref="llvm::AMDGPU::MIMGDimInfo::NumCoords" data-ref-filename="llvm..AMDGPU..MIMGDimInfo..NumCoords">NumCoords</a> : <var>0</var>) +</td></tr>
<tr><th id="4121">4121</th><td>                                (<a class="local col8 ref" href="#688BaseOpcode" title='BaseOpcode' data-ref="688BaseOpcode" data-ref-filename="688BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..LodOrClampOrMip">LodOrClampOrMip</a> ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="4122">4122</th><td>      <b>if</b> (<a class="local col0 ref" href="#690IsA16" title='IsA16' data-ref="690IsA16" data-ref-filename="690IsA16">IsA16</a>)</td></tr>
<tr><th id="4123">4123</th><td>        <a class="local col5 ref" href="#695AddrWords" title='AddrWords' data-ref="695AddrWords" data-ref-filename="695AddrWords">AddrWords</a> += (<a class="local col6 ref" href="#696AddrComponents" title='AddrComponents' data-ref="696AddrComponents" data-ref-filename="696AddrComponents">AddrComponents</a> + <var>1</var>) / <var>2</var>;</td></tr>
<tr><th id="4124">4124</th><td>      <b>else</b></td></tr>
<tr><th id="4125">4125</th><td>        <a class="local col5 ref" href="#695AddrWords" title='AddrWords' data-ref="695AddrWords" data-ref-filename="695AddrWords">AddrWords</a> += <a class="local col6 ref" href="#696AddrComponents" title='AddrComponents' data-ref="696AddrComponents" data-ref-filename="696AddrComponents">AddrComponents</a>;</td></tr>
<tr><th id="4126">4126</th><td></td></tr>
<tr><th id="4127">4127</th><td>      <b>if</b> (<a class="local col8 ref" href="#688BaseOpcode" title='BaseOpcode' data-ref="688BaseOpcode" data-ref-filename="688BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Gradients">Gradients</a>) {</td></tr>
<tr><th id="4128">4128</th><td>        <b>if</b> (<a class="local col3 ref" href="#693PackDerivatives" title='PackDerivatives' data-ref="693PackDerivatives" data-ref-filename="693PackDerivatives">PackDerivatives</a>)</td></tr>
<tr><th id="4129">4129</th><td>          <i>// There are two gradients per coordinate, we pack them separately.</i></td></tr>
<tr><th id="4130">4130</th><td><i>          // For the 3d case, we get (dy/du, dx/du) (-, dz/du) (dy/dv, dx/dv) (-, dz/dv)</i></td></tr>
<tr><th id="4131">4131</th><td>          <a class="local col5 ref" href="#695AddrWords" title='AddrWords' data-ref="695AddrWords" data-ref-filename="695AddrWords">AddrWords</a> += (<a class="local col9 ref" href="#689Dim" title='Dim' data-ref="689Dim" data-ref-filename="689Dim">Dim</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::NumGradients" title='llvm::AMDGPU::MIMGDimInfo::NumGradients' data-ref="llvm::AMDGPU::MIMGDimInfo::NumGradients" data-ref-filename="llvm..AMDGPU..MIMGDimInfo..NumGradients">NumGradients</a> / <var>2</var> + <var>1</var>) / <var>2</var> * <var>2</var>;</td></tr>
<tr><th id="4132">4132</th><td>        <b>else</b></td></tr>
<tr><th id="4133">4133</th><td>          <a class="local col5 ref" href="#695AddrWords" title='AddrWords' data-ref="695AddrWords" data-ref-filename="695AddrWords">AddrWords</a> += <a class="local col9 ref" href="#689Dim" title='Dim' data-ref="689Dim" data-ref-filename="689Dim">Dim</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::NumGradients" title='llvm::AMDGPU::MIMGDimInfo::NumGradients' data-ref="llvm::AMDGPU::MIMGDimInfo::NumGradients" data-ref-filename="llvm..AMDGPU..MIMGDimInfo..NumGradients">NumGradients</a>;</td></tr>
<tr><th id="4134">4134</th><td>      }</td></tr>
<tr><th id="4135">4135</th><td></td></tr>
<tr><th id="4136">4136</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="697VAddrWords" title='VAddrWords' data-type='unsigned int' data-ref="697VAddrWords" data-ref-filename="697VAddrWords">VAddrWords</dfn>;</td></tr>
<tr><th id="4137">4137</th><td>      <b>if</b> (<a class="local col4 ref" href="#694IsNSA" title='IsNSA' data-ref="694IsNSA" data-ref-filename="694IsNSA">IsNSA</a>) {</td></tr>
<tr><th id="4138">4138</th><td>        <a class="local col7 ref" href="#697VAddrWords" title='VAddrWords' data-ref="697VAddrWords" data-ref-filename="697VAddrWords">VAddrWords</a> = <a class="local col6 ref" href="#686SRsrcIdx" title='SRsrcIdx' data-ref="686SRsrcIdx" data-ref-filename="686SRsrcIdx">SRsrcIdx</a> - <a class="local col5 ref" href="#685VAddr0Idx" title='VAddr0Idx' data-ref="685VAddr0Idx" data-ref-filename="685VAddr0Idx">VAddr0Idx</a>;</td></tr>
<tr><th id="4139">4139</th><td>      } <b>else</b> {</td></tr>
<tr><th id="4140">4140</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="698RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="698RC" data-ref-filename="698RC">RC</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <a class="local col5 ref" href="#685VAddr0Idx" title='VAddr0Idx' data-ref="685VAddr0Idx" data-ref-filename="685VAddr0Idx">VAddr0Idx</a>);</td></tr>
<tr><th id="4141">4141</th><td>        <a class="local col7 ref" href="#697VAddrWords" title='VAddrWords' data-ref="697VAddrWords" data-ref-filename="697VAddrWords">VAddrWords</a> = <a class="local col6 ref" href="#616MRI" title='MRI' data-ref="616MRI" data-ref-filename="616MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col8 ref" href="#698RC" title='RC' data-ref="698RC" data-ref-filename="698RC">RC</a>) / <var>32</var>;</td></tr>
<tr><th id="4142">4142</th><td>        <b>if</b> (<a class="local col5 ref" href="#695AddrWords" title='AddrWords' data-ref="695AddrWords" data-ref-filename="695AddrWords">AddrWords</a> &gt; <var>8</var>)</td></tr>
<tr><th id="4143">4143</th><td>          <a class="local col5 ref" href="#695AddrWords" title='AddrWords' data-ref="695AddrWords" data-ref-filename="695AddrWords">AddrWords</a> = <var>16</var>;</td></tr>
<tr><th id="4144">4144</th><td>        <b>else</b> <b>if</b> (<a class="local col5 ref" href="#695AddrWords" title='AddrWords' data-ref="695AddrWords" data-ref-filename="695AddrWords">AddrWords</a> &gt; <var>4</var>)</td></tr>
<tr><th id="4145">4145</th><td>          <a class="local col5 ref" href="#695AddrWords" title='AddrWords' data-ref="695AddrWords" data-ref-filename="695AddrWords">AddrWords</a> = <var>8</var>;</td></tr>
<tr><th id="4146">4146</th><td>        <b>else</b> <b>if</b> (<a class="local col5 ref" href="#695AddrWords" title='AddrWords' data-ref="695AddrWords" data-ref-filename="695AddrWords">AddrWords</a> == <var>4</var>)</td></tr>
<tr><th id="4147">4147</th><td>          <a class="local col5 ref" href="#695AddrWords" title='AddrWords' data-ref="695AddrWords" data-ref-filename="695AddrWords">AddrWords</a> = <var>4</var>;</td></tr>
<tr><th id="4148">4148</th><td>        <b>else</b> <b>if</b> (<a class="local col5 ref" href="#695AddrWords" title='AddrWords' data-ref="695AddrWords" data-ref-filename="695AddrWords">AddrWords</a> == <var>3</var>)</td></tr>
<tr><th id="4149">4149</th><td>          <a class="local col5 ref" href="#695AddrWords" title='AddrWords' data-ref="695AddrWords" data-ref-filename="695AddrWords">AddrWords</a> = <var>3</var>;</td></tr>
<tr><th id="4150">4150</th><td>      }</td></tr>
<tr><th id="4151">4151</th><td></td></tr>
<tr><th id="4152">4152</th><td>      <b>if</b> (<a class="local col7 ref" href="#697VAddrWords" title='VAddrWords' data-ref="697VAddrWords" data-ref-filename="697VAddrWords">VAddrWords</a> != <a class="local col5 ref" href="#695AddrWords" title='AddrWords' data-ref="695AddrWords" data-ref-filename="695AddrWords">AddrWords</a>) {</td></tr>
<tr><th id="4153">4153</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"bad vaddr size, expected "</q> &lt;&lt; AddrWords</td></tr>
<tr><th id="4154">4154</th><td>                          &lt;&lt; <q>" but got "</q> &lt;&lt; VAddrWords &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="4155">4155</th><td>        <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"bad vaddr size"</q>;</td></tr>
<tr><th id="4156">4156</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4157">4157</th><td>      }</td></tr>
<tr><th id="4158">4158</th><td>    }</td></tr>
<tr><th id="4159">4159</th><td>  }</td></tr>
<tr><th id="4160">4160</th><td></td></tr>
<tr><th id="4161">4161</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="699DppCt" title='DppCt' data-type='const llvm::MachineOperand *' data-ref="699DppCt" data-ref-filename="699DppCt">DppCt</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::dpp_ctrl" title='llvm::AMDGPU::OpName::dpp_ctrl' data-ref="llvm::AMDGPU::OpName::dpp_ctrl" data-ref-filename="llvm..AMDGPU..OpName..dpp_ctrl">dpp_ctrl</a>);</td></tr>
<tr><th id="4162">4162</th><td>  <b>if</b> (<a class="local col9 ref" href="#699DppCt" title='DppCt' data-ref="699DppCt" data-ref-filename="699DppCt">DppCt</a>) {</td></tr>
<tr><th id="4163">4163</th><td>    <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::DPP</span>;</td></tr>
<tr><th id="4164">4164</th><td></td></tr>
<tr><th id="4165">4165</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="700DC" title='DC' data-type='unsigned int' data-ref="700DC" data-ref-filename="700DC">DC</dfn> = <a class="local col9 ref" href="#699DppCt" title='DppCt' data-ref="699DppCt" data-ref-filename="699DppCt">DppCt</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4166">4166</th><td>    <b>if</b> (<a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> == <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DPP_UNUSED1" title='llvm::AMDGPU::DPP::DPP_UNUSED1' data-ref="llvm::AMDGPU::DPP::DPP_UNUSED1" data-ref-filename="llvm..AMDGPU..DPP..DPP_UNUSED1">DPP_UNUSED1</a> || <a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> == <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DPP_UNUSED2" title='llvm::AMDGPU::DPP::DPP_UNUSED2' data-ref="llvm::AMDGPU::DPP::DPP_UNUSED2" data-ref-filename="llvm..AMDGPU..DPP..DPP_UNUSED2">DPP_UNUSED2</a> ||</td></tr>
<tr><th id="4167">4167</th><td>        <a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> == <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DPP_UNUSED3" title='llvm::AMDGPU::DPP::DPP_UNUSED3' data-ref="llvm::AMDGPU::DPP::DPP_UNUSED3" data-ref-filename="llvm..AMDGPU..DPP..DPP_UNUSED3">DPP_UNUSED3</a> || <a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &gt; <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DPP_LAST" title='llvm::AMDGPU::DPP::DPP_LAST' data-ref="llvm::AMDGPU::DPP::DPP_LAST" data-ref-filename="llvm..AMDGPU..DPP..DPP_LAST">DPP_LAST</a> ||</td></tr>
<tr><th id="4168">4168</th><td>        (<a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DPP_UNUSED4_FIRST" title='llvm::AMDGPU::DPP::DPP_UNUSED4_FIRST' data-ref="llvm::AMDGPU::DPP::DPP_UNUSED4_FIRST" data-ref-filename="llvm..AMDGPU..DPP..DPP_UNUSED4_FIRST">DPP_UNUSED4_FIRST</a> &amp;&amp; <a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DPP_UNUSED4_LAST" title='llvm::AMDGPU::DPP::DPP_UNUSED4_LAST' data-ref="llvm::AMDGPU::DPP::DPP_UNUSED4_LAST" data-ref-filename="llvm..AMDGPU..DPP..DPP_UNUSED4_LAST">DPP_UNUSED4_LAST</a>) ||</td></tr>
<tr><th id="4169">4169</th><td>        (<a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DPP_UNUSED5_FIRST" title='llvm::AMDGPU::DPP::DPP_UNUSED5_FIRST' data-ref="llvm::AMDGPU::DPP::DPP_UNUSED5_FIRST" data-ref-filename="llvm..AMDGPU..DPP..DPP_UNUSED5_FIRST">DPP_UNUSED5_FIRST</a> &amp;&amp; <a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DPP_UNUSED5_LAST" title='llvm::AMDGPU::DPP::DPP_UNUSED5_LAST' data-ref="llvm::AMDGPU::DPP::DPP_UNUSED5_LAST" data-ref-filename="llvm..AMDGPU..DPP..DPP_UNUSED5_LAST">DPP_UNUSED5_LAST</a>) ||</td></tr>
<tr><th id="4170">4170</th><td>        (<a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DPP_UNUSED6_FIRST" title='llvm::AMDGPU::DPP::DPP_UNUSED6_FIRST' data-ref="llvm::AMDGPU::DPP::DPP_UNUSED6_FIRST" data-ref-filename="llvm..AMDGPU..DPP..DPP_UNUSED6_FIRST">DPP_UNUSED6_FIRST</a> &amp;&amp; <a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DPP_UNUSED6_LAST" title='llvm::AMDGPU::DPP::DPP_UNUSED6_LAST' data-ref="llvm::AMDGPU::DPP::DPP_UNUSED6_LAST" data-ref-filename="llvm..AMDGPU..DPP..DPP_UNUSED6_LAST">DPP_UNUSED6_LAST</a>) ||</td></tr>
<tr><th id="4171">4171</th><td>        (<a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DPP_UNUSED7_FIRST" title='llvm::AMDGPU::DPP::DPP_UNUSED7_FIRST' data-ref="llvm::AMDGPU::DPP::DPP_UNUSED7_FIRST" data-ref-filename="llvm..AMDGPU..DPP..DPP_UNUSED7_FIRST">DPP_UNUSED7_FIRST</a> &amp;&amp; <a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DPP_UNUSED7_LAST" title='llvm::AMDGPU::DPP::DPP_UNUSED7_LAST' data-ref="llvm::AMDGPU::DPP::DPP_UNUSED7_LAST" data-ref-filename="llvm..AMDGPU..DPP..DPP_UNUSED7_LAST">DPP_UNUSED7_LAST</a>) ||</td></tr>
<tr><th id="4172">4172</th><td>        (<a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DPP_UNUSED8_FIRST" title='llvm::AMDGPU::DPP::DPP_UNUSED8_FIRST' data-ref="llvm::AMDGPU::DPP::DPP_UNUSED8_FIRST" data-ref-filename="llvm..AMDGPU..DPP..DPP_UNUSED8_FIRST">DPP_UNUSED8_FIRST</a> &amp;&amp; <a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DPP_UNUSED8_LAST" title='llvm::AMDGPU::DPP::DPP_UNUSED8_LAST' data-ref="llvm::AMDGPU::DPP::DPP_UNUSED8_LAST" data-ref-filename="llvm..AMDGPU..DPP..DPP_UNUSED8_LAST">DPP_UNUSED8_LAST</a>)) {</td></tr>
<tr><th id="4173">4173</th><td>      <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Invalid dpp_ctrl value"</q>;</td></tr>
<tr><th id="4174">4174</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4175">4175</th><td>    }</td></tr>
<tr><th id="4176">4176</th><td>    <b>if</b> (<a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::WAVE_SHL1" title='llvm::AMDGPU::DPP::WAVE_SHL1' data-ref="llvm::AMDGPU::DPP::WAVE_SHL1" data-ref-filename="llvm..AMDGPU..DPP..WAVE_SHL1">WAVE_SHL1</a> &amp;&amp; <a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::WAVE_ROR1" title='llvm::AMDGPU::DPP::WAVE_ROR1' data-ref="llvm::AMDGPU::DPP::WAVE_ROR1" data-ref-filename="llvm..AMDGPU..DPP..WAVE_ROR1">WAVE_ROR1</a> &amp;&amp;</td></tr>
<tr><th id="4177">4177</th><td>        <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::GFX10" title='llvm::AMDGPUSubtarget::GFX10' data-ref="llvm::AMDGPUSubtarget::GFX10" data-ref-filename="llvm..AMDGPUSubtarget..GFX10">GFX10</a>) {</td></tr>
<tr><th id="4178">4178</th><td>      <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Invalid dpp_ctrl value: "</q></td></tr>
<tr><th id="4179">4179</th><td>                <q>"wavefront shifts are not supported on GFX10+"</q>;</td></tr>
<tr><th id="4180">4180</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4181">4181</th><td>    }</td></tr>
<tr><th id="4182">4182</th><td>    <b>if</b> (<a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::BCAST15" title='llvm::AMDGPU::DPP::BCAST15' data-ref="llvm::AMDGPU::DPP::BCAST15" data-ref-filename="llvm..AMDGPU..DPP..BCAST15">BCAST15</a> &amp;&amp; <a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::BCAST31" title='llvm::AMDGPU::DPP::BCAST31' data-ref="llvm::AMDGPU::DPP::BCAST31" data-ref-filename="llvm..AMDGPU..DPP..BCAST31">BCAST31</a> &amp;&amp;</td></tr>
<tr><th id="4183">4183</th><td>        <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::GFX10" title='llvm::AMDGPUSubtarget::GFX10' data-ref="llvm::AMDGPUSubtarget::GFX10" data-ref-filename="llvm..AMDGPUSubtarget..GFX10">GFX10</a>) {</td></tr>
<tr><th id="4184">4184</th><td>      <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Invalid dpp_ctrl value: "</q></td></tr>
<tr><th id="4185">4185</th><td>                <q>"broadcasts are not supported on GFX10+"</q>;</td></tr>
<tr><th id="4186">4186</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4187">4187</th><td>    }</td></tr>
<tr><th id="4188">4188</th><td>    <b>if</b> (<a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::ROW_SHARE_FIRST" title='llvm::AMDGPU::DPP::ROW_SHARE_FIRST' data-ref="llvm::AMDGPU::DPP::ROW_SHARE_FIRST" data-ref-filename="llvm..AMDGPU..DPP..ROW_SHARE_FIRST">ROW_SHARE_FIRST</a> &amp;&amp; <a class="local col0 ref" href="#700DC" title='DC' data-ref="700DC" data-ref-filename="700DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl" data-ref-filename="llvm..AMDGPU..DPP..DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::ROW_XMASK_LAST" title='llvm::AMDGPU::DPP::ROW_XMASK_LAST' data-ref="llvm::AMDGPU::DPP::ROW_XMASK_LAST" data-ref-filename="llvm..AMDGPU..DPP..ROW_XMASK_LAST">ROW_XMASK_LAST</a> &amp;&amp;</td></tr>
<tr><th id="4189">4189</th><td>        <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::GFX10" title='llvm::AMDGPUSubtarget::GFX10' data-ref="llvm::AMDGPUSubtarget::GFX10" data-ref-filename="llvm..AMDGPUSubtarget..GFX10">GFX10</a>) {</td></tr>
<tr><th id="4190">4190</th><td>      <a class="local col3 ref" href="#613ErrInfo" title='ErrInfo' data-ref="613ErrInfo" data-ref-filename="613ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Invalid dpp_ctrl value: "</q></td></tr>
<tr><th id="4191">4191</th><td>                <q>"row_share and row_xmask are not supported before GFX10"</q>;</td></tr>
<tr><th id="4192">4192</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4193">4193</th><td>    }</td></tr>
<tr><th id="4194">4194</th><td>  }</td></tr>
<tr><th id="4195">4195</th><td></td></tr>
<tr><th id="4196">4196</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4197">4197</th><td>}</td></tr>
<tr><th id="4198">4198</th><td></td></tr>
<tr><th id="4199">4199</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getVALUOp' data-ref="_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE">getVALUOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="701MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="701MI" data-ref-filename="701MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4200">4200</th><td>  <b>switch</b> (<a class="local col1 ref" href="#701MI" title='MI' data-ref="701MI" data-ref-filename="701MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4201">4201</th><td>  <b>default</b>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSTRUCTION_LIST_END" title='llvm::AMDGPU::INSTRUCTION_LIST_END' data-ref="llvm::AMDGPU::INSTRUCTION_LIST_END" data-ref-filename="llvm..AMDGPU..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a>;</td></tr>
<tr><th id="4202">4202</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>;</td></tr>
<tr><th id="4203">4203</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>;</td></tr>
<tr><th id="4204">4204</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::PHI" title='llvm::AMDGPU::PHI' data-ref="llvm::AMDGPU::PHI" data-ref-filename="llvm..AMDGPU..PHI">PHI</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::PHI" title='llvm::AMDGPU::PHI' data-ref="llvm::AMDGPU::PHI" data-ref-filename="llvm..AMDGPU..PHI">PHI</a>;</td></tr>
<tr><th id="4205">4205</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSERT_SUBREG" title='llvm::AMDGPU::INSERT_SUBREG' data-ref="llvm::AMDGPU::INSERT_SUBREG" data-ref-filename="llvm..AMDGPU..INSERT_SUBREG">INSERT_SUBREG</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSERT_SUBREG" title='llvm::AMDGPU::INSERT_SUBREG' data-ref="llvm::AMDGPU::INSERT_SUBREG" data-ref-filename="llvm..AMDGPU..INSERT_SUBREG">INSERT_SUBREG</a>;</td></tr>
<tr><th id="4206">4206</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WQM" title='llvm::AMDGPU::WQM' data-ref="llvm::AMDGPU::WQM" data-ref-filename="llvm..AMDGPU..WQM">WQM</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WQM" title='llvm::AMDGPU::WQM' data-ref="llvm::AMDGPU::WQM" data-ref-filename="llvm..AMDGPU..WQM">WQM</a>;</td></tr>
<tr><th id="4207">4207</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SOFT_WQM" title='llvm::AMDGPU::SOFT_WQM' data-ref="llvm::AMDGPU::SOFT_WQM" data-ref-filename="llvm..AMDGPU..SOFT_WQM">SOFT_WQM</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SOFT_WQM" title='llvm::AMDGPU::SOFT_WQM' data-ref="llvm::AMDGPU::SOFT_WQM" data-ref-filename="llvm..AMDGPU..SOFT_WQM">SOFT_WQM</a>;</td></tr>
<tr><th id="4208">4208</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WWM" title='llvm::AMDGPU::WWM' data-ref="llvm::AMDGPU::WWM" data-ref-filename="llvm..AMDGPU..WWM">WWM</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WWM" title='llvm::AMDGPU::WWM' data-ref="llvm::AMDGPU::WWM" data-ref-filename="llvm..AMDGPU..WWM">WWM</a>;</td></tr>
<tr><th id="4209">4209</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>: {</td></tr>
<tr><th id="4210">4210</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="702MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="702MRI" data-ref-filename="702MRI">MRI</dfn> = <a class="local col1 ref" href="#701MI" title='MI' data-ref="701MI" data-ref-filename="701MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4211">4211</th><td>    <b>return</b> <a class="local col1 ref" href="#701MI" title='MI' data-ref="701MI" data-ref-filename="701MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="4212">4212</th><td>           <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isAGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isAGPR</a>(<a class="local col2 ref" href="#702MRI" title='MRI' data-ref="702MRI" data-ref-filename="702MRI">MRI</a>, <a class="local col1 ref" href="#701MI" title='MI' data-ref="701MI" data-ref-filename="701MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ?</td></tr>
<tr><th id="4213">4213</th><td>           <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>;</td></tr>
<tr><th id="4214">4214</th><td>  }</td></tr>
<tr><th id="4215">4215</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_I32" title='llvm::AMDGPU::S_ADD_I32' data-ref="llvm::AMDGPU::S_ADD_I32" data-ref-filename="llvm..AMDGPU..S_ADD_I32">S_ADD_I32</a>:</td></tr>
<tr><th id="4216">4216</th><td>    <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" title='llvm::GCNSubtarget::hasAddNoCarry' data-ref="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv">hasAddNoCarry</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_U32_e64" title='llvm::AMDGPU::V_ADD_U32_e64' data-ref="llvm::AMDGPU::V_ADD_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADD_U32_e64">V_ADD_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_CO_U32_e32" title='llvm::AMDGPU::V_ADD_CO_U32_e32' data-ref="llvm::AMDGPU::V_ADD_CO_U32_e32" data-ref-filename="llvm..AMDGPU..V_ADD_CO_U32_e32">V_ADD_CO_U32_e32</a>;</td></tr>
<tr><th id="4217">4217</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADDC_U32" title='llvm::AMDGPU::S_ADDC_U32' data-ref="llvm::AMDGPU::S_ADDC_U32" data-ref-filename="llvm..AMDGPU..S_ADDC_U32">S_ADDC_U32</a>:</td></tr>
<tr><th id="4218">4218</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADDC_U32_e32" title='llvm::AMDGPU::V_ADDC_U32_e32' data-ref="llvm::AMDGPU::V_ADDC_U32_e32" data-ref-filename="llvm..AMDGPU..V_ADDC_U32_e32">V_ADDC_U32_e32</a>;</td></tr>
<tr><th id="4219">4219</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUB_I32" title='llvm::AMDGPU::S_SUB_I32' data-ref="llvm::AMDGPU::S_SUB_I32" data-ref-filename="llvm..AMDGPU..S_SUB_I32">S_SUB_I32</a>:</td></tr>
<tr><th id="4220">4220</th><td>    <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" title='llvm::GCNSubtarget::hasAddNoCarry' data-ref="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv">hasAddNoCarry</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUB_U32_e64" title='llvm::AMDGPU::V_SUB_U32_e64' data-ref="llvm::AMDGPU::V_SUB_U32_e64" data-ref-filename="llvm..AMDGPU..V_SUB_U32_e64">V_SUB_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUB_CO_U32_e32" title='llvm::AMDGPU::V_SUB_CO_U32_e32' data-ref="llvm::AMDGPU::V_SUB_CO_U32_e32" data-ref-filename="llvm..AMDGPU..V_SUB_CO_U32_e32">V_SUB_CO_U32_e32</a>;</td></tr>
<tr><th id="4221">4221</th><td>    <i>// FIXME: These are not consistently handled, and selected when the carry is</i></td></tr>
<tr><th id="4222">4222</th><td><i>    // used.</i></td></tr>
<tr><th id="4223">4223</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>:</td></tr>
<tr><th id="4224">4224</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_CO_U32_e32" title='llvm::AMDGPU::V_ADD_CO_U32_e32' data-ref="llvm::AMDGPU::V_ADD_CO_U32_e32" data-ref-filename="llvm..AMDGPU..V_ADD_CO_U32_e32">V_ADD_CO_U32_e32</a>;</td></tr>
<tr><th id="4225">4225</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUB_U32" title='llvm::AMDGPU::S_SUB_U32' data-ref="llvm::AMDGPU::S_SUB_U32" data-ref-filename="llvm..AMDGPU..S_SUB_U32">S_SUB_U32</a>:</td></tr>
<tr><th id="4226">4226</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUB_CO_U32_e32" title='llvm::AMDGPU::V_SUB_CO_U32_e32' data-ref="llvm::AMDGPU::V_SUB_CO_U32_e32" data-ref-filename="llvm..AMDGPU..V_SUB_CO_U32_e32">V_SUB_CO_U32_e32</a>;</td></tr>
<tr><th id="4227">4227</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUBB_U32" title='llvm::AMDGPU::S_SUBB_U32' data-ref="llvm::AMDGPU::S_SUBB_U32" data-ref-filename="llvm..AMDGPU..S_SUBB_U32">S_SUBB_U32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUBB_U32_e32" title='llvm::AMDGPU::V_SUBB_U32_e32' data-ref="llvm::AMDGPU::V_SUBB_U32_e32" data-ref-filename="llvm..AMDGPU..V_SUBB_U32_e32">V_SUBB_U32_e32</a>;</td></tr>
<tr><th id="4228">4228</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MUL_I32" title='llvm::AMDGPU::S_MUL_I32' data-ref="llvm::AMDGPU::S_MUL_I32" data-ref-filename="llvm..AMDGPU..S_MUL_I32">S_MUL_I32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MUL_LO_U32_e64" title='llvm::AMDGPU::V_MUL_LO_U32_e64' data-ref="llvm::AMDGPU::V_MUL_LO_U32_e64" data-ref-filename="llvm..AMDGPU..V_MUL_LO_U32_e64">V_MUL_LO_U32_e64</a>;</td></tr>
<tr><th id="4229">4229</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MUL_HI_U32" title='llvm::AMDGPU::S_MUL_HI_U32' data-ref="llvm::AMDGPU::S_MUL_HI_U32" data-ref-filename="llvm..AMDGPU..S_MUL_HI_U32">S_MUL_HI_U32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MUL_HI_U32_e64" title='llvm::AMDGPU::V_MUL_HI_U32_e64' data-ref="llvm::AMDGPU::V_MUL_HI_U32_e64" data-ref-filename="llvm..AMDGPU..V_MUL_HI_U32_e64">V_MUL_HI_U32_e64</a>;</td></tr>
<tr><th id="4230">4230</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MUL_HI_I32" title='llvm::AMDGPU::S_MUL_HI_I32' data-ref="llvm::AMDGPU::S_MUL_HI_I32" data-ref-filename="llvm..AMDGPU..S_MUL_HI_I32">S_MUL_HI_I32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MUL_HI_I32_e64" title='llvm::AMDGPU::V_MUL_HI_I32_e64' data-ref="llvm::AMDGPU::V_MUL_HI_I32_e64" data-ref-filename="llvm..AMDGPU..V_MUL_HI_I32_e64">V_MUL_HI_I32_e64</a>;</td></tr>
<tr><th id="4231">4231</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_AND_B32_e64" title='llvm::AMDGPU::V_AND_B32_e64' data-ref="llvm::AMDGPU::V_AND_B32_e64" data-ref-filename="llvm..AMDGPU..V_AND_B32_e64">V_AND_B32_e64</a>;</td></tr>
<tr><th id="4232">4232</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32" title='llvm::AMDGPU::S_OR_B32' data-ref="llvm::AMDGPU::S_OR_B32" data-ref-filename="llvm..AMDGPU..S_OR_B32">S_OR_B32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_OR_B32_e64" title='llvm::AMDGPU::V_OR_B32_e64' data-ref="llvm::AMDGPU::V_OR_B32_e64" data-ref-filename="llvm..AMDGPU..V_OR_B32_e64">V_OR_B32_e64</a>;</td></tr>
<tr><th id="4233">4233</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32" title='llvm::AMDGPU::S_XOR_B32' data-ref="llvm::AMDGPU::S_XOR_B32" data-ref-filename="llvm..AMDGPU..S_XOR_B32">S_XOR_B32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_XOR_B32_e64" title='llvm::AMDGPU::V_XOR_B32_e64' data-ref="llvm::AMDGPU::V_XOR_B32_e64" data-ref-filename="llvm..AMDGPU..V_XOR_B32_e64">V_XOR_B32_e64</a>;</td></tr>
<tr><th id="4234">4234</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XNOR_B32" title='llvm::AMDGPU::S_XNOR_B32' data-ref="llvm::AMDGPU::S_XNOR_B32" data-ref-filename="llvm..AMDGPU..S_XNOR_B32">S_XNOR_B32</a>:</td></tr>
<tr><th id="4235">4235</th><td>    <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget10hasDLInstsEv" title='llvm::GCNSubtarget::hasDLInsts' data-ref="_ZNK4llvm12GCNSubtarget10hasDLInstsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget10hasDLInstsEv">hasDLInsts</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_XNOR_B32_e64" title='llvm::AMDGPU::V_XNOR_B32_e64' data-ref="llvm::AMDGPU::V_XNOR_B32_e64" data-ref-filename="llvm..AMDGPU..V_XNOR_B32_e64">V_XNOR_B32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSTRUCTION_LIST_END" title='llvm::AMDGPU::INSTRUCTION_LIST_END' data-ref="llvm::AMDGPU::INSTRUCTION_LIST_END" data-ref-filename="llvm..AMDGPU..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a>;</td></tr>
<tr><th id="4236">4236</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MIN_I32" title='llvm::AMDGPU::S_MIN_I32' data-ref="llvm::AMDGPU::S_MIN_I32" data-ref-filename="llvm..AMDGPU..S_MIN_I32">S_MIN_I32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MIN_I32_e64" title='llvm::AMDGPU::V_MIN_I32_e64' data-ref="llvm::AMDGPU::V_MIN_I32_e64" data-ref-filename="llvm..AMDGPU..V_MIN_I32_e64">V_MIN_I32_e64</a>;</td></tr>
<tr><th id="4237">4237</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MIN_U32" title='llvm::AMDGPU::S_MIN_U32' data-ref="llvm::AMDGPU::S_MIN_U32" data-ref-filename="llvm..AMDGPU..S_MIN_U32">S_MIN_U32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MIN_U32_e64" title='llvm::AMDGPU::V_MIN_U32_e64' data-ref="llvm::AMDGPU::V_MIN_U32_e64" data-ref-filename="llvm..AMDGPU..V_MIN_U32_e64">V_MIN_U32_e64</a>;</td></tr>
<tr><th id="4238">4238</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MAX_I32" title='llvm::AMDGPU::S_MAX_I32' data-ref="llvm::AMDGPU::S_MAX_I32" data-ref-filename="llvm..AMDGPU..S_MAX_I32">S_MAX_I32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAX_I32_e64" title='llvm::AMDGPU::V_MAX_I32_e64' data-ref="llvm::AMDGPU::V_MAX_I32_e64" data-ref-filename="llvm..AMDGPU..V_MAX_I32_e64">V_MAX_I32_e64</a>;</td></tr>
<tr><th id="4239">4239</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MAX_U32" title='llvm::AMDGPU::S_MAX_U32' data-ref="llvm::AMDGPU::S_MAX_U32" data-ref-filename="llvm..AMDGPU..S_MAX_U32">S_MAX_U32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAX_U32_e64" title='llvm::AMDGPU::V_MAX_U32_e64' data-ref="llvm::AMDGPU::V_MAX_U32_e64" data-ref-filename="llvm..AMDGPU..V_MAX_U32_e64">V_MAX_U32_e64</a>;</td></tr>
<tr><th id="4240">4240</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ASHR_I32" title='llvm::AMDGPU::S_ASHR_I32' data-ref="llvm::AMDGPU::S_ASHR_I32" data-ref-filename="llvm..AMDGPU..S_ASHR_I32">S_ASHR_I32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ASHR_I32_e32" title='llvm::AMDGPU::V_ASHR_I32_e32' data-ref="llvm::AMDGPU::V_ASHR_I32_e32" data-ref-filename="llvm..AMDGPU..V_ASHR_I32_e32">V_ASHR_I32_e32</a>;</td></tr>
<tr><th id="4241">4241</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ASHR_I64" title='llvm::AMDGPU::S_ASHR_I64' data-ref="llvm::AMDGPU::S_ASHR_I64" data-ref-filename="llvm..AMDGPU..S_ASHR_I64">S_ASHR_I64</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ASHR_I64_e64" title='llvm::AMDGPU::V_ASHR_I64_e64' data-ref="llvm::AMDGPU::V_ASHR_I64_e64" data-ref-filename="llvm..AMDGPU..V_ASHR_I64_e64">V_ASHR_I64_e64</a>;</td></tr>
<tr><th id="4242">4242</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHL_B32" title='llvm::AMDGPU::S_LSHL_B32' data-ref="llvm::AMDGPU::S_LSHL_B32" data-ref-filename="llvm..AMDGPU..S_LSHL_B32">S_LSHL_B32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHL_B32_e32" title='llvm::AMDGPU::V_LSHL_B32_e32' data-ref="llvm::AMDGPU::V_LSHL_B32_e32" data-ref-filename="llvm..AMDGPU..V_LSHL_B32_e32">V_LSHL_B32_e32</a>;</td></tr>
<tr><th id="4243">4243</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHL_B64" title='llvm::AMDGPU::S_LSHL_B64' data-ref="llvm::AMDGPU::S_LSHL_B64" data-ref-filename="llvm..AMDGPU..S_LSHL_B64">S_LSHL_B64</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHL_B64_e64" title='llvm::AMDGPU::V_LSHL_B64_e64' data-ref="llvm::AMDGPU::V_LSHL_B64_e64" data-ref-filename="llvm..AMDGPU..V_LSHL_B64_e64">V_LSHL_B64_e64</a>;</td></tr>
<tr><th id="4244">4244</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHR_B32" title='llvm::AMDGPU::S_LSHR_B32' data-ref="llvm::AMDGPU::S_LSHR_B32" data-ref-filename="llvm..AMDGPU..S_LSHR_B32">S_LSHR_B32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHR_B32_e32" title='llvm::AMDGPU::V_LSHR_B32_e32' data-ref="llvm::AMDGPU::V_LSHR_B32_e32" data-ref-filename="llvm..AMDGPU..V_LSHR_B32_e32">V_LSHR_B32_e32</a>;</td></tr>
<tr><th id="4245">4245</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHR_B64" title='llvm::AMDGPU::S_LSHR_B64' data-ref="llvm::AMDGPU::S_LSHR_B64" data-ref-filename="llvm..AMDGPU..S_LSHR_B64">S_LSHR_B64</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHR_B64_e64" title='llvm::AMDGPU::V_LSHR_B64_e64' data-ref="llvm::AMDGPU::V_LSHR_B64_e64" data-ref-filename="llvm..AMDGPU..V_LSHR_B64_e64">V_LSHR_B64_e64</a>;</td></tr>
<tr><th id="4246">4246</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SEXT_I32_I8" title='llvm::AMDGPU::S_SEXT_I32_I8' data-ref="llvm::AMDGPU::S_SEXT_I32_I8" data-ref-filename="llvm..AMDGPU..S_SEXT_I32_I8">S_SEXT_I32_I8</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_BFE_I32_e64" title='llvm::AMDGPU::V_BFE_I32_e64' data-ref="llvm::AMDGPU::V_BFE_I32_e64" data-ref-filename="llvm..AMDGPU..V_BFE_I32_e64">V_BFE_I32_e64</a>;</td></tr>
<tr><th id="4247">4247</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SEXT_I32_I16" title='llvm::AMDGPU::S_SEXT_I32_I16' data-ref="llvm::AMDGPU::S_SEXT_I32_I16" data-ref-filename="llvm..AMDGPU..S_SEXT_I32_I16">S_SEXT_I32_I16</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_BFE_I32_e64" title='llvm::AMDGPU::V_BFE_I32_e64' data-ref="llvm::AMDGPU::V_BFE_I32_e64" data-ref-filename="llvm..AMDGPU..V_BFE_I32_e64">V_BFE_I32_e64</a>;</td></tr>
<tr><th id="4248">4248</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_U32" title='llvm::AMDGPU::S_BFE_U32' data-ref="llvm::AMDGPU::S_BFE_U32" data-ref-filename="llvm..AMDGPU..S_BFE_U32">S_BFE_U32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_BFE_U32_e64" title='llvm::AMDGPU::V_BFE_U32_e64' data-ref="llvm::AMDGPU::V_BFE_U32_e64" data-ref-filename="llvm..AMDGPU..V_BFE_U32_e64">V_BFE_U32_e64</a>;</td></tr>
<tr><th id="4249">4249</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_I32" title='llvm::AMDGPU::S_BFE_I32' data-ref="llvm::AMDGPU::S_BFE_I32" data-ref-filename="llvm..AMDGPU..S_BFE_I32">S_BFE_I32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_BFE_I32_e64" title='llvm::AMDGPU::V_BFE_I32_e64' data-ref="llvm::AMDGPU::V_BFE_I32_e64" data-ref-filename="llvm..AMDGPU..V_BFE_I32_e64">V_BFE_I32_e64</a>;</td></tr>
<tr><th id="4250">4250</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFM_B32" title='llvm::AMDGPU::S_BFM_B32' data-ref="llvm::AMDGPU::S_BFM_B32" data-ref-filename="llvm..AMDGPU..S_BFM_B32">S_BFM_B32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_BFM_B32_e64" title='llvm::AMDGPU::V_BFM_B32_e64' data-ref="llvm::AMDGPU::V_BFM_B32_e64" data-ref-filename="llvm..AMDGPU..V_BFM_B32_e64">V_BFM_B32_e64</a>;</td></tr>
<tr><th id="4251">4251</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BREV_B32" title='llvm::AMDGPU::S_BREV_B32' data-ref="llvm::AMDGPU::S_BREV_B32" data-ref-filename="llvm..AMDGPU..S_BREV_B32">S_BREV_B32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_BFREV_B32_e32" title='llvm::AMDGPU::V_BFREV_B32_e32' data-ref="llvm::AMDGPU::V_BFREV_B32_e32" data-ref-filename="llvm..AMDGPU..V_BFREV_B32_e32">V_BFREV_B32_e32</a>;</td></tr>
<tr><th id="4252">4252</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOT_B32" title='llvm::AMDGPU::S_NOT_B32' data-ref="llvm::AMDGPU::S_NOT_B32" data-ref-filename="llvm..AMDGPU..S_NOT_B32">S_NOT_B32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_NOT_B32_e32" title='llvm::AMDGPU::V_NOT_B32_e32' data-ref="llvm::AMDGPU::V_NOT_B32_e32" data-ref-filename="llvm..AMDGPU..V_NOT_B32_e32">V_NOT_B32_e32</a>;</td></tr>
<tr><th id="4253">4253</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOT_B64" title='llvm::AMDGPU::S_NOT_B64' data-ref="llvm::AMDGPU::S_NOT_B64" data-ref-filename="llvm..AMDGPU..S_NOT_B64">S_NOT_B64</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_NOT_B32_e32" title='llvm::AMDGPU::V_NOT_B32_e32' data-ref="llvm::AMDGPU::V_NOT_B32_e32" data-ref-filename="llvm..AMDGPU..V_NOT_B32_e32">V_NOT_B32_e32</a>;</td></tr>
<tr><th id="4254">4254</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_EQ_I32" title='llvm::AMDGPU::S_CMP_EQ_I32' data-ref="llvm::AMDGPU::S_CMP_EQ_I32" data-ref-filename="llvm..AMDGPU..S_CMP_EQ_I32">S_CMP_EQ_I32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_EQ_I32_e32" title='llvm::AMDGPU::V_CMP_EQ_I32_e32' data-ref="llvm::AMDGPU::V_CMP_EQ_I32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_EQ_I32_e32">V_CMP_EQ_I32_e32</a>;</td></tr>
<tr><th id="4255">4255</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LG_I32" title='llvm::AMDGPU::S_CMP_LG_I32' data-ref="llvm::AMDGPU::S_CMP_LG_I32" data-ref-filename="llvm..AMDGPU..S_CMP_LG_I32">S_CMP_LG_I32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_NE_I32_e32" title='llvm::AMDGPU::V_CMP_NE_I32_e32' data-ref="llvm::AMDGPU::V_CMP_NE_I32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_NE_I32_e32">V_CMP_NE_I32_e32</a>;</td></tr>
<tr><th id="4256">4256</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_GT_I32" title='llvm::AMDGPU::S_CMP_GT_I32' data-ref="llvm::AMDGPU::S_CMP_GT_I32" data-ref-filename="llvm..AMDGPU..S_CMP_GT_I32">S_CMP_GT_I32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_GT_I32_e32" title='llvm::AMDGPU::V_CMP_GT_I32_e32' data-ref="llvm::AMDGPU::V_CMP_GT_I32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_GT_I32_e32">V_CMP_GT_I32_e32</a>;</td></tr>
<tr><th id="4257">4257</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_GE_I32" title='llvm::AMDGPU::S_CMP_GE_I32' data-ref="llvm::AMDGPU::S_CMP_GE_I32" data-ref-filename="llvm..AMDGPU..S_CMP_GE_I32">S_CMP_GE_I32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_GE_I32_e32" title='llvm::AMDGPU::V_CMP_GE_I32_e32' data-ref="llvm::AMDGPU::V_CMP_GE_I32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_GE_I32_e32">V_CMP_GE_I32_e32</a>;</td></tr>
<tr><th id="4258">4258</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LT_I32" title='llvm::AMDGPU::S_CMP_LT_I32' data-ref="llvm::AMDGPU::S_CMP_LT_I32" data-ref-filename="llvm..AMDGPU..S_CMP_LT_I32">S_CMP_LT_I32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_LT_I32_e32" title='llvm::AMDGPU::V_CMP_LT_I32_e32' data-ref="llvm::AMDGPU::V_CMP_LT_I32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_LT_I32_e32">V_CMP_LT_I32_e32</a>;</td></tr>
<tr><th id="4259">4259</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LE_I32" title='llvm::AMDGPU::S_CMP_LE_I32' data-ref="llvm::AMDGPU::S_CMP_LE_I32" data-ref-filename="llvm..AMDGPU..S_CMP_LE_I32">S_CMP_LE_I32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_LE_I32_e32" title='llvm::AMDGPU::V_CMP_LE_I32_e32' data-ref="llvm::AMDGPU::V_CMP_LE_I32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_LE_I32_e32">V_CMP_LE_I32_e32</a>;</td></tr>
<tr><th id="4260">4260</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_EQ_U32" title='llvm::AMDGPU::S_CMP_EQ_U32' data-ref="llvm::AMDGPU::S_CMP_EQ_U32" data-ref-filename="llvm..AMDGPU..S_CMP_EQ_U32">S_CMP_EQ_U32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_EQ_U32_e32" title='llvm::AMDGPU::V_CMP_EQ_U32_e32' data-ref="llvm::AMDGPU::V_CMP_EQ_U32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_EQ_U32_e32">V_CMP_EQ_U32_e32</a>;</td></tr>
<tr><th id="4261">4261</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LG_U32" title='llvm::AMDGPU::S_CMP_LG_U32' data-ref="llvm::AMDGPU::S_CMP_LG_U32" data-ref-filename="llvm..AMDGPU..S_CMP_LG_U32">S_CMP_LG_U32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_NE_U32_e32" title='llvm::AMDGPU::V_CMP_NE_U32_e32' data-ref="llvm::AMDGPU::V_CMP_NE_U32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_NE_U32_e32">V_CMP_NE_U32_e32</a>;</td></tr>
<tr><th id="4262">4262</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_GT_U32" title='llvm::AMDGPU::S_CMP_GT_U32' data-ref="llvm::AMDGPU::S_CMP_GT_U32" data-ref-filename="llvm..AMDGPU..S_CMP_GT_U32">S_CMP_GT_U32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_GT_U32_e32" title='llvm::AMDGPU::V_CMP_GT_U32_e32' data-ref="llvm::AMDGPU::V_CMP_GT_U32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_GT_U32_e32">V_CMP_GT_U32_e32</a>;</td></tr>
<tr><th id="4263">4263</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_GE_U32" title='llvm::AMDGPU::S_CMP_GE_U32' data-ref="llvm::AMDGPU::S_CMP_GE_U32" data-ref-filename="llvm..AMDGPU..S_CMP_GE_U32">S_CMP_GE_U32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_GE_U32_e32" title='llvm::AMDGPU::V_CMP_GE_U32_e32' data-ref="llvm::AMDGPU::V_CMP_GE_U32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_GE_U32_e32">V_CMP_GE_U32_e32</a>;</td></tr>
<tr><th id="4264">4264</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LT_U32" title='llvm::AMDGPU::S_CMP_LT_U32' data-ref="llvm::AMDGPU::S_CMP_LT_U32" data-ref-filename="llvm..AMDGPU..S_CMP_LT_U32">S_CMP_LT_U32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_LT_U32_e32" title='llvm::AMDGPU::V_CMP_LT_U32_e32' data-ref="llvm::AMDGPU::V_CMP_LT_U32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_LT_U32_e32">V_CMP_LT_U32_e32</a>;</td></tr>
<tr><th id="4265">4265</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LE_U32" title='llvm::AMDGPU::S_CMP_LE_U32' data-ref="llvm::AMDGPU::S_CMP_LE_U32" data-ref-filename="llvm..AMDGPU..S_CMP_LE_U32">S_CMP_LE_U32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_LE_U32_e32" title='llvm::AMDGPU::V_CMP_LE_U32_e32' data-ref="llvm::AMDGPU::V_CMP_LE_U32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_LE_U32_e32">V_CMP_LE_U32_e32</a>;</td></tr>
<tr><th id="4266">4266</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_EQ_U64" title='llvm::AMDGPU::S_CMP_EQ_U64' data-ref="llvm::AMDGPU::S_CMP_EQ_U64" data-ref-filename="llvm..AMDGPU..S_CMP_EQ_U64">S_CMP_EQ_U64</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_EQ_U64_e32" title='llvm::AMDGPU::V_CMP_EQ_U64_e32' data-ref="llvm::AMDGPU::V_CMP_EQ_U64_e32" data-ref-filename="llvm..AMDGPU..V_CMP_EQ_U64_e32">V_CMP_EQ_U64_e32</a>;</td></tr>
<tr><th id="4267">4267</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LG_U64" title='llvm::AMDGPU::S_CMP_LG_U64' data-ref="llvm::AMDGPU::S_CMP_LG_U64" data-ref-filename="llvm..AMDGPU..S_CMP_LG_U64">S_CMP_LG_U64</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_NE_U64_e32" title='llvm::AMDGPU::V_CMP_NE_U64_e32' data-ref="llvm::AMDGPU::V_CMP_NE_U64_e32" data-ref-filename="llvm..AMDGPU..V_CMP_NE_U64_e32">V_CMP_NE_U64_e32</a>;</td></tr>
<tr><th id="4268">4268</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BCNT1_I32_B32" title='llvm::AMDGPU::S_BCNT1_I32_B32' data-ref="llvm::AMDGPU::S_BCNT1_I32_B32" data-ref-filename="llvm..AMDGPU..S_BCNT1_I32_B32">S_BCNT1_I32_B32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_BCNT_U32_B32_e64" title='llvm::AMDGPU::V_BCNT_U32_B32_e64' data-ref="llvm::AMDGPU::V_BCNT_U32_B32_e64" data-ref-filename="llvm..AMDGPU..V_BCNT_U32_B32_e64">V_BCNT_U32_B32_e64</a>;</td></tr>
<tr><th id="4269">4269</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_FF1_I32_B32" title='llvm::AMDGPU::S_FF1_I32_B32' data-ref="llvm::AMDGPU::S_FF1_I32_B32" data-ref-filename="llvm..AMDGPU..S_FF1_I32_B32">S_FF1_I32_B32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FFBL_B32_e32" title='llvm::AMDGPU::V_FFBL_B32_e32' data-ref="llvm::AMDGPU::V_FFBL_B32_e32" data-ref-filename="llvm..AMDGPU..V_FFBL_B32_e32">V_FFBL_B32_e32</a>;</td></tr>
<tr><th id="4270">4270</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_FLBIT_I32_B32" title='llvm::AMDGPU::S_FLBIT_I32_B32' data-ref="llvm::AMDGPU::S_FLBIT_I32_B32" data-ref-filename="llvm..AMDGPU..S_FLBIT_I32_B32">S_FLBIT_I32_B32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FFBH_U32_e32" title='llvm::AMDGPU::V_FFBH_U32_e32' data-ref="llvm::AMDGPU::V_FFBH_U32_e32" data-ref-filename="llvm..AMDGPU..V_FFBH_U32_e32">V_FFBH_U32_e32</a>;</td></tr>
<tr><th id="4271">4271</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_FLBIT_I32" title='llvm::AMDGPU::S_FLBIT_I32' data-ref="llvm::AMDGPU::S_FLBIT_I32" data-ref-filename="llvm..AMDGPU..S_FLBIT_I32">S_FLBIT_I32</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FFBH_I32_e64" title='llvm::AMDGPU::V_FFBH_I32_e64' data-ref="llvm::AMDGPU::V_FFBH_I32_e64" data-ref-filename="llvm..AMDGPU..V_FFBH_I32_e64">V_FFBH_I32_e64</a>;</td></tr>
<tr><th id="4272">4272</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_SCC0" title='llvm::AMDGPU::S_CBRANCH_SCC0' data-ref="llvm::AMDGPU::S_CBRANCH_SCC0" data-ref-filename="llvm..AMDGPU..S_CBRANCH_SCC0">S_CBRANCH_SCC0</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCZ" title='llvm::AMDGPU::S_CBRANCH_VCCZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCZ">S_CBRANCH_VCCZ</a>;</td></tr>
<tr><th id="4273">4273</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_SCC1" title='llvm::AMDGPU::S_CBRANCH_SCC1' data-ref="llvm::AMDGPU::S_CBRANCH_SCC1" data-ref-filename="llvm..AMDGPU..S_CBRANCH_SCC1">S_CBRANCH_SCC1</a>: <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCNZ" title='llvm::AMDGPU::S_CBRANCH_VCCNZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCNZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCNZ">S_CBRANCH_VCCNZ</a>;</td></tr>
<tr><th id="4274">4274</th><td>  }</td></tr>
<tr><th id="4275">4275</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="4276">4276</th><td>      <q>"Unexpected scalar opcode without corresponding vector one!"</q>);</td></tr>
<tr><th id="4277">4277</th><td>}</td></tr>
<tr><th id="4278">4278</th><td></td></tr>
<tr><th id="4279">4279</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="703MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="703MI" data-ref-filename="703MI">MI</dfn>,</td></tr>
<tr><th id="4280">4280</th><td>                                                      <em>unsigned</em> <dfn class="local col4 decl" id="704OpNo" title='OpNo' data-type='unsigned int' data-ref="704OpNo" data-ref-filename="704OpNo">OpNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="4281">4281</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="705MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="705MRI" data-ref-filename="705MRI">MRI</dfn> = <a class="local col3 ref" href="#703MI" title='MI' data-ref="703MI" data-ref-filename="703MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4282">4282</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="706Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="706Desc" data-ref-filename="706Desc">Desc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#703MI" title='MI' data-ref="703MI" data-ref-filename="703MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="4283">4283</th><td>  <b>if</b> (<a class="local col3 ref" href="#703MI" title='MI' data-ref="703MI" data-ref-filename="703MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isVariadicENS0_9QueryTypeE" title='llvm::MachineInstr::isVariadic' data-ref="_ZNK4llvm12MachineInstr10isVariadicENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr10isVariadicENS0_9QueryTypeE">isVariadic</a>() || <a class="local col4 ref" href="#704OpNo" title='OpNo' data-ref="704OpNo" data-ref-filename="704OpNo">OpNo</a> &gt;= <a class="local col6 ref" href="#706Desc" title='Desc' data-ref="706Desc" data-ref-filename="706Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() ||</td></tr>
<tr><th id="4284">4284</th><td>      <a class="local col6 ref" href="#706Desc" title='Desc' data-ref="706Desc" data-ref-filename="706Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col4 ref" href="#704OpNo" title='OpNo' data-ref="704OpNo" data-ref-filename="704OpNo">OpNo</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a> == -<var>1</var>) {</td></tr>
<tr><th id="4285">4285</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="707Reg" title='Reg' data-type='llvm::Register' data-ref="707Reg" data-ref-filename="707Reg">Reg</dfn> = <a class="local col3 ref" href="#703MI" title='MI' data-ref="703MI" data-ref-filename="703MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#704OpNo" title='OpNo' data-ref="704OpNo" data-ref-filename="704OpNo">OpNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4286">4286</th><td></td></tr>
<tr><th id="4287">4287</th><td>    <b>if</b> (<a class="local col7 ref" href="#707Reg" title='Reg' data-ref="707Reg" data-ref-filename="707Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="4288">4288</th><td>      <b>return</b> <a class="local col5 ref" href="#705MRI" title='MRI' data-ref="705MRI" data-ref-filename="705MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#707Reg" title='Reg' data-ref="707Reg" data-ref-filename="707Reg">Reg</a>);</td></tr>
<tr><th id="4289">4289</th><td>    <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#707Reg" title='Reg' data-ref="707Reg" data-ref-filename="707Reg">Reg</a>);</td></tr>
<tr><th id="4290">4290</th><td>  }</td></tr>
<tr><th id="4291">4291</th><td></td></tr>
<tr><th id="4292">4292</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="708RCID" title='RCID' data-type='unsigned int' data-ref="708RCID" data-ref-filename="708RCID">RCID</dfn> = <a class="local col6 ref" href="#706Desc" title='Desc' data-ref="706Desc" data-ref-filename="706Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col4 ref" href="#704OpNo" title='OpNo' data-ref="704OpNo" data-ref-filename="704OpNo">OpNo</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a>;</td></tr>
<tr><th id="4293">4293</th><td>  <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#708RCID" title='RCID' data-ref="708RCID" data-ref-filename="708RCID">RCID</a>);</td></tr>
<tr><th id="4294">4294</th><td>}</td></tr>
<tr><th id="4295">4295</th><td></td></tr>
<tr><th id="4296">4296</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="709MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="709MI" data-ref-filename="709MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="710OpIdx" title='OpIdx' data-type='unsigned int' data-ref="710OpIdx" data-ref-filename="710OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4297">4297</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="711I" title='I' data-type='MachineBasicBlock::iterator' data-ref="711I" data-ref-filename="711I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#709MI" title='MI' data-ref="709MI" data-ref-filename="709MI">MI</a>;</td></tr>
<tr><th id="4298">4298</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="712MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="712MBB" data-ref-filename="712MBB">MBB</dfn> = <a class="local col9 ref" href="#709MI" title='MI' data-ref="709MI" data-ref-filename="709MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4299">4299</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="713MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="713MO" data-ref-filename="713MO">MO</dfn> = <a class="local col9 ref" href="#709MI" title='MI' data-ref="709MI" data-ref-filename="709MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#710OpIdx" title='OpIdx' data-ref="710OpIdx" data-ref-filename="710OpIdx">OpIdx</a>);</td></tr>
<tr><th id="4300">4300</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="714MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="714MRI" data-ref-filename="714MRI">MRI</dfn> = <a class="local col2 ref" href="#712MBB" title='MBB' data-ref="712MBB" data-ref-filename="712MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4301">4301</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="715RCID" title='RCID' data-type='unsigned int' data-ref="715RCID" data-ref-filename="715RCID">RCID</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#709MI" title='MI' data-ref="709MI" data-ref-filename="709MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col0 ref" href="#710OpIdx" title='OpIdx' data-ref="710OpIdx" data-ref-filename="710OpIdx">OpIdx</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a>;</td></tr>
<tr><th id="4302">4302</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="716RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="716RC" data-ref-filename="716RC">RC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#715RCID" title='RCID' data-ref="715RCID" data-ref-filename="715RCID">RCID</a>);</td></tr>
<tr><th id="4303">4303</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="717Size" title='Size' data-type='unsigned int' data-ref="717Size" data-ref-filename="717Size">Size</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col6 ref" href="#716RC" title='RC' data-ref="716RC" data-ref-filename="716RC">RC</a>);</td></tr>
<tr><th id="4304">4304</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="718Opcode" title='Opcode' data-type='unsigned int' data-ref="718Opcode" data-ref-filename="718Opcode">Opcode</dfn> = (<a class="local col7 ref" href="#717Size" title='Size' data-ref="717Size" data-ref-filename="717Size">Size</a> == <var>64</var>) ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B64_PSEUDO" title='llvm::AMDGPU::V_MOV_B64_PSEUDO' data-ref="llvm::AMDGPU::V_MOV_B64_PSEUDO" data-ref-filename="llvm..AMDGPU..V_MOV_B64_PSEUDO">V_MOV_B64_PSEUDO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>;</td></tr>
<tr><th id="4305">4305</th><td>  <b>if</b> (<a class="local col3 ref" href="#713MO" title='MO' data-ref="713MO" data-ref-filename="713MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="4306">4306</th><td>    <a class="local col8 ref" href="#718Opcode" title='Opcode' data-ref="718Opcode" data-ref-filename="718Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>;</td></tr>
<tr><th id="4307">4307</th><td>  <b>else</b> <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col6 ref" href="#716RC" title='RC' data-ref="716RC" data-ref-filename="716RC">RC</a>))</td></tr>
<tr><th id="4308">4308</th><td>    <a class="local col8 ref" href="#718Opcode" title='Opcode' data-ref="718Opcode" data-ref-filename="718Opcode">Opcode</a> = (<a class="local col7 ref" href="#717Size" title='Size' data-ref="717Size" data-ref-filename="717Size">Size</a> == <var>64</var>) ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>;</td></tr>
<tr><th id="4309">4309</th><td></td></tr>
<tr><th id="4310">4310</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="719VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="719VRC" data-ref-filename="719VRC">VRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</a>(<a class="local col6 ref" href="#716RC" title='RC' data-ref="716RC" data-ref-filename="716RC">RC</a>);</td></tr>
<tr><th id="4311">4311</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_">getCommonSubClass</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>, <a class="local col9 ref" href="#719VRC" title='VRC' data-ref="719VRC" data-ref-filename="719VRC">VRC</a>))</td></tr>
<tr><th id="4312">4312</th><td>    <a class="local col9 ref" href="#719VRC" title='VRC' data-ref="719VRC" data-ref-filename="719VRC">VRC</a> = &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>;</td></tr>
<tr><th id="4313">4313</th><td>  <b>else</b></td></tr>
<tr><th id="4314">4314</th><td>    <a class="local col9 ref" href="#719VRC" title='VRC' data-ref="719VRC" data-ref-filename="719VRC">VRC</a> = &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>;</td></tr>
<tr><th id="4315">4315</th><td></td></tr>
<tr><th id="4316">4316</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="720Reg" title='Reg' data-type='llvm::Register' data-ref="720Reg" data-ref-filename="720Reg">Reg</dfn> = <a class="local col4 ref" href="#714MRI" title='MRI' data-ref="714MRI" data-ref-filename="714MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#719VRC" title='VRC' data-ref="719VRC" data-ref-filename="719VRC">VRC</a>);</td></tr>
<tr><th id="4317">4317</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="721DL" title='DL' data-type='llvm::DebugLoc' data-ref="721DL" data-ref-filename="721DL">DL</dfn> = <a class="local col2 ref" href="#712MBB" title='MBB' data-ref="712MBB" data-ref-filename="712MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#711I" title='I' data-ref="711I" data-ref-filename="711I">I</a>);</td></tr>
<tr><th id="4318">4318</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#709MI" title='MI' data-ref="709MI" data-ref-filename="709MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#711I" title='I' data-ref="711I" data-ref-filename="711I">I</a>, <a class="local col1 ref" href="#721DL" title='DL' data-ref="721DL" data-ref-filename="721DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#718Opcode" title='Opcode' data-ref="718Opcode" data-ref-filename="718Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#720Reg" title='Reg' data-ref="720Reg" data-ref-filename="720Reg">Reg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#713MO" title='MO' data-ref="713MO" data-ref-filename="713MO">MO</a>);</td></tr>
<tr><th id="4319">4319</th><td>  <a class="local col3 ref" href="#713MO" title='MO' data-ref="713MO" data-ref-filename="713MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#720Reg" title='Reg' data-ref="720Reg" data-ref-filename="720Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="4320">4320</th><td>}</td></tr>
<tr><th id="4321">4321</th><td></td></tr>
<tr><th id="4322">4322</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240" title='llvm::SIInstrInfo::buildExtractSubReg' data-ref="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240" data-ref-filename="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240">buildExtractSubReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="722MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="722MI" data-ref-filename="722MI">MI</dfn>,</td></tr>
<tr><th id="4323">4323</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="723MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="723MRI" data-ref-filename="723MRI">MRI</dfn>,</td></tr>
<tr><th id="4324">4324</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="724SuperReg" title='SuperReg' data-type='llvm::MachineOperand &amp;' data-ref="724SuperReg" data-ref-filename="724SuperReg">SuperReg</dfn>,</td></tr>
<tr><th id="4325">4325</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="725SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="725SuperRC" data-ref-filename="725SuperRC">SuperRC</dfn>,</td></tr>
<tr><th id="4326">4326</th><td>                                         <em>unsigned</em> <dfn class="local col6 decl" id="726SubIdx" title='SubIdx' data-type='unsigned int' data-ref="726SubIdx" data-ref-filename="726SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="4327">4327</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="727SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="727SubRC" data-ref-filename="727SubRC">SubRC</dfn>)</td></tr>
<tr><th id="4328">4328</th><td>                                         <em>const</em> {</td></tr>
<tr><th id="4329">4329</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="728MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="728MBB" data-ref-filename="728MBB">MBB</dfn> = <a class="local col2 ref" href="#722MI" title='MI' data-ref="722MI" data-ref-filename="722MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4330">4330</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="729DL" title='DL' data-type='llvm::DebugLoc' data-ref="729DL" data-ref-filename="729DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#722MI" title='MI' data-ref="722MI" data-ref-filename="722MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4331">4331</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="730SubReg" title='SubReg' data-type='llvm::Register' data-ref="730SubReg" data-ref-filename="730SubReg">SubReg</dfn> = <a class="local col3 ref" href="#723MRI" title='MRI' data-ref="723MRI" data-ref-filename="723MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#727SubRC" title='SubRC' data-ref="727SubRC" data-ref-filename="727SubRC">SubRC</a>);</td></tr>
<tr><th id="4332">4332</th><td></td></tr>
<tr><th id="4333">4333</th><td>  <b>if</b> (<a class="local col4 ref" href="#724SuperReg" title='SuperReg' data-ref="724SuperReg" data-ref-filename="724SuperReg">SuperReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoSubRegister" title='llvm::AMDGPU::NoSubRegister' data-ref="llvm::AMDGPU::NoSubRegister" data-ref-filename="llvm..AMDGPU..NoSubRegister">NoSubRegister</a>) {</td></tr>
<tr><th id="4334">4334</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#728MBB" title='MBB' data-ref="728MBB" data-ref-filename="728MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#722MI" title='MI' data-ref="722MI" data-ref-filename="722MI">MI</a>, <a class="local col9 ref" href="#729DL" title='DL' data-ref="729DL" data-ref-filename="729DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#730SubReg" title='SubReg' data-ref="730SubReg" data-ref-filename="730SubReg">SubReg</a>)</td></tr>
<tr><th id="4335">4335</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col4 ref" href="#724SuperReg" title='SuperReg' data-ref="724SuperReg" data-ref-filename="724SuperReg">SuperReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <a class="local col6 ref" href="#726SubIdx" title='SubIdx' data-ref="726SubIdx" data-ref-filename="726SubIdx">SubIdx</a>);</td></tr>
<tr><th id="4336">4336</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#730SubReg" title='SubReg' data-ref="730SubReg" data-ref-filename="730SubReg">SubReg</a>;</td></tr>
<tr><th id="4337">4337</th><td>  }</td></tr>
<tr><th id="4338">4338</th><td></td></tr>
<tr><th id="4339">4339</th><td>  <i>// Just in case the super register is itself a sub-register, copy it to a new</i></td></tr>
<tr><th id="4340">4340</th><td><i>  // value so we don't need to worry about merging its subreg index with the</i></td></tr>
<tr><th id="4341">4341</th><td><i>  // SubIdx passed to this function. The register coalescer should be able to</i></td></tr>
<tr><th id="4342">4342</th><td><i>  // eliminate this extra copy.</i></td></tr>
<tr><th id="4343">4343</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="731NewSuperReg" title='NewSuperReg' data-type='llvm::Register' data-ref="731NewSuperReg" data-ref-filename="731NewSuperReg">NewSuperReg</dfn> = <a class="local col3 ref" href="#723MRI" title='MRI' data-ref="723MRI" data-ref-filename="723MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#725SuperRC" title='SuperRC' data-ref="725SuperRC" data-ref-filename="725SuperRC">SuperRC</a>);</td></tr>
<tr><th id="4344">4344</th><td></td></tr>
<tr><th id="4345">4345</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#728MBB" title='MBB' data-ref="728MBB" data-ref-filename="728MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#722MI" title='MI' data-ref="722MI" data-ref-filename="722MI">MI</a>, <a class="local col9 ref" href="#729DL" title='DL' data-ref="729DL" data-ref-filename="729DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#731NewSuperReg" title='NewSuperReg' data-ref="731NewSuperReg" data-ref-filename="731NewSuperReg">NewSuperReg</a>)</td></tr>
<tr><th id="4346">4346</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col4 ref" href="#724SuperReg" title='SuperReg' data-ref="724SuperReg" data-ref-filename="724SuperReg">SuperReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <a class="local col4 ref" href="#724SuperReg" title='SuperReg' data-ref="724SuperReg" data-ref-filename="724SuperReg">SuperReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="4347">4347</th><td></td></tr>
<tr><th id="4348">4348</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#728MBB" title='MBB' data-ref="728MBB" data-ref-filename="728MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#722MI" title='MI' data-ref="722MI" data-ref-filename="722MI">MI</a>, <a class="local col9 ref" href="#729DL" title='DL' data-ref="729DL" data-ref-filename="729DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#730SubReg" title='SubReg' data-ref="730SubReg" data-ref-filename="730SubReg">SubReg</a>)</td></tr>
<tr><th id="4349">4349</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#731NewSuperReg" title='NewSuperReg' data-ref="731NewSuperReg" data-ref-filename="731NewSuperReg">NewSuperReg</a>, <var>0</var>, <a class="local col6 ref" href="#726SubIdx" title='SubIdx' data-ref="726SubIdx" data-ref-filename="726SubIdx">SubIdx</a>);</td></tr>
<tr><th id="4350">4350</th><td></td></tr>
<tr><th id="4351">4351</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#730SubReg" title='SubReg' data-ref="730SubReg" data-ref-filename="730SubReg">SubReg</a>;</td></tr>
<tr><th id="4352">4352</th><td>}</td></tr>
<tr><th id="4353">4353</th><td></td></tr>
<tr><th id="4354">4354</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" data-ref-filename="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</dfn>(</td></tr>
<tr><th id="4355">4355</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="732MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="732MII" data-ref-filename="732MII">MII</dfn>,</td></tr>
<tr><th id="4356">4356</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="733MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="733MRI" data-ref-filename="733MRI">MRI</dfn>,</td></tr>
<tr><th id="4357">4357</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="734Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="734Op" data-ref-filename="734Op">Op</dfn>,</td></tr>
<tr><th id="4358">4358</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="735SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="735SuperRC" data-ref-filename="735SuperRC">SuperRC</dfn>,</td></tr>
<tr><th id="4359">4359</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="736SubIdx" title='SubIdx' data-type='unsigned int' data-ref="736SubIdx" data-ref-filename="736SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="4360">4360</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="737SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="737SubRC" data-ref-filename="737SubRC">SubRC</dfn>) <em>const</em> {</td></tr>
<tr><th id="4361">4361</th><td>  <b>if</b> (<a class="local col4 ref" href="#734Op" title='Op' data-ref="734Op" data-ref-filename="734Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="4362">4362</th><td>    <b>if</b> (<a class="local col6 ref" href="#736SubIdx" title='SubIdx' data-ref="736SubIdx" data-ref-filename="736SubIdx">SubIdx</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="4363">4363</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a>&gt;(<a class="local col4 ref" href="#734Op" title='Op' data-ref="734Op" data-ref-filename="734Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="4364">4364</th><td>    <b>if</b> (<a class="local col6 ref" href="#736SubIdx" title='SubIdx' data-ref="736SubIdx" data-ref-filename="736SubIdx">SubIdx</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>)</td></tr>
<tr><th id="4365">4365</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a>&gt;(<a class="local col4 ref" href="#734Op" title='Op' data-ref="734Op" data-ref-filename="734Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt;&gt; <var>32</var>));</td></tr>
<tr><th id="4366">4366</th><td></td></tr>
<tr><th id="4367">4367</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled register index for immediate"</q>);</td></tr>
<tr><th id="4368">4368</th><td>  }</td></tr>
<tr><th id="4369">4369</th><td></td></tr>
<tr><th id="4370">4370</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="738SubReg" title='SubReg' data-type='unsigned int' data-ref="738SubReg" data-ref-filename="738SubReg">SubReg</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240" title='llvm::SIInstrInfo::buildExtractSubReg' data-ref="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240" data-ref-filename="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240">buildExtractSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#732MII" title='MII' data-ref="732MII" data-ref-filename="732MII">MII</a>, <span class='refarg'><a class="local col3 ref" href="#733MRI" title='MRI' data-ref="733MRI" data-ref-filename="733MRI">MRI</a></span>, <span class='refarg'><a class="local col4 ref" href="#734Op" title='Op' data-ref="734Op" data-ref-filename="734Op">Op</a></span>, <a class="local col5 ref" href="#735SuperRC" title='SuperRC' data-ref="735SuperRC" data-ref-filename="735SuperRC">SuperRC</a>,</td></tr>
<tr><th id="4371">4371</th><td>                                       <a class="local col6 ref" href="#736SubIdx" title='SubIdx' data-ref="736SubIdx" data-ref-filename="736SubIdx">SubIdx</a>, <a class="local col7 ref" href="#737SubRC" title='SubRC' data-ref="737SubRC" data-ref-filename="737SubRC">SubRC</a>);</td></tr>
<tr><th id="4372">4372</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#738SubReg" title='SubReg' data-ref="738SubReg" data-ref-filename="738SubReg">SubReg</a>, <b>false</b>);</td></tr>
<tr><th id="4373">4373</th><td>}</td></tr>
<tr><th id="4374">4374</th><td></td></tr>
<tr><th id="4375">4375</th><td><i>// Change the order of operands from (0, 1, 2) to (0, 2, 1)</i></td></tr>
<tr><th id="4376">4376</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::swapOperands' data-ref="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE">swapOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="739Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="739Inst" data-ref-filename="739Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="4377">4377</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Inst.getNumExplicitOperands() == <var>3</var>);</td></tr>
<tr><th id="4378">4378</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="740Op1" title='Op1' data-type='llvm::MachineOperand' data-ref="740Op1" data-ref-filename="740Op1">Op1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col9 ref" href="#739Inst" title='Inst' data-ref="739Inst" data-ref-filename="739Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4379">4379</th><td>  <a class="local col9 ref" href="#739Inst" title='Inst' data-ref="739Inst" data-ref-filename="739Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4380">4380</th><td>  <a class="local col9 ref" href="#739Inst" title='Inst' data-ref="739Inst" data-ref-filename="739Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col0 ref" href="#740Op1" title='Op1' data-ref="740Op1" data-ref-filename="740Op1">Op1</a>);</td></tr>
<tr><th id="4381">4381</th><td>}</td></tr>
<tr><th id="4382">4382</th><td></td></tr>
<tr><th id="4383">4383</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalRegOperand' data-ref="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalRegOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="741MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="741MRI" data-ref-filename="741MRI">MRI</dfn>,</td></tr>
<tr><th id="4384">4384</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col2 decl" id="742OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="742OpInfo" data-ref-filename="742OpInfo">OpInfo</dfn>,</td></tr>
<tr><th id="4385">4385</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="743MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="743MO" data-ref-filename="743MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="4386">4386</th><td>  <b>if</b> (!<a class="local col3 ref" href="#743MO" title='MO' data-ref="743MO" data-ref-filename="743MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="4387">4387</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4388">4388</th><td></td></tr>
<tr><th id="4389">4389</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="744Reg" title='Reg' data-type='llvm::Register' data-ref="744Reg" data-ref-filename="744Reg">Reg</dfn> = <a class="local col3 ref" href="#743MO" title='MO' data-ref="743MO" data-ref-filename="743MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4390">4390</th><td></td></tr>
<tr><th id="4391">4391</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="745DRC" title='DRC' data-type='const llvm::TargetRegisterClass *' data-ref="745DRC" data-ref-filename="745DRC">DRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#742OpInfo" title='OpInfo' data-ref="742OpInfo" data-ref-filename="742OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a>);</td></tr>
<tr><th id="4392">4392</th><td>  <b>if</b> (<a class="local col4 ref" href="#744Reg" title='Reg' data-ref="744Reg" data-ref-filename="744Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>())</td></tr>
<tr><th id="4393">4393</th><td>    <b>return</b> <a class="local col5 ref" href="#745DRC" title='DRC' data-ref="745DRC" data-ref-filename="745DRC">DRC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#744Reg" title='Reg' data-ref="744Reg" data-ref-filename="744Reg">Reg</a>);</td></tr>
<tr><th id="4394">4394</th><td></td></tr>
<tr><th id="4395">4395</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="746RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="746RC" data-ref-filename="746RC">RC</dfn> = <a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#744Reg" title='Reg' data-ref="744Reg" data-ref-filename="744Reg">Reg</a>);</td></tr>
<tr><th id="4396">4396</th><td></td></tr>
<tr><th id="4397">4397</th><td>  <b>if</b> (<a class="local col3 ref" href="#743MO" title='MO' data-ref="743MO" data-ref-filename="743MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="4398">4398</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="747MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="747MF" data-ref-filename="747MF">MF</dfn> = <a class="local col3 ref" href="#743MO" title='MO' data-ref="743MO" data-ref-filename="743MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4399">4399</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="748SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="748SuperRC" data-ref-filename="748SuperRC">SuperRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</a>(<a class="local col6 ref" href="#746RC" title='RC' data-ref="746RC" data-ref-filename="746RC">RC</a>, *<a class="local col7 ref" href="#747MF" title='MF' data-ref="747MF" data-ref-filename="747MF">MF</a>);</td></tr>
<tr><th id="4400">4400</th><td>    <b>if</b> (!<a class="local col8 ref" href="#748SuperRC" title='SuperRC' data-ref="748SuperRC" data-ref-filename="748SuperRC">SuperRC</a>)</td></tr>
<tr><th id="4401">4401</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4402">4402</th><td></td></tr>
<tr><th id="4403">4403</th><td>    <a class="local col5 ref" href="#745DRC" title='DRC' data-ref="745DRC" data-ref-filename="745DRC">DRC</a> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" data-ref-filename="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</a>(<a class="local col8 ref" href="#748SuperRC" title='SuperRC' data-ref="748SuperRC" data-ref-filename="748SuperRC">SuperRC</a>, <a class="local col5 ref" href="#745DRC" title='DRC' data-ref="745DRC" data-ref-filename="745DRC">DRC</a>, <a class="local col3 ref" href="#743MO" title='MO' data-ref="743MO" data-ref-filename="743MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="4404">4404</th><td>    <b>if</b> (!<a class="local col5 ref" href="#745DRC" title='DRC' data-ref="745DRC" data-ref-filename="745DRC">DRC</a>)</td></tr>
<tr><th id="4405">4405</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4406">4406</th><td>  }</td></tr>
<tr><th id="4407">4407</th><td>  <b>return</b> <a class="local col6 ref" href="#746RC" title='RC' data-ref="746RC" data-ref-filename="746RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSuperClassEq' data-ref="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_">hasSuperClassEq</a>(<a class="local col5 ref" href="#745DRC" title='DRC' data-ref="745DRC" data-ref-filename="745DRC">DRC</a>);</td></tr>
<tr><th id="4408">4408</th><td>}</td></tr>
<tr><th id="4409">4409</th><td></td></tr>
<tr><th id="4410">4410</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo18isLegalVSrcOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalVSrcOperand' data-ref="_ZNK4llvm11SIInstrInfo18isLegalVSrcOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo18isLegalVSrcOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalVSrcOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="749MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="749MRI" data-ref-filename="749MRI">MRI</dfn>,</td></tr>
<tr><th id="4411">4411</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col0 decl" id="750OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="750OpInfo" data-ref-filename="750OpInfo">OpInfo</dfn>,</td></tr>
<tr><th id="4412">4412</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="751MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="751MO" data-ref-filename="751MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="4413">4413</th><td>  <b>if</b> (<a class="local col1 ref" href="#751MO" title='MO' data-ref="751MO" data-ref-filename="751MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="4414">4414</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalRegOperand' data-ref="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalRegOperand</a>(<a class="local col9 ref" href="#749MRI" title='MRI' data-ref="749MRI" data-ref-filename="749MRI">MRI</a>, <a class="local col0 ref" href="#750OpInfo" title='OpInfo' data-ref="750OpInfo" data-ref-filename="750OpInfo">OpInfo</a>, <a class="local col1 ref" href="#751MO" title='MO' data-ref="751MO" data-ref-filename="751MO">MO</a>);</td></tr>
<tr><th id="4415">4415</th><td></td></tr>
<tr><th id="4416">4416</th><td>  <i>// Handle non-register types that are treated like immediates.</i></td></tr>
<tr><th id="4417">4417</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isImm() || MO.isTargetIndex() || MO.isFI() || MO.isGlobal());</td></tr>
<tr><th id="4418">4418</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4419">4419</th><td>}</td></tr>
<tr><th id="4420">4420</th><td></td></tr>
<tr><th id="4421">4421</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="752MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="752MI" data-ref-filename="752MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="753OpIdx" title='OpIdx' data-type='unsigned int' data-ref="753OpIdx" data-ref-filename="753OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="4422">4422</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="754MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="754MO" data-ref-filename="754MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="4423">4423</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="755MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="755MF" data-ref-filename="755MF">MF</dfn> = *<a class="local col2 ref" href="#752MI" title='MI' data-ref="752MI" data-ref-filename="752MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4424">4424</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="756MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="756MRI" data-ref-filename="756MRI">MRI</dfn> = <a class="local col5 ref" href="#755MF" title='MF' data-ref="755MF" data-ref-filename="755MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4425">4425</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="757InstDesc" title='InstDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="757InstDesc" data-ref-filename="757InstDesc">InstDesc</dfn> = <a class="local col2 ref" href="#752MI" title='MI' data-ref="752MI" data-ref-filename="752MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="4426">4426</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col8 decl" id="758OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="758OpInfo" data-ref-filename="758OpInfo">OpInfo</dfn> = <a class="local col7 ref" href="#757InstDesc" title='InstDesc' data-ref="757InstDesc" data-ref-filename="757InstDesc">InstDesc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col3 ref" href="#753OpIdx" title='OpIdx' data-ref="753OpIdx" data-ref-filename="753OpIdx">OpIdx</a>];</td></tr>
<tr><th id="4427">4427</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="759DefinedRC" title='DefinedRC' data-type='const llvm::TargetRegisterClass *' data-ref="759DefinedRC" data-ref-filename="759DefinedRC">DefinedRC</dfn> =</td></tr>
<tr><th id="4428">4428</th><td>      <a class="local col8 ref" href="#758OpInfo" title='OpInfo' data-ref="758OpInfo" data-ref-filename="758OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a> != -<var>1</var> ? <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#758OpInfo" title='OpInfo' data-ref="758OpInfo" data-ref-filename="758OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a>) : <b>nullptr</b>;</td></tr>
<tr><th id="4429">4429</th><td>  <b>if</b> (!<a class="local col4 ref" href="#754MO" title='MO' data-ref="754MO" data-ref-filename="754MO">MO</a>)</td></tr>
<tr><th id="4430">4430</th><td>    <a class="local col4 ref" href="#754MO" title='MO' data-ref="754MO" data-ref-filename="754MO">MO</a> = &amp;<a class="local col2 ref" href="#752MI" title='MI' data-ref="752MI" data-ref-filename="752MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#753OpIdx" title='OpIdx' data-ref="753OpIdx" data-ref-filename="753OpIdx">OpIdx</a>);</td></tr>
<tr><th id="4431">4431</th><td></td></tr>
<tr><th id="4432">4432</th><td>  <em>int</em> <dfn class="local col0 decl" id="760ConstantBusLimit" title='ConstantBusLimit' data-type='int' data-ref="760ConstantBusLimit" data-ref-filename="760ConstantBusLimit">ConstantBusLimit</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" data-ref-filename="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</a>(<a class="local col2 ref" href="#752MI" title='MI' data-ref="752MI" data-ref-filename="752MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="4433">4433</th><td>  <em>int</em> <dfn class="local col1 decl" id="761VOP3LiteralLimit" title='VOP3LiteralLimit' data-type='int' data-ref="761VOP3LiteralLimit" data-ref-filename="761VOP3LiteralLimit">VOP3LiteralLimit</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv" title='llvm::GCNSubtarget::hasVOP3Literal' data-ref="_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv">hasVOP3Literal</a>() ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="4434">4434</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(<a class="local col2 ref" href="#752MI" title='MI' data-ref="752MI" data-ref-filename="752MI">MI</a>) &amp;&amp; <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::usesConstantBus' data-ref="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE">usesConstantBus</a>(<a class="local col6 ref" href="#756MRI" title='MRI' data-ref="756MRI" data-ref-filename="756MRI">MRI</a>, *<a class="local col4 ref" href="#754MO" title='MO' data-ref="754MO" data-ref-filename="754MO">MO</a>, <a class="local col8 ref" href="#758OpInfo" title='OpInfo' data-ref="758OpInfo" data-ref-filename="758OpInfo">OpInfo</a>)) {</td></tr>
<tr><th id="4435">4435</th><td>    <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col2 ref" href="#752MI" title='MI' data-ref="752MI" data-ref-filename="752MI">MI</a>) &amp;&amp; <a class="member fn" href="#_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</a>(*<a class="local col4 ref" href="#754MO" title='MO' data-ref="754MO" data-ref-filename="754MO">MO</a>, <a class="local col8 ref" href="#758OpInfo" title='OpInfo' data-ref="758OpInfo" data-ref-filename="758OpInfo">OpInfo</a>) &amp;&amp; !<a class="local col1 ref" href="#761VOP3LiteralLimit" title='VOP3LiteralLimit' data-ref="761VOP3LiteralLimit" data-ref-filename="761VOP3LiteralLimit">VOP3LiteralLimit</a>--)</td></tr>
<tr><th id="4436">4436</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4437">4437</th><td></td></tr>
<tr><th id="4438">4438</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::SmallDenseSet" title='llvm::SmallDenseSet' data-ref="llvm::SmallDenseSet" data-ref-filename="llvm..SmallDenseSet">SmallDenseSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/DenseSet.h.html#286" title='llvm::SmallDenseSet&lt;llvm::TargetInstrInfo::RegSubRegPair, 4, llvm::DenseMapInfo&lt;TargetInstrInfo::RegSubRegPair&gt; &gt;::SmallDenseSet' data-ref="_ZN4llvm13SmallDenseSetINS_15TargetInstrInfo13RegSubRegPairELj4ENS_12DenseMapInfoIS2_EEEC1Ev" data-ref-filename="_ZN4llvm13SmallDenseSetINS_15TargetInstrInfo13RegSubRegPairELj4ENS_12DenseMapInfoIS2_EEEC1Ev"></a><dfn class="local col2 decl" id="762SGPRsUsed" title='SGPRsUsed' data-type='SmallDenseSet&lt;llvm::TargetInstrInfo::RegSubRegPair&gt;' data-ref="762SGPRsUsed" data-ref-filename="762SGPRsUsed">SGPRsUsed</dfn>;</td></tr>
<tr><th id="4439">4439</th><td>    <b>if</b> (<a class="local col4 ref" href="#754MO" title='MO' data-ref="754MO" data-ref-filename="754MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="4440">4440</th><td>      <a class="local col2 ref" href="#762SGPRsUsed" title='SGPRsUsed' data-ref="762SGPRsUsed" data-ref-filename="762SGPRsUsed">SGPRsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj">(</a><a class="local col4 ref" href="#754MO" title='MO' data-ref="754MO" data-ref-filename="754MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#754MO" title='MO' data-ref="754MO" data-ref-filename="754MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()));</td></tr>
<tr><th id="4441">4441</th><td></td></tr>
<tr><th id="4442">4442</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="763i" title='i' data-type='unsigned int' data-ref="763i" data-ref-filename="763i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="764e" title='e' data-type='unsigned int' data-ref="764e" data-ref-filename="764e">e</dfn> = <a class="local col2 ref" href="#752MI" title='MI' data-ref="752MI" data-ref-filename="752MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#763i" title='i' data-ref="763i" data-ref-filename="763i">i</a> != <a class="local col4 ref" href="#764e" title='e' data-ref="764e" data-ref-filename="764e">e</a>; ++<a class="local col3 ref" href="#763i" title='i' data-ref="763i" data-ref-filename="763i">i</a>) {</td></tr>
<tr><th id="4443">4443</th><td>      <b>if</b> (<a class="local col3 ref" href="#763i" title='i' data-ref="763i" data-ref-filename="763i">i</a> == <a class="local col3 ref" href="#753OpIdx" title='OpIdx' data-ref="753OpIdx" data-ref-filename="753OpIdx">OpIdx</a>)</td></tr>
<tr><th id="4444">4444</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4445">4445</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="765Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="765Op" data-ref-filename="765Op">Op</dfn> = <a class="local col2 ref" href="#752MI" title='MI' data-ref="752MI" data-ref-filename="752MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#763i" title='i' data-ref="763i" data-ref-filename="763i">i</a>);</td></tr>
<tr><th id="4446">4446</th><td>      <b>if</b> (<a class="local col5 ref" href="#765Op" title='Op' data-ref="765Op" data-ref-filename="765Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="4447">4447</th><td>        <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a> <dfn class="local col6 decl" id="766SGPR" title='SGPR' data-type='llvm::TargetInstrInfo::RegSubRegPair' data-ref="766SGPR" data-ref-filename="766SGPR">SGPR</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj">(</a><a class="local col5 ref" href="#765Op" title='Op' data-ref="765Op" data-ref-filename="765Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col5 ref" href="#765Op" title='Op' data-ref="765Op" data-ref-filename="765Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="4448">4448</th><td>        <b>if</b> (!<a class="local col2 ref" href="#762SGPRsUsed" title='SGPRsUsed' data-ref="762SGPRsUsed" data-ref-filename="762SGPRsUsed">SGPRsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col6 ref" href="#766SGPR" title='SGPR' data-ref="766SGPR" data-ref-filename="766SGPR">SGPR</a>) &amp;&amp;</td></tr>
<tr><th id="4449">4449</th><td>            <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::usesConstantBus' data-ref="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE">usesConstantBus</a>(<a class="local col6 ref" href="#756MRI" title='MRI' data-ref="756MRI" data-ref-filename="756MRI">MRI</a>, <a class="local col5 ref" href="#765Op" title='Op' data-ref="765Op" data-ref-filename="765Op">Op</a>, <a class="local col7 ref" href="#757InstDesc" title='InstDesc' data-ref="757InstDesc" data-ref-filename="757InstDesc">InstDesc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col3 ref" href="#763i" title='i' data-ref="763i" data-ref-filename="763i">i</a>])) {</td></tr>
<tr><th id="4450">4450</th><td>          <b>if</b> (--<a class="local col0 ref" href="#760ConstantBusLimit" title='ConstantBusLimit' data-ref="760ConstantBusLimit" data-ref-filename="760ConstantBusLimit">ConstantBusLimit</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="4451">4451</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4452">4452</th><td>          <a class="local col2 ref" href="#762SGPRsUsed" title='SGPRsUsed' data-ref="762SGPRsUsed" data-ref-filename="762SGPRsUsed">SGPRsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col6 ref" href="#766SGPR" title='SGPR' data-ref="766SGPR" data-ref-filename="766SGPR">SGPR</a>);</td></tr>
<tr><th id="4453">4453</th><td>        }</td></tr>
<tr><th id="4454">4454</th><td>      } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#757InstDesc" title='InstDesc' data-ref="757InstDesc" data-ref-filename="757InstDesc">InstDesc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col3 ref" href="#763i" title='i' data-ref="763i" data-ref-filename="763i">i</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_KIMM32" title='llvm::AMDGPU::OPERAND_KIMM32' data-ref="llvm::AMDGPU::OPERAND_KIMM32" data-ref-filename="llvm..AMDGPU..OPERAND_KIMM32">OPERAND_KIMM32</a>) {</td></tr>
<tr><th id="4455">4455</th><td>        <b>if</b> (--<a class="local col0 ref" href="#760ConstantBusLimit" title='ConstantBusLimit' data-ref="760ConstantBusLimit" data-ref-filename="760ConstantBusLimit">ConstantBusLimit</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="4456">4456</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4457">4457</th><td>      } <b>else</b> <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col2 ref" href="#752MI" title='MI' data-ref="752MI" data-ref-filename="752MI">MI</a>) &amp;&amp; <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcOperand' data-ref="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj" data-ref-filename="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj">isSISrcOperand</a>(<a class="local col7 ref" href="#757InstDesc" title='InstDesc' data-ref="757InstDesc" data-ref-filename="757InstDesc">InstDesc</a>, <a class="local col3 ref" href="#763i" title='i' data-ref="763i" data-ref-filename="763i">i</a>) &amp;&amp;</td></tr>
<tr><th id="4458">4458</th><td>                 <a class="member fn" href="#_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</a>(<a class="local col5 ref" href="#765Op" title='Op' data-ref="765Op" data-ref-filename="765Op">Op</a>, <a class="local col7 ref" href="#757InstDesc" title='InstDesc' data-ref="757InstDesc" data-ref-filename="757InstDesc">InstDesc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col3 ref" href="#763i" title='i' data-ref="763i" data-ref-filename="763i">i</a>])) {</td></tr>
<tr><th id="4459">4459</th><td>        <b>if</b> (!<a class="local col1 ref" href="#761VOP3LiteralLimit" title='VOP3LiteralLimit' data-ref="761VOP3LiteralLimit" data-ref-filename="761VOP3LiteralLimit">VOP3LiteralLimit</a>--)</td></tr>
<tr><th id="4460">4460</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4461">4461</th><td>        <b>if</b> (--<a class="local col0 ref" href="#760ConstantBusLimit" title='ConstantBusLimit' data-ref="760ConstantBusLimit" data-ref-filename="760ConstantBusLimit">ConstantBusLimit</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="4462">4462</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4463">4463</th><td>      }</td></tr>
<tr><th id="4464">4464</th><td>    }</td></tr>
<tr><th id="4465">4465</th><td>  }</td></tr>
<tr><th id="4466">4466</th><td></td></tr>
<tr><th id="4467">4467</th><td>  <b>if</b> (<a class="local col4 ref" href="#754MO" title='MO' data-ref="754MO" data-ref-filename="754MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="4468">4468</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DefinedRC);</td></tr>
<tr><th id="4469">4469</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalRegOperand' data-ref="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalRegOperand</a>(<a class="local col6 ref" href="#756MRI" title='MRI' data-ref="756MRI" data-ref-filename="756MRI">MRI</a>, <a class="local col8 ref" href="#758OpInfo" title='OpInfo' data-ref="758OpInfo" data-ref-filename="758OpInfo">OpInfo</a>, *<a class="local col4 ref" href="#754MO" title='MO' data-ref="754MO" data-ref-filename="754MO">MO</a>);</td></tr>
<tr><th id="4470">4470</th><td>  }</td></tr>
<tr><th id="4471">4471</th><td></td></tr>
<tr><th id="4472">4472</th><td>  <i>// Handle non-register types that are treated like immediates.</i></td></tr>
<tr><th id="4473">4473</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO-&gt;isImm() || MO-&gt;isTargetIndex() || MO-&gt;isFI() || MO-&gt;isGlobal());</td></tr>
<tr><th id="4474">4474</th><td></td></tr>
<tr><th id="4475">4475</th><td>  <b>if</b> (!<a class="local col9 ref" href="#759DefinedRC" title='DefinedRC' data-ref="759DefinedRC" data-ref-filename="759DefinedRC">DefinedRC</a>) {</td></tr>
<tr><th id="4476">4476</th><td>    <i>// This operand expects an immediate.</i></td></tr>
<tr><th id="4477">4477</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4478">4478</th><td>  }</td></tr>
<tr><th id="4479">4479</th><td></td></tr>
<tr><th id="4480">4480</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='llvm::SIInstrInfo::isImmOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE">isImmOperandLegal</a>(<a class="local col2 ref" href="#752MI" title='MI' data-ref="752MI" data-ref-filename="752MI">MI</a>, <a class="local col3 ref" href="#753OpIdx" title='OpIdx' data-ref="753OpIdx" data-ref-filename="753OpIdx">OpIdx</a>, *<a class="local col4 ref" href="#754MO" title='MO' data-ref="754MO" data-ref-filename="754MO">MO</a>);</td></tr>
<tr><th id="4481">4481</th><td>}</td></tr>
<tr><th id="4482">4482</th><td></td></tr>
<tr><th id="4483">4483</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsVOP2' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsVOP2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="767MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="767MRI" data-ref-filename="767MRI">MRI</dfn>,</td></tr>
<tr><th id="4484">4484</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="768MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="768MI" data-ref-filename="768MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4485">4485</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="769Opc" title='Opc' data-type='unsigned int' data-ref="769Opc" data-ref-filename="769Opc">Opc</dfn> = <a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="4486">4486</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="770InstrDesc" title='InstrDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="770InstrDesc" data-ref-filename="770InstrDesc">InstrDesc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#769Opc" title='Opc' data-ref="769Opc" data-ref-filename="769Opc">Opc</a>);</td></tr>
<tr><th id="4487">4487</th><td></td></tr>
<tr><th id="4488">4488</th><td>  <em>int</em> <dfn class="local col1 decl" id="771Src0Idx" title='Src0Idx' data-type='int' data-ref="771Src0Idx" data-ref-filename="771Src0Idx">Src0Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col9 ref" href="#769Opc" title='Opc' data-ref="769Opc" data-ref-filename="769Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="4489">4489</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="772Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="772Src0" data-ref-filename="772Src0">Src0</dfn> = <a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#771Src0Idx" title='Src0Idx' data-ref="771Src0Idx" data-ref-filename="771Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="4490">4490</th><td></td></tr>
<tr><th id="4491">4491</th><td>  <em>int</em> <dfn class="local col3 decl" id="773Src1Idx" title='Src1Idx' data-type='int' data-ref="773Src1Idx" data-ref-filename="773Src1Idx">Src1Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col9 ref" href="#769Opc" title='Opc' data-ref="769Opc" data-ref-filename="769Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>);</td></tr>
<tr><th id="4492">4492</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="774Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="774Src1" data-ref-filename="774Src1">Src1</dfn> = <a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#773Src1Idx" title='Src1Idx' data-ref="773Src1Idx" data-ref-filename="773Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="4493">4493</th><td></td></tr>
<tr><th id="4494">4494</th><td>  <i>// If there is an implicit SGPR use such as VCC use for v_addc_u32/v_subb_u32</i></td></tr>
<tr><th id="4495">4495</th><td><i>  // we need to only have one constant bus use before GFX10.</i></td></tr>
<tr><th id="4496">4496</th><td>  <em>bool</em> <dfn class="local col5 decl" id="775HasImplicitSGPR" title='HasImplicitSGPR' data-type='bool' data-ref="775HasImplicitSGPR" data-ref-filename="775HasImplicitSGPR">HasImplicitSGPR</dfn> = <a class="tu ref fn" href="#_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE" title='findImplicitSGPRRead' data-use='c' data-ref="_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE" data-ref-filename="_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE">findImplicitSGPRRead</a>(<a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a>) <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="4497">4497</th><td>  <b>if</b> (<a class="local col5 ref" href="#775HasImplicitSGPR" title='HasImplicitSGPR' data-ref="775HasImplicitSGPR" data-ref-filename="775HasImplicitSGPR">HasImplicitSGPR</a> &amp;&amp; <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" data-ref-filename="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</a>(<a class="local col9 ref" href="#769Opc" title='Opc' data-ref="769Opc" data-ref-filename="769Opc">Opc</a>) &lt;= <var>1</var> &amp;&amp;</td></tr>
<tr><th id="4498">4498</th><td>      <a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE">isSGPRReg</a>(<a class="local col7 ref" href="#767MRI" title='MRI' data-ref="767MRI" data-ref-filename="767MRI">MRI</a>, <a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ||</td></tr>
<tr><th id="4499">4499</th><td>       <a class="member fn" href="#_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</a>(<a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>, <a class="local col0 ref" href="#770InstrDesc" title='InstrDesc' data-ref="770InstrDesc" data-ref-filename="770InstrDesc">InstrDesc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col1 ref" href="#771Src0Idx" title='Src0Idx' data-ref="771Src0Idx" data-ref-filename="771Src0Idx">Src0Idx</a>])))</td></tr>
<tr><th id="4500">4500</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a></span>, <a class="local col1 ref" href="#771Src0Idx" title='Src0Idx' data-ref="771Src0Idx" data-ref-filename="771Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="4501">4501</th><td></td></tr>
<tr><th id="4502">4502</th><td>  <i>// Special case: V_WRITELANE_B32 accepts only immediate or SGPR operands for</i></td></tr>
<tr><th id="4503">4503</th><td><i>  // both the value to write (src0) and lane select (src1).  Fix up non-SGPR</i></td></tr>
<tr><th id="4504">4504</th><td><i>  // src0/src1 with V_READFIRSTLANE.</i></td></tr>
<tr><th id="4505">4505</th><td>  <b>if</b> (<a class="local col9 ref" href="#769Opc" title='Opc' data-ref="769Opc" data-ref-filename="769Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_WRITELANE_B32" title='llvm::AMDGPU::V_WRITELANE_B32' data-ref="llvm::AMDGPU::V_WRITELANE_B32" data-ref-filename="llvm..AMDGPU..V_WRITELANE_B32">V_WRITELANE_B32</a>) {</td></tr>
<tr><th id="4506">4506</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="776DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="776DL" data-ref-filename="776DL">DL</dfn> = <a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4507">4507</th><td>    <b>if</b> (<a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(<a class="local col7 ref" href="#767MRI" title='MRI' data-ref="767MRI" data-ref-filename="767MRI">MRI</a>, <a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="4508">4508</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="777Reg" title='Reg' data-type='llvm::Register' data-ref="777Reg" data-ref-filename="777Reg">Reg</dfn> = <a class="local col7 ref" href="#767MRI" title='MRI' data-ref="767MRI" data-ref-filename="767MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="4509">4509</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a></span>, <a class="local col6 ref" href="#776DL" title='DL' data-ref="776DL" data-ref-filename="776DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#777Reg" title='Reg' data-ref="777Reg" data-ref-filename="777Reg">Reg</a>)</td></tr>
<tr><th id="4510">4510</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>);</td></tr>
<tr><th id="4511">4511</th><td>      <a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#777Reg" title='Reg' data-ref="777Reg" data-ref-filename="777Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="4512">4512</th><td>    }</td></tr>
<tr><th id="4513">4513</th><td>    <b>if</b> (<a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(<a class="local col7 ref" href="#767MRI" title='MRI' data-ref="767MRI" data-ref-filename="767MRI">MRI</a>, <a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="4514">4514</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="778Reg" title='Reg' data-type='llvm::Register' data-ref="778Reg" data-ref-filename="778Reg">Reg</dfn> = <a class="local col7 ref" href="#767MRI" title='MRI' data-ref="767MRI" data-ref-filename="767MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="4515">4515</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="779DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="779DL" data-ref-filename="779DL">DL</dfn> = <a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4516">4516</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a></span>, <a class="local col9 ref" href="#779DL" title='DL' data-ref="779DL" data-ref-filename="779DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#778Reg" title='Reg' data-ref="778Reg" data-ref-filename="778Reg">Reg</a>)</td></tr>
<tr><th id="4517">4517</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>);</td></tr>
<tr><th id="4518">4518</th><td>      <a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#778Reg" title='Reg' data-ref="778Reg" data-ref-filename="778Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="4519">4519</th><td>    }</td></tr>
<tr><th id="4520">4520</th><td>    <b>return</b>;</td></tr>
<tr><th id="4521">4521</th><td>  }</td></tr>
<tr><th id="4522">4522</th><td></td></tr>
<tr><th id="4523">4523</th><td>  <i>// No VOP2 instructions support AGPRs.</i></td></tr>
<tr><th id="4524">4524</th><td>  <b>if</b> (<a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isAGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isAGPR</a>(<a class="local col7 ref" href="#767MRI" title='MRI' data-ref="767MRI" data-ref-filename="767MRI">MRI</a>, <a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="4525">4525</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a></span>, <a class="local col1 ref" href="#771Src0Idx" title='Src0Idx' data-ref="771Src0Idx" data-ref-filename="771Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="4526">4526</th><td></td></tr>
<tr><th id="4527">4527</th><td>  <b>if</b> (<a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isAGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isAGPR</a>(<a class="local col7 ref" href="#767MRI" title='MRI' data-ref="767MRI" data-ref-filename="767MRI">MRI</a>, <a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="4528">4528</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a></span>, <a class="local col3 ref" href="#773Src1Idx" title='Src1Idx' data-ref="773Src1Idx" data-ref-filename="773Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="4529">4529</th><td></td></tr>
<tr><th id="4530">4530</th><td>  <i>// VOP2 src0 instructions support all operand types, so we don't need to check</i></td></tr>
<tr><th id="4531">4531</th><td><i>  // their legality. If src1 is already legal, we don't need to do anything.</i></td></tr>
<tr><th id="4532">4532</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalRegOperand' data-ref="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalRegOperand</a>(<a class="local col7 ref" href="#767MRI" title='MRI' data-ref="767MRI" data-ref-filename="767MRI">MRI</a>, <a class="local col0 ref" href="#770InstrDesc" title='InstrDesc' data-ref="770InstrDesc" data-ref-filename="770InstrDesc">InstrDesc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col3 ref" href="#773Src1Idx" title='Src1Idx' data-ref="773Src1Idx" data-ref-filename="773Src1Idx">Src1Idx</a>], <a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>))</td></tr>
<tr><th id="4533">4533</th><td>    <b>return</b>;</td></tr>
<tr><th id="4534">4534</th><td></td></tr>
<tr><th id="4535">4535</th><td>  <i>// Special case: V_READLANE_B32 accepts only immediate or SGPR operands for</i></td></tr>
<tr><th id="4536">4536</th><td><i>  // lane select. Fix up using V_READFIRSTLANE, since we assume that the lane</i></td></tr>
<tr><th id="4537">4537</th><td><i>  // select is uniform.</i></td></tr>
<tr><th id="4538">4538</th><td>  <b>if</b> (<a class="local col9 ref" href="#769Opc" title='Opc' data-ref="769Opc" data-ref-filename="769Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READLANE_B32" title='llvm::AMDGPU::V_READLANE_B32' data-ref="llvm::AMDGPU::V_READLANE_B32" data-ref-filename="llvm..AMDGPU..V_READLANE_B32">V_READLANE_B32</a> &amp;&amp; <a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="4539">4539</th><td>      <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(<a class="local col7 ref" href="#767MRI" title='MRI' data-ref="767MRI" data-ref-filename="767MRI">MRI</a>, <a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="4540">4540</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="780Reg" title='Reg' data-type='llvm::Register' data-ref="780Reg" data-ref-filename="780Reg">Reg</dfn> = <a class="local col7 ref" href="#767MRI" title='MRI' data-ref="767MRI" data-ref-filename="767MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="4541">4541</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="781DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="781DL" data-ref-filename="781DL">DL</dfn> = <a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4542">4542</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a></span>, <a class="local col1 ref" href="#781DL" title='DL' data-ref="781DL" data-ref-filename="781DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#780Reg" title='Reg' data-ref="780Reg" data-ref-filename="780Reg">Reg</a>)</td></tr>
<tr><th id="4543">4543</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>);</td></tr>
<tr><th id="4544">4544</th><td>    <a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#780Reg" title='Reg' data-ref="780Reg" data-ref-filename="780Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="4545">4545</th><td>    <b>return</b>;</td></tr>
<tr><th id="4546">4546</th><td>  }</td></tr>
<tr><th id="4547">4547</th><td></td></tr>
<tr><th id="4548">4548</th><td>  <i>// We do not use commuteInstruction here because it is too aggressive and will</i></td></tr>
<tr><th id="4549">4549</th><td><i>  // commute if it is possible. We only want to commute here if it improves</i></td></tr>
<tr><th id="4550">4550</th><td><i>  // legality. This can be called a fairly large number of times so don't waste</i></td></tr>
<tr><th id="4551">4551</th><td><i>  // compile time pointlessly swapping and checking legality again.</i></td></tr>
<tr><th id="4552">4552</th><td>  <b>if</b> (<a class="local col5 ref" href="#775HasImplicitSGPR" title='HasImplicitSGPR' data-ref="775HasImplicitSGPR" data-ref-filename="775HasImplicitSGPR">HasImplicitSGPR</a> || !<a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>()) {</td></tr>
<tr><th id="4553">4553</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a></span>, <a class="local col3 ref" href="#773Src1Idx" title='Src1Idx' data-ref="773Src1Idx" data-ref-filename="773Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="4554">4554</th><td>    <b>return</b>;</td></tr>
<tr><th id="4555">4555</th><td>  }</td></tr>
<tr><th id="4556">4556</th><td></td></tr>
<tr><th id="4557">4557</th><td>  <i>// If src0 can be used as src1, commuting will make the operands legal.</i></td></tr>
<tr><th id="4558">4558</th><td><i>  // Otherwise we have to give up and insert a move.</i></td></tr>
<tr><th id="4559">4559</th><td><i>  //</i></td></tr>
<tr><th id="4560">4560</th><td><i>  // TODO: Other immediate-like operand kinds could be commuted if there was a</i></td></tr>
<tr><th id="4561">4561</th><td><i>  // MachineOperand::ChangeTo* for them.</i></td></tr>
<tr><th id="4562">4562</th><td>  <b>if</b> ((!<a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) ||</td></tr>
<tr><th id="4563">4563</th><td>      !<a class="member fn" href="#_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalRegOperand' data-ref="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalRegOperand</a>(<a class="local col7 ref" href="#767MRI" title='MRI' data-ref="767MRI" data-ref-filename="767MRI">MRI</a>, <a class="local col0 ref" href="#770InstrDesc" title='InstrDesc' data-ref="770InstrDesc" data-ref-filename="770InstrDesc">InstrDesc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col3 ref" href="#773Src1Idx" title='Src1Idx' data-ref="773Src1Idx" data-ref-filename="773Src1Idx">Src1Idx</a>], <a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>)) {</td></tr>
<tr><th id="4564">4564</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a></span>, <a class="local col3 ref" href="#773Src1Idx" title='Src1Idx' data-ref="773Src1Idx" data-ref-filename="773Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="4565">4565</th><td>    <b>return</b>;</td></tr>
<tr><th id="4566">4566</th><td>  }</td></tr>
<tr><th id="4567">4567</th><td></td></tr>
<tr><th id="4568">4568</th><td>  <em>int</em> <dfn class="local col2 decl" id="782CommutedOpc" title='CommutedOpc' data-type='int' data-ref="782CommutedOpc" data-ref-filename="782CommutedOpc">CommutedOpc</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13commuteOpcodeERKNS_12MachineInstrE" title='llvm::SIInstrInfo::commuteOpcode' data-ref="_ZNK4llvm11SIInstrInfo13commuteOpcodeERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo13commuteOpcodeERKNS_12MachineInstrE">commuteOpcode</a>(<a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a>);</td></tr>
<tr><th id="4569">4569</th><td>  <b>if</b> (<a class="local col2 ref" href="#782CommutedOpc" title='CommutedOpc' data-ref="782CommutedOpc" data-ref-filename="782CommutedOpc">CommutedOpc</a> == -<var>1</var>) {</td></tr>
<tr><th id="4570">4570</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a></span>, <a class="local col3 ref" href="#773Src1Idx" title='Src1Idx' data-ref="773Src1Idx" data-ref-filename="773Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="4571">4571</th><td>    <b>return</b>;</td></tr>
<tr><th id="4572">4572</th><td>  }</td></tr>
<tr><th id="4573">4573</th><td></td></tr>
<tr><th id="4574">4574</th><td>  <a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#782CommutedOpc" title='CommutedOpc' data-ref="782CommutedOpc" data-ref-filename="782CommutedOpc">CommutedOpc</a>));</td></tr>
<tr><th id="4575">4575</th><td></td></tr>
<tr><th id="4576">4576</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="783Src0Reg" title='Src0Reg' data-type='llvm::Register' data-ref="783Src0Reg" data-ref-filename="783Src0Reg">Src0Reg</dfn> = <a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4577">4577</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="784Src0SubReg" title='Src0SubReg' data-type='unsigned int' data-ref="784Src0SubReg" data-ref-filename="784Src0SubReg">Src0SubReg</dfn> = <a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="4578">4578</th><td>  <em>bool</em> <dfn class="local col5 decl" id="785Src0Kill" title='Src0Kill' data-type='bool' data-ref="785Src0Kill" data-ref-filename="785Src0Kill">Src0Kill</dfn> = <a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="4579">4579</th><td></td></tr>
<tr><th id="4580">4580</th><td>  <b>if</b> (<a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="4581">4581</th><td>    <a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="4582">4582</th><td>  <b>else</b> <b>if</b> (<a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="4583">4583</th><td>    <a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <b>false</b>, <b>false</b>, <a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="4584">4584</th><td>    <a class="local col2 ref" href="#772Src0" title='Src0' data-ref="772Src0" data-ref-filename="772Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="4585">4585</th><td>  } <b>else</b></td></tr>
<tr><th id="4586">4586</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Should only have register or immediate operands"</q>);</td></tr>
<tr><th id="4587">4587</th><td></td></tr>
<tr><th id="4588">4588</th><td>  <a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#783Src0Reg" title='Src0Reg' data-ref="783Src0Reg" data-ref-filename="783Src0Reg">Src0Reg</a>, <b>false</b>, <b>false</b>, <a class="local col5 ref" href="#785Src0Kill" title='Src0Kill' data-ref="785Src0Kill" data-ref-filename="785Src0Kill">Src0Kill</a>);</td></tr>
<tr><th id="4589">4589</th><td>  <a class="local col4 ref" href="#774Src1" title='Src1' data-ref="774Src1" data-ref-filename="774Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col4 ref" href="#784Src0SubReg" title='Src0SubReg' data-ref="784Src0SubReg" data-ref-filename="784Src0SubReg">Src0SubReg</a>);</td></tr>
<tr><th id="4590">4590</th><td>  <a class="member fn" href="#_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::fixImplicitOperands' data-ref="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE">fixImplicitOperands</a>(<span class='refarg'><a class="local col8 ref" href="#768MI" title='MI' data-ref="768MI" data-ref-filename="768MI">MI</a></span>);</td></tr>
<tr><th id="4591">4591</th><td>}</td></tr>
<tr><th id="4592">4592</th><td></td></tr>
<tr><th id="4593">4593</th><td><i>// Legalize VOP3 operands. All operand types are supported for any operand</i></td></tr>
<tr><th id="4594">4594</th><td><i>// but only one literal constant and only starting from GFX10.</i></td></tr>
<tr><th id="4595">4595</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsVOP3' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsVOP3</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="786MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="786MRI" data-ref-filename="786MRI">MRI</dfn>,</td></tr>
<tr><th id="4596">4596</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="787MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="787MI" data-ref-filename="787MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4597">4597</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="788Opc" title='Opc' data-type='unsigned int' data-ref="788Opc" data-ref-filename="788Opc">Opc</dfn> = <a class="local col7 ref" href="#787MI" title='MI' data-ref="787MI" data-ref-filename="787MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="4598">4598</th><td></td></tr>
<tr><th id="4599">4599</th><td>  <em>int</em> <dfn class="local col9 decl" id="789VOP3Idx" title='VOP3Idx' data-type='int [3]' data-ref="789VOP3Idx" data-ref-filename="789VOP3Idx">VOP3Idx</dfn>[<var>3</var>] = {</td></tr>
<tr><th id="4600">4600</th><td>    <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#788Opc" title='Opc' data-ref="788Opc" data-ref-filename="788Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>),</td></tr>
<tr><th id="4601">4601</th><td>    <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#788Opc" title='Opc' data-ref="788Opc" data-ref-filename="788Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>),</td></tr>
<tr><th id="4602">4602</th><td>    <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#788Opc" title='Opc' data-ref="788Opc" data-ref-filename="788Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2" title='llvm::AMDGPU::OpName::src2' data-ref="llvm::AMDGPU::OpName::src2" data-ref-filename="llvm..AMDGPU..OpName..src2">src2</a>)</td></tr>
<tr><th id="4603">4603</th><td>  };</td></tr>
<tr><th id="4604">4604</th><td></td></tr>
<tr><th id="4605">4605</th><td>  <b>if</b> (<a class="local col8 ref" href="#788Opc" title='Opc' data-ref="788Opc" data-ref-filename="788Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_PERMLANE16_B32_e64" title='llvm::AMDGPU::V_PERMLANE16_B32_e64' data-ref="llvm::AMDGPU::V_PERMLANE16_B32_e64" data-ref-filename="llvm..AMDGPU..V_PERMLANE16_B32_e64">V_PERMLANE16_B32_e64</a> ||</td></tr>
<tr><th id="4606">4606</th><td>      <a class="local col8 ref" href="#788Opc" title='Opc' data-ref="788Opc" data-ref-filename="788Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_PERMLANEX16_B32_e64" title='llvm::AMDGPU::V_PERMLANEX16_B32_e64' data-ref="llvm::AMDGPU::V_PERMLANEX16_B32_e64" data-ref-filename="llvm..AMDGPU..V_PERMLANEX16_B32_e64">V_PERMLANEX16_B32_e64</a>) {</td></tr>
<tr><th id="4607">4607</th><td>    <i>// src1 and src2 must be scalar</i></td></tr>
<tr><th id="4608">4608</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="790Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="790Src1" data-ref-filename="790Src1">Src1</dfn> = <a class="local col7 ref" href="#787MI" title='MI' data-ref="787MI" data-ref-filename="787MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#789VOP3Idx" title='VOP3Idx' data-ref="789VOP3Idx" data-ref-filename="789VOP3Idx">VOP3Idx</a>[<var>1</var>]);</td></tr>
<tr><th id="4609">4609</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="791Src2" title='Src2' data-type='llvm::MachineOperand &amp;' data-ref="791Src2" data-ref-filename="791Src2">Src2</dfn> = <a class="local col7 ref" href="#787MI" title='MI' data-ref="787MI" data-ref-filename="787MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#789VOP3Idx" title='VOP3Idx' data-ref="789VOP3Idx" data-ref-filename="789VOP3Idx">VOP3Idx</a>[<var>2</var>]);</td></tr>
<tr><th id="4610">4610</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="792DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="792DL" data-ref-filename="792DL">DL</dfn> = <a class="local col7 ref" href="#787MI" title='MI' data-ref="787MI" data-ref-filename="787MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4611">4611</th><td>    <b>if</b> (<a class="local col0 ref" href="#790Src1" title='Src1' data-ref="790Src1" data-ref-filename="790Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col6 ref" href="#786MRI" title='MRI' data-ref="786MRI" data-ref-filename="786MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col0 ref" href="#790Src1" title='Src1' data-ref="790Src1" data-ref-filename="790Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="4612">4612</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="793Reg" title='Reg' data-type='llvm::Register' data-ref="793Reg" data-ref-filename="793Reg">Reg</dfn> = <a class="local col6 ref" href="#786MRI" title='MRI' data-ref="786MRI" data-ref-filename="786MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="4613">4613</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#787MI" title='MI' data-ref="787MI" data-ref-filename="787MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col7 ref" href="#787MI" title='MI' data-ref="787MI" data-ref-filename="787MI">MI</a></span>, <a class="local col2 ref" href="#792DL" title='DL' data-ref="792DL" data-ref-filename="792DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#793Reg" title='Reg' data-ref="793Reg" data-ref-filename="793Reg">Reg</a>)</td></tr>
<tr><th id="4614">4614</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#790Src1" title='Src1' data-ref="790Src1" data-ref-filename="790Src1">Src1</a>);</td></tr>
<tr><th id="4615">4615</th><td>      <a class="local col0 ref" href="#790Src1" title='Src1' data-ref="790Src1" data-ref-filename="790Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#793Reg" title='Reg' data-ref="793Reg" data-ref-filename="793Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="4616">4616</th><td>    }</td></tr>
<tr><th id="4617">4617</th><td>    <b>if</b> (<a class="local col1 ref" href="#791Src2" title='Src2' data-ref="791Src2" data-ref-filename="791Src2">Src2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col6 ref" href="#786MRI" title='MRI' data-ref="786MRI" data-ref-filename="786MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col1 ref" href="#791Src2" title='Src2' data-ref="791Src2" data-ref-filename="791Src2">Src2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="4618">4618</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="794Reg" title='Reg' data-type='llvm::Register' data-ref="794Reg" data-ref-filename="794Reg">Reg</dfn> = <a class="local col6 ref" href="#786MRI" title='MRI' data-ref="786MRI" data-ref-filename="786MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="4619">4619</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#787MI" title='MI' data-ref="787MI" data-ref-filename="787MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col7 ref" href="#787MI" title='MI' data-ref="787MI" data-ref-filename="787MI">MI</a></span>, <a class="local col2 ref" href="#792DL" title='DL' data-ref="792DL" data-ref-filename="792DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#794Reg" title='Reg' data-ref="794Reg" data-ref-filename="794Reg">Reg</a>)</td></tr>
<tr><th id="4620">4620</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#791Src2" title='Src2' data-ref="791Src2" data-ref-filename="791Src2">Src2</a>);</td></tr>
<tr><th id="4621">4621</th><td>      <a class="local col1 ref" href="#791Src2" title='Src2' data-ref="791Src2" data-ref-filename="791Src2">Src2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#794Reg" title='Reg' data-ref="794Reg" data-ref-filename="794Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="4622">4622</th><td>    }</td></tr>
<tr><th id="4623">4623</th><td>  }</td></tr>
<tr><th id="4624">4624</th><td></td></tr>
<tr><th id="4625">4625</th><td>  <i>// Find the one SGPR operand we are allowed to use.</i></td></tr>
<tr><th id="4626">4626</th><td>  <em>int</em> <dfn class="local col5 decl" id="795ConstantBusLimit" title='ConstantBusLimit' data-type='int' data-ref="795ConstantBusLimit" data-ref-filename="795ConstantBusLimit">ConstantBusLimit</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" data-ref-filename="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</a>(<a class="local col8 ref" href="#788Opc" title='Opc' data-ref="788Opc" data-ref-filename="788Opc">Opc</a>);</td></tr>
<tr><th id="4627">4627</th><td>  <em>int</em> <dfn class="local col6 decl" id="796LiteralLimit" title='LiteralLimit' data-type='int' data-ref="796LiteralLimit" data-ref-filename="796LiteralLimit">LiteralLimit</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv" title='llvm::GCNSubtarget::hasVOP3Literal' data-ref="_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv">hasVOP3Literal</a>() ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="4628">4628</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::SmallDenseSet" title='llvm::SmallDenseSet' data-ref="llvm::SmallDenseSet" data-ref-filename="llvm..SmallDenseSet">SmallDenseSet</a>&lt;<em>unsigned</em>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/DenseSet.h.html#286" title='llvm::SmallDenseSet&lt;unsigned int, 4, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::SmallDenseSet' data-ref="_ZN4llvm13SmallDenseSetIjLj4ENS_12DenseMapInfoIjEEEC1Ev" data-ref-filename="_ZN4llvm13SmallDenseSetIjLj4ENS_12DenseMapInfoIjEEEC1Ev"></a><dfn class="local col7 decl" id="797SGPRsUsed" title='SGPRsUsed' data-type='SmallDenseSet&lt;unsigned int&gt;' data-ref="797SGPRsUsed" data-ref-filename="797SGPRsUsed">SGPRsUsed</dfn>;</td></tr>
<tr><th id="4629">4629</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="798SGPRReg" title='SGPRReg' data-type='llvm::Register' data-ref="798SGPRReg" data-ref-filename="798SGPRReg">SGPRReg</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi" title='llvm::SIInstrInfo::findUsedSGPR' data-ref="_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi" data-ref-filename="_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi">findUsedSGPR</a>(<a class="local col7 ref" href="#787MI" title='MI' data-ref="787MI" data-ref-filename="787MI">MI</a>, <a class="local col9 ref" href="#789VOP3Idx" title='VOP3Idx' data-ref="789VOP3Idx" data-ref-filename="789VOP3Idx">VOP3Idx</a>);</td></tr>
<tr><th id="4630">4630</th><td>  <b>if</b> (<a class="local col8 ref" href="#798SGPRReg" title='SGPRReg' data-ref="798SGPRReg" data-ref-filename="798SGPRReg">SGPRReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="4631">4631</th><td>    <a class="local col7 ref" href="#797SGPRsUsed" title='SGPRsUsed' data-ref="797SGPRsUsed" data-ref-filename="797SGPRsUsed">SGPRsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#798SGPRReg" title='SGPRReg' data-ref="798SGPRReg" data-ref-filename="798SGPRReg">SGPRReg</a>);</td></tr>
<tr><th id="4632">4632</th><td>    --<a class="local col5 ref" href="#795ConstantBusLimit" title='ConstantBusLimit' data-ref="795ConstantBusLimit" data-ref-filename="795ConstantBusLimit">ConstantBusLimit</a>;</td></tr>
<tr><th id="4633">4633</th><td>  }</td></tr>
<tr><th id="4634">4634</th><td></td></tr>
<tr><th id="4635">4635</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="799i" title='i' data-type='unsigned int' data-ref="799i" data-ref-filename="799i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#799i" title='i' data-ref="799i" data-ref-filename="799i">i</a> &lt; <var>3</var>; ++<a class="local col9 ref" href="#799i" title='i' data-ref="799i" data-ref-filename="799i">i</a>) {</td></tr>
<tr><th id="4636">4636</th><td>    <em>int</em> <dfn class="local col0 decl" id="800Idx" title='Idx' data-type='int' data-ref="800Idx" data-ref-filename="800Idx">Idx</dfn> = <a class="local col9 ref" href="#789VOP3Idx" title='VOP3Idx' data-ref="789VOP3Idx" data-ref-filename="789VOP3Idx">VOP3Idx</a>[<a class="local col9 ref" href="#799i" title='i' data-ref="799i" data-ref-filename="799i">i</a>];</td></tr>
<tr><th id="4637">4637</th><td>    <b>if</b> (<a class="local col0 ref" href="#800Idx" title='Idx' data-ref="800Idx" data-ref-filename="800Idx">Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="4638">4638</th><td>      <b>break</b>;</td></tr>
<tr><th id="4639">4639</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="801MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="801MO" data-ref-filename="801MO">MO</dfn> = <a class="local col7 ref" href="#787MI" title='MI' data-ref="787MI" data-ref-filename="787MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#800Idx" title='Idx' data-ref="800Idx" data-ref-filename="800Idx">Idx</a>);</td></tr>
<tr><th id="4640">4640</th><td></td></tr>
<tr><th id="4641">4641</th><td>    <b>if</b> (!<a class="local col1 ref" href="#801MO" title='MO' data-ref="801MO" data-ref-filename="801MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="4642">4642</th><td>      <b>if</b> (!<a class="member fn" href="#_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</a>(<a class="local col1 ref" href="#801MO" title='MO' data-ref="801MO" data-ref-filename="801MO">MO</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#788Opc" title='Opc' data-ref="788Opc" data-ref-filename="788Opc">Opc</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col0 ref" href="#800Idx" title='Idx' data-ref="800Idx" data-ref-filename="800Idx">Idx</a>]))</td></tr>
<tr><th id="4643">4643</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4644">4644</th><td></td></tr>
<tr><th id="4645">4645</th><td>      <b>if</b> (<a class="local col6 ref" href="#796LiteralLimit" title='LiteralLimit' data-ref="796LiteralLimit" data-ref-filename="796LiteralLimit">LiteralLimit</a> &gt; <var>0</var> &amp;&amp; <a class="local col5 ref" href="#795ConstantBusLimit" title='ConstantBusLimit' data-ref="795ConstantBusLimit" data-ref-filename="795ConstantBusLimit">ConstantBusLimit</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="4646">4646</th><td>        --<a class="local col6 ref" href="#796LiteralLimit" title='LiteralLimit' data-ref="796LiteralLimit" data-ref-filename="796LiteralLimit">LiteralLimit</a>;</td></tr>
<tr><th id="4647">4647</th><td>        --<a class="local col5 ref" href="#795ConstantBusLimit" title='ConstantBusLimit' data-ref="795ConstantBusLimit" data-ref-filename="795ConstantBusLimit">ConstantBusLimit</a>;</td></tr>
<tr><th id="4648">4648</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4649">4649</th><td>      }</td></tr>
<tr><th id="4650">4650</th><td></td></tr>
<tr><th id="4651">4651</th><td>      --<a class="local col6 ref" href="#796LiteralLimit" title='LiteralLimit' data-ref="796LiteralLimit" data-ref-filename="796LiteralLimit">LiteralLimit</a>;</td></tr>
<tr><th id="4652">4652</th><td>      --<a class="local col5 ref" href="#795ConstantBusLimit" title='ConstantBusLimit' data-ref="795ConstantBusLimit" data-ref-filename="795ConstantBusLimit">ConstantBusLimit</a>;</td></tr>
<tr><th id="4653">4653</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col7 ref" href="#787MI" title='MI' data-ref="787MI" data-ref-filename="787MI">MI</a></span>, <a class="local col0 ref" href="#800Idx" title='Idx' data-ref="800Idx" data-ref-filename="800Idx">Idx</a>);</td></tr>
<tr><th id="4654">4654</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4655">4655</th><td>    }</td></tr>
<tr><th id="4656">4656</th><td></td></tr>
<tr><th id="4657">4657</th><td>    <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col6 ref" href="#786MRI" title='MRI' data-ref="786MRI" data-ref-filename="786MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col1 ref" href="#801MO" title='MO' data-ref="801MO" data-ref-filename="801MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="4658">4658</th><td>        !<a class="member fn" href="#_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</a>(<a class="local col7 ref" href="#787MI" title='MI' data-ref="787MI" data-ref-filename="787MI">MI</a>, <a class="local col0 ref" href="#800Idx" title='Idx' data-ref="800Idx" data-ref-filename="800Idx">Idx</a>, &amp;<a class="local col1 ref" href="#801MO" title='MO' data-ref="801MO" data-ref-filename="801MO">MO</a>)) {</td></tr>
<tr><th id="4659">4659</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col7 ref" href="#787MI" title='MI' data-ref="787MI" data-ref-filename="787MI">MI</a></span>, <a class="local col0 ref" href="#800Idx" title='Idx' data-ref="800Idx" data-ref-filename="800Idx">Idx</a>);</td></tr>
<tr><th id="4660">4660</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4661">4661</th><td>    }</td></tr>
<tr><th id="4662">4662</th><td></td></tr>
<tr><th id="4663">4663</th><td>    <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col6 ref" href="#786MRI" title='MRI' data-ref="786MRI" data-ref-filename="786MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col1 ref" href="#801MO" title='MO' data-ref="801MO" data-ref-filename="801MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="4664">4664</th><td>      <b>continue</b>; <i>// VGPRs are legal</i></td></tr>
<tr><th id="4665">4665</th><td></td></tr>
<tr><th id="4666">4666</th><td>    <i>// We can use one SGPR in each VOP3 instruction prior to GFX10</i></td></tr>
<tr><th id="4667">4667</th><td><i>    // and two starting from GFX10.</i></td></tr>
<tr><th id="4668">4668</th><td>    <b>if</b> (<a class="local col7 ref" href="#797SGPRsUsed" title='SGPRsUsed' data-ref="797SGPRsUsed" data-ref-filename="797SGPRsUsed">SGPRsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#801MO" title='MO' data-ref="801MO" data-ref-filename="801MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="4669">4669</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4670">4670</th><td>    <b>if</b> (<a class="local col5 ref" href="#795ConstantBusLimit" title='ConstantBusLimit' data-ref="795ConstantBusLimit" data-ref-filename="795ConstantBusLimit">ConstantBusLimit</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="4671">4671</th><td>      <a class="local col7 ref" href="#797SGPRsUsed" title='SGPRsUsed' data-ref="797SGPRsUsed" data-ref-filename="797SGPRsUsed">SGPRsUsed</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#801MO" title='MO' data-ref="801MO" data-ref-filename="801MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4672">4672</th><td>      --<a class="local col5 ref" href="#795ConstantBusLimit" title='ConstantBusLimit' data-ref="795ConstantBusLimit" data-ref-filename="795ConstantBusLimit">ConstantBusLimit</a>;</td></tr>
<tr><th id="4673">4673</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4674">4674</th><td>    }</td></tr>
<tr><th id="4675">4675</th><td></td></tr>
<tr><th id="4676">4676</th><td>    <i>// If we make it this far, then the operand is not legal and we must</i></td></tr>
<tr><th id="4677">4677</th><td><i>    // legalize it.</i></td></tr>
<tr><th id="4678">4678</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col7 ref" href="#787MI" title='MI' data-ref="787MI" data-ref-filename="787MI">MI</a></span>, <a class="local col0 ref" href="#800Idx" title='Idx' data-ref="800Idx" data-ref-filename="800Idx">Idx</a>);</td></tr>
<tr><th id="4679">4679</th><td>  }</td></tr>
<tr><th id="4680">4680</th><td>}</td></tr>
<tr><th id="4681">4681</th><td></td></tr>
<tr><th id="4682">4682</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::readlaneVGPRToSGPR' data-ref="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE">readlaneVGPRToSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="802SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="802SrcReg" data-ref-filename="802SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="803UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="803UseMI" data-ref-filename="803UseMI">UseMI</dfn>,</td></tr>
<tr><th id="4683">4683</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="804MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="804MRI" data-ref-filename="804MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4684">4684</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="805VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="805VRC" data-ref-filename="805VRC">VRC</dfn> = <a class="local col4 ref" href="#804MRI" title='MRI' data-ref="804MRI" data-ref-filename="804MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#802SrcReg" title='SrcReg' data-ref="802SrcReg" data-ref-filename="802SrcReg">SrcReg</a>);</td></tr>
<tr><th id="4685">4685</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="806SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="806SRC" data-ref-filename="806SRC">SRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE">getEquivalentSGPRClass</a>(<a class="local col5 ref" href="#805VRC" title='VRC' data-ref="805VRC" data-ref-filename="805VRC">VRC</a>);</td></tr>
<tr><th id="4686">4686</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="807DstReg" title='DstReg' data-type='llvm::Register' data-ref="807DstReg" data-ref-filename="807DstReg">DstReg</dfn> = <a class="local col4 ref" href="#804MRI" title='MRI' data-ref="804MRI" data-ref-filename="804MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#806SRC" title='SRC' data-ref="806SRC" data-ref-filename="806SRC">SRC</a>);</td></tr>
<tr><th id="4687">4687</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="808SubRegs" title='SubRegs' data-type='unsigned int' data-ref="808SubRegs" data-ref-filename="808SubRegs">SubRegs</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col5 ref" href="#805VRC" title='VRC' data-ref="805VRC" data-ref-filename="805VRC">VRC</a>) / <var>32</var>;</td></tr>
<tr><th id="4688">4688</th><td></td></tr>
<tr><th id="4689">4689</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col5 ref" href="#805VRC" title='VRC' data-ref="805VRC" data-ref-filename="805VRC">VRC</a>)) {</td></tr>
<tr><th id="4690">4690</th><td>    <a class="local col5 ref" href="#805VRC" title='VRC' data-ref="805VRC" data-ref-filename="805VRC">VRC</a> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</a>(<a class="local col5 ref" href="#805VRC" title='VRC' data-ref="805VRC" data-ref-filename="805VRC">VRC</a>);</td></tr>
<tr><th id="4691">4691</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="809NewSrcReg" title='NewSrcReg' data-type='llvm::Register' data-ref="809NewSrcReg" data-ref-filename="809NewSrcReg">NewSrcReg</dfn> = <a class="local col4 ref" href="#804MRI" title='MRI' data-ref="804MRI" data-ref-filename="804MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#805VRC" title='VRC' data-ref="805VRC" data-ref-filename="805VRC">VRC</a>);</td></tr>
<tr><th id="4692">4692</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#803UseMI" title='UseMI' data-ref="803UseMI" data-ref-filename="803UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col3 ref" href="#803UseMI" title='UseMI' data-ref="803UseMI" data-ref-filename="803UseMI">UseMI</a></span>, <a class="local col3 ref" href="#803UseMI" title='UseMI' data-ref="803UseMI" data-ref-filename="803UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="4693">4693</th><td>            <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#809NewSrcReg" title='NewSrcReg' data-ref="809NewSrcReg" data-ref-filename="809NewSrcReg">NewSrcReg</a>)</td></tr>
<tr><th id="4694">4694</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#802SrcReg" title='SrcReg' data-ref="802SrcReg" data-ref-filename="802SrcReg">SrcReg</a>);</td></tr>
<tr><th id="4695">4695</th><td>    <a class="local col2 ref" href="#802SrcReg" title='SrcReg' data-ref="802SrcReg" data-ref-filename="802SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col9 ref" href="#809NewSrcReg" title='NewSrcReg' data-ref="809NewSrcReg" data-ref-filename="809NewSrcReg">NewSrcReg</a>;</td></tr>
<tr><th id="4696">4696</th><td>  }</td></tr>
<tr><th id="4697">4697</th><td></td></tr>
<tr><th id="4698">4698</th><td>  <b>if</b> (<a class="local col8 ref" href="#808SubRegs" title='SubRegs' data-ref="808SubRegs" data-ref-filename="808SubRegs">SubRegs</a> == <var>1</var>) {</td></tr>
<tr><th id="4699">4699</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#803UseMI" title='UseMI' data-ref="803UseMI" data-ref-filename="803UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col3 ref" href="#803UseMI" title='UseMI' data-ref="803UseMI" data-ref-filename="803UseMI">UseMI</a></span>, <a class="local col3 ref" href="#803UseMI" title='UseMI' data-ref="803UseMI" data-ref-filename="803UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="4700">4700</th><td>            <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#807DstReg" title='DstReg' data-ref="807DstReg" data-ref-filename="807DstReg">DstReg</a>)</td></tr>
<tr><th id="4701">4701</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#802SrcReg" title='SrcReg' data-ref="802SrcReg" data-ref-filename="802SrcReg">SrcReg</a>);</td></tr>
<tr><th id="4702">4702</th><td>    <b>return</b> <a class="local col7 ref" href="#807DstReg" title='DstReg' data-ref="807DstReg" data-ref-filename="807DstReg">DstReg</a>;</td></tr>
<tr><th id="4703">4703</th><td>  }</td></tr>
<tr><th id="4704">4704</th><td></td></tr>
<tr><th id="4705">4705</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="810SRegs" title='SRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="810SRegs" data-ref-filename="810SRegs">SRegs</dfn>;</td></tr>
<tr><th id="4706">4706</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="811i" title='i' data-type='unsigned int' data-ref="811i" data-ref-filename="811i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#811i" title='i' data-ref="811i" data-ref-filename="811i">i</a> &lt; <a class="local col8 ref" href="#808SubRegs" title='SubRegs' data-ref="808SubRegs" data-ref-filename="808SubRegs">SubRegs</a>; ++<a class="local col1 ref" href="#811i" title='i' data-ref="811i" data-ref-filename="811i">i</a>) {</td></tr>
<tr><th id="4707">4707</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="812SGPR" title='SGPR' data-type='llvm::Register' data-ref="812SGPR" data-ref-filename="812SGPR">SGPR</dfn> = <a class="local col4 ref" href="#804MRI" title='MRI' data-ref="804MRI" data-ref-filename="804MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>);</td></tr>
<tr><th id="4708">4708</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#803UseMI" title='UseMI' data-ref="803UseMI" data-ref-filename="803UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col3 ref" href="#803UseMI" title='UseMI' data-ref="803UseMI" data-ref-filename="803UseMI">UseMI</a></span>, <a class="local col3 ref" href="#803UseMI" title='UseMI' data-ref="803UseMI" data-ref-filename="803UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="4709">4709</th><td>            <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#812SGPR" title='SGPR' data-ref="812SGPR" data-ref-filename="812SGPR">SGPR</a>)</td></tr>
<tr><th id="4710">4710</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#802SrcReg" title='SrcReg' data-ref="802SrcReg" data-ref-filename="802SrcReg">SrcReg</a>, <var>0</var>, <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" title='llvm::SIRegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" data-ref-filename="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj">getSubRegFromChannel</a>(<a class="local col1 ref" href="#811i" title='i' data-ref="811i" data-ref-filename="811i">i</a>));</td></tr>
<tr><th id="4711">4711</th><td>    <a class="local col0 ref" href="#810SRegs" title='SRegs' data-ref="810SRegs" data-ref-filename="810SRegs">SRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#812SGPR" title='SGPR' data-ref="812SGPR" data-ref-filename="812SGPR">SGPR</a>);</td></tr>
<tr><th id="4712">4712</th><td>  }</td></tr>
<tr><th id="4713">4713</th><td></td></tr>
<tr><th id="4714">4714</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="813MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="813MIB" data-ref-filename="813MIB">MIB</dfn> =</td></tr>
<tr><th id="4715">4715</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#803UseMI" title='UseMI' data-ref="803UseMI" data-ref-filename="803UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col3 ref" href="#803UseMI" title='UseMI' data-ref="803UseMI" data-ref-filename="803UseMI">UseMI</a></span>, <a class="local col3 ref" href="#803UseMI" title='UseMI' data-ref="803UseMI" data-ref-filename="803UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="4716">4716</th><td>              <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#807DstReg" title='DstReg' data-ref="807DstReg" data-ref-filename="807DstReg">DstReg</a>);</td></tr>
<tr><th id="4717">4717</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="814i" title='i' data-type='unsigned int' data-ref="814i" data-ref-filename="814i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#814i" title='i' data-ref="814i" data-ref-filename="814i">i</a> &lt; <a class="local col8 ref" href="#808SubRegs" title='SubRegs' data-ref="808SubRegs" data-ref-filename="808SubRegs">SubRegs</a>; ++<a class="local col4 ref" href="#814i" title='i' data-ref="814i" data-ref-filename="814i">i</a>) {</td></tr>
<tr><th id="4718">4718</th><td>    <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#810SRegs" title='SRegs' data-ref="810SRegs" data-ref-filename="810SRegs">SRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#814i" title='i' data-ref="814i" data-ref-filename="814i">i</a>]</a>);</td></tr>
<tr><th id="4719">4719</th><td>    <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" title='llvm::SIRegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" data-ref-filename="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj">getSubRegFromChannel</a>(<a class="local col4 ref" href="#814i" title='i' data-ref="814i" data-ref-filename="814i">i</a>));</td></tr>
<tr><th id="4720">4720</th><td>  }</td></tr>
<tr><th id="4721">4721</th><td>  <b>return</b> <a class="local col7 ref" href="#807DstReg" title='DstReg' data-ref="807DstReg" data-ref-filename="807DstReg">DstReg</a>;</td></tr>
<tr><th id="4722">4722</th><td>}</td></tr>
<tr><th id="4723">4723</th><td></td></tr>
<tr><th id="4724">4724</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsSMRD' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsSMRD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="815MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="815MRI" data-ref-filename="815MRI">MRI</dfn>,</td></tr>
<tr><th id="4725">4725</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="816MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="816MI" data-ref-filename="816MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4726">4726</th><td></td></tr>
<tr><th id="4727">4727</th><td>  <i>// If the pointer is store in VGPRs, then we need to move them to</i></td></tr>
<tr><th id="4728">4728</th><td><i>  // SGPRs using v_readfirstlane.  This is safe because we only select</i></td></tr>
<tr><th id="4729">4729</th><td><i>  // loads with uniform pointers to SMRD instruction so we know the</i></td></tr>
<tr><th id="4730">4730</th><td><i>  // pointer value is uniform.</i></td></tr>
<tr><th id="4731">4731</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="817SBase" title='SBase' data-type='llvm::MachineOperand *' data-ref="817SBase" data-ref-filename="817SBase">SBase</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col6 ref" href="#816MI" title='MI' data-ref="816MI" data-ref-filename="816MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::sbase" title='llvm::AMDGPU::OpName::sbase' data-ref="llvm::AMDGPU::OpName::sbase" data-ref-filename="llvm..AMDGPU..OpName..sbase">sbase</a>);</td></tr>
<tr><th id="4732">4732</th><td>  <b>if</b> (<a class="local col7 ref" href="#817SBase" title='SBase' data-ref="817SBase" data-ref-filename="817SBase">SBase</a> &amp;&amp; !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col5 ref" href="#815MRI" title='MRI' data-ref="815MRI" data-ref-filename="815MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col7 ref" href="#817SBase" title='SBase' data-ref="817SBase" data-ref-filename="817SBase">SBase</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="4733">4733</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="818SGPR" title='SGPR' data-type='llvm::Register' data-ref="818SGPR" data-ref-filename="818SGPR">SGPR</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::readlaneVGPRToSGPR' data-ref="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE">readlaneVGPRToSGPR</a>(<a class="local col7 ref" href="#817SBase" title='SBase' data-ref="817SBase" data-ref-filename="817SBase">SBase</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col6 ref" href="#816MI" title='MI' data-ref="816MI" data-ref-filename="816MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#815MRI" title='MRI' data-ref="815MRI" data-ref-filename="815MRI">MRI</a></span>);</td></tr>
<tr><th id="4734">4734</th><td>    <a class="local col7 ref" href="#817SBase" title='SBase' data-ref="817SBase" data-ref-filename="817SBase">SBase</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#818SGPR" title='SGPR' data-ref="818SGPR" data-ref-filename="818SGPR">SGPR</a>);</td></tr>
<tr><th id="4735">4735</th><td>  }</td></tr>
<tr><th id="4736">4736</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="819SOff" title='SOff' data-type='llvm::MachineOperand *' data-ref="819SOff" data-ref-filename="819SOff">SOff</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col6 ref" href="#816MI" title='MI' data-ref="816MI" data-ref-filename="816MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::soff" title='llvm::AMDGPU::OpName::soff' data-ref="llvm::AMDGPU::OpName::soff" data-ref-filename="llvm..AMDGPU..OpName..soff">soff</a>);</td></tr>
<tr><th id="4737">4737</th><td>  <b>if</b> (<a class="local col9 ref" href="#819SOff" title='SOff' data-ref="819SOff" data-ref-filename="819SOff">SOff</a> &amp;&amp; !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col5 ref" href="#815MRI" title='MRI' data-ref="815MRI" data-ref-filename="815MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col9 ref" href="#819SOff" title='SOff' data-ref="819SOff" data-ref-filename="819SOff">SOff</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="4738">4738</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="820SGPR" title='SGPR' data-type='llvm::Register' data-ref="820SGPR" data-ref-filename="820SGPR">SGPR</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::readlaneVGPRToSGPR' data-ref="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE">readlaneVGPRToSGPR</a>(<a class="local col9 ref" href="#819SOff" title='SOff' data-ref="819SOff" data-ref-filename="819SOff">SOff</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col6 ref" href="#816MI" title='MI' data-ref="816MI" data-ref-filename="816MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#815MRI" title='MRI' data-ref="815MRI" data-ref-filename="815MRI">MRI</a></span>);</td></tr>
<tr><th id="4739">4739</th><td>    <a class="local col9 ref" href="#819SOff" title='SOff' data-ref="819SOff" data-ref-filename="819SOff">SOff</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#820SGPR" title='SGPR' data-ref="820SGPR" data-ref-filename="820SGPR">SGPR</a>);</td></tr>
<tr><th id="4740">4740</th><td>  }</td></tr>
<tr><th id="4741">4741</th><td>}</td></tr>
<tr><th id="4742">4742</th><td></td></tr>
<tr><th id="4743">4743</th><td><i>// FIXME: Remove this when SelectionDAG is obsoleted.</i></td></tr>
<tr><th id="4744">4744</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo20legalizeOperandsFLATERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsFLAT' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsFLATERNS_19MachineRegisterInfoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo20legalizeOperandsFLATERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsFLAT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="821MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="821MRI" data-ref-filename="821MRI">MRI</dfn>,</td></tr>
<tr><th id="4745">4745</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="822MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="822MI" data-ref-filename="822MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4746">4746</th><td>  <b>if</b> (!<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSegmentSpecificFLAT' data-ref="_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE">isSegmentSpecificFLAT</a>(<a class="local col2 ref" href="#822MI" title='MI' data-ref="822MI" data-ref-filename="822MI">MI</a>))</td></tr>
<tr><th id="4747">4747</th><td>    <b>return</b>;</td></tr>
<tr><th id="4748">4748</th><td></td></tr>
<tr><th id="4749">4749</th><td>  <i>// Fixup SGPR operands in VGPRs. We only select these when the DAG divergence</i></td></tr>
<tr><th id="4750">4750</th><td><i>  // thinks they are uniform, so a readfirstlane should be valid.</i></td></tr>
<tr><th id="4751">4751</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="823SAddr" title='SAddr' data-type='llvm::MachineOperand *' data-ref="823SAddr" data-ref-filename="823SAddr">SAddr</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col2 ref" href="#822MI" title='MI' data-ref="822MI" data-ref-filename="822MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::saddr" title='llvm::AMDGPU::OpName::saddr' data-ref="llvm::AMDGPU::OpName::saddr" data-ref-filename="llvm..AMDGPU..OpName..saddr">saddr</a>);</td></tr>
<tr><th id="4752">4752</th><td>  <b>if</b> (!<a class="local col3 ref" href="#823SAddr" title='SAddr' data-ref="823SAddr" data-ref-filename="823SAddr">SAddr</a> || <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col1 ref" href="#821MRI" title='MRI' data-ref="821MRI" data-ref-filename="821MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col3 ref" href="#823SAddr" title='SAddr' data-ref="823SAddr" data-ref-filename="823SAddr">SAddr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="4753">4753</th><td>    <b>return</b>;</td></tr>
<tr><th id="4754">4754</th><td></td></tr>
<tr><th id="4755">4755</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="824ToSGPR" title='ToSGPR' data-type='llvm::Register' data-ref="824ToSGPR" data-ref-filename="824ToSGPR">ToSGPR</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::readlaneVGPRToSGPR' data-ref="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE">readlaneVGPRToSGPR</a>(<a class="local col3 ref" href="#823SAddr" title='SAddr' data-ref="823SAddr" data-ref-filename="823SAddr">SAddr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col2 ref" href="#822MI" title='MI' data-ref="822MI" data-ref-filename="822MI">MI</a></span>, <span class='refarg'><a class="local col1 ref" href="#821MRI" title='MRI' data-ref="821MRI" data-ref-filename="821MRI">MRI</a></span>);</td></tr>
<tr><th id="4756">4756</th><td>  <a class="local col3 ref" href="#823SAddr" title='SAddr' data-ref="823SAddr" data-ref-filename="823SAddr">SAddr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#824ToSGPR" title='ToSGPR' data-ref="824ToSGPR" data-ref-filename="824ToSGPR">ToSGPR</a>);</td></tr>
<tr><th id="4757">4757</th><td>}</td></tr>
<tr><th id="4758">4758</th><td></td></tr>
<tr><th id="4759">4759</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" title='llvm::SIInstrInfo::legalizeGenericOperand' data-ref="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" data-ref-filename="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486">legalizeGenericOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="825InsertMBB" title='InsertMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="825InsertMBB" data-ref-filename="825InsertMBB">InsertMBB</dfn>,</td></tr>
<tr><th id="4760">4760</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="826I" title='I' data-type='MachineBasicBlock::iterator' data-ref="826I" data-ref-filename="826I">I</dfn>,</td></tr>
<tr><th id="4761">4761</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="827DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="827DstRC" data-ref-filename="827DstRC">DstRC</dfn>,</td></tr>
<tr><th id="4762">4762</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="828Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="828Op" data-ref-filename="828Op">Op</dfn>,</td></tr>
<tr><th id="4763">4763</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="829MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="829MRI" data-ref-filename="829MRI">MRI</dfn>,</td></tr>
<tr><th id="4764">4764</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="830DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="830DL" data-ref-filename="830DL">DL</dfn>) <em>const</em> {</td></tr>
<tr><th id="4765">4765</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="831OpReg" title='OpReg' data-type='llvm::Register' data-ref="831OpReg" data-ref-filename="831OpReg">OpReg</dfn> = <a class="local col8 ref" href="#828Op" title='Op' data-ref="828Op" data-ref-filename="828Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4766">4766</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="832OpSubReg" title='OpSubReg' data-type='unsigned int' data-ref="832OpSubReg" data-ref-filename="832OpSubReg">OpSubReg</dfn> = <a class="local col8 ref" href="#828Op" title='Op' data-ref="828Op" data-ref-filename="828Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="4767">4767</th><td></td></tr>
<tr><th id="4768">4768</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="833OpRC" title='OpRC' data-type='const llvm::TargetRegisterClass *' data-ref="833OpRC" data-ref-filename="833OpRC">OpRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="virtual ref fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::AMDGPUGenRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(</td></tr>
<tr><th id="4769">4769</th><td>      <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE">getRegClassForReg</a>(<a class="local col9 ref" href="#829MRI" title='MRI' data-ref="829MRI" data-ref-filename="829MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#831OpReg" title='OpReg' data-ref="831OpReg" data-ref-filename="831OpReg">OpReg</a>), <a class="local col2 ref" href="#832OpSubReg" title='OpSubReg' data-ref="832OpSubReg" data-ref-filename="832OpSubReg">OpSubReg</a>);</td></tr>
<tr><th id="4770">4770</th><td></td></tr>
<tr><th id="4771">4771</th><td>  <i>// Check if operand is already the correct register class.</i></td></tr>
<tr><th id="4772">4772</th><td>  <b>if</b> (<a class="local col7 ref" href="#827DstRC" title='DstRC' data-ref="827DstRC" data-ref-filename="827DstRC">DstRC</a> == <a class="local col3 ref" href="#833OpRC" title='OpRC' data-ref="833OpRC" data-ref-filename="833OpRC">OpRC</a>)</td></tr>
<tr><th id="4773">4773</th><td>    <b>return</b>;</td></tr>
<tr><th id="4774">4774</th><td></td></tr>
<tr><th id="4775">4775</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="834DstReg" title='DstReg' data-type='llvm::Register' data-ref="834DstReg" data-ref-filename="834DstReg">DstReg</dfn> = <a class="local col9 ref" href="#829MRI" title='MRI' data-ref="829MRI" data-ref-filename="829MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#827DstRC" title='DstRC' data-ref="827DstRC" data-ref-filename="827DstRC">DstRC</a>);</td></tr>
<tr><th id="4776">4776</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="835Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="835Copy" data-ref-filename="835Copy">Copy</dfn> =</td></tr>
<tr><th id="4777">4777</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#825InsertMBB" title='InsertMBB' data-ref="825InsertMBB" data-ref-filename="825InsertMBB">InsertMBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#826I" title='I' data-ref="826I" data-ref-filename="826I">I</a>, <a class="local col0 ref" href="#830DL" title='DL' data-ref="830DL" data-ref-filename="830DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#834DstReg" title='DstReg' data-ref="834DstReg" data-ref-filename="834DstReg">DstReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#828Op" title='Op' data-ref="828Op" data-ref-filename="828Op">Op</a>);</td></tr>
<tr><th id="4778">4778</th><td></td></tr>
<tr><th id="4779">4779</th><td>  <a class="local col8 ref" href="#828Op" title='Op' data-ref="828Op" data-ref-filename="828Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#834DstReg" title='DstReg' data-ref="834DstReg" data-ref-filename="834DstReg">DstReg</a>);</td></tr>
<tr><th id="4780">4780</th><td>  <a class="local col8 ref" href="#828Op" title='Op' data-ref="828Op" data-ref-filename="828Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="4781">4781</th><td></td></tr>
<tr><th id="4782">4782</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="836Def" title='Def' data-type='llvm::MachineInstr *' data-ref="836Def" data-ref-filename="836Def">Def</dfn> = <a class="local col9 ref" href="#829MRI" title='MRI' data-ref="829MRI" data-ref-filename="829MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#831OpReg" title='OpReg' data-ref="831OpReg" data-ref-filename="831OpReg">OpReg</a>);</td></tr>
<tr><th id="4783">4783</th><td>  <b>if</b> (!<a class="local col6 ref" href="#836Def" title='Def' data-ref="836Def" data-ref-filename="836Def">Def</a>)</td></tr>
<tr><th id="4784">4784</th><td>    <b>return</b>;</td></tr>
<tr><th id="4785">4785</th><td></td></tr>
<tr><th id="4786">4786</th><td>  <i>// Try to eliminate the copy if it is copying an immediate value.</i></td></tr>
<tr><th id="4787">4787</th><td>  <b>if</b> (<a class="local col6 ref" href="#836Def" title='Def' data-ref="836Def" data-ref-filename="836Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>() &amp;&amp; <a class="local col7 ref" href="#827DstRC" title='DstRC' data-ref="827DstRC" data-ref-filename="827DstRC">DstRC</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_1RegClass" title='llvm::AMDGPU::VReg_1RegClass' data-ref="llvm::AMDGPU::VReg_1RegClass" data-ref-filename="llvm..AMDGPU..VReg_1RegClass">VReg_1RegClass</a>)</td></tr>
<tr><th id="4788">4788</th><td>    <a class="virtual member fn" href="#_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::FoldImmediate' data-ref="_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE">FoldImmediate</a>(<span class='refarg'>*<a class="local col5 ref" href="#835Copy" title='Copy' data-ref="835Copy" data-ref-filename="835Copy">Copy</a></span>, <span class='refarg'>*<a class="local col6 ref" href="#836Def" title='Def' data-ref="836Def" data-ref-filename="836Def">Def</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#831OpReg" title='OpReg' data-ref="831OpReg" data-ref-filename="831OpReg">OpReg</a>, &amp;<a class="local col9 ref" href="#829MRI" title='MRI' data-ref="829MRI" data-ref-filename="829MRI">MRI</a>);</td></tr>
<tr><th id="4789">4789</th><td></td></tr>
<tr><th id="4790">4790</th><td>  <em>bool</em> <dfn class="local col7 decl" id="837ImpDef" title='ImpDef' data-type='bool' data-ref="837ImpDef" data-ref-filename="837ImpDef">ImpDef</dfn> = <a class="local col6 ref" href="#836Def" title='Def' data-ref="836Def" data-ref-filename="836Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv" data-ref-filename="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>();</td></tr>
<tr><th id="4791">4791</th><td>  <b>while</b> (!<a class="local col7 ref" href="#837ImpDef" title='ImpDef' data-ref="837ImpDef" data-ref-filename="837ImpDef">ImpDef</a> &amp;&amp; <a class="local col6 ref" href="#836Def" title='Def' data-ref="836Def" data-ref-filename="836Def">Def</a> &amp;&amp; <a class="local col6 ref" href="#836Def" title='Def' data-ref="836Def" data-ref-filename="836Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="4792">4792</th><td>    <b>if</b> (<a class="local col6 ref" href="#836Def" title='Def' data-ref="836Def" data-ref-filename="836Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>())</td></tr>
<tr><th id="4793">4793</th><td>      <b>break</b>;</td></tr>
<tr><th id="4794">4794</th><td>    <a class="local col6 ref" href="#836Def" title='Def' data-ref="836Def" data-ref-filename="836Def">Def</a> = <a class="local col9 ref" href="#829MRI" title='MRI' data-ref="829MRI" data-ref-filename="829MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col6 ref" href="#836Def" title='Def' data-ref="836Def" data-ref-filename="836Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4795">4795</th><td>    <a class="local col7 ref" href="#837ImpDef" title='ImpDef' data-ref="837ImpDef" data-ref-filename="837ImpDef">ImpDef</a> = <a class="local col6 ref" href="#836Def" title='Def' data-ref="836Def" data-ref-filename="836Def">Def</a> &amp;&amp; <a class="local col6 ref" href="#836Def" title='Def' data-ref="836Def" data-ref-filename="836Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv" data-ref-filename="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>();</td></tr>
<tr><th id="4796">4796</th><td>  }</td></tr>
<tr><th id="4797">4797</th><td>  <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col7 ref" href="#827DstRC" title='DstRC' data-ref="827DstRC" data-ref-filename="827DstRC">DstRC</a>) &amp;&amp; !<a class="local col5 ref" href="#835Copy" title='Copy' data-ref="835Copy" data-ref-filename="835Copy">Copy</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, &amp;<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>) &amp;&amp;</td></tr>
<tr><th id="4798">4798</th><td>      !<a class="local col7 ref" href="#837ImpDef" title='ImpDef' data-ref="837ImpDef" data-ref-filename="837ImpDef">ImpDef</a>)</td></tr>
<tr><th id="4799">4799</th><td>    <a class="local col5 ref" href="#835Copy" title='Copy' data-ref="835Copy" data-ref-filename="835Copy">Copy</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="4800">4800</th><td>}</td></tr>
<tr><th id="4801">4801</th><td></td></tr>
<tr><th id="4802">4802</th><td><i  data-doc="_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE">// Emit the actual waterfall loop, executing the wrapped instruction for each</i></td></tr>
<tr><th id="4803">4803</th><td><i  data-doc="_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE">// unique value of \p Rsrc across all lanes. In the best case we execute 1</i></td></tr>
<tr><th id="4804">4804</th><td><i  data-doc="_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE">// iteration, in the worst case we execute 64 (once per lane).</i></td></tr>
<tr><th id="4805">4805</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="4806">4806</th><td><dfn class="tu decl def fn" id="_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE" title='emitLoadSRsrcFromVGPRLoop' data-type='void emitLoadSRsrcFromVGPRLoop(const llvm::SIInstrInfo &amp; TII, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineBasicBlock &amp; OrigBB, llvm::MachineBasicBlock &amp; LoopBB, const llvm::DebugLoc &amp; DL, llvm::MachineOperand &amp; Rsrc)' data-ref="_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE" data-ref-filename="_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE">emitLoadSRsrcFromVGPRLoop</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col8 decl" id="838TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="838TII" data-ref-filename="838TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="839MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="839MRI" data-ref-filename="839MRI">MRI</dfn>,</td></tr>
<tr><th id="4807">4807</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="840OrigBB" title='OrigBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="840OrigBB" data-ref-filename="840OrigBB">OrigBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="841LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="841LoopBB" data-ref-filename="841LoopBB">LoopBB</dfn>,</td></tr>
<tr><th id="4808">4808</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="842DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="842DL" data-ref-filename="842DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="843Rsrc" title='Rsrc' data-type='llvm::MachineOperand &amp;' data-ref="843Rsrc" data-ref-filename="843Rsrc">Rsrc</dfn>) {</td></tr>
<tr><th id="4809">4809</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="844MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="844MF" data-ref-filename="844MF">MF</dfn> = *<a class="local col0 ref" href="#840OrigBB" title='OrigBB' data-ref="840OrigBB" data-ref-filename="840OrigBB">OrigBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4810">4810</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="845ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="845ST" data-ref-filename="845ST">ST</dfn> = <a class="local col4 ref" href="#844MF" title='MF' data-ref="844MF" data-ref-filename="844MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="4811">4811</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col6 decl" id="846TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="846TRI" data-ref-filename="846TRI">TRI</dfn> = <a class="local col5 ref" href="#845ST" title='ST' data-ref="845ST" data-ref-filename="845ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="4812">4812</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="847Exec" title='Exec' data-type='unsigned int' data-ref="847Exec" data-ref-filename="847Exec">Exec</dfn> = <a class="local col5 ref" href="#845ST" title='ST' data-ref="845ST" data-ref-filename="845ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="4813">4813</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="848SaveExecOpc" title='SaveExecOpc' data-type='unsigned int' data-ref="848SaveExecOpc" data-ref-filename="848SaveExecOpc">SaveExecOpc</dfn> =</td></tr>
<tr><th id="4814">4814</th><td>      <a class="local col5 ref" href="#845ST" title='ST' data-ref="845ST" data-ref-filename="845ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_SAVEEXEC_B32" title='llvm::AMDGPU::S_AND_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_AND_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_AND_SAVEEXEC_B32">S_AND_SAVEEXEC_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_SAVEEXEC_B64" title='llvm::AMDGPU::S_AND_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_AND_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_AND_SAVEEXEC_B64">S_AND_SAVEEXEC_B64</a>;</td></tr>
<tr><th id="4815">4815</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="849XorTermOpc" title='XorTermOpc' data-type='unsigned int' data-ref="849XorTermOpc" data-ref-filename="849XorTermOpc">XorTermOpc</dfn> =</td></tr>
<tr><th id="4816">4816</th><td>      <a class="local col5 ref" href="#845ST" title='ST' data-ref="845ST" data-ref-filename="845ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32_term" title='llvm::AMDGPU::S_XOR_B32_term' data-ref="llvm::AMDGPU::S_XOR_B32_term" data-ref-filename="llvm..AMDGPU..S_XOR_B32_term">S_XOR_B32_term</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64_term" title='llvm::AMDGPU::S_XOR_B64_term' data-ref="llvm::AMDGPU::S_XOR_B64_term" data-ref-filename="llvm..AMDGPU..S_XOR_B64_term">S_XOR_B64_term</a>;</td></tr>
<tr><th id="4817">4817</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="850AndOpc" title='AndOpc' data-type='unsigned int' data-ref="850AndOpc" data-ref-filename="850AndOpc">AndOpc</dfn> =</td></tr>
<tr><th id="4818">4818</th><td>      <a class="local col5 ref" href="#845ST" title='ST' data-ref="845ST" data-ref-filename="845ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a>;</td></tr>
<tr><th id="4819">4819</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col1 decl" id="851BoolXExecRC" title='BoolXExecRC' data-type='const llvm::TargetRegisterClass *' data-ref="851BoolXExecRC" data-ref-filename="851BoolXExecRC">BoolXExecRC</dfn> = <a class="local col6 ref" href="#846TRI" title='TRI' data-ref="846TRI" data-ref-filename="846TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_1_XEXECRegClassID" title='llvm::AMDGPU::SReg_1_XEXECRegClassID' data-ref="llvm::AMDGPU::SReg_1_XEXECRegClassID" data-ref-filename="llvm..AMDGPU..SReg_1_XEXECRegClassID">SReg_1_XEXECRegClassID</a>);</td></tr>
<tr><th id="4820">4820</th><td></td></tr>
<tr><th id="4821">4821</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="852I" title='I' data-type='MachineBasicBlock::iterator' data-ref="852I" data-ref-filename="852I">I</dfn> = <a class="local col1 ref" href="#841LoopBB" title='LoopBB' data-ref="841LoopBB" data-ref-filename="841LoopBB">LoopBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="4822">4822</th><td></td></tr>
<tr><th id="4823">4823</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="853ReadlanePieces" title='ReadlanePieces' data-type='SmallVector&lt;llvm::Register, 8&gt;' data-ref="853ReadlanePieces" data-ref-filename="853ReadlanePieces">ReadlanePieces</dfn>;</td></tr>
<tr><th id="4824">4824</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="854CondReg" title='CondReg' data-type='llvm::Register' data-ref="854CondReg" data-ref-filename="854CondReg">CondReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="4825">4825</th><td></td></tr>
<tr><th id="4826">4826</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="855VRsrc" title='VRsrc' data-type='llvm::Register' data-ref="855VRsrc" data-ref-filename="855VRsrc">VRsrc</dfn> = <a class="local col3 ref" href="#843Rsrc" title='Rsrc' data-ref="843Rsrc" data-ref-filename="843Rsrc">Rsrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4827">4827</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="856VRsrcUndef" title='VRsrcUndef' data-type='unsigned int' data-ref="856VRsrcUndef" data-ref-filename="856VRsrcUndef">VRsrcUndef</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col3 ref" href="#843Rsrc" title='Rsrc' data-ref="843Rsrc" data-ref-filename="843Rsrc">Rsrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="4828">4828</th><td></td></tr>
<tr><th id="4829">4829</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="857RegSize" title='RegSize' data-type='unsigned int' data-ref="857RegSize" data-ref-filename="857RegSize">RegSize</dfn> = <a class="local col6 ref" href="#846TRI" title='TRI' data-ref="846TRI" data-ref-filename="846TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE">getRegSizeInBits</a>(<a class="local col3 ref" href="#843Rsrc" title='Rsrc' data-ref="843Rsrc" data-ref-filename="843Rsrc">Rsrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#839MRI" title='MRI' data-ref="839MRI" data-ref-filename="839MRI">MRI</a>);</td></tr>
<tr><th id="4830">4830</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="858NumSubRegs" title='NumSubRegs' data-type='unsigned int' data-ref="858NumSubRegs" data-ref-filename="858NumSubRegs">NumSubRegs</dfn> =  <a class="local col7 ref" href="#857RegSize" title='RegSize' data-ref="857RegSize" data-ref-filename="857RegSize">RegSize</a> / <var>32</var>;</td></tr>
<tr><th id="4831">4831</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NumSubRegs % <var>2</var> == <var>0</var> &amp;&amp; NumSubRegs &lt;= <var>32</var> &amp;&amp; <q>"Unhandled register size"</q>);</td></tr>
<tr><th id="4832">4832</th><td></td></tr>
<tr><th id="4833">4833</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="859Idx" title='Idx' data-type='unsigned int' data-ref="859Idx" data-ref-filename="859Idx">Idx</dfn> = <var>0</var>; <a class="local col9 ref" href="#859Idx" title='Idx' data-ref="859Idx" data-ref-filename="859Idx">Idx</a> &lt; <a class="local col8 ref" href="#858NumSubRegs" title='NumSubRegs' data-ref="858NumSubRegs" data-ref-filename="858NumSubRegs">NumSubRegs</a>; <a class="local col9 ref" href="#859Idx" title='Idx' data-ref="859Idx" data-ref-filename="859Idx">Idx</a> += <var>2</var>) {</td></tr>
<tr><th id="4834">4834</th><td></td></tr>
<tr><th id="4835">4835</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="860CurRegLo" title='CurRegLo' data-type='llvm::Register' data-ref="860CurRegLo" data-ref-filename="860CurRegLo">CurRegLo</dfn> = <a class="local col9 ref" href="#839MRI" title='MRI' data-ref="839MRI" data-ref-filename="839MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>);</td></tr>
<tr><th id="4836">4836</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="861CurRegHi" title='CurRegHi' data-type='llvm::Register' data-ref="861CurRegHi" data-ref-filename="861CurRegHi">CurRegHi</dfn> = <a class="local col9 ref" href="#839MRI" title='MRI' data-ref="839MRI" data-ref-filename="839MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>);</td></tr>
<tr><th id="4837">4837</th><td></td></tr>
<tr><th id="4838">4838</th><td>    <i>// Read the next variant &lt;- also loop target.</i></td></tr>
<tr><th id="4839">4839</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#841LoopBB" title='LoopBB' data-ref="841LoopBB" data-ref-filename="841LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#852I" title='I' data-ref="852I" data-ref-filename="852I">I</a>, <a class="local col2 ref" href="#842DL" title='DL' data-ref="842DL" data-ref-filename="842DL">DL</a>, <a class="local col8 ref" href="#838TII" title='TII' data-ref="838TII" data-ref-filename="838TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#860CurRegLo" title='CurRegLo' data-ref="860CurRegLo" data-ref-filename="860CurRegLo">CurRegLo</a>)</td></tr>
<tr><th id="4840">4840</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#855VRsrc" title='VRsrc' data-ref="855VRsrc" data-ref-filename="855VRsrc">VRsrc</a>, <a class="local col6 ref" href="#856VRsrcUndef" title='VRsrcUndef' data-ref="856VRsrcUndef" data-ref-filename="856VRsrcUndef">VRsrcUndef</a>, <a class="local col6 ref" href="#846TRI" title='TRI' data-ref="846TRI" data-ref-filename="846TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" title='llvm::SIRegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" data-ref-filename="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj">getSubRegFromChannel</a>(<a class="local col9 ref" href="#859Idx" title='Idx' data-ref="859Idx" data-ref-filename="859Idx">Idx</a>));</td></tr>
<tr><th id="4841">4841</th><td></td></tr>
<tr><th id="4842">4842</th><td>    <i>// Read the next variant &lt;- also loop target.</i></td></tr>
<tr><th id="4843">4843</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#841LoopBB" title='LoopBB' data-ref="841LoopBB" data-ref-filename="841LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#852I" title='I' data-ref="852I" data-ref-filename="852I">I</a>, <a class="local col2 ref" href="#842DL" title='DL' data-ref="842DL" data-ref-filename="842DL">DL</a>, <a class="local col8 ref" href="#838TII" title='TII' data-ref="838TII" data-ref-filename="838TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#861CurRegHi" title='CurRegHi' data-ref="861CurRegHi" data-ref-filename="861CurRegHi">CurRegHi</a>)</td></tr>
<tr><th id="4844">4844</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#855VRsrc" title='VRsrc' data-ref="855VRsrc" data-ref-filename="855VRsrc">VRsrc</a>, <a class="local col6 ref" href="#856VRsrcUndef" title='VRsrcUndef' data-ref="856VRsrcUndef" data-ref-filename="856VRsrcUndef">VRsrcUndef</a>, <a class="local col6 ref" href="#846TRI" title='TRI' data-ref="846TRI" data-ref-filename="846TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" title='llvm::SIRegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" data-ref-filename="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj">getSubRegFromChannel</a>(<a class="local col9 ref" href="#859Idx" title='Idx' data-ref="859Idx" data-ref-filename="859Idx">Idx</a> + <var>1</var>));</td></tr>
<tr><th id="4845">4845</th><td></td></tr>
<tr><th id="4846">4846</th><td>    <a class="local col3 ref" href="#853ReadlanePieces" title='ReadlanePieces' data-ref="853ReadlanePieces" data-ref-filename="853ReadlanePieces">ReadlanePieces</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#860CurRegLo" title='CurRegLo' data-ref="860CurRegLo" data-ref-filename="860CurRegLo">CurRegLo</a>);</td></tr>
<tr><th id="4847">4847</th><td>    <a class="local col3 ref" href="#853ReadlanePieces" title='ReadlanePieces' data-ref="853ReadlanePieces" data-ref-filename="853ReadlanePieces">ReadlanePieces</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#861CurRegHi" title='CurRegHi' data-ref="861CurRegHi" data-ref-filename="861CurRegHi">CurRegHi</a>);</td></tr>
<tr><th id="4848">4848</th><td></td></tr>
<tr><th id="4849">4849</th><td>    <i>// Comparison is to be done as 64-bit.</i></td></tr>
<tr><th id="4850">4850</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="862CurReg" title='CurReg' data-type='llvm::Register' data-ref="862CurReg" data-ref-filename="862CurReg">CurReg</dfn> = <a class="local col9 ref" href="#839MRI" title='MRI' data-ref="839MRI" data-ref-filename="839MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClass" title='llvm::AMDGPU::SGPR_64RegClass' data-ref="llvm::AMDGPU::SGPR_64RegClass" data-ref-filename="llvm..AMDGPU..SGPR_64RegClass">SGPR_64RegClass</a>);</td></tr>
<tr><th id="4851">4851</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#841LoopBB" title='LoopBB' data-ref="841LoopBB" data-ref-filename="841LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#852I" title='I' data-ref="852I" data-ref-filename="852I">I</a>, <a class="local col2 ref" href="#842DL" title='DL' data-ref="842DL" data-ref-filename="842DL">DL</a>, <a class="local col8 ref" href="#838TII" title='TII' data-ref="838TII" data-ref-filename="838TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#862CurReg" title='CurReg' data-ref="862CurReg" data-ref-filename="862CurReg">CurReg</a>)</td></tr>
<tr><th id="4852">4852</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#860CurRegLo" title='CurRegLo' data-ref="860CurRegLo" data-ref-filename="860CurRegLo">CurRegLo</a>)</td></tr>
<tr><th id="4853">4853</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="4854">4854</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#861CurRegHi" title='CurRegHi' data-ref="861CurRegHi" data-ref-filename="861CurRegHi">CurRegHi</a>)</td></tr>
<tr><th id="4855">4855</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="4856">4856</th><td></td></tr>
<tr><th id="4857">4857</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="863NewCondReg" title='NewCondReg' data-type='llvm::Register' data-ref="863NewCondReg" data-ref-filename="863NewCondReg">NewCondReg</dfn> = <a class="local col9 ref" href="#839MRI" title='MRI' data-ref="839MRI" data-ref-filename="839MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#851BoolXExecRC" title='BoolXExecRC' data-ref="851BoolXExecRC" data-ref-filename="851BoolXExecRC">BoolXExecRC</a>);</td></tr>
<tr><th id="4858">4858</th><td>    <em>auto</em> <dfn class="local col4 decl" id="864Cmp" title='Cmp' data-type='llvm::MachineInstrBuilder' data-ref="864Cmp" data-ref-filename="864Cmp">Cmp</dfn> =</td></tr>
<tr><th id="4859">4859</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#841LoopBB" title='LoopBB' data-ref="841LoopBB" data-ref-filename="841LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#852I" title='I' data-ref="852I" data-ref-filename="852I">I</a>, <a class="local col2 ref" href="#842DL" title='DL' data-ref="842DL" data-ref-filename="842DL">DL</a>, <a class="local col8 ref" href="#838TII" title='TII' data-ref="838TII" data-ref-filename="838TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_EQ_U64_e64" title='llvm::AMDGPU::V_CMP_EQ_U64_e64' data-ref="llvm::AMDGPU::V_CMP_EQ_U64_e64" data-ref-filename="llvm..AMDGPU..V_CMP_EQ_U64_e64">V_CMP_EQ_U64_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#863NewCondReg" title='NewCondReg' data-ref="863NewCondReg" data-ref-filename="863NewCondReg">NewCondReg</a>)</td></tr>
<tr><th id="4860">4860</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#862CurReg" title='CurReg' data-ref="862CurReg" data-ref-filename="862CurReg">CurReg</a>);</td></tr>
<tr><th id="4861">4861</th><td>    <b>if</b> (<a class="local col8 ref" href="#858NumSubRegs" title='NumSubRegs' data-ref="858NumSubRegs" data-ref-filename="858NumSubRegs">NumSubRegs</a> &lt;= <var>2</var>)</td></tr>
<tr><th id="4862">4862</th><td>      <a class="local col4 ref" href="#864Cmp" title='Cmp' data-ref="864Cmp" data-ref-filename="864Cmp">Cmp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#855VRsrc" title='VRsrc' data-ref="855VRsrc" data-ref-filename="855VRsrc">VRsrc</a>);</td></tr>
<tr><th id="4863">4863</th><td>    <b>else</b></td></tr>
<tr><th id="4864">4864</th><td>      <a class="local col4 ref" href="#864Cmp" title='Cmp' data-ref="864Cmp" data-ref-filename="864Cmp">Cmp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#855VRsrc" title='VRsrc' data-ref="855VRsrc" data-ref-filename="855VRsrc">VRsrc</a>, <a class="local col6 ref" href="#856VRsrcUndef" title='VRsrcUndef' data-ref="856VRsrcUndef" data-ref-filename="856VRsrcUndef">VRsrcUndef</a>, <a class="local col6 ref" href="#846TRI" title='TRI' data-ref="846TRI" data-ref-filename="846TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" title='llvm::SIRegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" data-ref-filename="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj">getSubRegFromChannel</a>(<a class="local col9 ref" href="#859Idx" title='Idx' data-ref="859Idx" data-ref-filename="859Idx">Idx</a>, <var>2</var>));</td></tr>
<tr><th id="4865">4865</th><td></td></tr>
<tr><th id="4866">4866</th><td>    <i>// Combine the comparision results with AND.</i></td></tr>
<tr><th id="4867">4867</th><td>    <b>if</b> (<a class="local col4 ref" href="#854CondReg" title='CondReg' data-ref="854CondReg" data-ref-filename="854CondReg">CondReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) <i>// First.</i></td></tr>
<tr><th id="4868">4868</th><td>      <a class="local col4 ref" href="#854CondReg" title='CondReg' data-ref="854CondReg" data-ref-filename="854CondReg">CondReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col3 ref" href="#863NewCondReg" title='NewCondReg' data-ref="863NewCondReg" data-ref-filename="863NewCondReg">NewCondReg</a>;</td></tr>
<tr><th id="4869">4869</th><td>    <b>else</b> { <i>// If not the first, we create an AND.</i></td></tr>
<tr><th id="4870">4870</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="865AndReg" title='AndReg' data-type='llvm::Register' data-ref="865AndReg" data-ref-filename="865AndReg">AndReg</dfn> = <a class="local col9 ref" href="#839MRI" title='MRI' data-ref="839MRI" data-ref-filename="839MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#851BoolXExecRC" title='BoolXExecRC' data-ref="851BoolXExecRC" data-ref-filename="851BoolXExecRC">BoolXExecRC</a>);</td></tr>
<tr><th id="4871">4871</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#841LoopBB" title='LoopBB' data-ref="841LoopBB" data-ref-filename="841LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#852I" title='I' data-ref="852I" data-ref-filename="852I">I</a>, <a class="local col2 ref" href="#842DL" title='DL' data-ref="842DL" data-ref-filename="842DL">DL</a>, <a class="local col8 ref" href="#838TII" title='TII' data-ref="838TII" data-ref-filename="838TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#850AndOpc" title='AndOpc' data-ref="850AndOpc" data-ref-filename="850AndOpc">AndOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#865AndReg" title='AndReg' data-ref="865AndReg" data-ref-filename="865AndReg">AndReg</a>)</td></tr>
<tr><th id="4872">4872</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#854CondReg" title='CondReg' data-ref="854CondReg" data-ref-filename="854CondReg">CondReg</a>)</td></tr>
<tr><th id="4873">4873</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#863NewCondReg" title='NewCondReg' data-ref="863NewCondReg" data-ref-filename="863NewCondReg">NewCondReg</a>);</td></tr>
<tr><th id="4874">4874</th><td>      <a class="local col4 ref" href="#854CondReg" title='CondReg' data-ref="854CondReg" data-ref-filename="854CondReg">CondReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#865AndReg" title='AndReg' data-ref="865AndReg" data-ref-filename="865AndReg">AndReg</a>;</td></tr>
<tr><th id="4875">4875</th><td>    }</td></tr>
<tr><th id="4876">4876</th><td>  } <i>// End for loop.</i></td></tr>
<tr><th id="4877">4877</th><td></td></tr>
<tr><th id="4878">4878</th><td>  <em>auto</em> <dfn class="local col6 decl" id="866SRsrcRC" title='SRsrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="866SRsrcRC" data-ref-filename="866SRsrcRC">SRsrcRC</dfn> = <a class="local col6 ref" href="#846TRI" title='TRI' data-ref="846TRI" data-ref-filename="846TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE">getEquivalentSGPRClass</a>(<a class="local col9 ref" href="#839MRI" title='MRI' data-ref="839MRI" data-ref-filename="839MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#855VRsrc" title='VRsrc' data-ref="855VRsrc" data-ref-filename="855VRsrc">VRsrc</a>));</td></tr>
<tr><th id="4879">4879</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="867SRsrc" title='SRsrc' data-type='llvm::Register' data-ref="867SRsrc" data-ref-filename="867SRsrc">SRsrc</dfn> = <a class="local col9 ref" href="#839MRI" title='MRI' data-ref="839MRI" data-ref-filename="839MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#866SRsrcRC" title='SRsrcRC' data-ref="866SRsrcRC" data-ref-filename="866SRsrcRC">SRsrcRC</a>);</td></tr>
<tr><th id="4880">4880</th><td></td></tr>
<tr><th id="4881">4881</th><td>  <i>// Build scalar Rsrc.</i></td></tr>
<tr><th id="4882">4882</th><td>  <em>auto</em> <dfn class="local col8 decl" id="868Merge" title='Merge' data-type='llvm::MachineInstrBuilder' data-ref="868Merge" data-ref-filename="868Merge">Merge</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#841LoopBB" title='LoopBB' data-ref="841LoopBB" data-ref-filename="841LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#852I" title='I' data-ref="852I" data-ref-filename="852I">I</a>, <a class="local col2 ref" href="#842DL" title='DL' data-ref="842DL" data-ref-filename="842DL">DL</a>, <a class="local col8 ref" href="#838TII" title='TII' data-ref="838TII" data-ref-filename="838TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#867SRsrc" title='SRsrc' data-ref="867SRsrc" data-ref-filename="867SRsrc">SRsrc</a>);</td></tr>
<tr><th id="4883">4883</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="869Channel" title='Channel' data-type='unsigned int' data-ref="869Channel" data-ref-filename="869Channel">Channel</dfn> = <var>0</var>;</td></tr>
<tr><th id="4884">4884</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="870Piece" title='Piece' data-type='llvm::Register' data-ref="870Piece" data-ref-filename="870Piece">Piece</dfn> : <a class="local col3 ref" href="#853ReadlanePieces" title='ReadlanePieces' data-ref="853ReadlanePieces" data-ref-filename="853ReadlanePieces">ReadlanePieces</a>) {</td></tr>
<tr><th id="4885">4885</th><td>    <a class="local col8 ref" href="#868Merge" title='Merge' data-ref="868Merge" data-ref-filename="868Merge">Merge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#870Piece" title='Piece' data-ref="870Piece" data-ref-filename="870Piece">Piece</a>)</td></tr>
<tr><th id="4886">4886</th><td>         .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#846TRI" title='TRI' data-ref="846TRI" data-ref-filename="846TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" title='llvm::SIRegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" data-ref-filename="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj">getSubRegFromChannel</a>(<a class="local col9 ref" href="#869Channel" title='Channel' data-ref="869Channel" data-ref-filename="869Channel">Channel</a>++));</td></tr>
<tr><th id="4887">4887</th><td>  }</td></tr>
<tr><th id="4888">4888</th><td></td></tr>
<tr><th id="4889">4889</th><td>  <i>// Update Rsrc operand to use the SGPR Rsrc.</i></td></tr>
<tr><th id="4890">4890</th><td>  <a class="local col3 ref" href="#843Rsrc" title='Rsrc' data-ref="843Rsrc" data-ref-filename="843Rsrc">Rsrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#867SRsrc" title='SRsrc' data-ref="867SRsrc" data-ref-filename="867SRsrc">SRsrc</a>);</td></tr>
<tr><th id="4891">4891</th><td>  <a class="local col3 ref" href="#843Rsrc" title='Rsrc' data-ref="843Rsrc" data-ref-filename="843Rsrc">Rsrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="4892">4892</th><td></td></tr>
<tr><th id="4893">4893</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="871SaveExec" title='SaveExec' data-type='llvm::Register' data-ref="871SaveExec" data-ref-filename="871SaveExec">SaveExec</dfn> = <a class="local col9 ref" href="#839MRI" title='MRI' data-ref="839MRI" data-ref-filename="839MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#851BoolXExecRC" title='BoolXExecRC' data-ref="851BoolXExecRC" data-ref-filename="851BoolXExecRC">BoolXExecRC</a>);</td></tr>
<tr><th id="4894">4894</th><td>  <a class="local col9 ref" href="#839MRI" title='MRI' data-ref="839MRI" data-ref-filename="839MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13setSimpleHintENS_8RegisterES1_" title='llvm::MachineRegisterInfo::setSimpleHint' data-ref="_ZN4llvm19MachineRegisterInfo13setSimpleHintENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo13setSimpleHintENS_8RegisterES1_">setSimpleHint</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#871SaveExec" title='SaveExec' data-ref="871SaveExec" data-ref-filename="871SaveExec">SaveExec</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#854CondReg" title='CondReg' data-ref="854CondReg" data-ref-filename="854CondReg">CondReg</a>);</td></tr>
<tr><th id="4895">4895</th><td></td></tr>
<tr><th id="4896">4896</th><td>  <i>// Update EXEC to matching lanes, saving original to SaveExec.</i></td></tr>
<tr><th id="4897">4897</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#841LoopBB" title='LoopBB' data-ref="841LoopBB" data-ref-filename="841LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#852I" title='I' data-ref="852I" data-ref-filename="852I">I</a>, <a class="local col2 ref" href="#842DL" title='DL' data-ref="842DL" data-ref-filename="842DL">DL</a>, <a class="local col8 ref" href="#838TII" title='TII' data-ref="838TII" data-ref-filename="838TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#848SaveExecOpc" title='SaveExecOpc' data-ref="848SaveExecOpc" data-ref-filename="848SaveExecOpc">SaveExecOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#871SaveExec" title='SaveExec' data-ref="871SaveExec" data-ref-filename="871SaveExec">SaveExec</a>)</td></tr>
<tr><th id="4898">4898</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#854CondReg" title='CondReg' data-ref="854CondReg" data-ref-filename="854CondReg">CondReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="4899">4899</th><td></td></tr>
<tr><th id="4900">4900</th><td>  <i>// The original instruction is here; we insert the terminators after it.</i></td></tr>
<tr><th id="4901">4901</th><td>  <a class="local col2 ref" href="#852I" title='I' data-ref="852I" data-ref-filename="852I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#841LoopBB" title='LoopBB' data-ref="841LoopBB" data-ref-filename="841LoopBB">LoopBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="4902">4902</th><td></td></tr>
<tr><th id="4903">4903</th><td>  <i>// Update EXEC, switch all done bits to 0 and all todo bits to 1.</i></td></tr>
<tr><th id="4904">4904</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#841LoopBB" title='LoopBB' data-ref="841LoopBB" data-ref-filename="841LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#852I" title='I' data-ref="852I" data-ref-filename="852I">I</a>, <a class="local col2 ref" href="#842DL" title='DL' data-ref="842DL" data-ref-filename="842DL">DL</a>, <a class="local col8 ref" href="#838TII" title='TII' data-ref="838TII" data-ref-filename="838TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#849XorTermOpc" title='XorTermOpc' data-ref="849XorTermOpc" data-ref-filename="849XorTermOpc">XorTermOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#847Exec" title='Exec' data-ref="847Exec" data-ref-filename="847Exec">Exec</a>)</td></tr>
<tr><th id="4905">4905</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#847Exec" title='Exec' data-ref="847Exec" data-ref-filename="847Exec">Exec</a>)</td></tr>
<tr><th id="4906">4906</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#871SaveExec" title='SaveExec' data-ref="871SaveExec" data-ref-filename="871SaveExec">SaveExec</a>);</td></tr>
<tr><th id="4907">4907</th><td></td></tr>
<tr><th id="4908">4908</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#841LoopBB" title='LoopBB' data-ref="841LoopBB" data-ref-filename="841LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#852I" title='I' data-ref="852I" data-ref-filename="852I">I</a>, <a class="local col2 ref" href="#842DL" title='DL' data-ref="842DL" data-ref-filename="842DL">DL</a>, <a class="local col8 ref" href="#838TII" title='TII' data-ref="838TII" data-ref-filename="838TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_EXECNZ" title='llvm::AMDGPU::S_CBRANCH_EXECNZ' data-ref="llvm::AMDGPU::S_CBRANCH_EXECNZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_EXECNZ">S_CBRANCH_EXECNZ</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(&amp;<a class="local col1 ref" href="#841LoopBB" title='LoopBB' data-ref="841LoopBB" data-ref-filename="841LoopBB">LoopBB</a>);</td></tr>
<tr><th id="4909">4909</th><td>}</td></tr>
<tr><th id="4910">4910</th><td></td></tr>
<tr><th id="4911">4911</th><td><i  data-doc="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_">// Build a waterfall loop around \p MI, replacing the VGPR \p Rsrc register</i></td></tr>
<tr><th id="4912">4912</th><td><i  data-doc="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_">// with SGPRs by iterating over all unique values across all lanes.</i></td></tr>
<tr><th id="4913">4913</th><td><i  data-doc="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_">// Returns the loop basic block that now contains \p MI.</i></td></tr>
<tr><th id="4914">4914</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="4915">4915</th><td><dfn class="tu decl def fn" id="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_" title='loadSRsrcFromVGPR' data-type='llvm::MachineBasicBlock * loadSRsrcFromVGPR(const llvm::SIInstrInfo &amp; TII, llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; Rsrc, llvm::MachineDominatorTree * MDT, MachineBasicBlock::iterator Begin = nullptr, MachineBasicBlock::iterator End = nullptr)' data-ref="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_" data-ref-filename="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_">loadSRsrcFromVGPR</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col2 decl" id="872TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="872TII" data-ref-filename="872TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="873MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="873MI" data-ref-filename="873MI">MI</dfn>,</td></tr>
<tr><th id="4916">4916</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="874Rsrc" title='Rsrc' data-type='llvm::MachineOperand &amp;' data-ref="874Rsrc" data-ref-filename="874Rsrc">Rsrc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col5 decl" id="875MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="875MDT" data-ref-filename="875MDT">MDT</dfn>,</td></tr>
<tr><th id="4917">4917</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="876Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="876Begin" data-ref-filename="876Begin">Begin</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><b>nullptr</b>,</td></tr>
<tr><th id="4918">4918</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="877End" title='End' data-type='MachineBasicBlock::iterator' data-ref="877End" data-ref-filename="877End">End</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><b>nullptr</b>) {</td></tr>
<tr><th id="4919">4919</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="878MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="878MBB" data-ref-filename="878MBB">MBB</dfn> = *<a class="local col3 ref" href="#873MI" title='MI' data-ref="873MI" data-ref-filename="873MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4920">4920</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="879MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="879MF" data-ref-filename="879MF">MF</dfn> = *<a class="local col8 ref" href="#878MBB" title='MBB' data-ref="878MBB" data-ref-filename="878MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4921">4921</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="880ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="880ST" data-ref-filename="880ST">ST</dfn> = <a class="local col9 ref" href="#879MF" title='MF' data-ref="879MF" data-ref-filename="879MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="4922">4922</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col1 decl" id="881TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="881TRI" data-ref-filename="881TRI">TRI</dfn> = <a class="local col0 ref" href="#880ST" title='ST' data-ref="880ST" data-ref-filename="880ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="4923">4923</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="882MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="882MRI" data-ref-filename="882MRI">MRI</dfn> = <a class="local col9 ref" href="#879MF" title='MF' data-ref="879MF" data-ref-filename="879MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4924">4924</th><td>  <b>if</b> (!<a class="local col6 ref" href="#876Begin" title='Begin' data-ref="876Begin" data-ref-filename="876Begin">Begin</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator7isValidEv" title='llvm::MachineInstrBundleIterator::isValid' data-ref="_ZNK4llvm26MachineInstrBundleIterator7isValidEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIterator7isValidEv">isValid</a>())</td></tr>
<tr><th id="4925">4925</th><td>    <a class="local col6 ref" href="#876Begin" title='Begin' data-ref="876Begin" data-ref-filename="876Begin">Begin</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a>&amp;<a class="local col3 ref" href="#873MI" title='MI' data-ref="873MI" data-ref-filename="873MI">MI</a>;</td></tr>
<tr><th id="4926">4926</th><td>  <b>if</b> (!<a class="local col7 ref" href="#877End" title='End' data-ref="877End" data-ref-filename="877End">End</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator7isValidEv" title='llvm::MachineInstrBundleIterator::isValid' data-ref="_ZNK4llvm26MachineInstrBundleIterator7isValidEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIterator7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="4927">4927</th><td>    <a class="local col7 ref" href="#877End" title='End' data-ref="877End" data-ref-filename="877End">End</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a>&amp;<a class="local col3 ref" href="#873MI" title='MI' data-ref="873MI" data-ref-filename="873MI">MI</a>;</td></tr>
<tr><th id="4928">4928</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#877End" title='End' data-ref="877End" data-ref-filename="877End">End</a>;</td></tr>
<tr><th id="4929">4929</th><td>  }</td></tr>
<tr><th id="4930">4930</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="883DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="883DL" data-ref-filename="883DL">DL</dfn> = <a class="local col3 ref" href="#873MI" title='MI' data-ref="873MI" data-ref-filename="873MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4931">4931</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="884Exec" title='Exec' data-type='unsigned int' data-ref="884Exec" data-ref-filename="884Exec">Exec</dfn> = <a class="local col0 ref" href="#880ST" title='ST' data-ref="880ST" data-ref-filename="880ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="4932">4932</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="885MovExecOpc" title='MovExecOpc' data-type='unsigned int' data-ref="885MovExecOpc" data-ref-filename="885MovExecOpc">MovExecOpc</dfn> = <a class="local col0 ref" href="#880ST" title='ST' data-ref="880ST" data-ref-filename="880ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>;</td></tr>
<tr><th id="4933">4933</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col6 decl" id="886BoolXExecRC" title='BoolXExecRC' data-type='const llvm::TargetRegisterClass *' data-ref="886BoolXExecRC" data-ref-filename="886BoolXExecRC">BoolXExecRC</dfn> = <a class="local col1 ref" href="#881TRI" title='TRI' data-ref="881TRI" data-ref-filename="881TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_1_XEXECRegClassID" title='llvm::AMDGPU::SReg_1_XEXECRegClassID' data-ref="llvm::AMDGPU::SReg_1_XEXECRegClassID" data-ref-filename="llvm..AMDGPU..SReg_1_XEXECRegClassID">SReg_1_XEXECRegClassID</a>);</td></tr>
<tr><th id="4934">4934</th><td></td></tr>
<tr><th id="4935">4935</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="887SaveExec" title='SaveExec' data-type='llvm::Register' data-ref="887SaveExec" data-ref-filename="887SaveExec">SaveExec</dfn> = <a class="local col2 ref" href="#882MRI" title='MRI' data-ref="882MRI" data-ref-filename="882MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#886BoolXExecRC" title='BoolXExecRC' data-ref="886BoolXExecRC" data-ref-filename="886BoolXExecRC">BoolXExecRC</a>);</td></tr>
<tr><th id="4936">4936</th><td></td></tr>
<tr><th id="4937">4937</th><td>  <i>// Save the EXEC mask</i></td></tr>
<tr><th id="4938">4938</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#878MBB" title='MBB' data-ref="878MBB" data-ref-filename="878MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#876Begin" title='Begin' data-ref="876Begin" data-ref-filename="876Begin">Begin</a>, <a class="local col3 ref" href="#883DL" title='DL' data-ref="883DL" data-ref-filename="883DL">DL</a>, <a class="local col2 ref" href="#872TII" title='TII' data-ref="872TII" data-ref-filename="872TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#885MovExecOpc" title='MovExecOpc' data-ref="885MovExecOpc" data-ref-filename="885MovExecOpc">MovExecOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#887SaveExec" title='SaveExec' data-ref="887SaveExec" data-ref-filename="887SaveExec">SaveExec</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#884Exec" title='Exec' data-ref="884Exec" data-ref-filename="884Exec">Exec</a>);</td></tr>
<tr><th id="4939">4939</th><td></td></tr>
<tr><th id="4940">4940</th><td>  <i>// Killed uses in the instruction we are waterfalling around will be</i></td></tr>
<tr><th id="4941">4941</th><td><i>  // incorrect due to the added control-flow.</i></td></tr>
<tr><th id="4942">4942</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="888AfterMI" title='AfterMI' data-type='MachineBasicBlock::iterator' data-ref="888AfterMI" data-ref-filename="888AfterMI">AfterMI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col3 ref" href="#873MI" title='MI' data-ref="873MI" data-ref-filename="873MI">MI</a>;</td></tr>
<tr><th id="4943">4943</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#888AfterMI" title='AfterMI' data-ref="888AfterMI" data-ref-filename="888AfterMI">AfterMI</a>;</td></tr>
<tr><th id="4944">4944</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="889I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="889I" data-ref-filename="889I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#876Begin" title='Begin' data-ref="876Begin" data-ref-filename="876Begin">Begin</a>; <a class="local col9 ref" href="#889I" title='I' data-ref="889I" data-ref-filename="889I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#888AfterMI" title='AfterMI' data-ref="888AfterMI" data-ref-filename="888AfterMI">AfterMI</a>; <a class="local col9 ref" href="#889I" title='I' data-ref="889I" data-ref-filename="889I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>) {</td></tr>
<tr><th id="4945">4945</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="890MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="890MO" data-ref-filename="890MO">MO</dfn> : <a class="local col9 ref" href="#889I" title='I' data-ref="889I" data-ref-filename="889I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv" data-ref-filename="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="4946">4946</th><td>      <b>if</b> (<a class="local col0 ref" href="#890MO" title='MO' data-ref="890MO" data-ref-filename="890MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#890MO" title='MO' data-ref="890MO" data-ref-filename="890MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="4947">4947</th><td>        <a class="local col2 ref" href="#882MRI" title='MRI' data-ref="882MRI" data-ref-filename="882MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE">clearKillFlags</a>(<a class="local col0 ref" href="#890MO" title='MO' data-ref="890MO" data-ref-filename="890MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4948">4948</th><td>      }</td></tr>
<tr><th id="4949">4949</th><td>    }</td></tr>
<tr><th id="4950">4950</th><td>  }</td></tr>
<tr><th id="4951">4951</th><td></td></tr>
<tr><th id="4952">4952</th><td>  <i>// To insert the loop we need to split the block. Move everything after this</i></td></tr>
<tr><th id="4953">4953</th><td><i>  // point to a new block, and insert a new empty block between the two.</i></td></tr>
<tr><th id="4954">4954</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="891LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock *' data-ref="891LoopBB" data-ref-filename="891LoopBB">LoopBB</dfn> = <a class="local col9 ref" href="#879MF" title='MF' data-ref="879MF" data-ref-filename="879MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="4955">4955</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="892RemainderBB" title='RemainderBB' data-type='llvm::MachineBasicBlock *' data-ref="892RemainderBB" data-ref-filename="892RemainderBB">RemainderBB</dfn> = <a class="local col9 ref" href="#879MF" title='MF' data-ref="879MF" data-ref-filename="879MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="4956">4956</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> <dfn class="local col3 decl" id="893MBBI" title='MBBI' data-type='MachineFunction::iterator' data-ref="893MBBI" data-ref-filename="893MBBI">MBBI</dfn><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE" data-ref-filename="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE">(</a><a class="local col8 ref" href="#878MBB" title='MBB' data-ref="878MBB" data-ref-filename="878MBB">MBB</a>);</td></tr>
<tr><th id="4957">4957</th><td>  <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col3 ref" href="#893MBBI" title='MBBI' data-ref="893MBBI" data-ref-filename="893MBBI">MBBI</a>;</td></tr>
<tr><th id="4958">4958</th><td></td></tr>
<tr><th id="4959">4959</th><td>  <a class="local col9 ref" href="#879MF" title='MF' data-ref="879MF" data-ref-filename="879MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col3 ref" href="#893MBBI" title='MBBI' data-ref="893MBBI" data-ref-filename="893MBBI">MBBI</a>, <a class="local col1 ref" href="#891LoopBB" title='LoopBB' data-ref="891LoopBB" data-ref-filename="891LoopBB">LoopBB</a>);</td></tr>
<tr><th id="4960">4960</th><td>  <a class="local col9 ref" href="#879MF" title='MF' data-ref="879MF" data-ref-filename="879MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col3 ref" href="#893MBBI" title='MBBI' data-ref="893MBBI" data-ref-filename="893MBBI">MBBI</a>, <a class="local col2 ref" href="#892RemainderBB" title='RemainderBB' data-ref="892RemainderBB" data-ref-filename="892RemainderBB">RemainderBB</a>);</td></tr>
<tr><th id="4961">4961</th><td></td></tr>
<tr><th id="4962">4962</th><td>  <a class="local col1 ref" href="#891LoopBB" title='LoopBB' data-ref="891LoopBB" data-ref-filename="891LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col1 ref" href="#891LoopBB" title='LoopBB' data-ref="891LoopBB" data-ref-filename="891LoopBB">LoopBB</a>);</td></tr>
<tr><th id="4963">4963</th><td>  <a class="local col1 ref" href="#891LoopBB" title='LoopBB' data-ref="891LoopBB" data-ref-filename="891LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col2 ref" href="#892RemainderBB" title='RemainderBB' data-ref="892RemainderBB" data-ref-filename="892RemainderBB">RemainderBB</a>);</td></tr>
<tr><th id="4964">4964</th><td></td></tr>
<tr><th id="4965">4965</th><td>  <i>// Move Begin to MI to the LoopBB, and the remainder of the block to</i></td></tr>
<tr><th id="4966">4966</th><td><i>  // RemainderBB.</i></td></tr>
<tr><th id="4967">4967</th><td>  <a class="local col2 ref" href="#892RemainderBB" title='RemainderBB' data-ref="892RemainderBB" data-ref-filename="892RemainderBB">RemainderBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" data-ref-filename="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(&amp;<a class="local col8 ref" href="#878MBB" title='MBB' data-ref="878MBB" data-ref-filename="878MBB">MBB</a>);</td></tr>
<tr><th id="4968">4968</th><td>  <a class="local col2 ref" href="#892RemainderBB" title='RemainderBB' data-ref="892RemainderBB" data-ref-filename="892RemainderBB">RemainderBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col2 ref" href="#892RemainderBB" title='RemainderBB' data-ref="892RemainderBB" data-ref-filename="892RemainderBB">RemainderBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), &amp;<a class="local col8 ref" href="#878MBB" title='MBB' data-ref="878MBB" data-ref-filename="878MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#877End" title='End' data-ref="877End" data-ref-filename="877End">End</a>, <a class="local col8 ref" href="#878MBB" title='MBB' data-ref="878MBB" data-ref-filename="878MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="4969">4969</th><td>  <a class="local col1 ref" href="#891LoopBB" title='LoopBB' data-ref="891LoopBB" data-ref-filename="891LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col1 ref" href="#891LoopBB" title='LoopBB' data-ref="891LoopBB" data-ref-filename="891LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), &amp;<a class="local col8 ref" href="#878MBB" title='MBB' data-ref="878MBB" data-ref-filename="878MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#876Begin" title='Begin' data-ref="876Begin" data-ref-filename="876Begin">Begin</a>, <a class="local col8 ref" href="#878MBB" title='MBB' data-ref="878MBB" data-ref-filename="878MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="4970">4970</th><td></td></tr>
<tr><th id="4971">4971</th><td>  <a class="local col8 ref" href="#878MBB" title='MBB' data-ref="878MBB" data-ref-filename="878MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col1 ref" href="#891LoopBB" title='LoopBB' data-ref="891LoopBB" data-ref-filename="891LoopBB">LoopBB</a>);</td></tr>
<tr><th id="4972">4972</th><td></td></tr>
<tr><th id="4973">4973</th><td>  <i>// Update dominators. We know that MBB immediately dominates LoopBB, that</i></td></tr>
<tr><th id="4974">4974</th><td><i>  // LoopBB immediately dominates RemainderBB, and that RemainderBB immediately</i></td></tr>
<tr><th id="4975">4975</th><td><i>  // dominates all of the successors transferred to it from MBB that MBB used</i></td></tr>
<tr><th id="4976">4976</th><td><i>  // to properly dominate.</i></td></tr>
<tr><th id="4977">4977</th><td>  <b>if</b> (<a class="local col5 ref" href="#875MDT" title='MDT' data-ref="875MDT" data-ref-filename="875MDT">MDT</a>) {</td></tr>
<tr><th id="4978">4978</th><td>    <a class="local col5 ref" href="#875MDT" title='MDT' data-ref="875MDT" data-ref-filename="875MDT">MDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree11addNewBlockEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::addNewBlock' data-ref="_ZN4llvm20MachineDominatorTree11addNewBlockEPNS_17MachineBasicBlockES2_" data-ref-filename="_ZN4llvm20MachineDominatorTree11addNewBlockEPNS_17MachineBasicBlockES2_">addNewBlock</a>(<a class="local col1 ref" href="#891LoopBB" title='LoopBB' data-ref="891LoopBB" data-ref-filename="891LoopBB">LoopBB</a>, &amp;<a class="local col8 ref" href="#878MBB" title='MBB' data-ref="878MBB" data-ref-filename="878MBB">MBB</a>);</td></tr>
<tr><th id="4979">4979</th><td>    <a class="local col5 ref" href="#875MDT" title='MDT' data-ref="875MDT" data-ref-filename="875MDT">MDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree11addNewBlockEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::addNewBlock' data-ref="_ZN4llvm20MachineDominatorTree11addNewBlockEPNS_17MachineBasicBlockES2_" data-ref-filename="_ZN4llvm20MachineDominatorTree11addNewBlockEPNS_17MachineBasicBlockES2_">addNewBlock</a>(<a class="local col2 ref" href="#892RemainderBB" title='RemainderBB' data-ref="892RemainderBB" data-ref-filename="892RemainderBB">RemainderBB</a>, <a class="local col1 ref" href="#891LoopBB" title='LoopBB' data-ref="891LoopBB" data-ref-filename="891LoopBB">LoopBB</a>);</td></tr>
<tr><th id="4980">4980</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="894Succ" title='Succ' data-type='llvm::MachineBasicBlock *&amp;' data-ref="894Succ" data-ref-filename="894Succ">Succ</dfn> : <a class="local col2 ref" href="#892RemainderBB" title='RemainderBB' data-ref="892RemainderBB" data-ref-filename="892RemainderBB">RemainderBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="4981">4981</th><td>      <b>if</b> (<a class="local col5 ref" href="#875MDT" title='MDT' data-ref="875MDT" data-ref-filename="875MDT">MDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree17properlyDominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::properlyDominates' data-ref="_ZNK4llvm20MachineDominatorTree17properlyDominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree17properlyDominatesEPKNS_17MachineBasicBlockES3_">properlyDominates</a>(&amp;<a class="local col8 ref" href="#878MBB" title='MBB' data-ref="878MBB" data-ref-filename="878MBB">MBB</a>, <a class="local col4 ref" href="#894Succ" title='Succ' data-ref="894Succ" data-ref-filename="894Succ">Succ</a>)) {</td></tr>
<tr><th id="4982">4982</th><td>        <a class="local col5 ref" href="#875MDT" title='MDT' data-ref="875MDT" data-ref-filename="875MDT">MDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree24changeImmediateDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::changeImmediateDominator' data-ref="_ZN4llvm20MachineDominatorTree24changeImmediateDominatorEPNS_17MachineBasicBlockES2_" data-ref-filename="_ZN4llvm20MachineDominatorTree24changeImmediateDominatorEPNS_17MachineBasicBlockES2_">changeImmediateDominator</a>(<a class="local col4 ref" href="#894Succ" title='Succ' data-ref="894Succ" data-ref-filename="894Succ">Succ</a>, <a class="local col2 ref" href="#892RemainderBB" title='RemainderBB' data-ref="892RemainderBB" data-ref-filename="892RemainderBB">RemainderBB</a>);</td></tr>
<tr><th id="4983">4983</th><td>      }</td></tr>
<tr><th id="4984">4984</th><td>    }</td></tr>
<tr><th id="4985">4985</th><td>  }</td></tr>
<tr><th id="4986">4986</th><td></td></tr>
<tr><th id="4987">4987</th><td>  <a class="tu ref fn" href="#_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE" title='emitLoadSRsrcFromVGPRLoop' data-use='c' data-ref="_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE" data-ref-filename="_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE">emitLoadSRsrcFromVGPRLoop</a>(<a class="local col2 ref" href="#872TII" title='TII' data-ref="872TII" data-ref-filename="872TII">TII</a>, <span class='refarg'><a class="local col2 ref" href="#882MRI" title='MRI' data-ref="882MRI" data-ref-filename="882MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#878MBB" title='MBB' data-ref="878MBB" data-ref-filename="878MBB">MBB</a></span>, <span class='refarg'>*<a class="local col1 ref" href="#891LoopBB" title='LoopBB' data-ref="891LoopBB" data-ref-filename="891LoopBB">LoopBB</a></span>, <a class="local col3 ref" href="#883DL" title='DL' data-ref="883DL" data-ref-filename="883DL">DL</a>, <span class='refarg'><a class="local col4 ref" href="#874Rsrc" title='Rsrc' data-ref="874Rsrc" data-ref-filename="874Rsrc">Rsrc</a></span>);</td></tr>
<tr><th id="4988">4988</th><td></td></tr>
<tr><th id="4989">4989</th><td>  <i>// Restore the EXEC mask</i></td></tr>
<tr><th id="4990">4990</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="895First" title='First' data-type='MachineBasicBlock::iterator' data-ref="895First" data-ref-filename="895First">First</dfn> = <a class="local col2 ref" href="#892RemainderBB" title='RemainderBB' data-ref="892RemainderBB" data-ref-filename="892RemainderBB">RemainderBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="4991">4991</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#892RemainderBB" title='RemainderBB' data-ref="892RemainderBB" data-ref-filename="892RemainderBB">RemainderBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#895First" title='First' data-ref="895First" data-ref-filename="895First">First</a>, <a class="local col3 ref" href="#883DL" title='DL' data-ref="883DL" data-ref-filename="883DL">DL</a>, <a class="local col2 ref" href="#872TII" title='TII' data-ref="872TII" data-ref-filename="872TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#885MovExecOpc" title='MovExecOpc' data-ref="885MovExecOpc" data-ref-filename="885MovExecOpc">MovExecOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#884Exec" title='Exec' data-ref="884Exec" data-ref-filename="884Exec">Exec</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#887SaveExec" title='SaveExec' data-ref="887SaveExec" data-ref-filename="887SaveExec">SaveExec</a>);</td></tr>
<tr><th id="4992">4992</th><td>  <b>return</b> <a class="local col1 ref" href="#891LoopBB" title='LoopBB' data-ref="891LoopBB" data-ref-filename="891LoopBB">LoopBB</a>;</td></tr>
<tr><th id="4993">4993</th><td>}</td></tr>
<tr><th id="4994">4994</th><td></td></tr>
<tr><th id="4995">4995</th><td><i  data-doc="_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE">// Extract pointer from Rsrc and return a zero-value Rsrc replacement.</i></td></tr>
<tr><th id="4996">4996</th><td><em>static</em> <span class="namespace">std::</span><span class='type' title='std::tuple' data-ref="std::tuple" data-ref-filename="std..tuple">tuple</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="4997">4997</th><td><dfn class="tu decl def fn" id="_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE" title='extractRsrcPtr' data-type='std::tuple&lt;unsigned int, unsigned int&gt; extractRsrcPtr(const llvm::SIInstrInfo &amp; TII, llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; Rsrc)' data-ref="_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE" data-ref-filename="_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE">extractRsrcPtr</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col6 decl" id="896TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="896TII" data-ref-filename="896TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="897MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="897MI" data-ref-filename="897MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="898Rsrc" title='Rsrc' data-type='llvm::MachineOperand &amp;' data-ref="898Rsrc" data-ref-filename="898Rsrc">Rsrc</dfn>) {</td></tr>
<tr><th id="4998">4998</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="899MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="899MBB" data-ref-filename="899MBB">MBB</dfn> = *<a class="local col7 ref" href="#897MI" title='MI' data-ref="897MI" data-ref-filename="897MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4999">4999</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="900MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="900MF" data-ref-filename="900MF">MF</dfn> = *<a class="local col9 ref" href="#899MBB" title='MBB' data-ref="899MBB" data-ref-filename="899MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="5000">5000</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="901MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="901MRI" data-ref-filename="901MRI">MRI</dfn> = <a class="local col0 ref" href="#900MF" title='MF' data-ref="900MF" data-ref-filename="900MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5001">5001</th><td></td></tr>
<tr><th id="5002">5002</th><td>  <i>// Extract the ptr from the resource descriptor.</i></td></tr>
<tr><th id="5003">5003</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="902RsrcPtr" title='RsrcPtr' data-type='unsigned int' data-ref="902RsrcPtr" data-ref-filename="902RsrcPtr">RsrcPtr</dfn> =</td></tr>
<tr><th id="5004">5004</th><td>      <a class="local col6 ref" href="#896TII" title='TII' data-ref="896TII" data-ref-filename="896TII">TII</a>.<a class="ref fn" href="#_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240" title='llvm::SIInstrInfo::buildExtractSubReg' data-ref="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240" data-ref-filename="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240">buildExtractSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#897MI" title='MI' data-ref="897MI" data-ref-filename="897MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#901MRI" title='MRI' data-ref="901MRI" data-ref-filename="901MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#898Rsrc" title='Rsrc' data-ref="898Rsrc" data-ref-filename="898Rsrc">Rsrc</a></span>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_128RegClass" title='llvm::AMDGPU::VReg_128RegClass' data-ref="llvm::AMDGPU::VReg_128RegClass" data-ref-filename="llvm..AMDGPU..VReg_128RegClass">VReg_128RegClass</a>,</td></tr>
<tr><th id="5005">5005</th><td>                             <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0_sub1" title='llvm::AMDGPU::sub0_sub1' data-ref="llvm::AMDGPU::sub0_sub1" data-ref-filename="llvm..AMDGPU..sub0_sub1">sub0_sub1</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>);</td></tr>
<tr><th id="5006">5006</th><td></td></tr>
<tr><th id="5007">5007</th><td>  <i>// Create an empty resource descriptor</i></td></tr>
<tr><th id="5008">5008</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="903Zero64" title='Zero64' data-type='llvm::Register' data-ref="903Zero64" data-ref-filename="903Zero64">Zero64</dfn> = <a class="local col1 ref" href="#901MRI" title='MRI' data-ref="901MRI" data-ref-filename="901MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>);</td></tr>
<tr><th id="5009">5009</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="904SRsrcFormatLo" title='SRsrcFormatLo' data-type='llvm::Register' data-ref="904SRsrcFormatLo" data-ref-filename="904SRsrcFormatLo">SRsrcFormatLo</dfn> = <a class="local col1 ref" href="#901MRI" title='MRI' data-ref="901MRI" data-ref-filename="901MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>);</td></tr>
<tr><th id="5010">5010</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="905SRsrcFormatHi" title='SRsrcFormatHi' data-type='llvm::Register' data-ref="905SRsrcFormatHi" data-ref-filename="905SRsrcFormatHi">SRsrcFormatHi</dfn> = <a class="local col1 ref" href="#901MRI" title='MRI' data-ref="901MRI" data-ref-filename="901MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>);</td></tr>
<tr><th id="5011">5011</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="906NewSRsrc" title='NewSRsrc' data-type='llvm::Register' data-ref="906NewSRsrc" data-ref-filename="906NewSRsrc">NewSRsrc</dfn> = <a class="local col1 ref" href="#901MRI" title='MRI' data-ref="901MRI" data-ref-filename="901MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_128RegClass" title='llvm::AMDGPU::SGPR_128RegClass' data-ref="llvm::AMDGPU::SGPR_128RegClass" data-ref-filename="llvm..AMDGPU..SGPR_128RegClass">SGPR_128RegClass</a>);</td></tr>
<tr><th id="5012">5012</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="907RsrcDataFormat" title='RsrcDataFormat' data-type='uint64_t' data-ref="907RsrcDataFormat" data-ref-filename="907RsrcDataFormat">RsrcDataFormat</dfn> = <a class="local col6 ref" href="#896TII" title='TII' data-ref="896TII" data-ref-filename="896TII">TII</a>.<a class="ref fn" href="#_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" title='llvm::SIInstrInfo::getDefaultRsrcDataFormat' data-ref="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" data-ref-filename="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv">getDefaultRsrcDataFormat</a>();</td></tr>
<tr><th id="5013">5013</th><td></td></tr>
<tr><th id="5014">5014</th><td>  <i>// Zero64 = 0</i></td></tr>
<tr><th id="5015">5015</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#899MBB" title='MBB' data-ref="899MBB" data-ref-filename="899MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#897MI" title='MI' data-ref="897MI" data-ref-filename="897MI">MI</a></span>, <a class="local col7 ref" href="#897MI" title='MI' data-ref="897MI" data-ref-filename="897MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col6 ref" href="#896TII" title='TII' data-ref="896TII" data-ref-filename="896TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#903Zero64" title='Zero64' data-ref="903Zero64" data-ref-filename="903Zero64">Zero64</a>)</td></tr>
<tr><th id="5016">5016</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="5017">5017</th><td></td></tr>
<tr><th id="5018">5018</th><td>  <i>// SRsrcFormatLo = RSRC_DATA_FORMAT{31-0}</i></td></tr>
<tr><th id="5019">5019</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#899MBB" title='MBB' data-ref="899MBB" data-ref-filename="899MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#897MI" title='MI' data-ref="897MI" data-ref-filename="897MI">MI</a></span>, <a class="local col7 ref" href="#897MI" title='MI' data-ref="897MI" data-ref-filename="897MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col6 ref" href="#896TII" title='TII' data-ref="896TII" data-ref-filename="896TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#904SRsrcFormatLo" title='SRsrcFormatLo' data-ref="904SRsrcFormatLo" data-ref-filename="904SRsrcFormatLo">SRsrcFormatLo</a>)</td></tr>
<tr><th id="5020">5020</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#907RsrcDataFormat" title='RsrcDataFormat' data-ref="907RsrcDataFormat" data-ref-filename="907RsrcDataFormat">RsrcDataFormat</a> &amp; <var>0xFFFFFFFF</var>);</td></tr>
<tr><th id="5021">5021</th><td></td></tr>
<tr><th id="5022">5022</th><td>  <i>// SRsrcFormatHi = RSRC_DATA_FORMAT{63-32}</i></td></tr>
<tr><th id="5023">5023</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#899MBB" title='MBB' data-ref="899MBB" data-ref-filename="899MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#897MI" title='MI' data-ref="897MI" data-ref-filename="897MI">MI</a></span>, <a class="local col7 ref" href="#897MI" title='MI' data-ref="897MI" data-ref-filename="897MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col6 ref" href="#896TII" title='TII' data-ref="896TII" data-ref-filename="896TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#905SRsrcFormatHi" title='SRsrcFormatHi' data-ref="905SRsrcFormatHi" data-ref-filename="905SRsrcFormatHi">SRsrcFormatHi</a>)</td></tr>
<tr><th id="5024">5024</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#907RsrcDataFormat" title='RsrcDataFormat' data-ref="907RsrcDataFormat" data-ref-filename="907RsrcDataFormat">RsrcDataFormat</a> &gt;&gt; <var>32</var>);</td></tr>
<tr><th id="5025">5025</th><td></td></tr>
<tr><th id="5026">5026</th><td>  <i>// NewSRsrc = {Zero64, SRsrcFormat}</i></td></tr>
<tr><th id="5027">5027</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#899MBB" title='MBB' data-ref="899MBB" data-ref-filename="899MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#897MI" title='MI' data-ref="897MI" data-ref-filename="897MI">MI</a></span>, <a class="local col7 ref" href="#897MI" title='MI' data-ref="897MI" data-ref-filename="897MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col6 ref" href="#896TII" title='TII' data-ref="896TII" data-ref-filename="896TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#906NewSRsrc" title='NewSRsrc' data-ref="906NewSRsrc" data-ref-filename="906NewSRsrc">NewSRsrc</a>)</td></tr>
<tr><th id="5028">5028</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#903Zero64" title='Zero64' data-ref="903Zero64" data-ref-filename="903Zero64">Zero64</a>)</td></tr>
<tr><th id="5029">5029</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0_sub1" title='llvm::AMDGPU::sub0_sub1' data-ref="llvm::AMDGPU::sub0_sub1" data-ref-filename="llvm..AMDGPU..sub0_sub1">sub0_sub1</a>)</td></tr>
<tr><th id="5030">5030</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#904SRsrcFormatLo" title='SRsrcFormatLo' data-ref="904SRsrcFormatLo" data-ref-filename="904SRsrcFormatLo">SRsrcFormatLo</a>)</td></tr>
<tr><th id="5031">5031</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub2" title='llvm::AMDGPU::sub2' data-ref="llvm::AMDGPU::sub2" data-ref-filename="llvm..AMDGPU..sub2">sub2</a>)</td></tr>
<tr><th id="5032">5032</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#905SRsrcFormatHi" title='SRsrcFormatHi' data-ref="905SRsrcFormatHi" data-ref-filename="905SRsrcFormatHi">SRsrcFormatHi</a>)</td></tr>
<tr><th id="5033">5033</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub3" title='llvm::AMDGPU::sub3' data-ref="llvm::AMDGPU::sub3" data-ref-filename="llvm..AMDGPU..sub3">sub3</a>);</td></tr>
<tr><th id="5034">5034</th><td></td></tr>
<tr><th id="5035">5035</th><td>  <b>return</b> <span class='ref fn fake' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;' data-ref="_ZNSt5tupleIJT_T0_EEC1EOS_IJTL0__TL0_0_EE" data-ref-filename="_ZNSt5tupleIJT_T0_EEC1EOS_IJTL0__TL0_0_EE"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_tuple' data-ref="_ZSt10make_tupleDpOT_" data-ref-filename="_ZSt10make_tupleDpOT_">make_tuple</span>(<span class='refarg'><a class="local col2 ref" href="#902RsrcPtr" title='RsrcPtr' data-ref="902RsrcPtr" data-ref-filename="902RsrcPtr">RsrcPtr</a></span>, <span class='refarg'><a class="local col6 ref" href="#906NewSRsrc" title='NewSRsrc' data-ref="906NewSRsrc" data-ref-filename="906NewSRsrc">NewSRsrc</a></span>);</td></tr>
<tr><th id="5036">5036</th><td>}</td></tr>
<tr><th id="5037">5037</th><td></td></tr>
<tr><th id="5038">5038</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="5039">5039</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="908MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="908MI" data-ref-filename="908MI">MI</dfn>,</td></tr>
<tr><th id="5040">5040</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col9 decl" id="909MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="909MDT" data-ref-filename="909MDT">MDT</dfn>) <em>const</em> {</td></tr>
<tr><th id="5041">5041</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="910MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="910MF" data-ref-filename="910MF">MF</dfn> = *<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="5042">5042</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="911MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="911MRI" data-ref-filename="911MRI">MRI</dfn> = <a class="local col0 ref" href="#910MF" title='MF' data-ref="910MF" data-ref-filename="910MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5043">5043</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="912CreatedBB" title='CreatedBB' data-type='llvm::MachineBasicBlock *' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="5044">5044</th><td></td></tr>
<tr><th id="5045">5045</th><td>  <i>// Legalize VOP2</i></td></tr>
<tr><th id="5046">5046</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP2' data-ref="_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE">isVOP2</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOPC' data-ref="_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE">isVOPC</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>)) {</td></tr>
<tr><th id="5047">5047</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsVOP2' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsVOP2</a>(<span class='refarg'><a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>);</td></tr>
<tr><th id="5048">5048</th><td>    <b>return</b> <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a>;</td></tr>
<tr><th id="5049">5049</th><td>  }</td></tr>
<tr><th id="5050">5050</th><td></td></tr>
<tr><th id="5051">5051</th><td>  <i>// Legalize VOP3</i></td></tr>
<tr><th id="5052">5052</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>)) {</td></tr>
<tr><th id="5053">5053</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsVOP3' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsVOP3</a>(<span class='refarg'><a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>);</td></tr>
<tr><th id="5054">5054</th><td>    <b>return</b> <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a>;</td></tr>
<tr><th id="5055">5055</th><td>  }</td></tr>
<tr><th id="5056">5056</th><td></td></tr>
<tr><th id="5057">5057</th><td>  <i>// Legalize SMRD</i></td></tr>
<tr><th id="5058">5058</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>)) {</td></tr>
<tr><th id="5059">5059</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsSMRD' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsSMRD</a>(<span class='refarg'><a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>);</td></tr>
<tr><th id="5060">5060</th><td>    <b>return</b> <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a>;</td></tr>
<tr><th id="5061">5061</th><td>  }</td></tr>
<tr><th id="5062">5062</th><td></td></tr>
<tr><th id="5063">5063</th><td>  <i>// Legalize FLAT</i></td></tr>
<tr><th id="5064">5064</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>)) {</td></tr>
<tr><th id="5065">5065</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo20legalizeOperandsFLATERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsFLAT' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsFLATERNS_19MachineRegisterInfoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo20legalizeOperandsFLATERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsFLAT</a>(<span class='refarg'><a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>);</td></tr>
<tr><th id="5066">5066</th><td>    <b>return</b> <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a>;</td></tr>
<tr><th id="5067">5067</th><td>  }</td></tr>
<tr><th id="5068">5068</th><td></td></tr>
<tr><th id="5069">5069</th><td>  <i>// Legalize REG_SEQUENCE and PHI</i></td></tr>
<tr><th id="5070">5070</th><td><i>  // The register class of the operands much be the same type as the register</i></td></tr>
<tr><th id="5071">5071</th><td><i>  // class of the output.</i></td></tr>
<tr><th id="5072">5072</th><td>  <b>if</b> (<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::PHI" title='llvm::AMDGPU::PHI' data-ref="llvm::AMDGPU::PHI" data-ref-filename="llvm..AMDGPU..PHI">PHI</a>) {</td></tr>
<tr><th id="5073">5073</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="913RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="913RC" data-ref-filename="913RC">RC</dfn> = <b>nullptr</b>, *<dfn class="local col4 decl" id="914SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="914SRC" data-ref-filename="914SRC">SRC</dfn> = <b>nullptr</b>, *<dfn class="local col5 decl" id="915VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="915VRC" data-ref-filename="915VRC">VRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="5074">5074</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="916i" title='i' data-type='unsigned int' data-ref="916i" data-ref-filename="916i">i</dfn> = <var>1</var>, <dfn class="local col7 decl" id="917e" title='e' data-type='unsigned int' data-ref="917e" data-ref-filename="917e">e</dfn> = <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#916i" title='i' data-ref="916i" data-ref-filename="916i">i</a> != <a class="local col7 ref" href="#917e" title='e' data-ref="917e" data-ref-filename="917e">e</a>; <a class="local col6 ref" href="#916i" title='i' data-ref="916i" data-ref-filename="916i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="5075">5075</th><td>      <b>if</b> (!<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#916i" title='i' data-ref="916i" data-ref-filename="916i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#916i" title='i' data-ref="916i" data-ref-filename="916i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="5076">5076</th><td>        <b>continue</b>;</td></tr>
<tr><th id="5077">5077</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="918OpRC" title='OpRC' data-type='const llvm::TargetRegisterClass *' data-ref="918OpRC" data-ref-filename="918OpRC">OpRC</dfn> =</td></tr>
<tr><th id="5078">5078</th><td>          <a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#916i" title='i' data-ref="916i" data-ref-filename="916i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5079">5079</th><td>      <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVectorRegisters' data-ref="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE">hasVectorRegisters</a>(<a class="local col8 ref" href="#918OpRC" title='OpRC' data-ref="918OpRC" data-ref-filename="918OpRC">OpRC</a>)) {</td></tr>
<tr><th id="5080">5080</th><td>        <a class="local col5 ref" href="#915VRC" title='VRC' data-ref="915VRC" data-ref-filename="915VRC">VRC</a> = <a class="local col8 ref" href="#918OpRC" title='OpRC' data-ref="918OpRC" data-ref-filename="918OpRC">OpRC</a>;</td></tr>
<tr><th id="5081">5081</th><td>      } <b>else</b> {</td></tr>
<tr><th id="5082">5082</th><td>        <a class="local col4 ref" href="#914SRC" title='SRC' data-ref="914SRC" data-ref-filename="914SRC">SRC</a> = <a class="local col8 ref" href="#918OpRC" title='OpRC' data-ref="918OpRC" data-ref-filename="918OpRC">OpRC</a>;</td></tr>
<tr><th id="5083">5083</th><td>      }</td></tr>
<tr><th id="5084">5084</th><td>    }</td></tr>
<tr><th id="5085">5085</th><td></td></tr>
<tr><th id="5086">5086</th><td>    <i>// If any of the operands are VGPR registers, then they all most be</i></td></tr>
<tr><th id="5087">5087</th><td><i>    // otherwise we will create illegal VGPR-&gt;SGPR copies when legalizing</i></td></tr>
<tr><th id="5088">5088</th><td><i>    // them.</i></td></tr>
<tr><th id="5089">5089</th><td>    <b>if</b> (<a class="local col5 ref" href="#915VRC" title='VRC' data-ref="915VRC" data-ref-filename="915VRC">VRC</a> || !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="member fn" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>, <var>0</var>))) {</td></tr>
<tr><th id="5090">5090</th><td>      <b>if</b> (!<a class="local col5 ref" href="#915VRC" title='VRC' data-ref="915VRC" data-ref-filename="915VRC">VRC</a>) {</td></tr>
<tr><th id="5091">5091</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SRC);</td></tr>
<tr><th id="5092">5092</th><td>        <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>, <var>0</var>) == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_1RegClass" title='llvm::AMDGPU::VReg_1RegClass' data-ref="llvm::AMDGPU::VReg_1RegClass" data-ref-filename="llvm..AMDGPU..VReg_1RegClass">VReg_1RegClass</a>) {</td></tr>
<tr><th id="5093">5093</th><td>          <a class="local col5 ref" href="#915VRC" title='VRC' data-ref="915VRC" data-ref-filename="915VRC">VRC</a> = &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_1RegClass" title='llvm::AMDGPU::VReg_1RegClass' data-ref="llvm::AMDGPU::VReg_1RegClass" data-ref-filename="llvm..AMDGPU..VReg_1RegClass">VReg_1RegClass</a>;</td></tr>
<tr><th id="5094">5094</th><td>        } <b>else</b></td></tr>
<tr><th id="5095">5095</th><td>          <a class="local col5 ref" href="#915VRC" title='VRC' data-ref="915VRC" data-ref-filename="915VRC">VRC</a> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="member fn" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>, <var>0</var>))</td></tr>
<tr><th id="5096">5096</th><td>                    ? <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentAGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE">getEquivalentAGPRClass</a>(<a class="local col4 ref" href="#914SRC" title='SRC' data-ref="914SRC" data-ref-filename="914SRC">SRC</a>)</td></tr>
<tr><th id="5097">5097</th><td>                    : <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</a>(<a class="local col4 ref" href="#914SRC" title='SRC' data-ref="914SRC" data-ref-filename="914SRC">SRC</a>);</td></tr>
<tr><th id="5098">5098</th><td>      } <b>else</b> {</td></tr>
<tr><th id="5099">5099</th><td>          <a class="local col5 ref" href="#915VRC" title='VRC' data-ref="915VRC" data-ref-filename="915VRC">VRC</a> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="member fn" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>, <var>0</var>))</td></tr>
<tr><th id="5100">5100</th><td>                    ? <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentAGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE">getEquivalentAGPRClass</a>(<a class="local col5 ref" href="#915VRC" title='VRC' data-ref="915VRC" data-ref-filename="915VRC">VRC</a>)</td></tr>
<tr><th id="5101">5101</th><td>                    : <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</a>(<a class="local col5 ref" href="#915VRC" title='VRC' data-ref="915VRC" data-ref-filename="915VRC">VRC</a>);</td></tr>
<tr><th id="5102">5102</th><td>      }</td></tr>
<tr><th id="5103">5103</th><td>      <a class="local col3 ref" href="#913RC" title='RC' data-ref="913RC" data-ref-filename="913RC">RC</a> = <a class="local col5 ref" href="#915VRC" title='VRC' data-ref="915VRC" data-ref-filename="915VRC">VRC</a>;</td></tr>
<tr><th id="5104">5104</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5105">5105</th><td>      <a class="local col3 ref" href="#913RC" title='RC' data-ref="913RC" data-ref-filename="913RC">RC</a> = <a class="local col4 ref" href="#914SRC" title='SRC' data-ref="914SRC" data-ref-filename="914SRC">SRC</a>;</td></tr>
<tr><th id="5106">5106</th><td>    }</td></tr>
<tr><th id="5107">5107</th><td></td></tr>
<tr><th id="5108">5108</th><td>    <i>// Update all the operands so they have the same type.</i></td></tr>
<tr><th id="5109">5109</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="919I" title='I' data-type='unsigned int' data-ref="919I" data-ref-filename="919I">I</dfn> = <var>1</var>, <dfn class="local col0 decl" id="920E" title='E' data-type='unsigned int' data-ref="920E" data-ref-filename="920E">E</dfn> = <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a> != <a class="local col0 ref" href="#920E" title='E' data-ref="920E" data-ref-filename="920E">E</a>; <a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a> += <var>2</var>) {</td></tr>
<tr><th id="5110">5110</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="921Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="921Op" data-ref-filename="921Op">Op</dfn> = <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>);</td></tr>
<tr><th id="5111">5111</th><td>      <b>if</b> (!<a class="local col1 ref" href="#921Op" title='Op' data-ref="921Op" data-ref-filename="921Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#921Op" title='Op' data-ref="921Op" data-ref-filename="921Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="5112">5112</th><td>        <b>continue</b>;</td></tr>
<tr><th id="5113">5113</th><td></td></tr>
<tr><th id="5114">5114</th><td>      <i>// MI is a PHI instruction.</i></td></tr>
<tr><th id="5115">5115</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="922InsertBB" title='InsertBB' data-type='llvm::MachineBasicBlock *' data-ref="922InsertBB" data-ref-filename="922InsertBB">InsertBB</dfn> = <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="5116">5116</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="923Insert" title='Insert' data-type='MachineBasicBlock::iterator' data-ref="923Insert" data-ref-filename="923Insert">Insert</dfn> = <a class="local col2 ref" href="#922InsertBB" title='InsertBB' data-ref="922InsertBB" data-ref-filename="922InsertBB">InsertBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="5117">5117</th><td></td></tr>
<tr><th id="5118">5118</th><td>      <i>// Avoid creating no-op copies with the same src and dst reg class.  These</i></td></tr>
<tr><th id="5119">5119</th><td><i>      // confuse some of the machine passes.</i></td></tr>
<tr><th id="5120">5120</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" title='llvm::SIInstrInfo::legalizeGenericOperand' data-ref="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" data-ref-filename="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486">legalizeGenericOperand</a>(<span class='refarg'>*<a class="local col2 ref" href="#922InsertBB" title='InsertBB' data-ref="922InsertBB" data-ref-filename="922InsertBB">InsertBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#923Insert" title='Insert' data-ref="923Insert" data-ref-filename="923Insert">Insert</a>, <a class="local col3 ref" href="#913RC" title='RC' data-ref="913RC" data-ref-filename="913RC">RC</a>, <span class='refarg'><a class="local col1 ref" href="#921Op" title='Op' data-ref="921Op" data-ref-filename="921Op">Op</a></span>, <span class='refarg'><a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a></span>, <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="5121">5121</th><td>    }</td></tr>
<tr><th id="5122">5122</th><td>  }</td></tr>
<tr><th id="5123">5123</th><td></td></tr>
<tr><th id="5124">5124</th><td>  <i>// REG_SEQUENCE doesn't really require operand legalization, but if one has a</i></td></tr>
<tr><th id="5125">5125</th><td><i>  // VGPR dest type and SGPR sources, insert copies so all operands are</i></td></tr>
<tr><th id="5126">5126</th><td><i>  // VGPRs. This seems to help operand folding / the register coalescer.</i></td></tr>
<tr><th id="5127">5127</th><td>  <b>if</b> (<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>) {</td></tr>
<tr><th id="5128">5128</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="924MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="924MBB" data-ref-filename="924MBB">MBB</dfn> = <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5129">5129</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="925DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="925DstRC" data-ref-filename="925DstRC">DstRC</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>, <var>0</var>);</td></tr>
<tr><th id="5130">5130</th><td>    <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col5 ref" href="#925DstRC" title='DstRC' data-ref="925DstRC" data-ref-filename="925DstRC">DstRC</a>)) {</td></tr>
<tr><th id="5131">5131</th><td>      <i>// Update all the operands so they are VGPR register classes. These may</i></td></tr>
<tr><th id="5132">5132</th><td><i>      // not be the same register class because REG_SEQUENCE supports mixing</i></td></tr>
<tr><th id="5133">5133</th><td><i>      // subregister index types e.g. sub0_sub1 + sub2 + sub3</i></td></tr>
<tr><th id="5134">5134</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="926I" title='I' data-type='unsigned int' data-ref="926I" data-ref-filename="926I">I</dfn> = <var>1</var>, <dfn class="local col7 decl" id="927E" title='E' data-type='unsigned int' data-ref="927E" data-ref-filename="927E">E</dfn> = <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#926I" title='I' data-ref="926I" data-ref-filename="926I">I</a> != <a class="local col7 ref" href="#927E" title='E' data-ref="927E" data-ref-filename="927E">E</a>; <a class="local col6 ref" href="#926I" title='I' data-ref="926I" data-ref-filename="926I">I</a> += <var>2</var>) {</td></tr>
<tr><th id="5135">5135</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="928Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="928Op" data-ref-filename="928Op">Op</dfn> = <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#926I" title='I' data-ref="926I" data-ref-filename="926I">I</a>);</td></tr>
<tr><th id="5136">5136</th><td>        <b>if</b> (!<a class="local col8 ref" href="#928Op" title='Op' data-ref="928Op" data-ref-filename="928Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col8 ref" href="#928Op" title='Op' data-ref="928Op" data-ref-filename="928Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="5137">5137</th><td>          <b>continue</b>;</td></tr>
<tr><th id="5138">5138</th><td></td></tr>
<tr><th id="5139">5139</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="929OpRC" title='OpRC' data-type='const llvm::TargetRegisterClass *' data-ref="929OpRC" data-ref-filename="929OpRC">OpRC</dfn> = <a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col8 ref" href="#928Op" title='Op' data-ref="928Op" data-ref-filename="928Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5140">5140</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="930VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="930VRC" data-ref-filename="930VRC">VRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</a>(<a class="local col9 ref" href="#929OpRC" title='OpRC' data-ref="929OpRC" data-ref-filename="929OpRC">OpRC</a>);</td></tr>
<tr><th id="5141">5141</th><td>        <b>if</b> (<a class="local col0 ref" href="#930VRC" title='VRC' data-ref="930VRC" data-ref-filename="930VRC">VRC</a> == <a class="local col9 ref" href="#929OpRC" title='OpRC' data-ref="929OpRC" data-ref-filename="929OpRC">OpRC</a>)</td></tr>
<tr><th id="5142">5142</th><td>          <b>continue</b>;</td></tr>
<tr><th id="5143">5143</th><td></td></tr>
<tr><th id="5144">5144</th><td>        <a class="member fn" href="#_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" title='llvm::SIInstrInfo::legalizeGenericOperand' data-ref="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" data-ref-filename="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486">legalizeGenericOperand</a>(<span class='refarg'>*<a class="local col4 ref" href="#924MBB" title='MBB' data-ref="924MBB" data-ref-filename="924MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>, <a class="local col0 ref" href="#930VRC" title='VRC' data-ref="930VRC" data-ref-filename="930VRC">VRC</a>, <span class='refarg'><a class="local col8 ref" href="#928Op" title='Op' data-ref="928Op" data-ref-filename="928Op">Op</a></span>, <span class='refarg'><a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a></span>, <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="5145">5145</th><td>        <a class="local col8 ref" href="#928Op" title='Op' data-ref="928Op" data-ref-filename="928Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>();</td></tr>
<tr><th id="5146">5146</th><td>      }</td></tr>
<tr><th id="5147">5147</th><td>    }</td></tr>
<tr><th id="5148">5148</th><td></td></tr>
<tr><th id="5149">5149</th><td>    <b>return</b> <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a>;</td></tr>
<tr><th id="5150">5150</th><td>  }</td></tr>
<tr><th id="5151">5151</th><td></td></tr>
<tr><th id="5152">5152</th><td>  <i>// Legalize INSERT_SUBREG</i></td></tr>
<tr><th id="5153">5153</th><td><i>  // src0 must have the same register class as dst</i></td></tr>
<tr><th id="5154">5154</th><td>  <b>if</b> (<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSERT_SUBREG" title='llvm::AMDGPU::INSERT_SUBREG' data-ref="llvm::AMDGPU::INSERT_SUBREG" data-ref-filename="llvm..AMDGPU..INSERT_SUBREG">INSERT_SUBREG</a>) {</td></tr>
<tr><th id="5155">5155</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="931Dst" title='Dst' data-type='llvm::Register' data-ref="931Dst" data-ref-filename="931Dst">Dst</dfn> = <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5156">5156</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="932Src0" title='Src0' data-type='llvm::Register' data-ref="932Src0" data-ref-filename="932Src0">Src0</dfn> = <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5157">5157</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="933DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="933DstRC" data-ref-filename="933DstRC">DstRC</dfn> = <a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#931Dst" title='Dst' data-ref="931Dst" data-ref-filename="931Dst">Dst</a>);</td></tr>
<tr><th id="5158">5158</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="934Src0RC" title='Src0RC' data-type='const llvm::TargetRegisterClass *' data-ref="934Src0RC" data-ref-filename="934Src0RC">Src0RC</dfn> = <a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#932Src0" title='Src0' data-ref="932Src0" data-ref-filename="932Src0">Src0</a>);</td></tr>
<tr><th id="5159">5159</th><td>    <b>if</b> (<a class="local col3 ref" href="#933DstRC" title='DstRC' data-ref="933DstRC" data-ref-filename="933DstRC">DstRC</a> != <a class="local col4 ref" href="#934Src0RC" title='Src0RC' data-ref="934Src0RC" data-ref-filename="934Src0RC">Src0RC</a>) {</td></tr>
<tr><th id="5160">5160</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="935MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="935MBB" data-ref-filename="935MBB">MBB</dfn> = <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5161">5161</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="936Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="936Op" data-ref-filename="936Op">Op</dfn> = <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5162">5162</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" title='llvm::SIInstrInfo::legalizeGenericOperand' data-ref="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" data-ref-filename="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486">legalizeGenericOperand</a>(<span class='refarg'>*<a class="local col5 ref" href="#935MBB" title='MBB' data-ref="935MBB" data-ref-filename="935MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>, <a class="local col3 ref" href="#933DstRC" title='DstRC' data-ref="933DstRC" data-ref-filename="933DstRC">DstRC</a>, <span class='refarg'><a class="local col6 ref" href="#936Op" title='Op' data-ref="936Op" data-ref-filename="936Op">Op</a></span>, <span class='refarg'><a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a></span>, <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="5163">5163</th><td>    }</td></tr>
<tr><th id="5164">5164</th><td>    <b>return</b> <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a>;</td></tr>
<tr><th id="5165">5165</th><td>  }</td></tr>
<tr><th id="5166">5166</th><td></td></tr>
<tr><th id="5167">5167</th><td>  <i>// Legalize SI_INIT_M0</i></td></tr>
<tr><th id="5168">5168</th><td>  <b>if</b> (<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_INIT_M0" title='llvm::AMDGPU::SI_INIT_M0' data-ref="llvm::AMDGPU::SI_INIT_M0" data-ref-filename="llvm..AMDGPU..SI_INIT_M0">SI_INIT_M0</a>) {</td></tr>
<tr><th id="5169">5169</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="937Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="937Src" data-ref-filename="937Src">Src</dfn> = <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5170">5170</th><td>    <b>if</b> (<a class="local col7 ref" href="#937Src" title='Src' data-ref="937Src" data-ref-filename="937Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVectorRegisters' data-ref="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE">hasVectorRegisters</a>(<a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col7 ref" href="#937Src" title='Src' data-ref="937Src" data-ref-filename="937Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="5171">5171</th><td>      <a class="local col7 ref" href="#937Src" title='Src' data-ref="937Src" data-ref-filename="937Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="member fn" href="#_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::readlaneVGPRToSGPR' data-ref="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE">readlaneVGPRToSGPR</a>(<a class="local col7 ref" href="#937Src" title='Src' data-ref="937Src" data-ref-filename="937Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class='refarg'><a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a></span>));</td></tr>
<tr><th id="5172">5172</th><td>    <b>return</b> <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a>;</td></tr>
<tr><th id="5173">5173</th><td>  }</td></tr>
<tr><th id="5174">5174</th><td></td></tr>
<tr><th id="5175">5175</th><td>  <i>// Legalize MIMG and MUBUF/MTBUF for shaders.</i></td></tr>
<tr><th id="5176">5176</th><td><i>  //</i></td></tr>
<tr><th id="5177">5177</th><td><i>  // Shaders only generate MUBUF/MTBUF instructions via intrinsics or via</i></td></tr>
<tr><th id="5178">5178</th><td><i>  // scratch memory access. In both cases, the legalization never involves</i></td></tr>
<tr><th id="5179">5179</th><td><i>  // conversion to the addr64 form.</i></td></tr>
<tr><th id="5180">5180</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>) || (<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU10isGraphicsEj" title='llvm::AMDGPU::isGraphics' data-ref="_ZN4llvm6AMDGPU10isGraphicsEj" data-ref-filename="_ZN4llvm6AMDGPU10isGraphicsEj">isGraphics</a>(<a class="local col0 ref" href="#910MF" title='MF' data-ref="910MF" data-ref-filename="910MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>()) &amp;&amp;</td></tr>
<tr><th id="5181">5181</th><td>                     (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>)))) {</td></tr>
<tr><th id="5182">5182</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="938SRsrc" title='SRsrc' data-type='llvm::MachineOperand *' data-ref="938SRsrc" data-ref-filename="938SRsrc">SRsrc</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::srsrc" title='llvm::AMDGPU::OpName::srsrc' data-ref="llvm::AMDGPU::OpName::srsrc" data-ref-filename="llvm..AMDGPU..OpName..srsrc">srsrc</a>);</td></tr>
<tr><th id="5183">5183</th><td>    <b>if</b> (<a class="local col8 ref" href="#938SRsrc" title='SRsrc' data-ref="938SRsrc" data-ref-filename="938SRsrc">SRsrc</a> &amp;&amp; !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col8 ref" href="#938SRsrc" title='SRsrc' data-ref="938SRsrc" data-ref-filename="938SRsrc">SRsrc</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="5184">5184</th><td>      <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a> = <a class="tu ref fn" href="#_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_" title='loadSRsrcFromVGPR' data-use='c' data-ref="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_" data-ref-filename="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_">loadSRsrcFromVGPR</a>(*<b>this</b>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class='refarg'>*<a class="local col8 ref" href="#938SRsrc" title='SRsrc' data-ref="938SRsrc" data-ref-filename="938SRsrc">SRsrc</a></span>, <a class="local col9 ref" href="#909MDT" title='MDT' data-ref="909MDT" data-ref-filename="909MDT">MDT</a>);</td></tr>
<tr><th id="5185">5185</th><td></td></tr>
<tr><th id="5186">5186</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="939SSamp" title='SSamp' data-type='llvm::MachineOperand *' data-ref="939SSamp" data-ref-filename="939SSamp">SSamp</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::ssamp" title='llvm::AMDGPU::OpName::ssamp' data-ref="llvm::AMDGPU::OpName::ssamp" data-ref-filename="llvm..AMDGPU..OpName..ssamp">ssamp</a>);</td></tr>
<tr><th id="5187">5187</th><td>    <b>if</b> (<a class="local col9 ref" href="#939SSamp" title='SSamp' data-ref="939SSamp" data-ref-filename="939SSamp">SSamp</a> &amp;&amp; !<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col9 ref" href="#939SSamp" title='SSamp' data-ref="939SSamp" data-ref-filename="939SSamp">SSamp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="5188">5188</th><td>      <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a> = <a class="tu ref fn" href="#_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_" title='loadSRsrcFromVGPR' data-use='c' data-ref="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_" data-ref-filename="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_">loadSRsrcFromVGPR</a>(*<b>this</b>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class='refarg'>*<a class="local col9 ref" href="#939SSamp" title='SSamp' data-ref="939SSamp" data-ref-filename="939SSamp">SSamp</a></span>, <a class="local col9 ref" href="#909MDT" title='MDT' data-ref="909MDT" data-ref-filename="909MDT">MDT</a>);</td></tr>
<tr><th id="5189">5189</th><td></td></tr>
<tr><th id="5190">5190</th><td>    <b>return</b> <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a>;</td></tr>
<tr><th id="5191">5191</th><td>  }</td></tr>
<tr><th id="5192">5192</th><td></td></tr>
<tr><th id="5193">5193</th><td>  <i>// Legalize SI_CALL</i></td></tr>
<tr><th id="5194">5194</th><td>  <b>if</b> (<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_CALL_ISEL" title='llvm::AMDGPU::SI_CALL_ISEL' data-ref="llvm::AMDGPU::SI_CALL_ISEL" data-ref-filename="llvm..AMDGPU..SI_CALL_ISEL">SI_CALL_ISEL</a>) {</td></tr>
<tr><th id="5195">5195</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="940Dest" title='Dest' data-type='llvm::MachineOperand *' data-ref="940Dest" data-ref-filename="940Dest">Dest</dfn> = &amp;<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5196">5196</th><td>    <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col0 ref" href="#940Dest" title='Dest' data-ref="940Dest" data-ref-filename="940Dest">Dest</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="5197">5197</th><td>      <i>// Move everything between ADJCALLSTACKUP and ADJCALLSTACKDOWN and</i></td></tr>
<tr><th id="5198">5198</th><td><i>      // following copies, we also need to move copies from and to physical</i></td></tr>
<tr><th id="5199">5199</th><td><i>      // registers into the loop block.</i></td></tr>
<tr><th id="5200">5200</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="941FrameSetupOpcode" title='FrameSetupOpcode' data-type='unsigned int' data-ref="941FrameSetupOpcode" data-ref-filename="941FrameSetupOpcode">FrameSetupOpcode</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" data-ref-filename="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</a>();</td></tr>
<tr><th id="5201">5201</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="942FrameDestroyOpcode" title='FrameDestroyOpcode' data-type='unsigned int' data-ref="942FrameDestroyOpcode" data-ref-filename="942FrameDestroyOpcode">FrameDestroyOpcode</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" data-ref-filename="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>();</td></tr>
<tr><th id="5202">5202</th><td></td></tr>
<tr><th id="5203">5203</th><td>      <i>// Also move the copies to physical registers into the loop block</i></td></tr>
<tr><th id="5204">5204</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="943MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="943MBB" data-ref-filename="943MBB">MBB</dfn> = *<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5205">5205</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="944Start" title='Start' data-type='MachineBasicBlock::iterator' data-ref="944Start" data-ref-filename="944Start">Start</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>);</td></tr>
<tr><th id="5206">5206</th><td>      <b>while</b> (<a class="local col4 ref" href="#944Start" title='Start' data-ref="944Start" data-ref-filename="944Start">Start</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col1 ref" href="#941FrameSetupOpcode" title='FrameSetupOpcode' data-ref="941FrameSetupOpcode" data-ref-filename="941FrameSetupOpcode">FrameSetupOpcode</a>)</td></tr>
<tr><th id="5207">5207</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col4 ref" href="#944Start" title='Start' data-ref="944Start" data-ref-filename="944Start">Start</a>;</td></tr>
<tr><th id="5208">5208</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="945End" title='End' data-type='MachineBasicBlock::iterator' data-ref="945End" data-ref-filename="945End">End</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>);</td></tr>
<tr><th id="5209">5209</th><td>      <b>while</b> (<a class="local col5 ref" href="#945End" title='End' data-ref="945End" data-ref-filename="945End">End</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col2 ref" href="#942FrameDestroyOpcode" title='FrameDestroyOpcode' data-ref="942FrameDestroyOpcode" data-ref-filename="942FrameDestroyOpcode">FrameDestroyOpcode</a>)</td></tr>
<tr><th id="5210">5210</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#945End" title='End' data-ref="945End" data-ref-filename="945End">End</a>;</td></tr>
<tr><th id="5211">5211</th><td>      <i>// Also include following copies of the return value</i></td></tr>
<tr><th id="5212">5212</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#945End" title='End' data-ref="945End" data-ref-filename="945End">End</a>;</td></tr>
<tr><th id="5213">5213</th><td>      <b>while</b> (<a class="local col5 ref" href="#945End" title='End' data-ref="945End" data-ref-filename="945End">End</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#943MBB" title='MBB' data-ref="943MBB" data-ref-filename="943MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="local col5 ref" href="#945End" title='End' data-ref="945End" data-ref-filename="945End">End</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col5 ref" href="#945End" title='End' data-ref="945End" data-ref-filename="945End">End</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="5214">5214</th><td>             <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="local col5 ref" href="#945End" title='End' data-ref="945End" data-ref-filename="945End">End</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="5215">5215</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#945End" title='End' data-ref="945End" data-ref-filename="945End">End</a>;</td></tr>
<tr><th id="5216">5216</th><td>      <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a> = <a class="tu ref fn" href="#_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_" title='loadSRsrcFromVGPR' data-use='c' data-ref="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_" data-ref-filename="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_">loadSRsrcFromVGPR</a>(*<b>this</b>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class='refarg'>*<a class="local col0 ref" href="#940Dest" title='Dest' data-ref="940Dest" data-ref-filename="940Dest">Dest</a></span>, <a class="local col9 ref" href="#909MDT" title='MDT' data-ref="909MDT" data-ref-filename="909MDT">MDT</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#944Start" title='Start' data-ref="944Start" data-ref-filename="944Start">Start</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#945End" title='End' data-ref="945End" data-ref-filename="945End">End</a>);</td></tr>
<tr><th id="5217">5217</th><td>    }</td></tr>
<tr><th id="5218">5218</th><td>  }</td></tr>
<tr><th id="5219">5219</th><td></td></tr>
<tr><th id="5220">5220</th><td>  <i>// Legalize MUBUF* instructions.</i></td></tr>
<tr><th id="5221">5221</th><td>  <em>int</em> <dfn class="local col6 decl" id="946RsrcIdx" title='RsrcIdx' data-type='int' data-ref="946RsrcIdx" data-ref-filename="946RsrcIdx">RsrcIdx</dfn> =</td></tr>
<tr><th id="5222">5222</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::srsrc" title='llvm::AMDGPU::OpName::srsrc' data-ref="llvm::AMDGPU::OpName::srsrc" data-ref-filename="llvm..AMDGPU..OpName..srsrc">srsrc</a>);</td></tr>
<tr><th id="5223">5223</th><td>  <b>if</b> (<a class="local col6 ref" href="#946RsrcIdx" title='RsrcIdx' data-ref="946RsrcIdx" data-ref-filename="946RsrcIdx">RsrcIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="5224">5224</th><td>    <i>// We have an MUBUF instruction</i></td></tr>
<tr><th id="5225">5225</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="947Rsrc" title='Rsrc' data-type='llvm::MachineOperand *' data-ref="947Rsrc" data-ref-filename="947Rsrc">Rsrc</dfn> = &amp;<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#946RsrcIdx" title='RsrcIdx' data-ref="946RsrcIdx" data-ref-filename="946RsrcIdx">RsrcIdx</a>);</td></tr>
<tr><th id="5226">5226</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="948RsrcRC" title='RsrcRC' data-type='unsigned int' data-ref="948RsrcRC" data-ref-filename="948RsrcRC">RsrcRC</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col6 ref" href="#946RsrcIdx" title='RsrcIdx' data-ref="946RsrcIdx" data-ref-filename="946RsrcIdx">RsrcIdx</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a>;</td></tr>
<tr><th id="5227">5227</th><td>    <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_">getCommonSubClass</a>(<a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col7 ref" href="#947Rsrc" title='Rsrc' data-ref="947Rsrc" data-ref-filename="947Rsrc">Rsrc</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()),</td></tr>
<tr><th id="5228">5228</th><td>                             <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#948RsrcRC" title='RsrcRC' data-ref="948RsrcRC" data-ref-filename="948RsrcRC">RsrcRC</a>))) {</td></tr>
<tr><th id="5229">5229</th><td>      <i>// The operands are legal.</i></td></tr>
<tr><th id="5230">5230</th><td><i>      // FIXME: We may need to legalize operands besided srsrc.</i></td></tr>
<tr><th id="5231">5231</th><td>      <b>return</b> <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a>;</td></tr>
<tr><th id="5232">5232</th><td>    }</td></tr>
<tr><th id="5233">5233</th><td></td></tr>
<tr><th id="5234">5234</th><td>    <i>// Legalize a VGPR Rsrc.</i></td></tr>
<tr><th id="5235">5235</th><td><i>    //</i></td></tr>
<tr><th id="5236">5236</th><td><i>    // If the instruction is _ADDR64, we can avoid a waterfall by extracting</i></td></tr>
<tr><th id="5237">5237</th><td><i>    // the base pointer from the VGPR Rsrc, adding it to the VAddr, then using</i></td></tr>
<tr><th id="5238">5238</th><td><i>    // a zero-value SRsrc.</i></td></tr>
<tr><th id="5239">5239</th><td><i>    //</i></td></tr>
<tr><th id="5240">5240</th><td><i>    // If the instruction is _OFFSET (both idxen and offen disabled), and we</i></td></tr>
<tr><th id="5241">5241</th><td><i>    // support ADDR64 instructions, we can convert to ADDR64 and do the same as</i></td></tr>
<tr><th id="5242">5242</th><td><i>    // above.</i></td></tr>
<tr><th id="5243">5243</th><td><i>    //</i></td></tr>
<tr><th id="5244">5244</th><td><i>    // Otherwise we are on non-ADDR64 hardware, and/or we have</i></td></tr>
<tr><th id="5245">5245</th><td><i>    // idxen/offen/bothen and we fall back to a waterfall loop.</i></td></tr>
<tr><th id="5246">5246</th><td></td></tr>
<tr><th id="5247">5247</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="949MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="949MBB" data-ref-filename="949MBB">MBB</dfn> = *<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5248">5248</th><td></td></tr>
<tr><th id="5249">5249</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="950VAddr" title='VAddr' data-type='llvm::MachineOperand *' data-ref="950VAddr" data-ref-filename="950VAddr">VAddr</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vaddr" title='llvm::AMDGPU::OpName::vaddr' data-ref="llvm::AMDGPU::OpName::vaddr" data-ref-filename="llvm..AMDGPU..OpName..vaddr">vaddr</a>);</td></tr>
<tr><th id="5250">5250</th><td>    <b>if</b> (<a class="local col0 ref" href="#950VAddr" title='VAddr' data-ref="950VAddr" data-ref-filename="950VAddr">VAddr</a> &amp;&amp; <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU15getIfAddr64InstEt" title='llvm::AMDGPU::getIfAddr64Inst' data-ref="_ZN4llvm6AMDGPU15getIfAddr64InstEt" data-ref-filename="_ZN4llvm6AMDGPU15getIfAddr64InstEt">getIfAddr64Inst</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var>) {</td></tr>
<tr><th id="5251">5251</th><td>      <i>// This is already an ADDR64 instruction so we need to add the pointer</i></td></tr>
<tr><th id="5252">5252</th><td><i>      // extracted from the resource descriptor to the current value of VAddr.</i></td></tr>
<tr><th id="5253">5253</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="951NewVAddrLo" title='NewVAddrLo' data-type='llvm::Register' data-ref="951NewVAddrLo" data-ref-filename="951NewVAddrLo">NewVAddrLo</dfn> = <a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="5254">5254</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="952NewVAddrHi" title='NewVAddrHi' data-type='llvm::Register' data-ref="952NewVAddrHi" data-ref-filename="952NewVAddrHi">NewVAddrHi</dfn> = <a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="5255">5255</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="953NewVAddr" title='NewVAddr' data-type='llvm::Register' data-ref="953NewVAddr" data-ref-filename="953NewVAddr">NewVAddr</dfn> = <a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>);</td></tr>
<tr><th id="5256">5256</th><td></td></tr>
<tr><th id="5257">5257</th><td>      <em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="954BoolXExecRC" title='BoolXExecRC' data-type='const llvm::TargetRegisterClass *' data-ref="954BoolXExecRC" data-ref-filename="954BoolXExecRC">BoolXExecRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_1_XEXECRegClassID" title='llvm::AMDGPU::SReg_1_XEXECRegClassID' data-ref="llvm::AMDGPU::SReg_1_XEXECRegClassID" data-ref-filename="llvm..AMDGPU..SReg_1_XEXECRegClassID">SReg_1_XEXECRegClassID</a>);</td></tr>
<tr><th id="5258">5258</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="955CondReg0" title='CondReg0' data-type='llvm::Register' data-ref="955CondReg0" data-ref-filename="955CondReg0">CondReg0</dfn> = <a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#954BoolXExecRC" title='BoolXExecRC' data-ref="954BoolXExecRC" data-ref-filename="954BoolXExecRC">BoolXExecRC</a>);</td></tr>
<tr><th id="5259">5259</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="956CondReg1" title='CondReg1' data-type='llvm::Register' data-ref="956CondReg1" data-ref-filename="956CondReg1">CondReg1</dfn> = <a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#954BoolXExecRC" title='BoolXExecRC' data-ref="954BoolXExecRC" data-ref-filename="954BoolXExecRC">BoolXExecRC</a>);</td></tr>
<tr><th id="5260">5260</th><td></td></tr>
<tr><th id="5261">5261</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="957RsrcPtr" title='RsrcPtr' data-type='unsigned int' data-ref="957RsrcPtr" data-ref-filename="957RsrcPtr">RsrcPtr</dfn>, <dfn class="local col8 decl" id="958NewSRsrc" title='NewSRsrc' data-type='unsigned int' data-ref="958NewSRsrc" data-ref-filename="958NewSRsrc">NewSRsrc</dfn>;</td></tr>
<tr><th id="5262">5262</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col7 ref" href="#957RsrcPtr" title='RsrcPtr' data-ref="957RsrcPtr" data-ref-filename="957RsrcPtr">RsrcPtr</a></span>, <span class='refarg'><a class="local col8 ref" href="#958NewSRsrc" title='NewSRsrc' data-ref="958NewSRsrc" data-ref-filename="958NewSRsrc">NewSRsrc</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOS_IJTL0__TL0_0_EE" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOS_IJTL0__TL0_0_EE">=</span> <a class="tu ref fn" href="#_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE" title='extractRsrcPtr' data-use='c' data-ref="_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE" data-ref-filename="_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE">extractRsrcPtr</a>(*<b>this</b>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#947Rsrc" title='Rsrc' data-ref="947Rsrc" data-ref-filename="947Rsrc">Rsrc</a></span>);</td></tr>
<tr><th id="5263">5263</th><td></td></tr>
<tr><th id="5264">5264</th><td>      <i>// NewVaddrLo = RsrcPtr:sub0 + VAddr:sub0</i></td></tr>
<tr><th id="5265">5265</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="959DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="959DL" data-ref-filename="959DL">DL</dfn> = <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="5266">5266</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#949MBB" title='MBB' data-ref="949MBB" data-ref-filename="949MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <a class="local col9 ref" href="#959DL" title='DL' data-ref="959DL" data-ref-filename="959DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_CO_U32_e64" title='llvm::AMDGPU::V_ADD_CO_U32_e64' data-ref="llvm::AMDGPU::V_ADD_CO_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADD_CO_U32_e64">V_ADD_CO_U32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#951NewVAddrLo" title='NewVAddrLo' data-ref="951NewVAddrLo" data-ref-filename="951NewVAddrLo">NewVAddrLo</a>)</td></tr>
<tr><th id="5267">5267</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#955CondReg0" title='CondReg0' data-ref="955CondReg0" data-ref-filename="955CondReg0">CondReg0</a>)</td></tr>
<tr><th id="5268">5268</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#957RsrcPtr" title='RsrcPtr' data-ref="957RsrcPtr" data-ref-filename="957RsrcPtr">RsrcPtr</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="5269">5269</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col0 ref" href="#950VAddr" title='VAddr' data-ref="950VAddr" data-ref-filename="950VAddr">VAddr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="5270">5270</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="5271">5271</th><td></td></tr>
<tr><th id="5272">5272</th><td>      <i>// NewVaddrHi = RsrcPtr:sub1 + VAddr:sub1</i></td></tr>
<tr><th id="5273">5273</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#949MBB" title='MBB' data-ref="949MBB" data-ref-filename="949MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <a class="local col9 ref" href="#959DL" title='DL' data-ref="959DL" data-ref-filename="959DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADDC_U32_e64" title='llvm::AMDGPU::V_ADDC_U32_e64' data-ref="llvm::AMDGPU::V_ADDC_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADDC_U32_e64">V_ADDC_U32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#952NewVAddrHi" title='NewVAddrHi' data-ref="952NewVAddrHi" data-ref-filename="952NewVAddrHi">NewVAddrHi</a>)</td></tr>
<tr><th id="5274">5274</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#956CondReg1" title='CondReg1' data-ref="956CondReg1" data-ref-filename="956CondReg1">CondReg1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Dead" title='llvm::RegState::Dead' data-ref="llvm::RegState::Dead" data-ref-filename="llvm..RegState..Dead">Dead</a>)</td></tr>
<tr><th id="5275">5275</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#957RsrcPtr" title='RsrcPtr' data-ref="957RsrcPtr" data-ref-filename="957RsrcPtr">RsrcPtr</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>)</td></tr>
<tr><th id="5276">5276</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col0 ref" href="#950VAddr" title='VAddr' data-ref="950VAddr" data-ref-filename="950VAddr">VAddr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>)</td></tr>
<tr><th id="5277">5277</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#955CondReg0" title='CondReg0' data-ref="955CondReg0" data-ref-filename="955CondReg0">CondReg0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="5278">5278</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="5279">5279</th><td></td></tr>
<tr><th id="5280">5280</th><td>      <i>// NewVaddr = {NewVaddrHi, NewVaddrLo}</i></td></tr>
<tr><th id="5281">5281</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#949MBB" title='MBB' data-ref="949MBB" data-ref-filename="949MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#953NewVAddr" title='NewVAddr' data-ref="953NewVAddr" data-ref-filename="953NewVAddr">NewVAddr</a>)</td></tr>
<tr><th id="5282">5282</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#951NewVAddrLo" title='NewVAddrLo' data-ref="951NewVAddrLo" data-ref-filename="951NewVAddrLo">NewVAddrLo</a>)</td></tr>
<tr><th id="5283">5283</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="5284">5284</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#952NewVAddrHi" title='NewVAddrHi' data-ref="952NewVAddrHi" data-ref-filename="952NewVAddrHi">NewVAddrHi</a>)</td></tr>
<tr><th id="5285">5285</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="5286">5286</th><td></td></tr>
<tr><th id="5287">5287</th><td>      <a class="local col0 ref" href="#950VAddr" title='VAddr' data-ref="950VAddr" data-ref-filename="950VAddr">VAddr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#953NewVAddr" title='NewVAddr' data-ref="953NewVAddr" data-ref-filename="953NewVAddr">NewVAddr</a>);</td></tr>
<tr><th id="5288">5288</th><td>      <a class="local col7 ref" href="#947Rsrc" title='Rsrc' data-ref="947Rsrc" data-ref-filename="947Rsrc">Rsrc</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#958NewSRsrc" title='NewSRsrc' data-ref="958NewSRsrc" data-ref-filename="958NewSRsrc">NewSRsrc</a>);</td></tr>
<tr><th id="5289">5289</th><td>    } <b>else</b> <b>if</b> (!<a class="local col0 ref" href="#950VAddr" title='VAddr' data-ref="950VAddr" data-ref-filename="950VAddr">VAddr</a> &amp;&amp; <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget9hasAddr64Ev" title='llvm::GCNSubtarget::hasAddr64' data-ref="_ZNK4llvm12GCNSubtarget9hasAddr64Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget9hasAddr64Ev">hasAddr64</a>()) {</td></tr>
<tr><th id="5290">5290</th><td>      <i>// This instructions is the _OFFSET variant, so we need to convert it to</i></td></tr>
<tr><th id="5291">5291</th><td><i>      // ADDR64.</i></td></tr>
<tr><th id="5292">5292</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ST.getGeneration() &lt; AMDGPUSubtarget::VOLCANIC_ISLANDS &amp;&amp;</td></tr>
<tr><th id="5293">5293</th><td>             <q>"FIXME: Need to emit flat atomics here"</q>);</td></tr>
<tr><th id="5294">5294</th><td></td></tr>
<tr><th id="5295">5295</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="960RsrcPtr" title='RsrcPtr' data-type='unsigned int' data-ref="960RsrcPtr" data-ref-filename="960RsrcPtr">RsrcPtr</dfn>, <dfn class="local col1 decl" id="961NewSRsrc" title='NewSRsrc' data-type='unsigned int' data-ref="961NewSRsrc" data-ref-filename="961NewSRsrc">NewSRsrc</dfn>;</td></tr>
<tr><th id="5296">5296</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col0 ref" href="#960RsrcPtr" title='RsrcPtr' data-ref="960RsrcPtr" data-ref-filename="960RsrcPtr">RsrcPtr</a></span>, <span class='refarg'><a class="local col1 ref" href="#961NewSRsrc" title='NewSRsrc' data-ref="961NewSRsrc" data-ref-filename="961NewSRsrc">NewSRsrc</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOS_IJTL0__TL0_0_EE" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOS_IJTL0__TL0_0_EE">=</span> <a class="tu ref fn" href="#_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE" title='extractRsrcPtr' data-use='c' data-ref="_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE" data-ref-filename="_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE">extractRsrcPtr</a>(*<b>this</b>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#947Rsrc" title='Rsrc' data-ref="947Rsrc" data-ref-filename="947Rsrc">Rsrc</a></span>);</td></tr>
<tr><th id="5297">5297</th><td></td></tr>
<tr><th id="5298">5298</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="962NewVAddr" title='NewVAddr' data-type='llvm::Register' data-ref="962NewVAddr" data-ref-filename="962NewVAddr">NewVAddr</dfn> = <a class="local col1 ref" href="#911MRI" title='MRI' data-ref="911MRI" data-ref-filename="911MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>);</td></tr>
<tr><th id="5299">5299</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="963VData" title='VData' data-type='llvm::MachineOperand *' data-ref="963VData" data-ref-filename="963VData">VData</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdata" title='llvm::AMDGPU::OpName::vdata' data-ref="llvm::AMDGPU::OpName::vdata" data-ref-filename="llvm..AMDGPU..OpName..vdata">vdata</a>);</td></tr>
<tr><th id="5300">5300</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="964Offset" title='Offset' data-type='llvm::MachineOperand *' data-ref="964Offset" data-ref-filename="964Offset">Offset</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>);</td></tr>
<tr><th id="5301">5301</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="965SOffset" title='SOffset' data-type='llvm::MachineOperand *' data-ref="965SOffset" data-ref-filename="965SOffset">SOffset</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::soffset" title='llvm::AMDGPU::OpName::soffset' data-ref="llvm::AMDGPU::OpName::soffset" data-ref-filename="llvm..AMDGPU..OpName..soffset">soffset</a>);</td></tr>
<tr><th id="5302">5302</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="966Addr64Opcode" title='Addr64Opcode' data-type='unsigned int' data-ref="966Addr64Opcode" data-ref-filename="966Addr64Opcode">Addr64Opcode</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU13getAddr64InstEt" title='llvm::AMDGPU::getAddr64Inst' data-ref="_ZN4llvm6AMDGPU13getAddr64InstEt" data-ref-filename="_ZN4llvm6AMDGPU13getAddr64InstEt">getAddr64Inst</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="5303">5303</th><td></td></tr>
<tr><th id="5304">5304</th><td>      <i>// Atomics rith return have have an additional tied operand and are</i></td></tr>
<tr><th id="5305">5305</th><td><i>      // missing some of the special bits.</i></td></tr>
<tr><th id="5306">5306</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="967VDataIn" title='VDataIn' data-type='llvm::MachineOperand *' data-ref="967VDataIn" data-ref-filename="967VDataIn">VDataIn</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdata_in" title='llvm::AMDGPU::OpName::vdata_in' data-ref="llvm::AMDGPU::OpName::vdata_in" data-ref-filename="llvm..AMDGPU..OpName..vdata_in">vdata_in</a>);</td></tr>
<tr><th id="5307">5307</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="968Addr64" title='Addr64' data-type='llvm::MachineInstr *' data-ref="968Addr64" data-ref-filename="968Addr64">Addr64</dfn>;</td></tr>
<tr><th id="5308">5308</th><td></td></tr>
<tr><th id="5309">5309</th><td>      <b>if</b> (!<a class="local col7 ref" href="#967VDataIn" title='VDataIn' data-ref="967VDataIn" data-ref-filename="967VDataIn">VDataIn</a>) {</td></tr>
<tr><th id="5310">5310</th><td>        <i>// Regular buffer load / store.</i></td></tr>
<tr><th id="5311">5311</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="969MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="969MIB" data-ref-filename="969MIB">MIB</dfn> =</td></tr>
<tr><th id="5312">5312</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#949MBB" title='MBB' data-ref="949MBB" data-ref-filename="949MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#966Addr64Opcode" title='Addr64Opcode' data-ref="966Addr64Opcode" data-ref-filename="966Addr64Opcode">Addr64Opcode</a>))</td></tr>
<tr><th id="5313">5313</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col3 ref" href="#963VData" title='VData' data-ref="963VData" data-ref-filename="963VData">VData</a>)</td></tr>
<tr><th id="5314">5314</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#962NewVAddr" title='NewVAddr' data-ref="962NewVAddr" data-ref-filename="962NewVAddr">NewVAddr</a>)</td></tr>
<tr><th id="5315">5315</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#961NewSRsrc" title='NewSRsrc' data-ref="961NewSRsrc" data-ref-filename="961NewSRsrc">NewSRsrc</a>)</td></tr>
<tr><th id="5316">5316</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col5 ref" href="#965SOffset" title='SOffset' data-ref="965SOffset" data-ref-filename="965SOffset">SOffset</a>)</td></tr>
<tr><th id="5317">5317</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col4 ref" href="#964Offset" title='Offset' data-ref="964Offset" data-ref-filename="964Offset">Offset</a>);</td></tr>
<tr><th id="5318">5318</th><td></td></tr>
<tr><th id="5319">5319</th><td>        <i>// Atomics do not have this operand.</i></td></tr>
<tr><th id="5320">5320</th><td>        <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="970GLC" title='GLC' data-type='const llvm::MachineOperand *' data-ref="970GLC" data-ref-filename="970GLC"><a class="local col0 ref" href="#970GLC" title='GLC' data-ref="970GLC" data-ref-filename="970GLC">GLC</a></dfn> =</td></tr>
<tr><th id="5321">5321</th><td>                <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::glc" title='llvm::AMDGPU::OpName::glc' data-ref="llvm::AMDGPU::OpName::glc" data-ref-filename="llvm..AMDGPU..OpName..glc">glc</a>)) {</td></tr>
<tr><th id="5322">5322</th><td>          <a class="local col9 ref" href="#969MIB" title='MIB' data-ref="969MIB" data-ref-filename="969MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#970GLC" title='GLC' data-ref="970GLC" data-ref-filename="970GLC">GLC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="5323">5323</th><td>        }</td></tr>
<tr><th id="5324">5324</th><td>        <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="971DLC" title='DLC' data-type='const llvm::MachineOperand *' data-ref="971DLC" data-ref-filename="971DLC"><a class="local col1 ref" href="#971DLC" title='DLC' data-ref="971DLC" data-ref-filename="971DLC">DLC</a></dfn> =</td></tr>
<tr><th id="5325">5325</th><td>                <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::dlc" title='llvm::AMDGPU::OpName::dlc' data-ref="llvm::AMDGPU::OpName::dlc" data-ref-filename="llvm..AMDGPU..OpName..dlc">dlc</a>)) {</td></tr>
<tr><th id="5326">5326</th><td>          <a class="local col9 ref" href="#969MIB" title='MIB' data-ref="969MIB" data-ref-filename="969MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#971DLC" title='DLC' data-ref="971DLC" data-ref-filename="971DLC">DLC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="5327">5327</th><td>        }</td></tr>
<tr><th id="5328">5328</th><td></td></tr>
<tr><th id="5329">5329</th><td>        <a class="local col9 ref" href="#969MIB" title='MIB' data-ref="969MIB" data-ref-filename="969MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo18getNamedImmOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedImmOperand' data-ref="_ZNK4llvm11SIInstrInfo18getNamedImmOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18getNamedImmOperandERKNS_12MachineInstrEj">getNamedImmOperand</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::slc" title='llvm::AMDGPU::OpName::slc' data-ref="llvm::AMDGPU::OpName::slc" data-ref-filename="llvm..AMDGPU..OpName..slc">slc</a>));</td></tr>
<tr><th id="5330">5330</th><td></td></tr>
<tr><th id="5331">5331</th><td>        <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="972TFE" title='TFE' data-type='const llvm::MachineOperand *' data-ref="972TFE" data-ref-filename="972TFE"><a class="local col2 ref" href="#972TFE" title='TFE' data-ref="972TFE" data-ref-filename="972TFE">TFE</a></dfn> =</td></tr>
<tr><th id="5332">5332</th><td>                <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::tfe" title='llvm::AMDGPU::OpName::tfe' data-ref="llvm::AMDGPU::OpName::tfe" data-ref-filename="llvm..AMDGPU..OpName..tfe">tfe</a>)) {</td></tr>
<tr><th id="5333">5333</th><td>          <a class="local col9 ref" href="#969MIB" title='MIB' data-ref="969MIB" data-ref-filename="969MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#972TFE" title='TFE' data-ref="972TFE" data-ref-filename="972TFE">TFE</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="5334">5334</th><td>        }</td></tr>
<tr><th id="5335">5335</th><td></td></tr>
<tr><th id="5336">5336</th><td>        <a class="local col9 ref" href="#969MIB" title='MIB' data-ref="969MIB" data-ref-filename="969MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo18getNamedImmOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedImmOperand' data-ref="_ZNK4llvm11SIInstrInfo18getNamedImmOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18getNamedImmOperandERKNS_12MachineInstrEj">getNamedImmOperand</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::swz" title='llvm::AMDGPU::OpName::swz' data-ref="llvm::AMDGPU::OpName::swz" data-ref-filename="llvm..AMDGPU..OpName..swz">swz</a>));</td></tr>
<tr><th id="5337">5337</th><td></td></tr>
<tr><th id="5338">5338</th><td>        <a class="local col9 ref" href="#969MIB" title='MIB' data-ref="969MIB" data-ref-filename="969MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>);</td></tr>
<tr><th id="5339">5339</th><td>        <a class="local col8 ref" href="#968Addr64" title='Addr64' data-ref="968Addr64" data-ref-filename="968Addr64">Addr64</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#969MIB" title='MIB' data-ref="969MIB" data-ref-filename="969MIB">MIB</a>;</td></tr>
<tr><th id="5340">5340</th><td>      } <b>else</b> {</td></tr>
<tr><th id="5341">5341</th><td>        <i>// Atomics with return.</i></td></tr>
<tr><th id="5342">5342</th><td>        <a class="local col8 ref" href="#968Addr64" title='Addr64' data-ref="968Addr64" data-ref-filename="968Addr64">Addr64</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#949MBB" title='MBB' data-ref="949MBB" data-ref-filename="949MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#966Addr64Opcode" title='Addr64Opcode' data-ref="966Addr64Opcode" data-ref-filename="966Addr64Opcode">Addr64Opcode</a>))</td></tr>
<tr><th id="5343">5343</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col3 ref" href="#963VData" title='VData' data-ref="963VData" data-ref-filename="963VData">VData</a>)</td></tr>
<tr><th id="5344">5344</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col7 ref" href="#967VDataIn" title='VDataIn' data-ref="967VDataIn" data-ref-filename="967VDataIn">VDataIn</a>)</td></tr>
<tr><th id="5345">5345</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#962NewVAddr" title='NewVAddr' data-ref="962NewVAddr" data-ref-filename="962NewVAddr">NewVAddr</a>)</td></tr>
<tr><th id="5346">5346</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#961NewSRsrc" title='NewSRsrc' data-ref="961NewSRsrc" data-ref-filename="961NewSRsrc">NewSRsrc</a>)</td></tr>
<tr><th id="5347">5347</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col5 ref" href="#965SOffset" title='SOffset' data-ref="965SOffset" data-ref-filename="965SOffset">SOffset</a>)</td></tr>
<tr><th id="5348">5348</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col4 ref" href="#964Offset" title='Offset' data-ref="964Offset" data-ref-filename="964Offset">Offset</a>)</td></tr>
<tr><th id="5349">5349</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo18getNamedImmOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedImmOperand' data-ref="_ZNK4llvm11SIInstrInfo18getNamedImmOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18getNamedImmOperandERKNS_12MachineInstrEj">getNamedImmOperand</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::slc" title='llvm::AMDGPU::OpName::slc' data-ref="llvm::AMDGPU::OpName::slc" data-ref-filename="llvm..AMDGPU..OpName..slc">slc</a>))</td></tr>
<tr><th id="5350">5350</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>);</td></tr>
<tr><th id="5351">5351</th><td>      }</td></tr>
<tr><th id="5352">5352</th><td></td></tr>
<tr><th id="5353">5353</th><td>      <a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16removeFromParentEv" title='llvm::MachineInstr::removeFromParent' data-ref="_ZN4llvm12MachineInstr16removeFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr16removeFromParentEv">removeFromParent</a>();</td></tr>
<tr><th id="5354">5354</th><td></td></tr>
<tr><th id="5355">5355</th><td>      <i>// NewVaddr = {NewVaddrHi, NewVaddrLo}</i></td></tr>
<tr><th id="5356">5356</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#949MBB" title='MBB' data-ref="949MBB" data-ref-filename="949MBB">MBB</a></span>, <a class="local col8 ref" href="#968Addr64" title='Addr64' data-ref="968Addr64" data-ref-filename="968Addr64">Addr64</a>, <a class="local col8 ref" href="#968Addr64" title='Addr64' data-ref="968Addr64" data-ref-filename="968Addr64">Addr64</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>),</td></tr>
<tr><th id="5357">5357</th><td>              <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#962NewVAddr" title='NewVAddr' data-ref="962NewVAddr" data-ref-filename="962NewVAddr">NewVAddr</a>)</td></tr>
<tr><th id="5358">5358</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#960RsrcPtr" title='RsrcPtr' data-ref="960RsrcPtr" data-ref-filename="960RsrcPtr">RsrcPtr</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="5359">5359</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="5360">5360</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#960RsrcPtr" title='RsrcPtr' data-ref="960RsrcPtr" data-ref-filename="960RsrcPtr">RsrcPtr</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>)</td></tr>
<tr><th id="5361">5361</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="5362">5362</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5363">5363</th><td>      <i>// This is another variant; legalize Rsrc with waterfall loop from VGPRs</i></td></tr>
<tr><th id="5364">5364</th><td><i>      // to SGPRs.</i></td></tr>
<tr><th id="5365">5365</th><td>      <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a> = <a class="tu ref fn" href="#_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_" title='loadSRsrcFromVGPR' data-use='c' data-ref="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_" data-ref-filename="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_">loadSRsrcFromVGPR</a>(*<b>this</b>, <span class='refarg'><a class="local col8 ref" href="#908MI" title='MI' data-ref="908MI" data-ref-filename="908MI">MI</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#947Rsrc" title='Rsrc' data-ref="947Rsrc" data-ref-filename="947Rsrc">Rsrc</a></span>, <a class="local col9 ref" href="#909MDT" title='MDT' data-ref="909MDT" data-ref-filename="909MDT">MDT</a>);</td></tr>
<tr><th id="5366">5366</th><td>      <b>return</b> <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a>;</td></tr>
<tr><th id="5367">5367</th><td>    }</td></tr>
<tr><th id="5368">5368</th><td>  }</td></tr>
<tr><th id="5369">5369</th><td>  <b>return</b> <a class="local col2 ref" href="#912CreatedBB" title='CreatedBB' data-ref="912CreatedBB" data-ref-filename="912CreatedBB">CreatedBB</a>;</td></tr>
<tr><th id="5370">5370</th><td>}</td></tr>
<tr><th id="5371">5371</th><td></td></tr>
<tr><th id="5372">5372</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveToVALU' data-ref="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE">moveToVALU</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="973TopInst" title='TopInst' data-type='llvm::MachineInstr &amp;' data-ref="973TopInst" data-ref-filename="973TopInst">TopInst</dfn>,</td></tr>
<tr><th id="5373">5373</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col4 decl" id="974MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="974MDT" data-ref-filename="974MDT">MDT</dfn>) <em>const</em> {</td></tr>
<tr><th id="5374">5374</th><td>  <a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> <a class="ref fn fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm14SmallSetVectorC1Ev" title='llvm::SmallSetVector::SmallSetVector&lt;T, N&gt;' data-ref="_ZN4llvm14SmallSetVectorC1Ev" data-ref-filename="_ZN4llvm14SmallSetVectorC1Ev"></a><dfn class="local col5 decl" id="975Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</dfn>;</td></tr>
<tr><th id="5375">5375</th><td>  <a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col3 ref" href="#973TopInst" title='TopInst' data-ref="973TopInst" data-ref-filename="973TopInst">TopInst</a>);</td></tr>
<tr><th id="5376">5376</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="976CreatedBB" title='CreatedBB' data-type='llvm::MachineBasicBlock *' data-ref="976CreatedBB" data-ref-filename="976CreatedBB">CreatedBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="5377">5377</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="977CreatedBBTmp" title='CreatedBBTmp' data-type='llvm::MachineBasicBlock *' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="5378">5378</th><td></td></tr>
<tr><th id="5379">5379</th><td>  <b>while</b> (!<a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv" data-ref-filename="_ZNK4llvm9SetVector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="5380">5380</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="978Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="978Inst" data-ref-filename="978Inst">Inst</dfn> = *<a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector12pop_back_valEv" title='llvm::SetVector::pop_back_val' data-ref="_ZN4llvm9SetVector12pop_back_valEv" data-ref-filename="_ZN4llvm9SetVector12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="5381">5381</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="979MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="979MBB" data-ref-filename="979MBB">MBB</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5382">5382</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="980MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="980MRI" data-ref-filename="980MRI">MRI</dfn> = <a class="local col9 ref" href="#979MBB" title='MBB' data-ref="979MBB" data-ref-filename="979MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5383">5383</th><td></td></tr>
<tr><th id="5384">5384</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="981Opcode" title='Opcode' data-type='unsigned int' data-ref="981Opcode" data-ref-filename="981Opcode">Opcode</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5385">5385</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="982NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="982NewOpcode" data-ref-filename="982NewOpcode">NewOpcode</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getVALUOp' data-ref="_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE">getVALUOp</a>(<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>);</td></tr>
<tr><th id="5386">5386</th><td></td></tr>
<tr><th id="5387">5387</th><td>    <i>// Handle some special cases</i></td></tr>
<tr><th id="5388">5388</th><td>    <b>switch</b> (<a class="local col1 ref" href="#981Opcode" title='Opcode' data-ref="981Opcode" data-ref-filename="981Opcode">Opcode</a>) {</td></tr>
<tr><th id="5389">5389</th><td>    <b>default</b>:</td></tr>
<tr><th id="5390">5390</th><td>      <b>break</b>;</td></tr>
<tr><th id="5391">5391</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U64_PSEUDO" title='llvm::AMDGPU::S_ADD_U64_PSEUDO' data-ref="llvm::AMDGPU::S_ADD_U64_PSEUDO" data-ref-filename="llvm..AMDGPU..S_ADD_U64_PSEUDO">S_ADD_U64_PSEUDO</a>:</td></tr>
<tr><th id="5392">5392</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUB_U64_PSEUDO" title='llvm::AMDGPU::S_SUB_U64_PSEUDO' data-ref="llvm::AMDGPU::S_SUB_U64_PSEUDO" data-ref-filename="llvm..AMDGPU..S_SUB_U64_PSEUDO">S_SUB_U64_PSEUDO</a>:</td></tr>
<tr><th id="5393">5393</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitAddSub' data-ref="_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">splitScalar64BitAddSub</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5394">5394</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5395">5395</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5396">5396</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_I32" title='llvm::AMDGPU::S_ADD_I32' data-ref="llvm::AMDGPU::S_ADD_I32" data-ref-filename="llvm..AMDGPU..S_ADD_I32">S_ADD_I32</a>:</td></tr>
<tr><th id="5397">5397</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUB_I32" title='llvm::AMDGPU::S_SUB_I32' data-ref="llvm::AMDGPU::S_SUB_I32" data-ref-filename="llvm..AMDGPU..S_SUB_I32">S_SUB_I32</a>: {</td></tr>
<tr><th id="5398">5398</th><td>      <i>// FIXME: The u32 versions currently selected use the carry.</i></td></tr>
<tr><th id="5399">5399</th><td>      <em>bool</em> <dfn class="local col3 decl" id="983Changed" title='Changed' data-type='bool' data-ref="983Changed" data-ref-filename="983Changed">Changed</dfn>;</td></tr>
<tr><th id="5400">5400</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col3 ref" href="#983Changed" title='Changed' data-ref="983Changed" data-ref-filename="983Changed">Changed</a></span>, <span class='refarg'><a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveScalarAddSub' data-ref="_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">moveScalarAddSub</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5401">5401</th><td>      <b>if</b> (<a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a> &amp;&amp; <a class="local col3 ref" href="#973TopInst" title='TopInst' data-ref="973TopInst" data-ref-filename="973TopInst">TopInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a>)</td></tr>
<tr><th id="5402">5402</th><td>        <a class="local col6 ref" href="#976CreatedBB" title='CreatedBB' data-ref="976CreatedBB" data-ref-filename="976CreatedBB">CreatedBB</a> = <a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a>;</td></tr>
<tr><th id="5403">5403</th><td>      <b>if</b> (<a class="local col3 ref" href="#983Changed" title='Changed' data-ref="983Changed" data-ref-filename="983Changed">Changed</a>)</td></tr>
<tr><th id="5404">5404</th><td>        <b>continue</b>;</td></tr>
<tr><th id="5405">5405</th><td></td></tr>
<tr><th id="5406">5406</th><td>      <i>// Default handling</i></td></tr>
<tr><th id="5407">5407</th><td>      <b>break</b>;</td></tr>
<tr><th id="5408">5408</th><td>    }</td></tr>
<tr><th id="5409">5409</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a>:</td></tr>
<tr><th id="5410">5410</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitBinaryOp' data-ref="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE">splitScalar64BitBinaryOp</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5411">5411</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5412">5412</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5413">5413</th><td></td></tr>
<tr><th id="5414">5414</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B64" title='llvm::AMDGPU::S_OR_B64' data-ref="llvm::AMDGPU::S_OR_B64" data-ref-filename="llvm..AMDGPU..S_OR_B64">S_OR_B64</a>:</td></tr>
<tr><th id="5415">5415</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitBinaryOp' data-ref="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE">splitScalar64BitBinaryOp</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32" title='llvm::AMDGPU::S_OR_B32' data-ref="llvm::AMDGPU::S_OR_B32" data-ref-filename="llvm..AMDGPU..S_OR_B32">S_OR_B32</a>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5416">5416</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5417">5417</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5418">5418</th><td></td></tr>
<tr><th id="5419">5419</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64" title='llvm::AMDGPU::S_XOR_B64' data-ref="llvm::AMDGPU::S_XOR_B64" data-ref-filename="llvm..AMDGPU..S_XOR_B64">S_XOR_B64</a>:</td></tr>
<tr><th id="5420">5420</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitBinaryOp' data-ref="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE">splitScalar64BitBinaryOp</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32" title='llvm::AMDGPU::S_XOR_B32' data-ref="llvm::AMDGPU::S_XOR_B32" data-ref-filename="llvm..AMDGPU..S_XOR_B32">S_XOR_B32</a>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5421">5421</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5422">5422</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5423">5423</th><td></td></tr>
<tr><th id="5424">5424</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NAND_B64" title='llvm::AMDGPU::S_NAND_B64' data-ref="llvm::AMDGPU::S_NAND_B64" data-ref-filename="llvm..AMDGPU..S_NAND_B64">S_NAND_B64</a>:</td></tr>
<tr><th id="5425">5425</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitBinaryOp' data-ref="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE">splitScalar64BitBinaryOp</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NAND_B32" title='llvm::AMDGPU::S_NAND_B32' data-ref="llvm::AMDGPU::S_NAND_B32" data-ref-filename="llvm..AMDGPU..S_NAND_B32">S_NAND_B32</a>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5426">5426</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5427">5427</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5428">5428</th><td></td></tr>
<tr><th id="5429">5429</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOR_B64" title='llvm::AMDGPU::S_NOR_B64' data-ref="llvm::AMDGPU::S_NOR_B64" data-ref-filename="llvm..AMDGPU..S_NOR_B64">S_NOR_B64</a>:</td></tr>
<tr><th id="5430">5430</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitBinaryOp' data-ref="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE">splitScalar64BitBinaryOp</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOR_B32" title='llvm::AMDGPU::S_NOR_B32' data-ref="llvm::AMDGPU::S_NOR_B32" data-ref-filename="llvm..AMDGPU..S_NOR_B32">S_NOR_B32</a>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5431">5431</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5432">5432</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5433">5433</th><td></td></tr>
<tr><th id="5434">5434</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XNOR_B64" title='llvm::AMDGPU::S_XNOR_B64' data-ref="llvm::AMDGPU::S_XNOR_B64" data-ref-filename="llvm..AMDGPU..S_XNOR_B64">S_XNOR_B64</a>:</td></tr>
<tr><th id="5435">5435</th><td>      <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget10hasDLInstsEv" title='llvm::GCNSubtarget::hasDLInsts' data-ref="_ZNK4llvm12GCNSubtarget10hasDLInstsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget10hasDLInstsEv">hasDLInsts</a>())</td></tr>
<tr><th id="5436">5436</th><td>        <a class="member fn" href="#_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitBinaryOp' data-ref="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE">splitScalar64BitBinaryOp</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XNOR_B32" title='llvm::AMDGPU::S_XNOR_B32' data-ref="llvm::AMDGPU::S_XNOR_B32" data-ref-filename="llvm..AMDGPU..S_XNOR_B32">S_XNOR_B32</a>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5437">5437</th><td>      <b>else</b></td></tr>
<tr><th id="5438">5438</th><td>        <a class="member fn" href="#_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitXnor' data-ref="_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">splitScalar64BitXnor</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5439">5439</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5440">5440</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5441">5441</th><td></td></tr>
<tr><th id="5442">5442</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B64" title='llvm::AMDGPU::S_ANDN2_B64' data-ref="llvm::AMDGPU::S_ANDN2_B64" data-ref-filename="llvm..AMDGPU..S_ANDN2_B64">S_ANDN2_B64</a>:</td></tr>
<tr><th id="5443">5443</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitBinaryOp' data-ref="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE">splitScalar64BitBinaryOp</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B32" title='llvm::AMDGPU::S_ANDN2_B32' data-ref="llvm::AMDGPU::S_ANDN2_B32" data-ref-filename="llvm..AMDGPU..S_ANDN2_B32">S_ANDN2_B32</a>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5444">5444</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5445">5445</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5446">5446</th><td></td></tr>
<tr><th id="5447">5447</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ORN2_B64" title='llvm::AMDGPU::S_ORN2_B64' data-ref="llvm::AMDGPU::S_ORN2_B64" data-ref-filename="llvm..AMDGPU..S_ORN2_B64">S_ORN2_B64</a>:</td></tr>
<tr><th id="5448">5448</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitBinaryOp' data-ref="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE">splitScalar64BitBinaryOp</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ORN2_B32" title='llvm::AMDGPU::S_ORN2_B32' data-ref="llvm::AMDGPU::S_ORN2_B32" data-ref-filename="llvm..AMDGPU..S_ORN2_B32">S_ORN2_B32</a>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5449">5449</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5450">5450</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5451">5451</th><td></td></tr>
<tr><th id="5452">5452</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOT_B64" title='llvm::AMDGPU::S_NOT_B64' data-ref="llvm::AMDGPU::S_NOT_B64" data-ref-filename="llvm..AMDGPU..S_NOT_B64">S_NOT_B64</a>:</td></tr>
<tr><th id="5453">5453</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalar64BitUnaryOp' data-ref="_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" data-ref-filename="_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalar64BitUnaryOp</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOT_B32" title='llvm::AMDGPU::S_NOT_B32' data-ref="llvm::AMDGPU::S_NOT_B32" data-ref-filename="llvm..AMDGPU..S_NOT_B32">S_NOT_B32</a>);</td></tr>
<tr><th id="5454">5454</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5455">5455</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5456">5456</th><td></td></tr>
<tr><th id="5457">5457</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BCNT1_I32_B64" title='llvm::AMDGPU::S_BCNT1_I32_B64' data-ref="llvm::AMDGPU::S_BCNT1_I32_B64" data-ref-filename="llvm..AMDGPU..S_BCNT1_I32_B64">S_BCNT1_I32_B64</a>:</td></tr>
<tr><th id="5458">5458</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::splitScalar64BitBCNT' data-ref="_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">splitScalar64BitBCNT</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>);</td></tr>
<tr><th id="5459">5459</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5460">5460</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5461">5461</th><td></td></tr>
<tr><th id="5462">5462</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_I64" title='llvm::AMDGPU::S_BFE_I64' data-ref="llvm::AMDGPU::S_BFE_I64" data-ref-filename="llvm..AMDGPU..S_BFE_I64">S_BFE_I64</a>:</td></tr>
<tr><th id="5463">5463</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::splitScalar64BitBFE' data-ref="_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">splitScalar64BitBFE</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>);</td></tr>
<tr><th id="5464">5464</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5465">5465</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5466">5466</th><td></td></tr>
<tr><th id="5467">5467</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHL_B32" title='llvm::AMDGPU::S_LSHL_B32' data-ref="llvm::AMDGPU::S_LSHL_B32" data-ref-filename="llvm..AMDGPU..S_LSHL_B32">S_LSHL_B32</a>:</td></tr>
<tr><th id="5468">5468</th><td>      <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv" title='llvm::GCNSubtarget::hasOnlyRevVALUShifts' data-ref="_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv">hasOnlyRevVALUShifts</a>()) {</td></tr>
<tr><th id="5469">5469</th><td>        <a class="local col2 ref" href="#982NewOpcode" title='NewOpcode' data-ref="982NewOpcode" data-ref-filename="982NewOpcode">NewOpcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHLREV_B32_e64" title='llvm::AMDGPU::V_LSHLREV_B32_e64' data-ref="llvm::AMDGPU::V_LSHLREV_B32_e64" data-ref-filename="llvm..AMDGPU..V_LSHLREV_B32_e64">V_LSHLREV_B32_e64</a>;</td></tr>
<tr><th id="5470">5470</th><td>        <a class="member fn" href="#_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::swapOperands' data-ref="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE">swapOperands</a>(<span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>);</td></tr>
<tr><th id="5471">5471</th><td>      }</td></tr>
<tr><th id="5472">5472</th><td>      <b>break</b>;</td></tr>
<tr><th id="5473">5473</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ASHR_I32" title='llvm::AMDGPU::S_ASHR_I32' data-ref="llvm::AMDGPU::S_ASHR_I32" data-ref-filename="llvm..AMDGPU..S_ASHR_I32">S_ASHR_I32</a>:</td></tr>
<tr><th id="5474">5474</th><td>      <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv" title='llvm::GCNSubtarget::hasOnlyRevVALUShifts' data-ref="_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv">hasOnlyRevVALUShifts</a>()) {</td></tr>
<tr><th id="5475">5475</th><td>        <a class="local col2 ref" href="#982NewOpcode" title='NewOpcode' data-ref="982NewOpcode" data-ref-filename="982NewOpcode">NewOpcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ASHRREV_I32_e64" title='llvm::AMDGPU::V_ASHRREV_I32_e64' data-ref="llvm::AMDGPU::V_ASHRREV_I32_e64" data-ref-filename="llvm..AMDGPU..V_ASHRREV_I32_e64">V_ASHRREV_I32_e64</a>;</td></tr>
<tr><th id="5476">5476</th><td>        <a class="member fn" href="#_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::swapOperands' data-ref="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE">swapOperands</a>(<span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>);</td></tr>
<tr><th id="5477">5477</th><td>      }</td></tr>
<tr><th id="5478">5478</th><td>      <b>break</b>;</td></tr>
<tr><th id="5479">5479</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHR_B32" title='llvm::AMDGPU::S_LSHR_B32' data-ref="llvm::AMDGPU::S_LSHR_B32" data-ref-filename="llvm..AMDGPU..S_LSHR_B32">S_LSHR_B32</a>:</td></tr>
<tr><th id="5480">5480</th><td>      <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv" title='llvm::GCNSubtarget::hasOnlyRevVALUShifts' data-ref="_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv">hasOnlyRevVALUShifts</a>()) {</td></tr>
<tr><th id="5481">5481</th><td>        <a class="local col2 ref" href="#982NewOpcode" title='NewOpcode' data-ref="982NewOpcode" data-ref-filename="982NewOpcode">NewOpcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHRREV_B32_e64" title='llvm::AMDGPU::V_LSHRREV_B32_e64' data-ref="llvm::AMDGPU::V_LSHRREV_B32_e64" data-ref-filename="llvm..AMDGPU..V_LSHRREV_B32_e64">V_LSHRREV_B32_e64</a>;</td></tr>
<tr><th id="5482">5482</th><td>        <a class="member fn" href="#_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::swapOperands' data-ref="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE">swapOperands</a>(<span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>);</td></tr>
<tr><th id="5483">5483</th><td>      }</td></tr>
<tr><th id="5484">5484</th><td>      <b>break</b>;</td></tr>
<tr><th id="5485">5485</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHL_B64" title='llvm::AMDGPU::S_LSHL_B64' data-ref="llvm::AMDGPU::S_LSHL_B64" data-ref-filename="llvm..AMDGPU..S_LSHL_B64">S_LSHL_B64</a>:</td></tr>
<tr><th id="5486">5486</th><td>      <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv" title='llvm::GCNSubtarget::hasOnlyRevVALUShifts' data-ref="_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv">hasOnlyRevVALUShifts</a>()) {</td></tr>
<tr><th id="5487">5487</th><td>        <a class="local col2 ref" href="#982NewOpcode" title='NewOpcode' data-ref="982NewOpcode" data-ref-filename="982NewOpcode">NewOpcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHLREV_B64_e64" title='llvm::AMDGPU::V_LSHLREV_B64_e64' data-ref="llvm::AMDGPU::V_LSHLREV_B64_e64" data-ref-filename="llvm..AMDGPU..V_LSHLREV_B64_e64">V_LSHLREV_B64_e64</a>;</td></tr>
<tr><th id="5488">5488</th><td>        <a class="member fn" href="#_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::swapOperands' data-ref="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE">swapOperands</a>(<span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>);</td></tr>
<tr><th id="5489">5489</th><td>      }</td></tr>
<tr><th id="5490">5490</th><td>      <b>break</b>;</td></tr>
<tr><th id="5491">5491</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ASHR_I64" title='llvm::AMDGPU::S_ASHR_I64' data-ref="llvm::AMDGPU::S_ASHR_I64" data-ref-filename="llvm..AMDGPU..S_ASHR_I64">S_ASHR_I64</a>:</td></tr>
<tr><th id="5492">5492</th><td>      <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv" title='llvm::GCNSubtarget::hasOnlyRevVALUShifts' data-ref="_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv">hasOnlyRevVALUShifts</a>()) {</td></tr>
<tr><th id="5493">5493</th><td>        <a class="local col2 ref" href="#982NewOpcode" title='NewOpcode' data-ref="982NewOpcode" data-ref-filename="982NewOpcode">NewOpcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ASHRREV_I64_e64" title='llvm::AMDGPU::V_ASHRREV_I64_e64' data-ref="llvm::AMDGPU::V_ASHRREV_I64_e64" data-ref-filename="llvm..AMDGPU..V_ASHRREV_I64_e64">V_ASHRREV_I64_e64</a>;</td></tr>
<tr><th id="5494">5494</th><td>        <a class="member fn" href="#_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::swapOperands' data-ref="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE">swapOperands</a>(<span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>);</td></tr>
<tr><th id="5495">5495</th><td>      }</td></tr>
<tr><th id="5496">5496</th><td>      <b>break</b>;</td></tr>
<tr><th id="5497">5497</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHR_B64" title='llvm::AMDGPU::S_LSHR_B64' data-ref="llvm::AMDGPU::S_LSHR_B64" data-ref-filename="llvm..AMDGPU..S_LSHR_B64">S_LSHR_B64</a>:</td></tr>
<tr><th id="5498">5498</th><td>      <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv" title='llvm::GCNSubtarget::hasOnlyRevVALUShifts' data-ref="_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20hasOnlyRevVALUShiftsEv">hasOnlyRevVALUShifts</a>()) {</td></tr>
<tr><th id="5499">5499</th><td>        <a class="local col2 ref" href="#982NewOpcode" title='NewOpcode' data-ref="982NewOpcode" data-ref-filename="982NewOpcode">NewOpcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHRREV_B64_e64" title='llvm::AMDGPU::V_LSHRREV_B64_e64' data-ref="llvm::AMDGPU::V_LSHRREV_B64_e64" data-ref-filename="llvm..AMDGPU..V_LSHRREV_B64_e64">V_LSHRREV_B64_e64</a>;</td></tr>
<tr><th id="5500">5500</th><td>        <a class="member fn" href="#_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::swapOperands' data-ref="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE">swapOperands</a>(<span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>);</td></tr>
<tr><th id="5501">5501</th><td>      }</td></tr>
<tr><th id="5502">5502</th><td>      <b>break</b>;</td></tr>
<tr><th id="5503">5503</th><td></td></tr>
<tr><th id="5504">5504</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ABS_I32" title='llvm::AMDGPU::S_ABS_I32' data-ref="llvm::AMDGPU::S_ABS_I32" data-ref-filename="llvm..AMDGPU..S_ABS_I32">S_ABS_I32</a>:</td></tr>
<tr><th id="5505">5505</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::lowerScalarAbs' data-ref="_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">lowerScalarAbs</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>);</td></tr>
<tr><th id="5506">5506</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5507">5507</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5508">5508</th><td></td></tr>
<tr><th id="5509">5509</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_SCC0" title='llvm::AMDGPU::S_CBRANCH_SCC0' data-ref="llvm::AMDGPU::S_CBRANCH_SCC0" data-ref-filename="llvm..AMDGPU..S_CBRANCH_SCC0">S_CBRANCH_SCC0</a>:</td></tr>
<tr><th id="5510">5510</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_SCC1" title='llvm::AMDGPU::S_CBRANCH_SCC1' data-ref="llvm::AMDGPU::S_CBRANCH_SCC1" data-ref-filename="llvm..AMDGPU..S_CBRANCH_SCC1">S_CBRANCH_SCC1</a>:</td></tr>
<tr><th id="5511">5511</th><td>      <i>// Clear unused bits of vcc</i></td></tr>
<tr><th id="5512">5512</th><td>      <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>())</td></tr>
<tr><th id="5513">5513</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#979MBB" title='MBB' data-ref="979MBB" data-ref-filename="979MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>),</td></tr>
<tr><th id="5514">5514</th><td>                <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_LO" title='llvm::AMDGPU::VCC_LO' data-ref="llvm::AMDGPU::VCC_LO" data-ref-filename="llvm..AMDGPU..VCC_LO">VCC_LO</a>)</td></tr>
<tr><th id="5515">5515</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a>)</td></tr>
<tr><th id="5516">5516</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_LO" title='llvm::AMDGPU::VCC_LO' data-ref="llvm::AMDGPU::VCC_LO" data-ref-filename="llvm..AMDGPU..VCC_LO">VCC_LO</a>);</td></tr>
<tr><th id="5517">5517</th><td>      <b>else</b></td></tr>
<tr><th id="5518">5518</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#979MBB" title='MBB' data-ref="979MBB" data-ref-filename="979MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a>),</td></tr>
<tr><th id="5519">5519</th><td>                <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>)</td></tr>
<tr><th id="5520">5520</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>)</td></tr>
<tr><th id="5521">5521</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>);</td></tr>
<tr><th id="5522">5522</th><td>      <b>break</b>;</td></tr>
<tr><th id="5523">5523</th><td></td></tr>
<tr><th id="5524">5524</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_U64" title='llvm::AMDGPU::S_BFE_U64' data-ref="llvm::AMDGPU::S_BFE_U64" data-ref-filename="llvm..AMDGPU..S_BFE_U64">S_BFE_U64</a>:</td></tr>
<tr><th id="5525">5525</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFM_B64" title='llvm::AMDGPU::S_BFM_B64' data-ref="llvm::AMDGPU::S_BFM_B64" data-ref-filename="llvm..AMDGPU..S_BFM_B64">S_BFM_B64</a>:</td></tr>
<tr><th id="5526">5526</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Moving this op to VALU not implemented"</q>);</td></tr>
<tr><th id="5527">5527</th><td></td></tr>
<tr><th id="5528">5528</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_PACK_LL_B32_B16" title='llvm::AMDGPU::S_PACK_LL_B32_B16' data-ref="llvm::AMDGPU::S_PACK_LL_B32_B16" data-ref-filename="llvm..AMDGPU..S_PACK_LL_B32_B16">S_PACK_LL_B32_B16</a>:</td></tr>
<tr><th id="5529">5529</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_PACK_LH_B32_B16" title='llvm::AMDGPU::S_PACK_LH_B32_B16' data-ref="llvm::AMDGPU::S_PACK_LH_B32_B16" data-ref-filename="llvm..AMDGPU..S_PACK_LH_B32_B16">S_PACK_LH_B32_B16</a>:</td></tr>
<tr><th id="5530">5530</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_PACK_HH_B32_B16" title='llvm::AMDGPU::S_PACK_HH_B32_B16' data-ref="llvm::AMDGPU::S_PACK_HH_B32_B16" data-ref-filename="llvm..AMDGPU..S_PACK_HH_B32_B16">S_PACK_HH_B32_B16</a>:</td></tr>
<tr><th id="5531">5531</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_" title='llvm::SIInstrInfo::movePackToVALU' data-ref="_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_">movePackToVALU</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>);</td></tr>
<tr><th id="5532">5532</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5533">5533</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5534">5534</th><td></td></tr>
<tr><th id="5535">5535</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XNOR_B32" title='llvm::AMDGPU::S_XNOR_B32' data-ref="llvm::AMDGPU::S_XNOR_B32" data-ref-filename="llvm..AMDGPU..S_XNOR_B32">S_XNOR_B32</a>:</td></tr>
<tr><th id="5536">5536</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::lowerScalarXnor' data-ref="_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">lowerScalarXnor</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>);</td></tr>
<tr><th id="5537">5537</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5538">5538</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5539">5539</th><td></td></tr>
<tr><th id="5540">5540</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NAND_B32" title='llvm::AMDGPU::S_NAND_B32' data-ref="llvm::AMDGPU::S_NAND_B32" data-ref-filename="llvm..AMDGPU..S_NAND_B32">S_NAND_B32</a>:</td></tr>
<tr><th id="5541">5541</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalarNotBinop' data-ref="_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" data-ref-filename="_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalarNotBinop</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>);</td></tr>
<tr><th id="5542">5542</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5543">5543</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5544">5544</th><td></td></tr>
<tr><th id="5545">5545</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOR_B32" title='llvm::AMDGPU::S_NOR_B32' data-ref="llvm::AMDGPU::S_NOR_B32" data-ref-filename="llvm..AMDGPU..S_NOR_B32">S_NOR_B32</a>:</td></tr>
<tr><th id="5546">5546</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalarNotBinop' data-ref="_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" data-ref-filename="_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalarNotBinop</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32" title='llvm::AMDGPU::S_OR_B32' data-ref="llvm::AMDGPU::S_OR_B32" data-ref-filename="llvm..AMDGPU..S_OR_B32">S_OR_B32</a>);</td></tr>
<tr><th id="5547">5547</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5548">5548</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5549">5549</th><td></td></tr>
<tr><th id="5550">5550</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B32" title='llvm::AMDGPU::S_ANDN2_B32' data-ref="llvm::AMDGPU::S_ANDN2_B32" data-ref-filename="llvm..AMDGPU..S_ANDN2_B32">S_ANDN2_B32</a>:</td></tr>
<tr><th id="5551">5551</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalarBinOpN2' data-ref="_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" data-ref-filename="_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalarBinOpN2</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>);</td></tr>
<tr><th id="5552">5552</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5553">5553</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5554">5554</th><td></td></tr>
<tr><th id="5555">5555</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ORN2_B32" title='llvm::AMDGPU::S_ORN2_B32' data-ref="llvm::AMDGPU::S_ORN2_B32" data-ref-filename="llvm..AMDGPU..S_ORN2_B32">S_ORN2_B32</a>:</td></tr>
<tr><th id="5556">5556</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalarBinOpN2' data-ref="_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" data-ref-filename="_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalarBinOpN2</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32" title='llvm::AMDGPU::S_OR_B32' data-ref="llvm::AMDGPU::S_OR_B32" data-ref-filename="llvm..AMDGPU..S_OR_B32">S_OR_B32</a>);</td></tr>
<tr><th id="5557">5557</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5558">5558</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5559">5559</th><td></td></tr>
<tr><th id="5560">5560</th><td>    <i>// TODO: remove as soon as everything is ready</i></td></tr>
<tr><th id="5561">5561</th><td><i>    // to replace VGPR to SGPR copy with V_READFIRSTLANEs.</i></td></tr>
<tr><th id="5562">5562</th><td><i>    // S_ADD/SUB_CO_PSEUDO as well as S_UADDO/USUBO_PSEUDO</i></td></tr>
<tr><th id="5563">5563</th><td><i>    // can only be selected from the uniform SDNode.</i></td></tr>
<tr><th id="5564">5564</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_CO_PSEUDO" title='llvm::AMDGPU::S_ADD_CO_PSEUDO' data-ref="llvm::AMDGPU::S_ADD_CO_PSEUDO" data-ref-filename="llvm..AMDGPU..S_ADD_CO_PSEUDO">S_ADD_CO_PSEUDO</a>:</td></tr>
<tr><th id="5565">5565</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUB_CO_PSEUDO" title='llvm::AMDGPU::S_SUB_CO_PSEUDO' data-ref="llvm::AMDGPU::S_SUB_CO_PSEUDO" data-ref-filename="llvm..AMDGPU..S_SUB_CO_PSEUDO">S_SUB_CO_PSEUDO</a>: {</td></tr>
<tr><th id="5566">5566</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="984Opc" title='Opc' data-type='unsigned int' data-ref="984Opc" data-ref-filename="984Opc">Opc</dfn> = (<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_CO_PSEUDO" title='llvm::AMDGPU::S_ADD_CO_PSEUDO' data-ref="llvm::AMDGPU::S_ADD_CO_PSEUDO" data-ref-filename="llvm..AMDGPU..S_ADD_CO_PSEUDO">S_ADD_CO_PSEUDO</a>)</td></tr>
<tr><th id="5567">5567</th><td>                         ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADDC_U32_e64" title='llvm::AMDGPU::V_ADDC_U32_e64' data-ref="llvm::AMDGPU::V_ADDC_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADDC_U32_e64">V_ADDC_U32_e64</a></td></tr>
<tr><th id="5568">5568</th><td>                         : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUBB_U32_e64" title='llvm::AMDGPU::V_SUBB_U32_e64' data-ref="llvm::AMDGPU::V_SUBB_U32_e64" data-ref-filename="llvm..AMDGPU..V_SUBB_U32_e64">V_SUBB_U32_e64</a>;</td></tr>
<tr><th id="5569">5569</th><td>      <em>const</em> <em>auto</em> *<dfn class="local col5 decl" id="985CarryRC" title='CarryRC' data-type='const llvm::TargetRegisterClass *' data-ref="985CarryRC" data-ref-filename="985CarryRC">CarryRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_1_XEXECRegClassID" title='llvm::AMDGPU::SReg_1_XEXECRegClassID' data-ref="llvm::AMDGPU::SReg_1_XEXECRegClassID" data-ref-filename="llvm..AMDGPU..SReg_1_XEXECRegClassID">SReg_1_XEXECRegClassID</a>);</td></tr>
<tr><th id="5570">5570</th><td></td></tr>
<tr><th id="5571">5571</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="986CarryInReg" title='CarryInReg' data-type='llvm::Register' data-ref="986CarryInReg" data-ref-filename="986CarryInReg">CarryInReg</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5572">5572</th><td>      <b>if</b> (!<a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#986CarryInReg" title='CarryInReg' data-ref="986CarryInReg" data-ref-filename="986CarryInReg">CarryInReg</a>, <a class="local col5 ref" href="#985CarryRC" title='CarryRC' data-ref="985CarryRC" data-ref-filename="985CarryRC">CarryRC</a>)) {</td></tr>
<tr><th id="5573">5573</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="987NewCarryReg" title='NewCarryReg' data-type='llvm::Register' data-ref="987NewCarryReg" data-ref-filename="987NewCarryReg">NewCarryReg</dfn> = <a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#985CarryRC" title='CarryRC' data-ref="985CarryRC" data-ref-filename="985CarryRC">CarryRC</a>);</td></tr>
<tr><th id="5574">5574</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#979MBB" title='MBB' data-ref="979MBB" data-ref-filename="979MBB">MBB</a></span>, &amp;<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>, <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#987NewCarryReg" title='NewCarryReg' data-ref="987NewCarryReg" data-ref-filename="987NewCarryReg">NewCarryReg</a>)</td></tr>
<tr><th id="5575">5575</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#986CarryInReg" title='CarryInReg' data-ref="986CarryInReg" data-ref-filename="986CarryInReg">CarryInReg</a>);</td></tr>
<tr><th id="5576">5576</th><td>      }</td></tr>
<tr><th id="5577">5577</th><td></td></tr>
<tr><th id="5578">5578</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="988CarryOutReg" title='CarryOutReg' data-type='llvm::Register' data-ref="988CarryOutReg" data-ref-filename="988CarryOutReg">CarryOutReg</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5579">5579</th><td></td></tr>
<tr><th id="5580">5580</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="989DestReg" title='DestReg' data-type='llvm::Register' data-ref="989DestReg" data-ref-filename="989DestReg">DestReg</dfn> = <a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</a>(</td></tr>
<tr><th id="5581">5581</th><td>          <a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())));</td></tr>
<tr><th id="5582">5582</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="990CarryOp" title='CarryOp' data-type='llvm::MachineInstr *' data-ref="990CarryOp" data-ref-filename="990CarryOp">CarryOp</dfn> =</td></tr>
<tr><th id="5583">5583</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#979MBB" title='MBB' data-ref="979MBB" data-ref-filename="979MBB">MBB</a></span>, &amp;<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>, <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#984Opc" title='Opc' data-ref="984Opc" data-ref-filename="984Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#989DestReg" title='DestReg' data-ref="989DestReg" data-ref-filename="989DestReg">DestReg</a>)</td></tr>
<tr><th id="5584">5584</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#988CarryOutReg" title='CarryOutReg' data-ref="988CarryOutReg" data-ref-filename="988CarryOutReg">CarryOutReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="5585">5585</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="5586">5586</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>))</td></tr>
<tr><th id="5587">5587</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#986CarryInReg" title='CarryInReg' data-ref="986CarryInReg" data-ref-filename="986CarryInReg">CarryInReg</a>)</td></tr>
<tr><th id="5588">5588</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="5589">5589</th><td>      <a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'>*<a class="local col0 ref" href="#990CarryOp" title='CarryOp' data-ref="990CarryOp" data-ref-filename="990CarryOp">CarryOp</a></span>);</td></tr>
<tr><th id="5590">5590</th><td>      <b>if</b> (<a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a> &amp;&amp; <a class="local col3 ref" href="#973TopInst" title='TopInst' data-ref="973TopInst" data-ref-filename="973TopInst">TopInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a>)</td></tr>
<tr><th id="5591">5591</th><td>        <a class="local col6 ref" href="#976CreatedBB" title='CreatedBB' data-ref="976CreatedBB" data-ref-filename="976CreatedBB">CreatedBB</a> = <a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a>;</td></tr>
<tr><th id="5592">5592</th><td>      <a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#989DestReg" title='DestReg' data-ref="989DestReg" data-ref-filename="989DestReg">DestReg</a>);</td></tr>
<tr><th id="5593">5593</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#989DestReg" title='DestReg' data-ref="989DestReg" data-ref-filename="989DestReg">DestReg</a>, <span class='refarg'><a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a></span>, <span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5594">5594</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5595">5595</th><td>    }</td></tr>
<tr><th id="5596">5596</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5597">5597</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_UADDO_PSEUDO" title='llvm::AMDGPU::S_UADDO_PSEUDO' data-ref="llvm::AMDGPU::S_UADDO_PSEUDO" data-ref-filename="llvm..AMDGPU..S_UADDO_PSEUDO">S_UADDO_PSEUDO</a>:</td></tr>
<tr><th id="5598">5598</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_USUBO_PSEUDO" title='llvm::AMDGPU::S_USUBO_PSEUDO' data-ref="llvm::AMDGPU::S_USUBO_PSEUDO" data-ref-filename="llvm..AMDGPU..S_USUBO_PSEUDO">S_USUBO_PSEUDO</a>: {</td></tr>
<tr><th id="5599">5599</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="991DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="991DL" data-ref-filename="991DL">DL</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="5600">5600</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="992Dest0" title='Dest0' data-type='llvm::MachineOperand &amp;' data-ref="992Dest0" data-ref-filename="992Dest0">Dest0</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5601">5601</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="993Dest1" title='Dest1' data-type='llvm::MachineOperand &amp;' data-ref="993Dest1" data-ref-filename="993Dest1">Dest1</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5602">5602</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="994Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="994Src0" data-ref-filename="994Src0">Src0</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5603">5603</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="995Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="995Src1" data-ref-filename="995Src1">Src1</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="5604">5604</th><td></td></tr>
<tr><th id="5605">5605</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="996Opc" title='Opc' data-type='unsigned int' data-ref="996Opc" data-ref-filename="996Opc">Opc</dfn> = (<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_UADDO_PSEUDO" title='llvm::AMDGPU::S_UADDO_PSEUDO' data-ref="llvm::AMDGPU::S_UADDO_PSEUDO" data-ref-filename="llvm..AMDGPU..S_UADDO_PSEUDO">S_UADDO_PSEUDO</a>)</td></tr>
<tr><th id="5606">5606</th><td>                         ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_CO_U32_e64" title='llvm::AMDGPU::V_ADD_CO_U32_e64' data-ref="llvm::AMDGPU::V_ADD_CO_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADD_CO_U32_e64">V_ADD_CO_U32_e64</a></td></tr>
<tr><th id="5607">5607</th><td>                         : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUB_CO_U32_e64" title='llvm::AMDGPU::V_SUB_CO_U32_e64' data-ref="llvm::AMDGPU::V_SUB_CO_U32_e64" data-ref-filename="llvm..AMDGPU..V_SUB_CO_U32_e64">V_SUB_CO_U32_e64</a>;</td></tr>
<tr><th id="5608">5608</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="997NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="997NewRC" data-ref-filename="997NewRC">NewRC</dfn> =</td></tr>
<tr><th id="5609">5609</th><td>          <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</a>(<a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col2 ref" href="#992Dest0" title='Dest0' data-ref="992Dest0" data-ref-filename="992Dest0">Dest0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="5610">5610</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="998DestReg" title='DestReg' data-type='llvm::Register' data-ref="998DestReg" data-ref-filename="998DestReg">DestReg</dfn> = <a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#997NewRC" title='NewRC' data-ref="997NewRC" data-ref-filename="997NewRC">NewRC</a>);</td></tr>
<tr><th id="5611">5611</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="999NewInstr" title='NewInstr' data-type='llvm::MachineInstr *' data-ref="999NewInstr" data-ref-filename="999NewInstr">NewInstr</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#979MBB" title='MBB' data-ref="979MBB" data-ref-filename="979MBB">MBB</a></span>, &amp;<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>, <a class="local col1 ref" href="#991DL" title='DL' data-ref="991DL" data-ref-filename="991DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#996Opc" title='Opc' data-ref="996Opc" data-ref-filename="996Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DestReg" title='DestReg' data-ref="998DestReg" data-ref-filename="998DestReg">DestReg</a>)</td></tr>
<tr><th id="5612">5612</th><td>                                   .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col3 ref" href="#993Dest1" title='Dest1' data-ref="993Dest1" data-ref-filename="993Dest1">Dest1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="5613">5613</th><td>                                   .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#994Src0" title='Src0' data-ref="994Src0" data-ref-filename="994Src0">Src0</a>)</td></tr>
<tr><th id="5614">5614</th><td>                                   .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#995Src1" title='Src1' data-ref="995Src1" data-ref-filename="995Src1">Src1</a>)</td></tr>
<tr><th id="5615">5615</th><td>                                   .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="5616">5616</th><td></td></tr>
<tr><th id="5617">5617</th><td>      <a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'>*<a class="local col9 ref" href="#999NewInstr" title='NewInstr' data-ref="999NewInstr" data-ref-filename="999NewInstr">NewInstr</a></span>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5618">5618</th><td>      <b>if</b> (<a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a> &amp;&amp; <a class="local col3 ref" href="#973TopInst" title='TopInst' data-ref="973TopInst" data-ref-filename="973TopInst">TopInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a>)</td></tr>
<tr><th id="5619">5619</th><td>        <a class="local col6 ref" href="#976CreatedBB" title='CreatedBB' data-ref="976CreatedBB" data-ref-filename="976CreatedBB">CreatedBB</a> = <a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a>;</td></tr>
<tr><th id="5620">5620</th><td></td></tr>
<tr><th id="5621">5621</th><td>      <a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col2 ref" href="#992Dest0" title='Dest0' data-ref="992Dest0" data-ref-filename="992Dest0">Dest0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DestReg" title='DestReg' data-ref="998DestReg" data-ref-filename="998DestReg">DestReg</a>);</td></tr>
<tr><th id="5622">5622</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col9 ref" href="#999NewInstr" title='NewInstr' data-ref="999NewInstr" data-ref-filename="999NewInstr">NewInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a></span>,</td></tr>
<tr><th id="5623">5623</th><td>                                   <span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5624">5624</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5625">5625</th><td>    }</td></tr>
<tr><th id="5626">5626</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5627">5627</th><td></td></tr>
<tr><th id="5628">5628</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B32" title='llvm::AMDGPU::S_CSELECT_B32' data-ref="llvm::AMDGPU::S_CSELECT_B32" data-ref-filename="llvm..AMDGPU..S_CSELECT_B32">S_CSELECT_B32</a>:</td></tr>
<tr><th id="5629">5629</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B64" title='llvm::AMDGPU::S_CSELECT_B64' data-ref="llvm::AMDGPU::S_CSELECT_B64" data-ref-filename="llvm..AMDGPU..S_CSELECT_B64">S_CSELECT_B64</a>:</td></tr>
<tr><th id="5630">5630</th><td>      <a class="member fn" href="#_ZNK4llvm11SIInstrInfo11lowerSelectERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::lowerSelect' data-ref="_ZNK4llvm11SIInstrInfo11lowerSelectERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo11lowerSelectERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">lowerSelect</a>(<span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5631">5631</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5632">5632</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5633">5633</th><td>    }</td></tr>
<tr><th id="5634">5634</th><td></td></tr>
<tr><th id="5635">5635</th><td>    <b>if</b> (<a class="local col2 ref" href="#982NewOpcode" title='NewOpcode' data-ref="982NewOpcode" data-ref-filename="982NewOpcode">NewOpcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSTRUCTION_LIST_END" title='llvm::AMDGPU::INSTRUCTION_LIST_END' data-ref="llvm::AMDGPU::INSTRUCTION_LIST_END" data-ref-filename="llvm..AMDGPU..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a>) {</td></tr>
<tr><th id="5636">5636</th><td>      <i>// We cannot move this instruction to the VALU, so we should try to</i></td></tr>
<tr><th id="5637">5637</th><td><i>      // legalize its operands instead.</i></td></tr>
<tr><th id="5638">5638</th><td>      <a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5639">5639</th><td>      <b>if</b> (<a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a> &amp;&amp; <a class="local col3 ref" href="#973TopInst" title='TopInst' data-ref="973TopInst" data-ref-filename="973TopInst">TopInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a>)</td></tr>
<tr><th id="5640">5640</th><td>        <a class="local col6 ref" href="#976CreatedBB" title='CreatedBB' data-ref="976CreatedBB" data-ref-filename="976CreatedBB">CreatedBB</a> = <a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a>;</td></tr>
<tr><th id="5641">5641</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5642">5642</th><td>    }</td></tr>
<tr><th id="5643">5643</th><td></td></tr>
<tr><th id="5644">5644</th><td>    <i>// Use the new VALU Opcode.</i></td></tr>
<tr><th id="5645">5645</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="1000NewDesc" title='NewDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="1000NewDesc" data-ref-filename="1000NewDesc">NewDesc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#982NewOpcode" title='NewOpcode' data-ref="982NewOpcode" data-ref-filename="982NewOpcode">NewOpcode</a>);</td></tr>
<tr><th id="5646">5646</th><td>    <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col0 ref" href="#1000NewDesc" title='NewDesc' data-ref="1000NewDesc" data-ref-filename="1000NewDesc">NewDesc</a>);</td></tr>
<tr><th id="5647">5647</th><td></td></tr>
<tr><th id="5648">5648</th><td>    <i>// Remove any references to SCC. Vector instructions can't read from it, and</i></td></tr>
<tr><th id="5649">5649</th><td><i>    // We're just about to add the implicit use / defs of VCC, and we don't want</i></td></tr>
<tr><th id="5650">5650</th><td><i>    // both.</i></td></tr>
<tr><th id="5651">5651</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="1001i" title='i' data-type='unsigned int' data-ref="1001i" data-ref-filename="1001i">i</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col1 ref" href="#1001i" title='i' data-ref="1001i" data-ref-filename="1001i">i</a> &gt; <var>0</var>; --<a class="local col1 ref" href="#1001i" title='i' data-ref="1001i" data-ref-filename="1001i">i</a>) {</td></tr>
<tr><th id="5652">5652</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1002Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="1002Op" data-ref-filename="1002Op">Op</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#1001i" title='i' data-ref="1001i" data-ref-filename="1001i">i</a>);</td></tr>
<tr><th id="5653">5653</th><td>      <b>if</b> (<a class="local col2 ref" href="#1002Op" title='Op' data-ref="1002Op" data-ref-filename="1002Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#1002Op" title='Op' data-ref="1002Op" data-ref-filename="1002Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>) {</td></tr>
<tr><th id="5654">5654</th><td>        <i>// Only propagate through live-def of SCC.</i></td></tr>
<tr><th id="5655">5655</th><td>        <b>if</b> (<a class="local col2 ref" href="#1002Op" title='Op' data-ref="1002Op" data-ref-filename="1002Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col2 ref" href="#1002Op" title='Op' data-ref="1002Op" data-ref-filename="1002Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="5656">5656</th><td>          <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE" title='llvm::SIInstrInfo::addSCCDefUsersToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE">addSCCDefUsersToVALUWorklist</a>(<span class='refarg'><a class="local col2 ref" href="#1002Op" title='Op' data-ref="1002Op" data-ref-filename="1002Op">Op</a></span>, <span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5657">5657</th><td>        <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col1 ref" href="#1001i" title='i' data-ref="1001i" data-ref-filename="1001i">i</a>);</td></tr>
<tr><th id="5658">5658</th><td>      }</td></tr>
<tr><th id="5659">5659</th><td>    }</td></tr>
<tr><th id="5660">5660</th><td></td></tr>
<tr><th id="5661">5661</th><td>    <b>if</b> (<a class="local col1 ref" href="#981Opcode" title='Opcode' data-ref="981Opcode" data-ref-filename="981Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SEXT_I32_I8" title='llvm::AMDGPU::S_SEXT_I32_I8' data-ref="llvm::AMDGPU::S_SEXT_I32_I8" data-ref-filename="llvm..AMDGPU..S_SEXT_I32_I8">S_SEXT_I32_I8</a> || <a class="local col1 ref" href="#981Opcode" title='Opcode' data-ref="981Opcode" data-ref-filename="981Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SEXT_I32_I16" title='llvm::AMDGPU::S_SEXT_I32_I16' data-ref="llvm::AMDGPU::S_SEXT_I32_I16" data-ref-filename="llvm..AMDGPU..S_SEXT_I32_I16">S_SEXT_I32_I16</a>) {</td></tr>
<tr><th id="5662">5662</th><td>      <i>// We are converting these to a BFE, so we need to add the missing</i></td></tr>
<tr><th id="5663">5663</th><td><i>      // operands for the size and offset.</i></td></tr>
<tr><th id="5664">5664</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="1003Size" title='Size' data-type='unsigned int' data-ref="1003Size" data-ref-filename="1003Size">Size</dfn> = (<a class="local col1 ref" href="#981Opcode" title='Opcode' data-ref="981Opcode" data-ref-filename="981Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SEXT_I32_I8" title='llvm::AMDGPU::S_SEXT_I32_I8' data-ref="llvm::AMDGPU::S_SEXT_I32_I8" data-ref-filename="llvm..AMDGPU..S_SEXT_I32_I8">S_SEXT_I32_I8</a>) ? <var>8</var> : <var>16</var>;</td></tr>
<tr><th id="5665">5665</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="5666">5666</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col3 ref" href="#1003Size" title='Size' data-ref="1003Size" data-ref-filename="1003Size">Size</a>));</td></tr>
<tr><th id="5667">5667</th><td></td></tr>
<tr><th id="5668">5668</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#981Opcode" title='Opcode' data-ref="981Opcode" data-ref-filename="981Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BCNT1_I32_B32" title='llvm::AMDGPU::S_BCNT1_I32_B32' data-ref="llvm::AMDGPU::S_BCNT1_I32_B32" data-ref-filename="llvm..AMDGPU..S_BCNT1_I32_B32">S_BCNT1_I32_B32</a>) {</td></tr>
<tr><th id="5669">5669</th><td>      <i>// The VALU version adds the second operand to the result, so insert an</i></td></tr>
<tr><th id="5670">5670</th><td><i>      // extra 0 operand.</i></td></tr>
<tr><th id="5671">5671</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="5672">5672</th><td>    }</td></tr>
<tr><th id="5673">5673</th><td></td></tr>
<tr><th id="5674">5674</th><td>    <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'>*<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>);</td></tr>
<tr><th id="5675">5675</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::fixImplicitOperands' data-ref="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE">fixImplicitOperands</a>(<span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>);</td></tr>
<tr><th id="5676">5676</th><td></td></tr>
<tr><th id="5677">5677</th><td>    <b>if</b> (<a class="local col1 ref" href="#981Opcode" title='Opcode' data-ref="981Opcode" data-ref-filename="981Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_I32" title='llvm::AMDGPU::S_BFE_I32' data-ref="llvm::AMDGPU::S_BFE_I32" data-ref-filename="llvm..AMDGPU..S_BFE_I32">S_BFE_I32</a> || <a class="local col1 ref" href="#981Opcode" title='Opcode' data-ref="981Opcode" data-ref-filename="981Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_U32" title='llvm::AMDGPU::S_BFE_U32' data-ref="llvm::AMDGPU::S_BFE_U32" data-ref-filename="llvm..AMDGPU..S_BFE_U32">S_BFE_U32</a>) {</td></tr>
<tr><th id="5678">5678</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1004OffsetWidthOp" title='OffsetWidthOp' data-type='const llvm::MachineOperand &amp;' data-ref="1004OffsetWidthOp" data-ref-filename="1004OffsetWidthOp">OffsetWidthOp</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5679">5679</th><td>      <i>// If we need to move this to VGPRs, we need to unpack the second operand</i></td></tr>
<tr><th id="5680">5680</th><td><i>      // back into the 2 separate ones for bit offset and width.</i></td></tr>
<tr><th id="5681">5681</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OffsetWidthOp.isImm() &amp;&amp;</td></tr>
<tr><th id="5682">5682</th><td>             <q>"Scalar BFE is only implemented for constant width and offset"</q>);</td></tr>
<tr><th id="5683">5683</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="1005Imm" title='Imm' data-type='uint32_t' data-ref="1005Imm" data-ref-filename="1005Imm">Imm</dfn> = <a class="local col4 ref" href="#1004OffsetWidthOp" title='OffsetWidthOp' data-ref="1004OffsetWidthOp" data-ref-filename="1004OffsetWidthOp">OffsetWidthOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5684">5684</th><td></td></tr>
<tr><th id="5685">5685</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="1006Offset" title='Offset' data-type='uint32_t' data-ref="1006Offset" data-ref-filename="1006Offset">Offset</dfn> = <a class="local col5 ref" href="#1005Imm" title='Imm' data-ref="1005Imm" data-ref-filename="1005Imm">Imm</a> &amp; <var>0x3f</var>; <i>// Extract bits [5:0].</i></td></tr>
<tr><th id="5686">5686</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="1007BitWidth" title='BitWidth' data-type='uint32_t' data-ref="1007BitWidth" data-ref-filename="1007BitWidth">BitWidth</dfn> = (<a class="local col5 ref" href="#1005Imm" title='Imm' data-ref="1005Imm" data-ref-filename="1005Imm">Imm</a> &amp; <var>0x7f0000</var>) &gt;&gt; <var>16</var>; <i>// Extract bits [22:16].</i></td></tr>
<tr><th id="5687">5687</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>2</var>);                     <i>// Remove old immediate.</i></td></tr>
<tr><th id="5688">5688</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col6 ref" href="#1006Offset" title='Offset' data-ref="1006Offset" data-ref-filename="1006Offset">Offset</a>));</td></tr>
<tr><th id="5689">5689</th><td>      <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col7 ref" href="#1007BitWidth" title='BitWidth' data-ref="1007BitWidth" data-ref-filename="1007BitWidth">BitWidth</a>));</td></tr>
<tr><th id="5690">5690</th><td>    }</td></tr>
<tr><th id="5691">5691</th><td></td></tr>
<tr><th id="5692">5692</th><td>    <em>bool</em> <dfn class="local col8 decl" id="1008HasDst" title='HasDst' data-type='bool' data-ref="1008HasDst" data-ref-filename="1008HasDst">HasDst</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>();</td></tr>
<tr><th id="5693">5693</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="1009NewDstReg" title='NewDstReg' data-type='unsigned int' data-ref="1009NewDstReg" data-ref-filename="1009NewDstReg">NewDstReg</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="5694">5694</th><td>    <b>if</b> (<a class="local col8 ref" href="#1008HasDst" title='HasDst' data-ref="1008HasDst" data-ref-filename="1008HasDst">HasDst</a>) {</td></tr>
<tr><th id="5695">5695</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1010DstReg" title='DstReg' data-type='llvm::Register' data-ref="1010DstReg" data-ref-filename="1010DstReg">DstReg</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5696">5696</th><td>      <b>if</b> (<a class="local col0 ref" href="#1010DstReg" title='DstReg' data-ref="1010DstReg" data-ref-filename="1010DstReg">DstReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>())</td></tr>
<tr><th id="5697">5697</th><td>        <b>continue</b>;</td></tr>
<tr><th id="5698">5698</th><td></td></tr>
<tr><th id="5699">5699</th><td>      <i>// Update the destination register class.</i></td></tr>
<tr><th id="5700">5700</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="1011NewDstRC" title='NewDstRC' data-type='const llvm::TargetRegisterClass *' data-ref="1011NewDstRC" data-ref-filename="1011NewDstRC">NewDstRC</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getDestEquivalentVGPRClass' data-ref="_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE">getDestEquivalentVGPRClass</a>(<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>);</td></tr>
<tr><th id="5701">5701</th><td>      <b>if</b> (!<a class="local col1 ref" href="#1011NewDstRC" title='NewDstRC' data-ref="1011NewDstRC" data-ref-filename="1011NewDstRC">NewDstRC</a>)</td></tr>
<tr><th id="5702">5702</th><td>        <b>continue</b>;</td></tr>
<tr><th id="5703">5703</th><td></td></tr>
<tr><th id="5704">5704</th><td>      <b>if</b> (<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp;</td></tr>
<tr><th id="5705">5705</th><td>          <a class="local col1 ref" href="#1011NewDstRC" title='NewDstRC' data-ref="1011NewDstRC" data-ref-filename="1011NewDstRC">NewDstRC</a> == <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE">getRegClassForReg</a>(<a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>, <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="5706">5706</th><td>        <i>// Instead of creating a copy where src and dst are the same register</i></td></tr>
<tr><th id="5707">5707</th><td><i>        // class, we just replace all uses of dst with src.  These kinds of</i></td></tr>
<tr><th id="5708">5708</th><td><i>        // copies interfere with the heuristics MachineSink uses to decide</i></td></tr>
<tr><th id="5709">5709</th><td><i>        // whether or not to split a critical edge.  Since the pass assumes</i></td></tr>
<tr><th id="5710">5710</th><td><i>        // that copies will end up as machine instructions and not be</i></td></tr>
<tr><th id="5711">5711</th><td><i>        // eliminated.</i></td></tr>
<tr><th id="5712">5712</th><td>        <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1010DstReg" title='DstReg' data-ref="1010DstReg" data-ref-filename="1010DstReg">DstReg</a>, <span class='refarg'><a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a></span>, <span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5713">5713</th><td>        <a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1010DstReg" title='DstReg' data-ref="1010DstReg" data-ref-filename="1010DstReg">DstReg</a>, <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5714">5714</th><td>        <a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE">clearKillFlags</a>(<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5715">5715</th><td>        <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1010DstReg" title='DstReg' data-ref="1010DstReg" data-ref-filename="1010DstReg">DstReg</a>);</td></tr>
<tr><th id="5716">5716</th><td></td></tr>
<tr><th id="5717">5717</th><td>        <i>// Make sure we don't leave around a dead VGPR-&gt;SGPR copy. Normally</i></td></tr>
<tr><th id="5718">5718</th><td><i>        // these are deleted later, but at -O0 it would leave a suspicious</i></td></tr>
<tr><th id="5719">5719</th><td><i>        // looking illegal copy of an undef register.</i></td></tr>
<tr><th id="5720">5720</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="1012I" title='I' data-type='unsigned int' data-ref="1012I" data-ref-filename="1012I">I</dfn> = <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col2 ref" href="#1012I" title='I' data-ref="1012I" data-ref-filename="1012I">I</a> != <var>0</var>; --<a class="local col2 ref" href="#1012I" title='I' data-ref="1012I" data-ref-filename="1012I">I</a>)</td></tr>
<tr><th id="5721">5721</th><td>          <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col2 ref" href="#1012I" title='I' data-ref="1012I" data-ref-filename="1012I">I</a>);</td></tr>
<tr><th id="5722">5722</th><td>        <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::IMPLICIT_DEF" title='llvm::AMDGPU::IMPLICIT_DEF' data-ref="llvm::AMDGPU::IMPLICIT_DEF" data-ref-filename="llvm..AMDGPU..IMPLICIT_DEF">IMPLICIT_DEF</a>));</td></tr>
<tr><th id="5723">5723</th><td>        <b>continue</b>;</td></tr>
<tr><th id="5724">5724</th><td>      }</td></tr>
<tr><th id="5725">5725</th><td></td></tr>
<tr><th id="5726">5726</th><td>      <a class="local col9 ref" href="#1009NewDstReg" title='NewDstReg' data-ref="1009NewDstReg" data-ref-filename="1009NewDstReg">NewDstReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#1011NewDstRC" title='NewDstRC' data-ref="1011NewDstRC" data-ref-filename="1011NewDstRC">NewDstRC</a>);</td></tr>
<tr><th id="5727">5727</th><td>      <a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1010DstReg" title='DstReg' data-ref="1010DstReg" data-ref-filename="1010DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#1009NewDstReg" title='NewDstReg' data-ref="1009NewDstReg" data-ref-filename="1009NewDstReg">NewDstReg</a>);</td></tr>
<tr><th id="5728">5728</th><td>    }</td></tr>
<tr><th id="5729">5729</th><td></td></tr>
<tr><th id="5730">5730</th><td>    <i>// Legalize the operands</i></td></tr>
<tr><th id="5731">5731</th><td>    <a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'><a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a></span>, <a class="local col4 ref" href="#974MDT" title='MDT' data-ref="974MDT" data-ref-filename="974MDT">MDT</a>);</td></tr>
<tr><th id="5732">5732</th><td>    <b>if</b> (<a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a> &amp;&amp; <a class="local col3 ref" href="#973TopInst" title='TopInst' data-ref="973TopInst" data-ref-filename="973TopInst">TopInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a>)</td></tr>
<tr><th id="5733">5733</th><td>      <a class="local col6 ref" href="#976CreatedBB" title='CreatedBB' data-ref="976CreatedBB" data-ref-filename="976CreatedBB">CreatedBB</a> = <a class="local col7 ref" href="#977CreatedBBTmp" title='CreatedBBTmp' data-ref="977CreatedBBTmp" data-ref-filename="977CreatedBBTmp">CreatedBBTmp</a>;</td></tr>
<tr><th id="5734">5734</th><td></td></tr>
<tr><th id="5735">5735</th><td>    <b>if</b> (<a class="local col8 ref" href="#1008HasDst" title='HasDst' data-ref="1008HasDst" data-ref-filename="1008HasDst">HasDst</a>)</td></tr>
<tr><th id="5736">5736</th><td>     <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#1009NewDstReg" title='NewDstReg' data-ref="1009NewDstReg" data-ref-filename="1009NewDstReg">NewDstReg</a>, <span class='refarg'><a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a></span>, <span class='refarg'><a class="local col5 ref" href="#975Worklist" title='Worklist' data-ref="975Worklist" data-ref-filename="975Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5737">5737</th><td>  }</td></tr>
<tr><th id="5738">5738</th><td>  <b>return</b> <a class="local col6 ref" href="#976CreatedBB" title='CreatedBB' data-ref="976CreatedBB" data-ref-filename="976CreatedBB">CreatedBB</a>;</td></tr>
<tr><th id="5739">5739</th><td>}</td></tr>
<tr><th id="5740">5740</th><td></td></tr>
<tr><th id="5741">5741</th><td><i>// Add/sub require special handling to deal with carry outs.</i></td></tr>
<tr><th id="5742">5742</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>bool</em>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt;</td></tr>
<tr><th id="5743">5743</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveScalarAddSub' data-ref="_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">moveScalarAddSub</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col3 decl" id="1013Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1013Worklist" data-ref-filename="1013Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1014Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1014Inst" data-ref-filename="1014Inst">Inst</dfn>,</td></tr>
<tr><th id="5744">5744</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col5 decl" id="1015MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="1015MDT" data-ref-filename="1015MDT">MDT</dfn>) <em>const</em> {</td></tr>
<tr><th id="5745">5745</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" title='llvm::GCNSubtarget::hasAddNoCarry' data-ref="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv">hasAddNoCarry</a>()) {</td></tr>
<tr><th id="5746">5746</th><td>    <i>// Assume there is no user of scc since we don't select this in that case.</i></td></tr>
<tr><th id="5747">5747</th><td><i>    // Since scc isn't used, it doesn't really matter if the i32 or u32 variant</i></td></tr>
<tr><th id="5748">5748</th><td><i>    // is used.</i></td></tr>
<tr><th id="5749">5749</th><td></td></tr>
<tr><th id="5750">5750</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="1016MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1016MBB" data-ref-filename="1016MBB">MBB</dfn> = *<a class="local col4 ref" href="#1014Inst" title='Inst' data-ref="1014Inst" data-ref-filename="1014Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5751">5751</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1017MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1017MRI" data-ref-filename="1017MRI">MRI</dfn> = <a class="local col6 ref" href="#1016MBB" title='MBB' data-ref="1016MBB" data-ref-filename="1016MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5752">5752</th><td></td></tr>
<tr><th id="5753">5753</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1018OldDstReg" title='OldDstReg' data-type='llvm::Register' data-ref="1018OldDstReg" data-ref-filename="1018OldDstReg">OldDstReg</dfn> = <a class="local col4 ref" href="#1014Inst" title='Inst' data-ref="1014Inst" data-ref-filename="1014Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5754">5754</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1019ResultReg" title='ResultReg' data-type='llvm::Register' data-ref="1019ResultReg" data-ref-filename="1019ResultReg">ResultReg</dfn> = <a class="local col7 ref" href="#1017MRI" title='MRI' data-ref="1017MRI" data-ref-filename="1017MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="5755">5755</th><td></td></tr>
<tr><th id="5756">5756</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="1020Opc" title='Opc' data-type='unsigned int' data-ref="1020Opc" data-ref-filename="1020Opc">Opc</dfn> = <a class="local col4 ref" href="#1014Inst" title='Inst' data-ref="1014Inst" data-ref-filename="1014Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5757">5757</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opc == AMDGPU::S_ADD_I32 || Opc == AMDGPU::S_SUB_I32);</td></tr>
<tr><th id="5758">5758</th><td></td></tr>
<tr><th id="5759">5759</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="1021NewOpc" title='NewOpc' data-type='unsigned int' data-ref="1021NewOpc" data-ref-filename="1021NewOpc">NewOpc</dfn> = <a class="local col0 ref" href="#1020Opc" title='Opc' data-ref="1020Opc" data-ref-filename="1020Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_I32" title='llvm::AMDGPU::S_ADD_I32' data-ref="llvm::AMDGPU::S_ADD_I32" data-ref-filename="llvm..AMDGPU..S_ADD_I32">S_ADD_I32</a> ?</td></tr>
<tr><th id="5760">5760</th><td>      <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_U32_e64" title='llvm::AMDGPU::V_ADD_U32_e64' data-ref="llvm::AMDGPU::V_ADD_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADD_U32_e64">V_ADD_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUB_U32_e64" title='llvm::AMDGPU::V_SUB_U32_e64' data-ref="llvm::AMDGPU::V_SUB_U32_e64" data-ref-filename="llvm..AMDGPU..V_SUB_U32_e64">V_SUB_U32_e64</a>;</td></tr>
<tr><th id="5761">5761</th><td></td></tr>
<tr><th id="5762">5762</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Inst.getOperand(<var>3</var>).getReg() == AMDGPU::SCC);</td></tr>
<tr><th id="5763">5763</th><td>    <a class="local col4 ref" href="#1014Inst" title='Inst' data-ref="1014Inst" data-ref-filename="1014Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="5764">5764</th><td></td></tr>
<tr><th id="5765">5765</th><td>    <a class="local col4 ref" href="#1014Inst" title='Inst' data-ref="1014Inst" data-ref-filename="1014Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#1021NewOpc" title='NewOpc' data-ref="1021NewOpc" data-ref-filename="1021NewOpc">NewOpc</a>));</td></tr>
<tr><th id="5766">5766</th><td>    <a class="local col4 ref" href="#1014Inst" title='Inst' data-ref="1014Inst" data-ref-filename="1014Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>)); <i>// clamp bit</i></td></tr>
<tr><th id="5767">5767</th><td>    <a class="local col4 ref" href="#1014Inst" title='Inst' data-ref="1014Inst" data-ref-filename="1014Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'>*<a class="local col6 ref" href="#1016MBB" title='MBB' data-ref="1016MBB" data-ref-filename="1016MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>);</td></tr>
<tr><th id="5768">5768</th><td>    <a class="local col7 ref" href="#1017MRI" title='MRI' data-ref="1017MRI" data-ref-filename="1017MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1018OldDstReg" title='OldDstReg' data-ref="1018OldDstReg" data-ref-filename="1018OldDstReg">OldDstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1019ResultReg" title='ResultReg' data-ref="1019ResultReg" data-ref-filename="1019ResultReg">ResultReg</a>);</td></tr>
<tr><th id="5769">5769</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="1022NewBB" title='NewBB' data-type='llvm::MachineBasicBlock *' data-ref="1022NewBB" data-ref-filename="1022NewBB">NewBB</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'><a class="local col4 ref" href="#1014Inst" title='Inst' data-ref="1014Inst" data-ref-filename="1014Inst">Inst</a></span>, <a class="local col5 ref" href="#1015MDT" title='MDT' data-ref="1015MDT" data-ref-filename="1015MDT">MDT</a>);</td></tr>
<tr><th id="5770">5770</th><td></td></tr>
<tr><th id="5771">5771</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1019ResultReg" title='ResultReg' data-ref="1019ResultReg" data-ref-filename="1019ResultReg">ResultReg</a>, <span class='refarg'><a class="local col7 ref" href="#1017MRI" title='MRI' data-ref="1017MRI" data-ref-filename="1017MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#1013Worklist" title='Worklist' data-ref="1013Worklist" data-ref-filename="1013Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5772">5772</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<b>true</b>, <span class='refarg'><a class="local col2 ref" href="#1022NewBB" title='NewBB' data-ref="1022NewBB" data-ref-filename="1022NewBB">NewBB</a></span>);</td></tr>
<tr><th id="5773">5773</th><td>  }</td></tr>
<tr><th id="5774">5774</th><td></td></tr>
<tr><th id="5775">5775</th><td>  <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<b>false</b>, <b>nullptr</b>);</td></tr>
<tr><th id="5776">5776</th><td>}</td></tr>
<tr><th id="5777">5777</th><td></td></tr>
<tr><th id="5778">5778</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo11lowerSelectERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::lowerSelect' data-ref="_ZNK4llvm11SIInstrInfo11lowerSelectERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo11lowerSelectERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">lowerSelect</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col3 decl" id="1023Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1023Worklist" data-ref-filename="1023Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1024Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1024Inst" data-ref-filename="1024Inst">Inst</dfn>,</td></tr>
<tr><th id="5779">5779</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col5 decl" id="1025MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="1025MDT" data-ref-filename="1025MDT">MDT</dfn>) <em>const</em> {</td></tr>
<tr><th id="5780">5780</th><td></td></tr>
<tr><th id="5781">5781</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="1026MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1026MBB" data-ref-filename="1026MBB">MBB</dfn> = *<a class="local col4 ref" href="#1024Inst" title='Inst' data-ref="1024Inst" data-ref-filename="1024Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5782">5782</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1027MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1027MRI" data-ref-filename="1027MRI">MRI</dfn> = <a class="local col6 ref" href="#1026MBB" title='MBB' data-ref="1026MBB" data-ref-filename="1026MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5783">5783</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="1028MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="1028MII" data-ref-filename="1028MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#1024Inst" title='Inst' data-ref="1024Inst" data-ref-filename="1024Inst">Inst</a>;</td></tr>
<tr><th id="5784">5784</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="1029DL" title='DL' data-type='llvm::DebugLoc' data-ref="1029DL" data-ref-filename="1029DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#1024Inst" title='Inst' data-ref="1024Inst" data-ref-filename="1024Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="5785">5785</th><td></td></tr>
<tr><th id="5786">5786</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1030Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="1030Dest" data-ref-filename="1030Dest">Dest</dfn> = <a class="local col4 ref" href="#1024Inst" title='Inst' data-ref="1024Inst" data-ref-filename="1024Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5787">5787</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1031Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="1031Src0" data-ref-filename="1031Src0">Src0</dfn> = <a class="local col4 ref" href="#1024Inst" title='Inst' data-ref="1024Inst" data-ref-filename="1024Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5788">5788</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1032Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="1032Src1" data-ref-filename="1032Src1">Src1</dfn> = <a class="local col4 ref" href="#1024Inst" title='Inst' data-ref="1024Inst" data-ref-filename="1024Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5789">5789</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1033Cond" title='Cond' data-type='llvm::MachineOperand &amp;' data-ref="1033Cond" data-ref-filename="1033Cond">Cond</dfn> = <a class="local col4 ref" href="#1024Inst" title='Inst' data-ref="1024Inst" data-ref-filename="1024Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="5790">5790</th><td></td></tr>
<tr><th id="5791">5791</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1034SCCSource" title='SCCSource' data-type='llvm::Register' data-ref="1034SCCSource" data-ref-filename="1034SCCSource">SCCSource</dfn> = <a class="local col3 ref" href="#1033Cond" title='Cond' data-ref="1033Cond" data-ref-filename="1033Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5792">5792</th><td>  <i>// Find SCC def, and if that is a copy (SCC = COPY reg) then use reg instead.</i></td></tr>
<tr><th id="5793">5793</th><td>  <b>if</b> (!<a class="local col3 ref" href="#1033Cond" title='Cond' data-ref="1033Cond" data-ref-filename="1033Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="5794">5794</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1035CandI" title='CandI' data-type='llvm::MachineInstr &amp;' data-ref="1035CandI" data-ref-filename="1035CandI">CandI</dfn> :</td></tr>
<tr><th id="5795">5795</th><td>         <a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col4 ref" href="#1024Inst" title='Inst' data-ref="1024Inst" data-ref-filename="1024Inst">Inst</a>)),</td></tr>
<tr><th id="5796">5796</th><td>                    <a class="local col4 ref" href="#1024Inst" title='Inst' data-ref="1024Inst" data-ref-filename="1024Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>())) {</td></tr>
<tr><th id="5797">5797</th><td>      <b>if</b> (<a class="local col5 ref" href="#1035CandI" title='CandI' data-ref="1035CandI" data-ref-filename="1035CandI">CandI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>, <b>false</b>, <b>false</b>, &amp;<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>) !=</td></tr>
<tr><th id="5798">5798</th><td>          -<var>1</var>) {</td></tr>
<tr><th id="5799">5799</th><td>        <b>if</b> (<a class="local col5 ref" href="#1035CandI" title='CandI' data-ref="1035CandI" data-ref-filename="1035CandI">CandI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col5 ref" href="#1035CandI" title='CandI' data-ref="1035CandI" data-ref-filename="1035CandI">CandI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>) {</td></tr>
<tr><th id="5800">5800</th><td>          <a class="local col4 ref" href="#1034SCCSource" title='SCCSource' data-ref="1034SCCSource" data-ref-filename="1034SCCSource">SCCSource</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#1035CandI" title='CandI' data-ref="1035CandI" data-ref-filename="1035CandI">CandI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5801">5801</th><td>        }</td></tr>
<tr><th id="5802">5802</th><td>        <b>break</b>;</td></tr>
<tr><th id="5803">5803</th><td>      }</td></tr>
<tr><th id="5804">5804</th><td>    }</td></tr>
<tr><th id="5805">5805</th><td>  }</td></tr>
<tr><th id="5806">5806</th><td></td></tr>
<tr><th id="5807">5807</th><td>  <i>// If this is a trivial select where the condition is effectively not SCC</i></td></tr>
<tr><th id="5808">5808</th><td><i>  // (SCCSource is a source of copy to SCC), then the select is semantically</i></td></tr>
<tr><th id="5809">5809</th><td><i>  // equivalent to copying SCCSource. Hence, there is no need to create</i></td></tr>
<tr><th id="5810">5810</th><td><i>  // V_CNDMASK, we can just use that and bail out.</i></td></tr>
<tr><th id="5811">5811</th><td>  <b>if</b> ((<a class="local col4 ref" href="#1034SCCSource" title='SCCSource' data-ref="1034SCCSource" data-ref-filename="1034SCCSource">SCCSource</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>) &amp;&amp; <a class="local col1 ref" href="#1031Src0" title='Src0' data-ref="1031Src0" data-ref-filename="1031Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; (<a class="local col1 ref" href="#1031Src0" title='Src0' data-ref="1031Src0" data-ref-filename="1031Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == -<var>1</var>) &amp;&amp;</td></tr>
<tr><th id="5812">5812</th><td>      <a class="local col2 ref" href="#1032Src1" title='Src1' data-ref="1032Src1" data-ref-filename="1032Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; (<a class="local col2 ref" href="#1032Src1" title='Src1' data-ref="1032Src1" data-ref-filename="1032Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>)) {</td></tr>
<tr><th id="5813">5813</th><td>    <a class="local col7 ref" href="#1027MRI" title='MRI' data-ref="1027MRI" data-ref-filename="1027MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col0 ref" href="#1030Dest" title='Dest' data-ref="1030Dest" data-ref-filename="1030Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1034SCCSource" title='SCCSource' data-ref="1034SCCSource" data-ref-filename="1034SCCSource">SCCSource</a>);</td></tr>
<tr><th id="5814">5814</th><td>    <b>return</b>;</td></tr>
<tr><th id="5815">5815</th><td>  }</td></tr>
<tr><th id="5816">5816</th><td></td></tr>
<tr><th id="5817">5817</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="1036TC" title='TC' data-type='const llvm::TargetRegisterClass *' data-ref="1036TC" data-ref-filename="1036TC">TC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>() == <var>64</var></td></tr>
<tr><th id="5818">5818</th><td>                                      ? &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64_XEXECRegClass" title='llvm::AMDGPU::SReg_64_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_64_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_64_XEXECRegClass">SReg_64_XEXECRegClass</a></td></tr>
<tr><th id="5819">5819</th><td>                                      : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" title='llvm::AMDGPU::SReg_32_XM0_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0_XEXECRegClass">SReg_32_XM0_XEXECRegClass</a>;</td></tr>
<tr><th id="5820">5820</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1037CopySCC" title='CopySCC' data-type='llvm::Register' data-ref="1037CopySCC" data-ref-filename="1037CopySCC">CopySCC</dfn> = <a class="local col7 ref" href="#1027MRI" title='MRI' data-ref="1027MRI" data-ref-filename="1027MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#1036TC" title='TC' data-ref="1036TC" data-ref-filename="1036TC">TC</a>);</td></tr>
<tr><th id="5821">5821</th><td></td></tr>
<tr><th id="5822">5822</th><td>  <b>if</b> (<a class="local col4 ref" href="#1034SCCSource" title='SCCSource' data-ref="1034SCCSource" data-ref-filename="1034SCCSource">SCCSource</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>) {</td></tr>
<tr><th id="5823">5823</th><td>    <i>// Insert a trivial select instead of creating a copy, because a copy from</i></td></tr>
<tr><th id="5824">5824</th><td><i>    // SCC would semantically mean just copying a single bit, but we may need</i></td></tr>
<tr><th id="5825">5825</th><td><i>    // the result to be a vector condition mask that needs preserving.</i></td></tr>
<tr><th id="5826">5826</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="1038Opcode" title='Opcode' data-type='unsigned int' data-ref="1038Opcode" data-ref-filename="1038Opcode">Opcode</dfn> = (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>() == <var>64</var>) ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B64" title='llvm::AMDGPU::S_CSELECT_B64' data-ref="llvm::AMDGPU::S_CSELECT_B64" data-ref-filename="llvm..AMDGPU..S_CSELECT_B64">S_CSELECT_B64</a></td></tr>
<tr><th id="5827">5827</th><td>                                                    : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B32" title='llvm::AMDGPU::S_CSELECT_B32' data-ref="llvm::AMDGPU::S_CSELECT_B32" data-ref-filename="llvm..AMDGPU..S_CSELECT_B32">S_CSELECT_B32</a>;</td></tr>
<tr><th id="5828">5828</th><td>    <em>auto</em> <dfn class="local col9 decl" id="1039NewSelect" title='NewSelect' data-type='llvm::MachineInstrBuilder' data-ref="1039NewSelect" data-ref-filename="1039NewSelect">NewSelect</dfn> =</td></tr>
<tr><th id="5829">5829</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#1026MBB" title='MBB' data-ref="1026MBB" data-ref-filename="1026MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1028MII" title='MII' data-ref="1028MII" data-ref-filename="1028MII">MII</a>, <a class="local col9 ref" href="#1029DL" title='DL' data-ref="1029DL" data-ref-filename="1029DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#1038Opcode" title='Opcode' data-ref="1038Opcode" data-ref-filename="1038Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1037CopySCC" title='CopySCC' data-ref="1037CopySCC" data-ref-filename="1037CopySCC">CopySCC</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="5830">5830</th><td>    <a class="local col9 ref" href="#1039NewSelect" title='NewSelect' data-ref="1039NewSelect" data-ref-filename="1039NewSelect">NewSelect</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb" data-ref-filename="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col3 ref" href="#1033Cond" title='Cond' data-ref="1033Cond" data-ref-filename="1033Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="5831">5831</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5832">5832</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#1026MBB" title='MBB' data-ref="1026MBB" data-ref-filename="1026MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1028MII" title='MII' data-ref="1028MII" data-ref-filename="1028MII">MII</a>, <a class="local col9 ref" href="#1029DL" title='DL' data-ref="1029DL" data-ref-filename="1029DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1037CopySCC" title='CopySCC' data-ref="1037CopySCC" data-ref-filename="1037CopySCC">CopySCC</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1034SCCSource" title='SCCSource' data-ref="1034SCCSource" data-ref-filename="1034SCCSource">SCCSource</a>);</td></tr>
<tr><th id="5833">5833</th><td>  }</td></tr>
<tr><th id="5834">5834</th><td></td></tr>
<tr><th id="5835">5835</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1040ResultReg" title='ResultReg' data-type='llvm::Register' data-ref="1040ResultReg" data-ref-filename="1040ResultReg">ResultReg</dfn> = <a class="local col7 ref" href="#1027MRI" title='MRI' data-ref="1027MRI" data-ref-filename="1027MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="5836">5836</th><td></td></tr>
<tr><th id="5837">5837</th><td>  <em>auto</em> <dfn class="local col1 decl" id="1041UpdatedInst" title='UpdatedInst' data-type='llvm::MachineInstrBuilder' data-ref="1041UpdatedInst" data-ref-filename="1041UpdatedInst">UpdatedInst</dfn> =</td></tr>
<tr><th id="5838">5838</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#1026MBB" title='MBB' data-ref="1026MBB" data-ref-filename="1026MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1028MII" title='MII' data-ref="1028MII" data-ref-filename="1028MII">MII</a>, <a class="local col9 ref" href="#1029DL" title='DL' data-ref="1029DL" data-ref-filename="1029DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e64" title='llvm::AMDGPU::V_CNDMASK_B32_e64' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e64" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e64">V_CNDMASK_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1040ResultReg" title='ResultReg' data-ref="1040ResultReg" data-ref-filename="1040ResultReg">ResultReg</a>)</td></tr>
<tr><th id="5839">5839</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="5840">5840</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#1032Src1" title='Src1' data-ref="1032Src1" data-ref-filename="1032Src1">Src1</a>) <i>// False</i></td></tr>
<tr><th id="5841">5841</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="5842">5842</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#1031Src0" title='Src0' data-ref="1031Src0" data-ref-filename="1031Src0">Src0</a>) <i>// True</i></td></tr>
<tr><th id="5843">5843</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1037CopySCC" title='CopySCC' data-ref="1037CopySCC" data-ref-filename="1037CopySCC">CopySCC</a>);</td></tr>
<tr><th id="5844">5844</th><td></td></tr>
<tr><th id="5845">5845</th><td>  <a class="local col7 ref" href="#1027MRI" title='MRI' data-ref="1027MRI" data-ref-filename="1027MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col0 ref" href="#1030Dest" title='Dest' data-ref="1030Dest" data-ref-filename="1030Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1040ResultReg" title='ResultReg' data-ref="1040ResultReg" data-ref-filename="1040ResultReg">ResultReg</a>);</td></tr>
<tr><th id="5846">5846</th><td>  <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#1041UpdatedInst" title='UpdatedInst' data-ref="1041UpdatedInst" data-ref-filename="1041UpdatedInst">UpdatedInst</a></span>, <a class="local col5 ref" href="#1025MDT" title='MDT' data-ref="1025MDT" data-ref-filename="1025MDT">MDT</a>);</td></tr>
<tr><th id="5847">5847</th><td>  <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1040ResultReg" title='ResultReg' data-ref="1040ResultReg" data-ref-filename="1040ResultReg">ResultReg</a>, <span class='refarg'><a class="local col7 ref" href="#1027MRI" title='MRI' data-ref="1027MRI" data-ref-filename="1027MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#1023Worklist" title='Worklist' data-ref="1023Worklist" data-ref-filename="1023Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5848">5848</th><td>}</td></tr>
<tr><th id="5849">5849</th><td></td></tr>
<tr><th id="5850">5850</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::lowerScalarAbs' data-ref="_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">lowerScalarAbs</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col2 decl" id="1042Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1042Worklist" data-ref-filename="1042Worklist">Worklist</dfn>,</td></tr>
<tr><th id="5851">5851</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1043Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1043Inst" data-ref-filename="1043Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="5852">5852</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="1044MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1044MBB" data-ref-filename="1044MBB">MBB</dfn> = *<a class="local col3 ref" href="#1043Inst" title='Inst' data-ref="1043Inst" data-ref-filename="1043Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5853">5853</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1045MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1045MRI" data-ref-filename="1045MRI">MRI</dfn> = <a class="local col4 ref" href="#1044MBB" title='MBB' data-ref="1044MBB" data-ref-filename="1044MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5854">5854</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="1046MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="1046MII" data-ref-filename="1046MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col3 ref" href="#1043Inst" title='Inst' data-ref="1043Inst" data-ref-filename="1043Inst">Inst</a>;</td></tr>
<tr><th id="5855">5855</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="1047DL" title='DL' data-type='llvm::DebugLoc' data-ref="1047DL" data-ref-filename="1047DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#1043Inst" title='Inst' data-ref="1043Inst" data-ref-filename="1043Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="5856">5856</th><td></td></tr>
<tr><th id="5857">5857</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1048Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="1048Dest" data-ref-filename="1048Dest">Dest</dfn> = <a class="local col3 ref" href="#1043Inst" title='Inst' data-ref="1043Inst" data-ref-filename="1043Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5858">5858</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1049Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="1049Src" data-ref-filename="1049Src">Src</dfn> = <a class="local col3 ref" href="#1043Inst" title='Inst' data-ref="1043Inst" data-ref-filename="1043Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5859">5859</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1050TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="1050TmpReg" data-ref-filename="1050TmpReg">TmpReg</dfn> = <a class="local col5 ref" href="#1045MRI" title='MRI' data-ref="1045MRI" data-ref-filename="1045MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="5860">5860</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1051ResultReg" title='ResultReg' data-type='llvm::Register' data-ref="1051ResultReg" data-ref-filename="1051ResultReg">ResultReg</dfn> = <a class="local col5 ref" href="#1045MRI" title='MRI' data-ref="1045MRI" data-ref-filename="1045MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="5861">5861</th><td></td></tr>
<tr><th id="5862">5862</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1052SubOp" title='SubOp' data-type='unsigned int' data-ref="1052SubOp" data-ref-filename="1052SubOp">SubOp</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" title='llvm::GCNSubtarget::hasAddNoCarry' data-ref="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv">hasAddNoCarry</a>() ?</td></tr>
<tr><th id="5863">5863</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUB_U32_e32" title='llvm::AMDGPU::V_SUB_U32_e32' data-ref="llvm::AMDGPU::V_SUB_U32_e32" data-ref-filename="llvm..AMDGPU..V_SUB_U32_e32">V_SUB_U32_e32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUB_CO_U32_e32" title='llvm::AMDGPU::V_SUB_CO_U32_e32' data-ref="llvm::AMDGPU::V_SUB_CO_U32_e32" data-ref-filename="llvm..AMDGPU..V_SUB_CO_U32_e32">V_SUB_CO_U32_e32</a>;</td></tr>
<tr><th id="5864">5864</th><td></td></tr>
<tr><th id="5865">5865</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#1044MBB" title='MBB' data-ref="1044MBB" data-ref-filename="1044MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#1046MII" title='MII' data-ref="1046MII" data-ref-filename="1046MII">MII</a>, <a class="local col7 ref" href="#1047DL" title='DL' data-ref="1047DL" data-ref-filename="1047DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#1052SubOp" title='SubOp' data-ref="1052SubOp" data-ref-filename="1052SubOp">SubOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1050TmpReg" title='TmpReg' data-ref="1050TmpReg" data-ref-filename="1050TmpReg">TmpReg</a>)</td></tr>
<tr><th id="5866">5866</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="5867">5867</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col9 ref" href="#1049Src" title='Src' data-ref="1049Src" data-ref-filename="1049Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5868">5868</th><td></td></tr>
<tr><th id="5869">5869</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#1044MBB" title='MBB' data-ref="1044MBB" data-ref-filename="1044MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#1046MII" title='MII' data-ref="1046MII" data-ref-filename="1046MII">MII</a>, <a class="local col7 ref" href="#1047DL" title='DL' data-ref="1047DL" data-ref-filename="1047DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAX_I32_e64" title='llvm::AMDGPU::V_MAX_I32_e64' data-ref="llvm::AMDGPU::V_MAX_I32_e64" data-ref-filename="llvm..AMDGPU..V_MAX_I32_e64">V_MAX_I32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1051ResultReg" title='ResultReg' data-ref="1051ResultReg" data-ref-filename="1051ResultReg">ResultReg</a>)</td></tr>
<tr><th id="5870">5870</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col9 ref" href="#1049Src" title='Src' data-ref="1049Src" data-ref-filename="1049Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="5871">5871</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1050TmpReg" title='TmpReg' data-ref="1050TmpReg" data-ref-filename="1050TmpReg">TmpReg</a>);</td></tr>
<tr><th id="5872">5872</th><td></td></tr>
<tr><th id="5873">5873</th><td>  <a class="local col5 ref" href="#1045MRI" title='MRI' data-ref="1045MRI" data-ref-filename="1045MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col8 ref" href="#1048Dest" title='Dest' data-ref="1048Dest" data-ref-filename="1048Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1051ResultReg" title='ResultReg' data-ref="1051ResultReg" data-ref-filename="1051ResultReg">ResultReg</a>);</td></tr>
<tr><th id="5874">5874</th><td>  <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1051ResultReg" title='ResultReg' data-ref="1051ResultReg" data-ref-filename="1051ResultReg">ResultReg</a>, <span class='refarg'><a class="local col5 ref" href="#1045MRI" title='MRI' data-ref="1045MRI" data-ref-filename="1045MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#1042Worklist" title='Worklist' data-ref="1042Worklist" data-ref-filename="1042Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5875">5875</th><td>}</td></tr>
<tr><th id="5876">5876</th><td></td></tr>
<tr><th id="5877">5877</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::lowerScalarXnor' data-ref="_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">lowerScalarXnor</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col3 decl" id="1053Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1053Worklist" data-ref-filename="1053Worklist">Worklist</dfn>,</td></tr>
<tr><th id="5878">5878</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1054Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1054Inst" data-ref-filename="1054Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="5879">5879</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="1055MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1055MBB" data-ref-filename="1055MBB">MBB</dfn> = *<a class="local col4 ref" href="#1054Inst" title='Inst' data-ref="1054Inst" data-ref-filename="1054Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5880">5880</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="1056MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1056MRI" data-ref-filename="1056MRI">MRI</dfn> = <a class="local col5 ref" href="#1055MBB" title='MBB' data-ref="1055MBB" data-ref-filename="1055MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5881">5881</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="1057MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="1057MII" data-ref-filename="1057MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#1054Inst" title='Inst' data-ref="1054Inst" data-ref-filename="1054Inst">Inst</a>;</td></tr>
<tr><th id="5882">5882</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="1058DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1058DL" data-ref-filename="1058DL">DL</dfn> = <a class="local col4 ref" href="#1054Inst" title='Inst' data-ref="1054Inst" data-ref-filename="1054Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="5883">5883</th><td></td></tr>
<tr><th id="5884">5884</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1059Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="1059Dest" data-ref-filename="1059Dest">Dest</dfn> = <a class="local col4 ref" href="#1054Inst" title='Inst' data-ref="1054Inst" data-ref-filename="1054Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5885">5885</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1060Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="1060Src0" data-ref-filename="1060Src0">Src0</dfn> = <a class="local col4 ref" href="#1054Inst" title='Inst' data-ref="1054Inst" data-ref-filename="1054Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5886">5886</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1061Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="1061Src1" data-ref-filename="1061Src1">Src1</dfn> = <a class="local col4 ref" href="#1054Inst" title='Inst' data-ref="1054Inst" data-ref-filename="1054Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5887">5887</th><td></td></tr>
<tr><th id="5888">5888</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget10hasDLInstsEv" title='llvm::GCNSubtarget::hasDLInsts' data-ref="_ZNK4llvm12GCNSubtarget10hasDLInstsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget10hasDLInstsEv">hasDLInsts</a>()) {</td></tr>
<tr><th id="5889">5889</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1062NewDest" title='NewDest' data-type='llvm::Register' data-ref="1062NewDest" data-ref-filename="1062NewDest">NewDest</dfn> = <a class="local col6 ref" href="#1056MRI" title='MRI' data-ref="1056MRI" data-ref-filename="1056MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="5890">5890</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" title='llvm::SIInstrInfo::legalizeGenericOperand' data-ref="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" data-ref-filename="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486">legalizeGenericOperand</a>(<span class='refarg'><a class="local col5 ref" href="#1055MBB" title='MBB' data-ref="1055MBB" data-ref-filename="1055MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#1057MII" title='MII' data-ref="1057MII" data-ref-filename="1057MII">MII</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <span class='refarg'><a class="local col0 ref" href="#1060Src0" title='Src0' data-ref="1060Src0" data-ref-filename="1060Src0">Src0</a></span>, <span class='refarg'><a class="local col6 ref" href="#1056MRI" title='MRI' data-ref="1056MRI" data-ref-filename="1056MRI">MRI</a></span>, <a class="local col8 ref" href="#1058DL" title='DL' data-ref="1058DL" data-ref-filename="1058DL">DL</a>);</td></tr>
<tr><th id="5891">5891</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" title='llvm::SIInstrInfo::legalizeGenericOperand' data-ref="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" data-ref-filename="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486">legalizeGenericOperand</a>(<span class='refarg'><a class="local col5 ref" href="#1055MBB" title='MBB' data-ref="1055MBB" data-ref-filename="1055MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#1057MII" title='MII' data-ref="1057MII" data-ref-filename="1057MII">MII</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <span class='refarg'><a class="local col1 ref" href="#1061Src1" title='Src1' data-ref="1061Src1" data-ref-filename="1061Src1">Src1</a></span>, <span class='refarg'><a class="local col6 ref" href="#1056MRI" title='MRI' data-ref="1056MRI" data-ref-filename="1056MRI">MRI</a></span>, <a class="local col8 ref" href="#1058DL" title='DL' data-ref="1058DL" data-ref-filename="1058DL">DL</a>);</td></tr>
<tr><th id="5892">5892</th><td></td></tr>
<tr><th id="5893">5893</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#1055MBB" title='MBB' data-ref="1055MBB" data-ref-filename="1055MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#1057MII" title='MII' data-ref="1057MII" data-ref-filename="1057MII">MII</a>, <a class="local col8 ref" href="#1058DL" title='DL' data-ref="1058DL" data-ref-filename="1058DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_XNOR_B32_e64" title='llvm::AMDGPU::V_XNOR_B32_e64' data-ref="llvm::AMDGPU::V_XNOR_B32_e64" data-ref-filename="llvm..AMDGPU..V_XNOR_B32_e64">V_XNOR_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1062NewDest" title='NewDest' data-ref="1062NewDest" data-ref-filename="1062NewDest">NewDest</a>)</td></tr>
<tr><th id="5894">5894</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#1060Src0" title='Src0' data-ref="1060Src0" data-ref-filename="1060Src0">Src0</a>)</td></tr>
<tr><th id="5895">5895</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#1061Src1" title='Src1' data-ref="1061Src1" data-ref-filename="1061Src1">Src1</a>);</td></tr>
<tr><th id="5896">5896</th><td></td></tr>
<tr><th id="5897">5897</th><td>    <a class="local col6 ref" href="#1056MRI" title='MRI' data-ref="1056MRI" data-ref-filename="1056MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col9 ref" href="#1059Dest" title='Dest' data-ref="1059Dest" data-ref-filename="1059Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1062NewDest" title='NewDest' data-ref="1062NewDest" data-ref-filename="1062NewDest">NewDest</a>);</td></tr>
<tr><th id="5898">5898</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1062NewDest" title='NewDest' data-ref="1062NewDest" data-ref-filename="1062NewDest">NewDest</a>, <span class='refarg'><a class="local col6 ref" href="#1056MRI" title='MRI' data-ref="1056MRI" data-ref-filename="1056MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#1053Worklist" title='Worklist' data-ref="1053Worklist" data-ref-filename="1053Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5899">5899</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5900">5900</th><td>    <i>// Using the identity !(x ^ y) == (!x ^ y) == (x ^ !y), we can</i></td></tr>
<tr><th id="5901">5901</th><td><i>    // invert either source and then perform the XOR. If either source is a</i></td></tr>
<tr><th id="5902">5902</th><td><i>    // scalar register, then we can leave the inversion on the scalar unit to</i></td></tr>
<tr><th id="5903">5903</th><td><i>    // acheive a better distrubution of scalar and vector instructions.</i></td></tr>
<tr><th id="5904">5904</th><td>    <em>bool</em> <dfn class="local col3 decl" id="1063Src0IsSGPR" title='Src0IsSGPR' data-type='bool' data-ref="1063Src0IsSGPR" data-ref-filename="1063Src0IsSGPR">Src0IsSGPR</dfn> = <a class="local col0 ref" href="#1060Src0" title='Src0' data-ref="1060Src0" data-ref-filename="1060Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="5905">5905</th><td>                      <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col6 ref" href="#1056MRI" title='MRI' data-ref="1056MRI" data-ref-filename="1056MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col0 ref" href="#1060Src0" title='Src0' data-ref="1060Src0" data-ref-filename="1060Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="5906">5906</th><td>    <em>bool</em> <dfn class="local col4 decl" id="1064Src1IsSGPR" title='Src1IsSGPR' data-type='bool' data-ref="1064Src1IsSGPR" data-ref-filename="1064Src1IsSGPR">Src1IsSGPR</dfn> = <a class="local col1 ref" href="#1061Src1" title='Src1' data-ref="1061Src1" data-ref-filename="1061Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="5907">5907</th><td>                      <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col6 ref" href="#1056MRI" title='MRI' data-ref="1056MRI" data-ref-filename="1056MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col1 ref" href="#1061Src1" title='Src1' data-ref="1061Src1" data-ref-filename="1061Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="5908">5908</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="1065Xor" title='Xor' data-type='llvm::MachineInstr *' data-ref="1065Xor" data-ref-filename="1065Xor">Xor</dfn>;</td></tr>
<tr><th id="5909">5909</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1066Temp" title='Temp' data-type='llvm::Register' data-ref="1066Temp" data-ref-filename="1066Temp">Temp</dfn> = <a class="local col6 ref" href="#1056MRI" title='MRI' data-ref="1056MRI" data-ref-filename="1056MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="5910">5910</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1067NewDest" title='NewDest' data-type='llvm::Register' data-ref="1067NewDest" data-ref-filename="1067NewDest">NewDest</dfn> = <a class="local col6 ref" href="#1056MRI" title='MRI' data-ref="1056MRI" data-ref-filename="1056MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="5911">5911</th><td></td></tr>
<tr><th id="5912">5912</th><td>    <i>// Build a pair of scalar instructions and add them to the work list.</i></td></tr>
<tr><th id="5913">5913</th><td><i>    // The next iteration over the work list will lower these to the vector</i></td></tr>
<tr><th id="5914">5914</th><td><i>    // unit as necessary.</i></td></tr>
<tr><th id="5915">5915</th><td>    <b>if</b> (<a class="local col3 ref" href="#1063Src0IsSGPR" title='Src0IsSGPR' data-ref="1063Src0IsSGPR" data-ref-filename="1063Src0IsSGPR">Src0IsSGPR</a>) {</td></tr>
<tr><th id="5916">5916</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#1055MBB" title='MBB' data-ref="1055MBB" data-ref-filename="1055MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#1057MII" title='MII' data-ref="1057MII" data-ref-filename="1057MII">MII</a>, <a class="local col8 ref" href="#1058DL" title='DL' data-ref="1058DL" data-ref-filename="1058DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOT_B32" title='llvm::AMDGPU::S_NOT_B32' data-ref="llvm::AMDGPU::S_NOT_B32" data-ref-filename="llvm..AMDGPU..S_NOT_B32">S_NOT_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1066Temp" title='Temp' data-ref="1066Temp" data-ref-filename="1066Temp">Temp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#1060Src0" title='Src0' data-ref="1060Src0" data-ref-filename="1060Src0">Src0</a>);</td></tr>
<tr><th id="5917">5917</th><td>      <a class="local col5 ref" href="#1065Xor" title='Xor' data-ref="1065Xor" data-ref-filename="1065Xor">Xor</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#1055MBB" title='MBB' data-ref="1055MBB" data-ref-filename="1055MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#1057MII" title='MII' data-ref="1057MII" data-ref-filename="1057MII">MII</a>, <a class="local col8 ref" href="#1058DL" title='DL' data-ref="1058DL" data-ref-filename="1058DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32" title='llvm::AMDGPU::S_XOR_B32' data-ref="llvm::AMDGPU::S_XOR_B32" data-ref-filename="llvm..AMDGPU..S_XOR_B32">S_XOR_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1067NewDest" title='NewDest' data-ref="1067NewDest" data-ref-filename="1067NewDest">NewDest</a>)</td></tr>
<tr><th id="5918">5918</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1066Temp" title='Temp' data-ref="1066Temp" data-ref-filename="1066Temp">Temp</a>)</td></tr>
<tr><th id="5919">5919</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#1061Src1" title='Src1' data-ref="1061Src1" data-ref-filename="1061Src1">Src1</a>);</td></tr>
<tr><th id="5920">5920</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#1064Src1IsSGPR" title='Src1IsSGPR' data-ref="1064Src1IsSGPR" data-ref-filename="1064Src1IsSGPR">Src1IsSGPR</a>) {</td></tr>
<tr><th id="5921">5921</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#1055MBB" title='MBB' data-ref="1055MBB" data-ref-filename="1055MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#1057MII" title='MII' data-ref="1057MII" data-ref-filename="1057MII">MII</a>, <a class="local col8 ref" href="#1058DL" title='DL' data-ref="1058DL" data-ref-filename="1058DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOT_B32" title='llvm::AMDGPU::S_NOT_B32' data-ref="llvm::AMDGPU::S_NOT_B32" data-ref-filename="llvm..AMDGPU..S_NOT_B32">S_NOT_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1066Temp" title='Temp' data-ref="1066Temp" data-ref-filename="1066Temp">Temp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#1061Src1" title='Src1' data-ref="1061Src1" data-ref-filename="1061Src1">Src1</a>);</td></tr>
<tr><th id="5922">5922</th><td>      <a class="local col5 ref" href="#1065Xor" title='Xor' data-ref="1065Xor" data-ref-filename="1065Xor">Xor</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#1055MBB" title='MBB' data-ref="1055MBB" data-ref-filename="1055MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#1057MII" title='MII' data-ref="1057MII" data-ref-filename="1057MII">MII</a>, <a class="local col8 ref" href="#1058DL" title='DL' data-ref="1058DL" data-ref-filename="1058DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32" title='llvm::AMDGPU::S_XOR_B32' data-ref="llvm::AMDGPU::S_XOR_B32" data-ref-filename="llvm..AMDGPU..S_XOR_B32">S_XOR_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1067NewDest" title='NewDest' data-ref="1067NewDest" data-ref-filename="1067NewDest">NewDest</a>)</td></tr>
<tr><th id="5923">5923</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#1060Src0" title='Src0' data-ref="1060Src0" data-ref-filename="1060Src0">Src0</a>)</td></tr>
<tr><th id="5924">5924</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1066Temp" title='Temp' data-ref="1066Temp" data-ref-filename="1066Temp">Temp</a>);</td></tr>
<tr><th id="5925">5925</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5926">5926</th><td>      <a class="local col5 ref" href="#1065Xor" title='Xor' data-ref="1065Xor" data-ref-filename="1065Xor">Xor</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#1055MBB" title='MBB' data-ref="1055MBB" data-ref-filename="1055MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#1057MII" title='MII' data-ref="1057MII" data-ref-filename="1057MII">MII</a>, <a class="local col8 ref" href="#1058DL" title='DL' data-ref="1058DL" data-ref-filename="1058DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32" title='llvm::AMDGPU::S_XOR_B32' data-ref="llvm::AMDGPU::S_XOR_B32" data-ref-filename="llvm..AMDGPU..S_XOR_B32">S_XOR_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1066Temp" title='Temp' data-ref="1066Temp" data-ref-filename="1066Temp">Temp</a>)</td></tr>
<tr><th id="5927">5927</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#1060Src0" title='Src0' data-ref="1060Src0" data-ref-filename="1060Src0">Src0</a>)</td></tr>
<tr><th id="5928">5928</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#1061Src1" title='Src1' data-ref="1061Src1" data-ref-filename="1061Src1">Src1</a>);</td></tr>
<tr><th id="5929">5929</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="1068Not" title='Not' data-type='llvm::MachineInstr *' data-ref="1068Not" data-ref-filename="1068Not">Not</dfn> =</td></tr>
<tr><th id="5930">5930</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#1055MBB" title='MBB' data-ref="1055MBB" data-ref-filename="1055MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#1057MII" title='MII' data-ref="1057MII" data-ref-filename="1057MII">MII</a>, <a class="local col8 ref" href="#1058DL" title='DL' data-ref="1058DL" data-ref-filename="1058DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOT_B32" title='llvm::AMDGPU::S_NOT_B32' data-ref="llvm::AMDGPU::S_NOT_B32" data-ref-filename="llvm..AMDGPU..S_NOT_B32">S_NOT_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1067NewDest" title='NewDest' data-ref="1067NewDest" data-ref-filename="1067NewDest">NewDest</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1066Temp" title='Temp' data-ref="1066Temp" data-ref-filename="1066Temp">Temp</a>);</td></tr>
<tr><th id="5931">5931</th><td>      <a class="local col3 ref" href="#1053Worklist" title='Worklist' data-ref="1053Worklist" data-ref-filename="1053Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col8 ref" href="#1068Not" title='Not' data-ref="1068Not" data-ref-filename="1068Not">Not</a>);</td></tr>
<tr><th id="5932">5932</th><td>    }</td></tr>
<tr><th id="5933">5933</th><td></td></tr>
<tr><th id="5934">5934</th><td>    <a class="local col6 ref" href="#1056MRI" title='MRI' data-ref="1056MRI" data-ref-filename="1056MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col9 ref" href="#1059Dest" title='Dest' data-ref="1059Dest" data-ref-filename="1059Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1067NewDest" title='NewDest' data-ref="1067NewDest" data-ref-filename="1067NewDest">NewDest</a>);</td></tr>
<tr><th id="5935">5935</th><td></td></tr>
<tr><th id="5936">5936</th><td>    <a class="local col3 ref" href="#1053Worklist" title='Worklist' data-ref="1053Worklist" data-ref-filename="1053Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col5 ref" href="#1065Xor" title='Xor' data-ref="1065Xor" data-ref-filename="1065Xor">Xor</a>);</td></tr>
<tr><th id="5937">5937</th><td></td></tr>
<tr><th id="5938">5938</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1067NewDest" title='NewDest' data-ref="1067NewDest" data-ref-filename="1067NewDest">NewDest</a>, <span class='refarg'><a class="local col6 ref" href="#1056MRI" title='MRI' data-ref="1056MRI" data-ref-filename="1056MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#1053Worklist" title='Worklist' data-ref="1053Worklist" data-ref-filename="1053Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5939">5939</th><td>  }</td></tr>
<tr><th id="5940">5940</th><td>}</td></tr>
<tr><th id="5941">5941</th><td></td></tr>
<tr><th id="5942">5942</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalarNotBinop' data-ref="_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" data-ref-filename="_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalarNotBinop</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col9 decl" id="1069Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1069Worklist" data-ref-filename="1069Worklist">Worklist</dfn>,</td></tr>
<tr><th id="5943">5943</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1070Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1070Inst" data-ref-filename="1070Inst">Inst</dfn>,</td></tr>
<tr><th id="5944">5944</th><td>                                      <em>unsigned</em> <dfn class="local col1 decl" id="1071Opcode" title='Opcode' data-type='unsigned int' data-ref="1071Opcode" data-ref-filename="1071Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="5945">5945</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="1072MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1072MBB" data-ref-filename="1072MBB">MBB</dfn> = *<a class="local col0 ref" href="#1070Inst" title='Inst' data-ref="1070Inst" data-ref-filename="1070Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5946">5946</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="1073MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1073MRI" data-ref-filename="1073MRI">MRI</dfn> = <a class="local col2 ref" href="#1072MBB" title='MBB' data-ref="1072MBB" data-ref-filename="1072MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5947">5947</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="1074MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="1074MII" data-ref-filename="1074MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#1070Inst" title='Inst' data-ref="1070Inst" data-ref-filename="1070Inst">Inst</a>;</td></tr>
<tr><th id="5948">5948</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="1075DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1075DL" data-ref-filename="1075DL">DL</dfn> = <a class="local col0 ref" href="#1070Inst" title='Inst' data-ref="1070Inst" data-ref-filename="1070Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="5949">5949</th><td></td></tr>
<tr><th id="5950">5950</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1076Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="1076Dest" data-ref-filename="1076Dest">Dest</dfn> = <a class="local col0 ref" href="#1070Inst" title='Inst' data-ref="1070Inst" data-ref-filename="1070Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5951">5951</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="1077Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="1077Src0" data-ref-filename="1077Src0">Src0</dfn> = <a class="local col0 ref" href="#1070Inst" title='Inst' data-ref="1070Inst" data-ref-filename="1070Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5952">5952</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1078Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="1078Src1" data-ref-filename="1078Src1">Src1</dfn> = <a class="local col0 ref" href="#1070Inst" title='Inst' data-ref="1070Inst" data-ref-filename="1070Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5953">5953</th><td></td></tr>
<tr><th id="5954">5954</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1079NewDest" title='NewDest' data-type='llvm::Register' data-ref="1079NewDest" data-ref-filename="1079NewDest">NewDest</dfn> = <a class="local col3 ref" href="#1073MRI" title='MRI' data-ref="1073MRI" data-ref-filename="1073MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="5955">5955</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1080Interm" title='Interm' data-type='llvm::Register' data-ref="1080Interm" data-ref-filename="1080Interm">Interm</dfn> = <a class="local col3 ref" href="#1073MRI" title='MRI' data-ref="1073MRI" data-ref-filename="1073MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="5956">5956</th><td></td></tr>
<tr><th id="5957">5957</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1081Op" title='Op' data-type='llvm::MachineInstr &amp;' data-ref="1081Op" data-ref-filename="1081Op">Op</dfn> = *<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#1072MBB" title='MBB' data-ref="1072MBB" data-ref-filename="1072MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#1074MII" title='MII' data-ref="1074MII" data-ref-filename="1074MII">MII</a>, <a class="local col5 ref" href="#1075DL" title='DL' data-ref="1075DL" data-ref-filename="1075DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#1071Opcode" title='Opcode' data-ref="1071Opcode" data-ref-filename="1071Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1080Interm" title='Interm' data-ref="1080Interm" data-ref-filename="1080Interm">Interm</a>)</td></tr>
<tr><th id="5958">5958</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#1077Src0" title='Src0' data-ref="1077Src0" data-ref-filename="1077Src0">Src0</a>)</td></tr>
<tr><th id="5959">5959</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#1078Src1" title='Src1' data-ref="1078Src1" data-ref-filename="1078Src1">Src1</a>);</td></tr>
<tr><th id="5960">5960</th><td></td></tr>
<tr><th id="5961">5961</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1082Not" title='Not' data-type='llvm::MachineInstr &amp;' data-ref="1082Not" data-ref-filename="1082Not">Not</dfn> = *<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#1072MBB" title='MBB' data-ref="1072MBB" data-ref-filename="1072MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#1074MII" title='MII' data-ref="1074MII" data-ref-filename="1074MII">MII</a>, <a class="local col5 ref" href="#1075DL" title='DL' data-ref="1075DL" data-ref-filename="1075DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOT_B32" title='llvm::AMDGPU::S_NOT_B32' data-ref="llvm::AMDGPU::S_NOT_B32" data-ref-filename="llvm..AMDGPU..S_NOT_B32">S_NOT_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1079NewDest" title='NewDest' data-ref="1079NewDest" data-ref-filename="1079NewDest">NewDest</a>)</td></tr>
<tr><th id="5962">5962</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1080Interm" title='Interm' data-ref="1080Interm" data-ref-filename="1080Interm">Interm</a>);</td></tr>
<tr><th id="5963">5963</th><td></td></tr>
<tr><th id="5964">5964</th><td>  <a class="local col9 ref" href="#1069Worklist" title='Worklist' data-ref="1069Worklist" data-ref-filename="1069Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col1 ref" href="#1081Op" title='Op' data-ref="1081Op" data-ref-filename="1081Op">Op</a>);</td></tr>
<tr><th id="5965">5965</th><td>  <a class="local col9 ref" href="#1069Worklist" title='Worklist' data-ref="1069Worklist" data-ref-filename="1069Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col2 ref" href="#1082Not" title='Not' data-ref="1082Not" data-ref-filename="1082Not">Not</a>);</td></tr>
<tr><th id="5966">5966</th><td></td></tr>
<tr><th id="5967">5967</th><td>  <a class="local col3 ref" href="#1073MRI" title='MRI' data-ref="1073MRI" data-ref-filename="1073MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col6 ref" href="#1076Dest" title='Dest' data-ref="1076Dest" data-ref-filename="1076Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1079NewDest" title='NewDest' data-ref="1079NewDest" data-ref-filename="1079NewDest">NewDest</a>);</td></tr>
<tr><th id="5968">5968</th><td>  <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1079NewDest" title='NewDest' data-ref="1079NewDest" data-ref-filename="1079NewDest">NewDest</a>, <span class='refarg'><a class="local col3 ref" href="#1073MRI" title='MRI' data-ref="1073MRI" data-ref-filename="1073MRI">MRI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1069Worklist" title='Worklist' data-ref="1069Worklist" data-ref-filename="1069Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5969">5969</th><td>}</td></tr>
<tr><th id="5970">5970</th><td></td></tr>
<tr><th id="5971">5971</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalarBinOpN2' data-ref="_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" data-ref-filename="_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalarBinOpN2</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a>&amp; <dfn class="local col3 decl" id="1083Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1083Worklist" data-ref-filename="1083Worklist">Worklist</dfn>,</td></tr>
<tr><th id="5972">5972</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1084Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1084Inst" data-ref-filename="1084Inst">Inst</dfn>,</td></tr>
<tr><th id="5973">5973</th><td>                                     <em>unsigned</em> <dfn class="local col5 decl" id="1085Opcode" title='Opcode' data-type='unsigned int' data-ref="1085Opcode" data-ref-filename="1085Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="5974">5974</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="1086MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1086MBB" data-ref-filename="1086MBB">MBB</dfn> = *<a class="local col4 ref" href="#1084Inst" title='Inst' data-ref="1084Inst" data-ref-filename="1084Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5975">5975</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1087MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1087MRI" data-ref-filename="1087MRI">MRI</dfn> = <a class="local col6 ref" href="#1086MBB" title='MBB' data-ref="1086MBB" data-ref-filename="1086MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5976">5976</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="1088MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="1088MII" data-ref-filename="1088MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#1084Inst" title='Inst' data-ref="1084Inst" data-ref-filename="1084Inst">Inst</a>;</td></tr>
<tr><th id="5977">5977</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="1089DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1089DL" data-ref-filename="1089DL">DL</dfn> = <a class="local col4 ref" href="#1084Inst" title='Inst' data-ref="1084Inst" data-ref-filename="1084Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="5978">5978</th><td></td></tr>
<tr><th id="5979">5979</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1090Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="1090Dest" data-ref-filename="1090Dest">Dest</dfn> = <a class="local col4 ref" href="#1084Inst" title='Inst' data-ref="1084Inst" data-ref-filename="1084Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5980">5980</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1091Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="1091Src0" data-ref-filename="1091Src0">Src0</dfn> = <a class="local col4 ref" href="#1084Inst" title='Inst' data-ref="1084Inst" data-ref-filename="1084Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5981">5981</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1092Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="1092Src1" data-ref-filename="1092Src1">Src1</dfn> = <a class="local col4 ref" href="#1084Inst" title='Inst' data-ref="1084Inst" data-ref-filename="1084Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5982">5982</th><td></td></tr>
<tr><th id="5983">5983</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1093NewDest" title='NewDest' data-type='llvm::Register' data-ref="1093NewDest" data-ref-filename="1093NewDest">NewDest</dfn> = <a class="local col7 ref" href="#1087MRI" title='MRI' data-ref="1087MRI" data-ref-filename="1087MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="5984">5984</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1094Interm" title='Interm' data-type='llvm::Register' data-ref="1094Interm" data-ref-filename="1094Interm">Interm</dfn> = <a class="local col7 ref" href="#1087MRI" title='MRI' data-ref="1087MRI" data-ref-filename="1087MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="5985">5985</th><td></td></tr>
<tr><th id="5986">5986</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1095Not" title='Not' data-type='llvm::MachineInstr &amp;' data-ref="1095Not" data-ref-filename="1095Not">Not</dfn> = *<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#1086MBB" title='MBB' data-ref="1086MBB" data-ref-filename="1086MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1088MII" title='MII' data-ref="1088MII" data-ref-filename="1088MII">MII</a>, <a class="local col9 ref" href="#1089DL" title='DL' data-ref="1089DL" data-ref-filename="1089DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOT_B32" title='llvm::AMDGPU::S_NOT_B32' data-ref="llvm::AMDGPU::S_NOT_B32" data-ref-filename="llvm..AMDGPU..S_NOT_B32">S_NOT_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1094Interm" title='Interm' data-ref="1094Interm" data-ref-filename="1094Interm">Interm</a>)</td></tr>
<tr><th id="5987">5987</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#1092Src1" title='Src1' data-ref="1092Src1" data-ref-filename="1092Src1">Src1</a>);</td></tr>
<tr><th id="5988">5988</th><td></td></tr>
<tr><th id="5989">5989</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1096Op" title='Op' data-type='llvm::MachineInstr &amp;' data-ref="1096Op" data-ref-filename="1096Op">Op</dfn> = *<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#1086MBB" title='MBB' data-ref="1086MBB" data-ref-filename="1086MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1088MII" title='MII' data-ref="1088MII" data-ref-filename="1088MII">MII</a>, <a class="local col9 ref" href="#1089DL" title='DL' data-ref="1089DL" data-ref-filename="1089DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#1085Opcode" title='Opcode' data-ref="1085Opcode" data-ref-filename="1085Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1093NewDest" title='NewDest' data-ref="1093NewDest" data-ref-filename="1093NewDest">NewDest</a>)</td></tr>
<tr><th id="5990">5990</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#1091Src0" title='Src0' data-ref="1091Src0" data-ref-filename="1091Src0">Src0</a>)</td></tr>
<tr><th id="5991">5991</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1094Interm" title='Interm' data-ref="1094Interm" data-ref-filename="1094Interm">Interm</a>);</td></tr>
<tr><th id="5992">5992</th><td></td></tr>
<tr><th id="5993">5993</th><td>  <a class="local col3 ref" href="#1083Worklist" title='Worklist' data-ref="1083Worklist" data-ref-filename="1083Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col5 ref" href="#1095Not" title='Not' data-ref="1095Not" data-ref-filename="1095Not">Not</a>);</td></tr>
<tr><th id="5994">5994</th><td>  <a class="local col3 ref" href="#1083Worklist" title='Worklist' data-ref="1083Worklist" data-ref-filename="1083Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col6 ref" href="#1096Op" title='Op' data-ref="1096Op" data-ref-filename="1096Op">Op</a>);</td></tr>
<tr><th id="5995">5995</th><td></td></tr>
<tr><th id="5996">5996</th><td>  <a class="local col7 ref" href="#1087MRI" title='MRI' data-ref="1087MRI" data-ref-filename="1087MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col0 ref" href="#1090Dest" title='Dest' data-ref="1090Dest" data-ref-filename="1090Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1093NewDest" title='NewDest' data-ref="1093NewDest" data-ref-filename="1093NewDest">NewDest</a>);</td></tr>
<tr><th id="5997">5997</th><td>  <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1093NewDest" title='NewDest' data-ref="1093NewDest" data-ref-filename="1093NewDest">NewDest</a>, <span class='refarg'><a class="local col7 ref" href="#1087MRI" title='MRI' data-ref="1087MRI" data-ref-filename="1087MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#1083Worklist" title='Worklist' data-ref="1083Worklist" data-ref-filename="1083Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5998">5998</th><td>}</td></tr>
<tr><th id="5999">5999</th><td></td></tr>
<tr><th id="6000">6000</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalar64BitUnaryOp' data-ref="_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" data-ref-filename="_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalar64BitUnaryOp</dfn>(</td></tr>
<tr><th id="6001">6001</th><td>    <a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col7 decl" id="1097Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1097Worklist" data-ref-filename="1097Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1098Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1098Inst" data-ref-filename="1098Inst">Inst</dfn>,</td></tr>
<tr><th id="6002">6002</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="1099Opcode" title='Opcode' data-type='unsigned int' data-ref="1099Opcode" data-ref-filename="1099Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="6003">6003</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="1100MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1100MBB" data-ref-filename="1100MBB">MBB</dfn> = *<a class="local col8 ref" href="#1098Inst" title='Inst' data-ref="1098Inst" data-ref-filename="1098Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="6004">6004</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1101MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1101MRI" data-ref-filename="1101MRI">MRI</dfn> = <a class="local col0 ref" href="#1100MBB" title='MBB' data-ref="1100MBB" data-ref-filename="1100MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="6005">6005</th><td></td></tr>
<tr><th id="6006">6006</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1102Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="1102Dest" data-ref-filename="1102Dest">Dest</dfn> = <a class="local col8 ref" href="#1098Inst" title='Inst' data-ref="1098Inst" data-ref-filename="1098Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="6007">6007</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1103Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="1103Src0" data-ref-filename="1103Src0">Src0</dfn> = <a class="local col8 ref" href="#1098Inst" title='Inst' data-ref="1098Inst" data-ref-filename="1098Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="6008">6008</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="1104DL" title='DL' data-type='llvm::DebugLoc' data-ref="1104DL" data-ref-filename="1104DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#1098Inst" title='Inst' data-ref="1098Inst" data-ref-filename="1098Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="6009">6009</th><td></td></tr>
<tr><th id="6010">6010</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="1105MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="1105MII" data-ref-filename="1105MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#1098Inst" title='Inst' data-ref="1098Inst" data-ref-filename="1098Inst">Inst</a>;</td></tr>
<tr><th id="6011">6011</th><td></td></tr>
<tr><th id="6012">6012</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="1106InstDesc" title='InstDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="1106InstDesc" data-ref-filename="1106InstDesc">InstDesc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#1099Opcode" title='Opcode' data-ref="1099Opcode" data-ref-filename="1099Opcode">Opcode</a>);</td></tr>
<tr><th id="6013">6013</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="1107Src0RC" title='Src0RC' data-type='const llvm::TargetRegisterClass *' data-ref="1107Src0RC" data-ref-filename="1107Src0RC">Src0RC</dfn> = <a class="local col3 ref" href="#1103Src0" title='Src0' data-ref="1103Src0" data-ref-filename="1103Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ?</td></tr>
<tr><th id="6014">6014</th><td>    <a class="local col1 ref" href="#1101MRI" title='MRI' data-ref="1101MRI" data-ref-filename="1101MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col3 ref" href="#1103Src0" title='Src0' data-ref="1103Src0" data-ref-filename="1103Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) :</td></tr>
<tr><th id="6015">6015</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>;</td></tr>
<tr><th id="6016">6016</th><td></td></tr>
<tr><th id="6017">6017</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="1108Src0SubRC" title='Src0SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="1108Src0SubRC" data-ref-filename="1108Src0SubRC">Src0SubRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</a>(<a class="local col7 ref" href="#1107Src0RC" title='Src0RC' data-ref="1107Src0RC" data-ref-filename="1107Src0RC">Src0RC</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="6018">6018</th><td></td></tr>
<tr><th id="6019">6019</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="1109SrcReg0Sub0" title='SrcReg0Sub0' data-type='llvm::MachineOperand' data-ref="1109SrcReg0Sub0" data-ref-filename="1109SrcReg0Sub0">SrcReg0Sub0</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" data-ref-filename="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1105MII" title='MII' data-ref="1105MII" data-ref-filename="1105MII">MII</a>, <span class='refarg'><a class="local col1 ref" href="#1101MRI" title='MRI' data-ref="1101MRI" data-ref-filename="1101MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#1103Src0" title='Src0' data-ref="1103Src0" data-ref-filename="1103Src0">Src0</a></span>, <a class="local col7 ref" href="#1107Src0RC" title='Src0RC' data-ref="1107Src0RC" data-ref-filename="1107Src0RC">Src0RC</a>,</td></tr>
<tr><th id="6020">6020</th><td>                                                       <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, <a class="local col8 ref" href="#1108Src0SubRC" title='Src0SubRC' data-ref="1108Src0SubRC" data-ref-filename="1108Src0SubRC">Src0SubRC</a>);</td></tr>
<tr><th id="6021">6021</th><td></td></tr>
<tr><th id="6022">6022</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="1110DestRC" title='DestRC' data-type='const llvm::TargetRegisterClass *' data-ref="1110DestRC" data-ref-filename="1110DestRC">DestRC</dfn> = <a class="local col1 ref" href="#1101MRI" title='MRI' data-ref="1101MRI" data-ref-filename="1101MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col2 ref" href="#1102Dest" title='Dest' data-ref="1102Dest" data-ref-filename="1102Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="6023">6023</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="1111NewDestRC" title='NewDestRC' data-type='const llvm::TargetRegisterClass *' data-ref="1111NewDestRC" data-ref-filename="1111NewDestRC">NewDestRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</a>(<a class="local col0 ref" href="#1110DestRC" title='DestRC' data-ref="1110DestRC" data-ref-filename="1110DestRC">DestRC</a>);</td></tr>
<tr><th id="6024">6024</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="1112NewDestSubRC" title='NewDestSubRC' data-type='const llvm::TargetRegisterClass *' data-ref="1112NewDestSubRC" data-ref-filename="1112NewDestSubRC">NewDestSubRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</a>(<a class="local col1 ref" href="#1111NewDestRC" title='NewDestRC' data-ref="1111NewDestRC" data-ref-filename="1111NewDestRC">NewDestRC</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="6025">6025</th><td></td></tr>
<tr><th id="6026">6026</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1113DestSub0" title='DestSub0' data-type='llvm::Register' data-ref="1113DestSub0" data-ref-filename="1113DestSub0">DestSub0</dfn> = <a class="local col1 ref" href="#1101MRI" title='MRI' data-ref="1101MRI" data-ref-filename="1101MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#1112NewDestSubRC" title='NewDestSubRC' data-ref="1112NewDestSubRC" data-ref-filename="1112NewDestSubRC">NewDestSubRC</a>);</td></tr>
<tr><th id="6027">6027</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1114LoHalf" title='LoHalf' data-type='llvm::MachineInstr &amp;' data-ref="1114LoHalf" data-ref-filename="1114LoHalf">LoHalf</dfn> = *<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#1100MBB" title='MBB' data-ref="1100MBB" data-ref-filename="1100MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1105MII" title='MII' data-ref="1105MII" data-ref-filename="1105MII">MII</a>, <a class="local col4 ref" href="#1104DL" title='DL' data-ref="1104DL" data-ref-filename="1104DL">DL</a>, <a class="local col6 ref" href="#1106InstDesc" title='InstDesc' data-ref="1106InstDesc" data-ref-filename="1106InstDesc">InstDesc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1113DestSub0" title='DestSub0' data-ref="1113DestSub0" data-ref-filename="1113DestSub0">DestSub0</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#1109SrcReg0Sub0" title='SrcReg0Sub0' data-ref="1109SrcReg0Sub0" data-ref-filename="1109SrcReg0Sub0">SrcReg0Sub0</a>);</td></tr>
<tr><th id="6028">6028</th><td></td></tr>
<tr><th id="6029">6029</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="1115SrcReg0Sub1" title='SrcReg0Sub1' data-type='llvm::MachineOperand' data-ref="1115SrcReg0Sub1" data-ref-filename="1115SrcReg0Sub1">SrcReg0Sub1</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" data-ref-filename="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1105MII" title='MII' data-ref="1105MII" data-ref-filename="1105MII">MII</a>, <span class='refarg'><a class="local col1 ref" href="#1101MRI" title='MRI' data-ref="1101MRI" data-ref-filename="1101MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#1103Src0" title='Src0' data-ref="1103Src0" data-ref-filename="1103Src0">Src0</a></span>, <a class="local col7 ref" href="#1107Src0RC" title='Src0RC' data-ref="1107Src0RC" data-ref-filename="1107Src0RC">Src0RC</a>,</td></tr>
<tr><th id="6030">6030</th><td>                                                       <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>, <a class="local col8 ref" href="#1108Src0SubRC" title='Src0SubRC' data-ref="1108Src0SubRC" data-ref-filename="1108Src0SubRC">Src0SubRC</a>);</td></tr>
<tr><th id="6031">6031</th><td></td></tr>
<tr><th id="6032">6032</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1116DestSub1" title='DestSub1' data-type='llvm::Register' data-ref="1116DestSub1" data-ref-filename="1116DestSub1">DestSub1</dfn> = <a class="local col1 ref" href="#1101MRI" title='MRI' data-ref="1101MRI" data-ref-filename="1101MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#1112NewDestSubRC" title='NewDestSubRC' data-ref="1112NewDestSubRC" data-ref-filename="1112NewDestSubRC">NewDestSubRC</a>);</td></tr>
<tr><th id="6033">6033</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1117HiHalf" title='HiHalf' data-type='llvm::MachineInstr &amp;' data-ref="1117HiHalf" data-ref-filename="1117HiHalf">HiHalf</dfn> = *<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#1100MBB" title='MBB' data-ref="1100MBB" data-ref-filename="1100MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1105MII" title='MII' data-ref="1105MII" data-ref-filename="1105MII">MII</a>, <a class="local col4 ref" href="#1104DL" title='DL' data-ref="1104DL" data-ref-filename="1104DL">DL</a>, <a class="local col6 ref" href="#1106InstDesc" title='InstDesc' data-ref="1106InstDesc" data-ref-filename="1106InstDesc">InstDesc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1116DestSub1" title='DestSub1' data-ref="1116DestSub1" data-ref-filename="1116DestSub1">DestSub1</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#1115SrcReg0Sub1" title='SrcReg0Sub1' data-ref="1115SrcReg0Sub1" data-ref-filename="1115SrcReg0Sub1">SrcReg0Sub1</a>);</td></tr>
<tr><th id="6034">6034</th><td></td></tr>
<tr><th id="6035">6035</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1118FullDestReg" title='FullDestReg' data-type='llvm::Register' data-ref="1118FullDestReg" data-ref-filename="1118FullDestReg">FullDestReg</dfn> = <a class="local col1 ref" href="#1101MRI" title='MRI' data-ref="1101MRI" data-ref-filename="1101MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#1111NewDestRC" title='NewDestRC' data-ref="1111NewDestRC" data-ref-filename="1111NewDestRC">NewDestRC</a>);</td></tr>
<tr><th id="6036">6036</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#1100MBB" title='MBB' data-ref="1100MBB" data-ref-filename="1100MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1105MII" title='MII' data-ref="1105MII" data-ref-filename="1105MII">MII</a>, <a class="local col4 ref" href="#1104DL" title='DL' data-ref="1104DL" data-ref-filename="1104DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE" data-ref-filename="llvm..TargetOpcode..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1118FullDestReg" title='FullDestReg' data-ref="1118FullDestReg" data-ref-filename="1118FullDestReg">FullDestReg</a>)</td></tr>
<tr><th id="6037">6037</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1113DestSub0" title='DestSub0' data-ref="1113DestSub0" data-ref-filename="1113DestSub0">DestSub0</a>)</td></tr>
<tr><th id="6038">6038</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="6039">6039</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1116DestSub1" title='DestSub1' data-ref="1116DestSub1" data-ref-filename="1116DestSub1">DestSub1</a>)</td></tr>
<tr><th id="6040">6040</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="6041">6041</th><td></td></tr>
<tr><th id="6042">6042</th><td>  <a class="local col1 ref" href="#1101MRI" title='MRI' data-ref="1101MRI" data-ref-filename="1101MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col2 ref" href="#1102Dest" title='Dest' data-ref="1102Dest" data-ref-filename="1102Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1118FullDestReg" title='FullDestReg' data-ref="1118FullDestReg" data-ref-filename="1118FullDestReg">FullDestReg</a>);</td></tr>
<tr><th id="6043">6043</th><td></td></tr>
<tr><th id="6044">6044</th><td>  <a class="local col7 ref" href="#1097Worklist" title='Worklist' data-ref="1097Worklist" data-ref-filename="1097Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col4 ref" href="#1114LoHalf" title='LoHalf' data-ref="1114LoHalf" data-ref-filename="1114LoHalf">LoHalf</a>);</td></tr>
<tr><th id="6045">6045</th><td>  <a class="local col7 ref" href="#1097Worklist" title='Worklist' data-ref="1097Worklist" data-ref-filename="1097Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col7 ref" href="#1117HiHalf" title='HiHalf' data-ref="1117HiHalf" data-ref-filename="1117HiHalf">HiHalf</a>);</td></tr>
<tr><th id="6046">6046</th><td></td></tr>
<tr><th id="6047">6047</th><td>  <i>// We don't need to legalizeOperands here because for a single operand, src0</i></td></tr>
<tr><th id="6048">6048</th><td><i>  // will support any kind of input.</i></td></tr>
<tr><th id="6049">6049</th><td><i></i></td></tr>
<tr><th id="6050">6050</th><td><i>  // Move all users of this moved value.</i></td></tr>
<tr><th id="6051">6051</th><td>  <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1118FullDestReg" title='FullDestReg' data-ref="1118FullDestReg" data-ref-filename="1118FullDestReg">FullDestReg</a>, <span class='refarg'><a class="local col1 ref" href="#1101MRI" title='MRI' data-ref="1101MRI" data-ref-filename="1101MRI">MRI</a></span>, <span class='refarg'><a class="local col7 ref" href="#1097Worklist" title='Worklist' data-ref="1097Worklist" data-ref-filename="1097Worklist">Worklist</a></span>);</td></tr>
<tr><th id="6052">6052</th><td>}</td></tr>
<tr><th id="6053">6053</th><td></td></tr>
<tr><th id="6054">6054</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitAddSub' data-ref="_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">splitScalar64BitAddSub</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col9 decl" id="1119Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1119Worklist" data-ref-filename="1119Worklist">Worklist</dfn>,</td></tr>
<tr><th id="6055">6055</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1120Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1120Inst" data-ref-filename="1120Inst">Inst</dfn>,</td></tr>
<tr><th id="6056">6056</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col1 decl" id="1121MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="1121MDT" data-ref-filename="1121MDT">MDT</dfn>) <em>const</em> {</td></tr>
<tr><th id="6057">6057</th><td>  <em>bool</em> <dfn class="local col2 decl" id="1122IsAdd" title='IsAdd' data-type='bool' data-ref="1122IsAdd" data-ref-filename="1122IsAdd">IsAdd</dfn> = (<a class="local col0 ref" href="#1120Inst" title='Inst' data-ref="1120Inst" data-ref-filename="1120Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U64_PSEUDO" title='llvm::AMDGPU::S_ADD_U64_PSEUDO' data-ref="llvm::AMDGPU::S_ADD_U64_PSEUDO" data-ref-filename="llvm..AMDGPU..S_ADD_U64_PSEUDO">S_ADD_U64_PSEUDO</a>);</td></tr>
<tr><th id="6058">6058</th><td></td></tr>
<tr><th id="6059">6059</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="1123MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1123MBB" data-ref-filename="1123MBB">MBB</dfn> = *<a class="local col0 ref" href="#1120Inst" title='Inst' data-ref="1120Inst" data-ref-filename="1120Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="6060">6060</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1124MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1124MRI" data-ref-filename="1124MRI">MRI</dfn> = <a class="local col3 ref" href="#1123MBB" title='MBB' data-ref="1123MBB" data-ref-filename="1123MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="6061">6061</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col5 decl" id="1125CarryRC" title='CarryRC' data-type='const llvm::TargetRegisterClass *' data-ref="1125CarryRC" data-ref-filename="1125CarryRC">CarryRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_1_XEXECRegClassID" title='llvm::AMDGPU::SReg_1_XEXECRegClassID' data-ref="llvm::AMDGPU::SReg_1_XEXECRegClassID" data-ref-filename="llvm..AMDGPU..SReg_1_XEXECRegClassID">SReg_1_XEXECRegClassID</a>);</td></tr>
<tr><th id="6062">6062</th><td></td></tr>
<tr><th id="6063">6063</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1126FullDestReg" title='FullDestReg' data-type='llvm::Register' data-ref="1126FullDestReg" data-ref-filename="1126FullDestReg">FullDestReg</dfn> = <a class="local col4 ref" href="#1124MRI" title='MRI' data-ref="1124MRI" data-ref-filename="1124MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>);</td></tr>
<tr><th id="6064">6064</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1127DestSub0" title='DestSub0' data-type='llvm::Register' data-ref="1127DestSub0" data-ref-filename="1127DestSub0">DestSub0</dfn> = <a class="local col4 ref" href="#1124MRI" title='MRI' data-ref="1124MRI" data-ref-filename="1124MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="6065">6065</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1128DestSub1" title='DestSub1' data-type='llvm::Register' data-ref="1128DestSub1" data-ref-filename="1128DestSub1">DestSub1</dfn> = <a class="local col4 ref" href="#1124MRI" title='MRI' data-ref="1124MRI" data-ref-filename="1124MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="6066">6066</th><td></td></tr>
<tr><th id="6067">6067</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1129CarryReg" title='CarryReg' data-type='llvm::Register' data-ref="1129CarryReg" data-ref-filename="1129CarryReg">CarryReg</dfn> = <a class="local col4 ref" href="#1124MRI" title='MRI' data-ref="1124MRI" data-ref-filename="1124MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#1125CarryRC" title='CarryRC' data-ref="1125CarryRC" data-ref-filename="1125CarryRC">CarryRC</a>);</td></tr>
<tr><th id="6068">6068</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1130DeadCarryReg" title='DeadCarryReg' data-type='llvm::Register' data-ref="1130DeadCarryReg" data-ref-filename="1130DeadCarryReg">DeadCarryReg</dfn> = <a class="local col4 ref" href="#1124MRI" title='MRI' data-ref="1124MRI" data-ref-filename="1124MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#1125CarryRC" title='CarryRC' data-ref="1125CarryRC" data-ref-filename="1125CarryRC">CarryRC</a>);</td></tr>
<tr><th id="6069">6069</th><td></td></tr>
<tr><th id="6070">6070</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1131Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="1131Dest" data-ref-filename="1131Dest">Dest</dfn> = <a class="local col0 ref" href="#1120Inst" title='Inst' data-ref="1120Inst" data-ref-filename="1120Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="6071">6071</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1132Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="1132Src0" data-ref-filename="1132Src0">Src0</dfn> = <a class="local col0 ref" href="#1120Inst" title='Inst' data-ref="1120Inst" data-ref-filename="1120Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="6072">6072</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1133Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="1133Src1" data-ref-filename="1133Src1">Src1</dfn> = <a class="local col0 ref" href="#1120Inst" title='Inst' data-ref="1120Inst" data-ref-filename="1120Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="6073">6073</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="1134DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1134DL" data-ref-filename="1134DL">DL</dfn> = <a class="local col0 ref" href="#1120Inst" title='Inst' data-ref="1120Inst" data-ref-filename="1120Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="6074">6074</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="1135MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="1135MII" data-ref-filename="1135MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#1120Inst" title='Inst' data-ref="1120Inst" data-ref-filename="1120Inst">Inst</a>;</td></tr>
<tr><th id="6075">6075</th><td></td></tr>
<tr><th id="6076">6076</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="1136Src0RC" title='Src0RC' data-type='const llvm::TargetRegisterClass *' data-ref="1136Src0RC" data-ref-filename="1136Src0RC">Src0RC</dfn> = <a class="local col4 ref" href="#1124MRI" title='MRI' data-ref="1124MRI" data-ref-filename="1124MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col2 ref" href="#1132Src0" title='Src0' data-ref="1132Src0" data-ref-filename="1132Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="6077">6077</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="1137Src1RC" title='Src1RC' data-type='const llvm::TargetRegisterClass *' data-ref="1137Src1RC" data-ref-filename="1137Src1RC">Src1RC</dfn> = <a class="local col4 ref" href="#1124MRI" title='MRI' data-ref="1124MRI" data-ref-filename="1124MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col3 ref" href="#1133Src1" title='Src1' data-ref="1133Src1" data-ref-filename="1133Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="6078">6078</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="1138Src0SubRC" title='Src0SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="1138Src0SubRC" data-ref-filename="1138Src0SubRC">Src0SubRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</a>(<a class="local col6 ref" href="#1136Src0RC" title='Src0RC' data-ref="1136Src0RC" data-ref-filename="1136Src0RC">Src0RC</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="6079">6079</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="1139Src1SubRC" title='Src1SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="1139Src1SubRC" data-ref-filename="1139Src1SubRC">Src1SubRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</a>(<a class="local col7 ref" href="#1137Src1RC" title='Src1RC' data-ref="1137Src1RC" data-ref-filename="1137Src1RC">Src1RC</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="6080">6080</th><td></td></tr>
<tr><th id="6081">6081</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="1140SrcReg0Sub0" title='SrcReg0Sub0' data-type='llvm::MachineOperand' data-ref="1140SrcReg0Sub0" data-ref-filename="1140SrcReg0Sub0">SrcReg0Sub0</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" data-ref-filename="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1135MII" title='MII' data-ref="1135MII" data-ref-filename="1135MII">MII</a>, <span class='refarg'><a class="local col4 ref" href="#1124MRI" title='MRI' data-ref="1124MRI" data-ref-filename="1124MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#1132Src0" title='Src0' data-ref="1132Src0" data-ref-filename="1132Src0">Src0</a></span>, <a class="local col6 ref" href="#1136Src0RC" title='Src0RC' data-ref="1136Src0RC" data-ref-filename="1136Src0RC">Src0RC</a>,</td></tr>
<tr><th id="6082">6082</th><td>                                                       <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, <a class="local col8 ref" href="#1138Src0SubRC" title='Src0SubRC' data-ref="1138Src0SubRC" data-ref-filename="1138Src0SubRC">Src0SubRC</a>);</td></tr>
<tr><th id="6083">6083</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col1 decl" id="1141SrcReg1Sub0" title='SrcReg1Sub0' data-type='llvm::MachineOperand' data-ref="1141SrcReg1Sub0" data-ref-filename="1141SrcReg1Sub0">SrcReg1Sub0</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" data-ref-filename="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1135MII" title='MII' data-ref="1135MII" data-ref-filename="1135MII">MII</a>, <span class='refarg'><a class="local col4 ref" href="#1124MRI" title='MRI' data-ref="1124MRI" data-ref-filename="1124MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#1133Src1" title='Src1' data-ref="1133Src1" data-ref-filename="1133Src1">Src1</a></span>, <a class="local col7 ref" href="#1137Src1RC" title='Src1RC' data-ref="1137Src1RC" data-ref-filename="1137Src1RC">Src1RC</a>,</td></tr>
<tr><th id="6084">6084</th><td>                                                       <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, <a class="local col9 ref" href="#1139Src1SubRC" title='Src1SubRC' data-ref="1139Src1SubRC" data-ref-filename="1139Src1SubRC">Src1SubRC</a>);</td></tr>
<tr><th id="6085">6085</th><td></td></tr>
<tr><th id="6086">6086</th><td></td></tr>
<tr><th id="6087">6087</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col2 decl" id="1142SrcReg0Sub1" title='SrcReg0Sub1' data-type='llvm::MachineOperand' data-ref="1142SrcReg0Sub1" data-ref-filename="1142SrcReg0Sub1">SrcReg0Sub1</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" data-ref-filename="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1135MII" title='MII' data-ref="1135MII" data-ref-filename="1135MII">MII</a>, <span class='refarg'><a class="local col4 ref" href="#1124MRI" title='MRI' data-ref="1124MRI" data-ref-filename="1124MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#1132Src0" title='Src0' data-ref="1132Src0" data-ref-filename="1132Src0">Src0</a></span>, <a class="local col6 ref" href="#1136Src0RC" title='Src0RC' data-ref="1136Src0RC" data-ref-filename="1136Src0RC">Src0RC</a>,</td></tr>
<tr><th id="6088">6088</th><td>                                                       <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>, <a class="local col8 ref" href="#1138Src0SubRC" title='Src0SubRC' data-ref="1138Src0SubRC" data-ref-filename="1138Src0SubRC">Src0SubRC</a>);</td></tr>
<tr><th id="6089">6089</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col3 decl" id="1143SrcReg1Sub1" title='SrcReg1Sub1' data-type='llvm::MachineOperand' data-ref="1143SrcReg1Sub1" data-ref-filename="1143SrcReg1Sub1">SrcReg1Sub1</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" data-ref-filename="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1135MII" title='MII' data-ref="1135MII" data-ref-filename="1135MII">MII</a>, <span class='refarg'><a class="local col4 ref" href="#1124MRI" title='MRI' data-ref="1124MRI" data-ref-filename="1124MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#1133Src1" title='Src1' data-ref="1133Src1" data-ref-filename="1133Src1">Src1</a></span>, <a class="local col7 ref" href="#1137Src1RC" title='Src1RC' data-ref="1137Src1RC" data-ref-filename="1137Src1RC">Src1RC</a>,</td></tr>
<tr><th id="6090">6090</th><td>                                                       <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>, <a class="local col9 ref" href="#1139Src1SubRC" title='Src1SubRC' data-ref="1139Src1SubRC" data-ref-filename="1139Src1SubRC">Src1SubRC</a>);</td></tr>
<tr><th id="6091">6091</th><td></td></tr>
<tr><th id="6092">6092</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1144LoOpc" title='LoOpc' data-type='unsigned int' data-ref="1144LoOpc" data-ref-filename="1144LoOpc">LoOpc</dfn> = <a class="local col2 ref" href="#1122IsAdd" title='IsAdd' data-ref="1122IsAdd" data-ref-filename="1122IsAdd">IsAdd</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_CO_U32_e64" title='llvm::AMDGPU::V_ADD_CO_U32_e64' data-ref="llvm::AMDGPU::V_ADD_CO_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADD_CO_U32_e64">V_ADD_CO_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUB_CO_U32_e64" title='llvm::AMDGPU::V_SUB_CO_U32_e64' data-ref="llvm::AMDGPU::V_SUB_CO_U32_e64" data-ref-filename="llvm..AMDGPU..V_SUB_CO_U32_e64">V_SUB_CO_U32_e64</a>;</td></tr>
<tr><th id="6093">6093</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="1145LoHalf" title='LoHalf' data-type='llvm::MachineInstr *' data-ref="1145LoHalf" data-ref-filename="1145LoHalf">LoHalf</dfn> =</td></tr>
<tr><th id="6094">6094</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#1123MBB" title='MBB' data-ref="1123MBB" data-ref-filename="1123MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1135MII" title='MII' data-ref="1135MII" data-ref-filename="1135MII">MII</a>, <a class="local col4 ref" href="#1134DL" title='DL' data-ref="1134DL" data-ref-filename="1134DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#1144LoOpc" title='LoOpc' data-ref="1144LoOpc" data-ref-filename="1144LoOpc">LoOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1127DestSub0" title='DestSub0' data-ref="1127DestSub0" data-ref-filename="1127DestSub0">DestSub0</a>)</td></tr>
<tr><th id="6095">6095</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1129CarryReg" title='CarryReg' data-ref="1129CarryReg" data-ref-filename="1129CarryReg">CarryReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="6096">6096</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#1140SrcReg0Sub0" title='SrcReg0Sub0' data-ref="1140SrcReg0Sub0" data-ref-filename="1140SrcReg0Sub0">SrcReg0Sub0</a>)</td></tr>
<tr><th id="6097">6097</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#1141SrcReg1Sub0" title='SrcReg1Sub0' data-ref="1141SrcReg1Sub0" data-ref-filename="1141SrcReg1Sub0">SrcReg1Sub0</a>)</td></tr>
<tr><th id="6098">6098</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="6099">6099</th><td></td></tr>
<tr><th id="6100">6100</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1146HiOpc" title='HiOpc' data-type='unsigned int' data-ref="1146HiOpc" data-ref-filename="1146HiOpc">HiOpc</dfn> = <a class="local col2 ref" href="#1122IsAdd" title='IsAdd' data-ref="1122IsAdd" data-ref-filename="1122IsAdd">IsAdd</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADDC_U32_e64" title='llvm::AMDGPU::V_ADDC_U32_e64' data-ref="llvm::AMDGPU::V_ADDC_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADDC_U32_e64">V_ADDC_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUBB_U32_e64" title='llvm::AMDGPU::V_SUBB_U32_e64' data-ref="llvm::AMDGPU::V_SUBB_U32_e64" data-ref-filename="llvm..AMDGPU..V_SUBB_U32_e64">V_SUBB_U32_e64</a>;</td></tr>
<tr><th id="6101">6101</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="1147HiHalf" title='HiHalf' data-type='llvm::MachineInstr *' data-ref="1147HiHalf" data-ref-filename="1147HiHalf">HiHalf</dfn> =</td></tr>
<tr><th id="6102">6102</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#1123MBB" title='MBB' data-ref="1123MBB" data-ref-filename="1123MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1135MII" title='MII' data-ref="1135MII" data-ref-filename="1135MII">MII</a>, <a class="local col4 ref" href="#1134DL" title='DL' data-ref="1134DL" data-ref-filename="1134DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#1146HiOpc" title='HiOpc' data-ref="1146HiOpc" data-ref-filename="1146HiOpc">HiOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1128DestSub1" title='DestSub1' data-ref="1128DestSub1" data-ref-filename="1128DestSub1">DestSub1</a>)</td></tr>
<tr><th id="6103">6103</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1130DeadCarryReg" title='DeadCarryReg' data-ref="1130DeadCarryReg" data-ref-filename="1130DeadCarryReg">DeadCarryReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Dead" title='llvm::RegState::Dead' data-ref="llvm::RegState::Dead" data-ref-filename="llvm..RegState..Dead">Dead</a>)</td></tr>
<tr><th id="6104">6104</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#1142SrcReg0Sub1" title='SrcReg0Sub1' data-ref="1142SrcReg0Sub1" data-ref-filename="1142SrcReg0Sub1">SrcReg0Sub1</a>)</td></tr>
<tr><th id="6105">6105</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#1143SrcReg1Sub1" title='SrcReg1Sub1' data-ref="1143SrcReg1Sub1" data-ref-filename="1143SrcReg1Sub1">SrcReg1Sub1</a>)</td></tr>
<tr><th id="6106">6106</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1129CarryReg" title='CarryReg' data-ref="1129CarryReg" data-ref-filename="1129CarryReg">CarryReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="6107">6107</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="6108">6108</th><td></td></tr>
<tr><th id="6109">6109</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#1123MBB" title='MBB' data-ref="1123MBB" data-ref-filename="1123MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1135MII" title='MII' data-ref="1135MII" data-ref-filename="1135MII">MII</a>, <a class="local col4 ref" href="#1134DL" title='DL' data-ref="1134DL" data-ref-filename="1134DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE" data-ref-filename="llvm..TargetOpcode..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1126FullDestReg" title='FullDestReg' data-ref="1126FullDestReg" data-ref-filename="1126FullDestReg">FullDestReg</a>)</td></tr>
<tr><th id="6110">6110</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1127DestSub0" title='DestSub0' data-ref="1127DestSub0" data-ref-filename="1127DestSub0">DestSub0</a>)</td></tr>
<tr><th id="6111">6111</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="6112">6112</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1128DestSub1" title='DestSub1' data-ref="1128DestSub1" data-ref-filename="1128DestSub1">DestSub1</a>)</td></tr>
<tr><th id="6113">6113</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="6114">6114</th><td></td></tr>
<tr><th id="6115">6115</th><td>  <a class="local col4 ref" href="#1124MRI" title='MRI' data-ref="1124MRI" data-ref-filename="1124MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col1 ref" href="#1131Dest" title='Dest' data-ref="1131Dest" data-ref-filename="1131Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1126FullDestReg" title='FullDestReg' data-ref="1126FullDestReg" data-ref-filename="1126FullDestReg">FullDestReg</a>);</td></tr>
<tr><th id="6116">6116</th><td></td></tr>
<tr><th id="6117">6117</th><td>  <i>// Try to legalize the operands in case we need to swap the order to keep it</i></td></tr>
<tr><th id="6118">6118</th><td><i>  // valid.</i></td></tr>
<tr><th id="6119">6119</th><td>  <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'>*<a class="local col5 ref" href="#1145LoHalf" title='LoHalf' data-ref="1145LoHalf" data-ref-filename="1145LoHalf">LoHalf</a></span>, <a class="local col1 ref" href="#1121MDT" title='MDT' data-ref="1121MDT" data-ref-filename="1121MDT">MDT</a>);</td></tr>
<tr><th id="6120">6120</th><td>  <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'>*<a class="local col7 ref" href="#1147HiHalf" title='HiHalf' data-ref="1147HiHalf" data-ref-filename="1147HiHalf">HiHalf</a></span>, <a class="local col1 ref" href="#1121MDT" title='MDT' data-ref="1121MDT" data-ref-filename="1121MDT">MDT</a>);</td></tr>
<tr><th id="6121">6121</th><td></td></tr>
<tr><th id="6122">6122</th><td>  <i>// Move all users of this moved vlaue.</i></td></tr>
<tr><th id="6123">6123</th><td>  <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1126FullDestReg" title='FullDestReg' data-ref="1126FullDestReg" data-ref-filename="1126FullDestReg">FullDestReg</a>, <span class='refarg'><a class="local col4 ref" href="#1124MRI" title='MRI' data-ref="1124MRI" data-ref-filename="1124MRI">MRI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1119Worklist" title='Worklist' data-ref="1119Worklist" data-ref-filename="1119Worklist">Worklist</a></span>);</td></tr>
<tr><th id="6124">6124</th><td>}</td></tr>
<tr><th id="6125">6125</th><td></td></tr>
<tr><th id="6126">6126</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitBinaryOp' data-ref="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE">splitScalar64BitBinaryOp</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col8 decl" id="1148Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1148Worklist" data-ref-filename="1148Worklist">Worklist</dfn>,</td></tr>
<tr><th id="6127">6127</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1149Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1149Inst" data-ref-filename="1149Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1150Opcode" title='Opcode' data-type='unsigned int' data-ref="1150Opcode" data-ref-filename="1150Opcode">Opcode</dfn>,</td></tr>
<tr><th id="6128">6128</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col1 decl" id="1151MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="1151MDT" data-ref-filename="1151MDT">MDT</dfn>) <em>const</em> {</td></tr>
<tr><th id="6129">6129</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="1152MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1152MBB" data-ref-filename="1152MBB">MBB</dfn> = *<a class="local col9 ref" href="#1149Inst" title='Inst' data-ref="1149Inst" data-ref-filename="1149Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="6130">6130</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="1153MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1153MRI" data-ref-filename="1153MRI">MRI</dfn> = <a class="local col2 ref" href="#1152MBB" title='MBB' data-ref="1152MBB" data-ref-filename="1152MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="6131">6131</th><td></td></tr>
<tr><th id="6132">6132</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1154Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="1154Dest" data-ref-filename="1154Dest">Dest</dfn> = <a class="local col9 ref" href="#1149Inst" title='Inst' data-ref="1149Inst" data-ref-filename="1149Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="6133">6133</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1155Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="1155Src0" data-ref-filename="1155Src0">Src0</dfn> = <a class="local col9 ref" href="#1149Inst" title='Inst' data-ref="1149Inst" data-ref-filename="1149Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="6134">6134</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1156Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="1156Src1" data-ref-filename="1156Src1">Src1</dfn> = <a class="local col9 ref" href="#1149Inst" title='Inst' data-ref="1149Inst" data-ref-filename="1149Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="6135">6135</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="1157DL" title='DL' data-type='llvm::DebugLoc' data-ref="1157DL" data-ref-filename="1157DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col9 ref" href="#1149Inst" title='Inst' data-ref="1149Inst" data-ref-filename="1149Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="6136">6136</th><td></td></tr>
<tr><th id="6137">6137</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="1158MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="1158MII" data-ref-filename="1158MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#1149Inst" title='Inst' data-ref="1149Inst" data-ref-filename="1149Inst">Inst</a>;</td></tr>
<tr><th id="6138">6138</th><td></td></tr>
<tr><th id="6139">6139</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="1159InstDesc" title='InstDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="1159InstDesc" data-ref-filename="1159InstDesc">InstDesc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#1150Opcode" title='Opcode' data-ref="1150Opcode" data-ref-filename="1150Opcode">Opcode</a>);</td></tr>
<tr><th id="6140">6140</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="1160Src0RC" title='Src0RC' data-type='const llvm::TargetRegisterClass *' data-ref="1160Src0RC" data-ref-filename="1160Src0RC">Src0RC</dfn> = <a class="local col5 ref" href="#1155Src0" title='Src0' data-ref="1155Src0" data-ref-filename="1155Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ?</td></tr>
<tr><th id="6141">6141</th><td>    <a class="local col3 ref" href="#1153MRI" title='MRI' data-ref="1153MRI" data-ref-filename="1153MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col5 ref" href="#1155Src0" title='Src0' data-ref="1155Src0" data-ref-filename="1155Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) :</td></tr>
<tr><th id="6142">6142</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>;</td></tr>
<tr><th id="6143">6143</th><td></td></tr>
<tr><th id="6144">6144</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="1161Src0SubRC" title='Src0SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="1161Src0SubRC" data-ref-filename="1161Src0SubRC">Src0SubRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</a>(<a class="local col0 ref" href="#1160Src0RC" title='Src0RC' data-ref="1160Src0RC" data-ref-filename="1160Src0RC">Src0RC</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="6145">6145</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="1162Src1RC" title='Src1RC' data-type='const llvm::TargetRegisterClass *' data-ref="1162Src1RC" data-ref-filename="1162Src1RC">Src1RC</dfn> = <a class="local col6 ref" href="#1156Src1" title='Src1' data-ref="1156Src1" data-ref-filename="1156Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ?</td></tr>
<tr><th id="6146">6146</th><td>    <a class="local col3 ref" href="#1153MRI" title='MRI' data-ref="1153MRI" data-ref-filename="1153MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col6 ref" href="#1156Src1" title='Src1' data-ref="1156Src1" data-ref-filename="1156Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) :</td></tr>
<tr><th id="6147">6147</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>;</td></tr>
<tr><th id="6148">6148</th><td></td></tr>
<tr><th id="6149">6149</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="1163Src1SubRC" title='Src1SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="1163Src1SubRC" data-ref-filename="1163Src1SubRC">Src1SubRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</a>(<a class="local col2 ref" href="#1162Src1RC" title='Src1RC' data-ref="1162Src1RC" data-ref-filename="1162Src1RC">Src1RC</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="6150">6150</th><td></td></tr>
<tr><th id="6151">6151</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="1164SrcReg0Sub0" title='SrcReg0Sub0' data-type='llvm::MachineOperand' data-ref="1164SrcReg0Sub0" data-ref-filename="1164SrcReg0Sub0">SrcReg0Sub0</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" data-ref-filename="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1158MII" title='MII' data-ref="1158MII" data-ref-filename="1158MII">MII</a>, <span class='refarg'><a class="local col3 ref" href="#1153MRI" title='MRI' data-ref="1153MRI" data-ref-filename="1153MRI">MRI</a></span>, <span class='refarg'><a class="local col5 ref" href="#1155Src0" title='Src0' data-ref="1155Src0" data-ref-filename="1155Src0">Src0</a></span>, <a class="local col0 ref" href="#1160Src0RC" title='Src0RC' data-ref="1160Src0RC" data-ref-filename="1160Src0RC">Src0RC</a>,</td></tr>
<tr><th id="6152">6152</th><td>                                                       <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, <a class="local col1 ref" href="#1161Src0SubRC" title='Src0SubRC' data-ref="1161Src0SubRC" data-ref-filename="1161Src0SubRC">Src0SubRC</a>);</td></tr>
<tr><th id="6153">6153</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="1165SrcReg1Sub0" title='SrcReg1Sub0' data-type='llvm::MachineOperand' data-ref="1165SrcReg1Sub0" data-ref-filename="1165SrcReg1Sub0">SrcReg1Sub0</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" data-ref-filename="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1158MII" title='MII' data-ref="1158MII" data-ref-filename="1158MII">MII</a>, <span class='refarg'><a class="local col3 ref" href="#1153MRI" title='MRI' data-ref="1153MRI" data-ref-filename="1153MRI">MRI</a></span>, <span class='refarg'><a class="local col6 ref" href="#1156Src1" title='Src1' data-ref="1156Src1" data-ref-filename="1156Src1">Src1</a></span>, <a class="local col2 ref" href="#1162Src1RC" title='Src1RC' data-ref="1162Src1RC" data-ref-filename="1162Src1RC">Src1RC</a>,</td></tr>
<tr><th id="6154">6154</th><td>                                                       <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, <a class="local col3 ref" href="#1163Src1SubRC" title='Src1SubRC' data-ref="1163Src1SubRC" data-ref-filename="1163Src1SubRC">Src1SubRC</a>);</td></tr>
<tr><th id="6155">6155</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="1166SrcReg0Sub1" title='SrcReg0Sub1' data-type='llvm::MachineOperand' data-ref="1166SrcReg0Sub1" data-ref-filename="1166SrcReg0Sub1">SrcReg0Sub1</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" data-ref-filename="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1158MII" title='MII' data-ref="1158MII" data-ref-filename="1158MII">MII</a>, <span class='refarg'><a class="local col3 ref" href="#1153MRI" title='MRI' data-ref="1153MRI" data-ref-filename="1153MRI">MRI</a></span>, <span class='refarg'><a class="local col5 ref" href="#1155Src0" title='Src0' data-ref="1155Src0" data-ref-filename="1155Src0">Src0</a></span>, <a class="local col0 ref" href="#1160Src0RC" title='Src0RC' data-ref="1160Src0RC" data-ref-filename="1160Src0RC">Src0RC</a>,</td></tr>
<tr><th id="6156">6156</th><td>                                                       <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>, <a class="local col1 ref" href="#1161Src0SubRC" title='Src0SubRC' data-ref="1161Src0SubRC" data-ref-filename="1161Src0SubRC">Src0SubRC</a>);</td></tr>
<tr><th id="6157">6157</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="1167SrcReg1Sub1" title='SrcReg1Sub1' data-type='llvm::MachineOperand' data-ref="1167SrcReg1Sub1" data-ref-filename="1167SrcReg1Sub1">SrcReg1Sub1</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" data-ref-filename="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1158MII" title='MII' data-ref="1158MII" data-ref-filename="1158MII">MII</a>, <span class='refarg'><a class="local col3 ref" href="#1153MRI" title='MRI' data-ref="1153MRI" data-ref-filename="1153MRI">MRI</a></span>, <span class='refarg'><a class="local col6 ref" href="#1156Src1" title='Src1' data-ref="1156Src1" data-ref-filename="1156Src1">Src1</a></span>, <a class="local col2 ref" href="#1162Src1RC" title='Src1RC' data-ref="1162Src1RC" data-ref-filename="1162Src1RC">Src1RC</a>,</td></tr>
<tr><th id="6158">6158</th><td>                                                       <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>, <a class="local col3 ref" href="#1163Src1SubRC" title='Src1SubRC' data-ref="1163Src1SubRC" data-ref-filename="1163Src1SubRC">Src1SubRC</a>);</td></tr>
<tr><th id="6159">6159</th><td></td></tr>
<tr><th id="6160">6160</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="1168DestRC" title='DestRC' data-type='const llvm::TargetRegisterClass *' data-ref="1168DestRC" data-ref-filename="1168DestRC">DestRC</dfn> = <a class="local col3 ref" href="#1153MRI" title='MRI' data-ref="1153MRI" data-ref-filename="1153MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col4 ref" href="#1154Dest" title='Dest' data-ref="1154Dest" data-ref-filename="1154Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="6161">6161</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="1169NewDestRC" title='NewDestRC' data-type='const llvm::TargetRegisterClass *' data-ref="1169NewDestRC" data-ref-filename="1169NewDestRC">NewDestRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</a>(<a class="local col8 ref" href="#1168DestRC" title='DestRC' data-ref="1168DestRC" data-ref-filename="1168DestRC">DestRC</a>);</td></tr>
<tr><th id="6162">6162</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="1170NewDestSubRC" title='NewDestSubRC' data-type='const llvm::TargetRegisterClass *' data-ref="1170NewDestSubRC" data-ref-filename="1170NewDestSubRC">NewDestSubRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</a>(<a class="local col9 ref" href="#1169NewDestRC" title='NewDestRC' data-ref="1169NewDestRC" data-ref-filename="1169NewDestRC">NewDestRC</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="6163">6163</th><td></td></tr>
<tr><th id="6164">6164</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1171DestSub0" title='DestSub0' data-type='llvm::Register' data-ref="1171DestSub0" data-ref-filename="1171DestSub0">DestSub0</dfn> = <a class="local col3 ref" href="#1153MRI" title='MRI' data-ref="1153MRI" data-ref-filename="1153MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#1170NewDestSubRC" title='NewDestSubRC' data-ref="1170NewDestSubRC" data-ref-filename="1170NewDestSubRC">NewDestSubRC</a>);</td></tr>
<tr><th id="6165">6165</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1172LoHalf" title='LoHalf' data-type='llvm::MachineInstr &amp;' data-ref="1172LoHalf" data-ref-filename="1172LoHalf">LoHalf</dfn> = *<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#1152MBB" title='MBB' data-ref="1152MBB" data-ref-filename="1152MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1158MII" title='MII' data-ref="1158MII" data-ref-filename="1158MII">MII</a>, <a class="local col7 ref" href="#1157DL" title='DL' data-ref="1157DL" data-ref-filename="1157DL">DL</a>, <a class="local col9 ref" href="#1159InstDesc" title='InstDesc' data-ref="1159InstDesc" data-ref-filename="1159InstDesc">InstDesc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1171DestSub0" title='DestSub0' data-ref="1171DestSub0" data-ref-filename="1171DestSub0">DestSub0</a>)</td></tr>
<tr><th id="6166">6166</th><td>                              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#1164SrcReg0Sub0" title='SrcReg0Sub0' data-ref="1164SrcReg0Sub0" data-ref-filename="1164SrcReg0Sub0">SrcReg0Sub0</a>)</td></tr>
<tr><th id="6167">6167</th><td>                              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#1165SrcReg1Sub0" title='SrcReg1Sub0' data-ref="1165SrcReg1Sub0" data-ref-filename="1165SrcReg1Sub0">SrcReg1Sub0</a>);</td></tr>
<tr><th id="6168">6168</th><td></td></tr>
<tr><th id="6169">6169</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1173DestSub1" title='DestSub1' data-type='llvm::Register' data-ref="1173DestSub1" data-ref-filename="1173DestSub1">DestSub1</dfn> = <a class="local col3 ref" href="#1153MRI" title='MRI' data-ref="1153MRI" data-ref-filename="1153MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#1170NewDestSubRC" title='NewDestSubRC' data-ref="1170NewDestSubRC" data-ref-filename="1170NewDestSubRC">NewDestSubRC</a>);</td></tr>
<tr><th id="6170">6170</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1174HiHalf" title='HiHalf' data-type='llvm::MachineInstr &amp;' data-ref="1174HiHalf" data-ref-filename="1174HiHalf">HiHalf</dfn> = *<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#1152MBB" title='MBB' data-ref="1152MBB" data-ref-filename="1152MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1158MII" title='MII' data-ref="1158MII" data-ref-filename="1158MII">MII</a>, <a class="local col7 ref" href="#1157DL" title='DL' data-ref="1157DL" data-ref-filename="1157DL">DL</a>, <a class="local col9 ref" href="#1159InstDesc" title='InstDesc' data-ref="1159InstDesc" data-ref-filename="1159InstDesc">InstDesc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1173DestSub1" title='DestSub1' data-ref="1173DestSub1" data-ref-filename="1173DestSub1">DestSub1</a>)</td></tr>
<tr><th id="6171">6171</th><td>                              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#1166SrcReg0Sub1" title='SrcReg0Sub1' data-ref="1166SrcReg0Sub1" data-ref-filename="1166SrcReg0Sub1">SrcReg0Sub1</a>)</td></tr>
<tr><th id="6172">6172</th><td>                              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#1167SrcReg1Sub1" title='SrcReg1Sub1' data-ref="1167SrcReg1Sub1" data-ref-filename="1167SrcReg1Sub1">SrcReg1Sub1</a>);</td></tr>
<tr><th id="6173">6173</th><td></td></tr>
<tr><th id="6174">6174</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1175FullDestReg" title='FullDestReg' data-type='llvm::Register' data-ref="1175FullDestReg" data-ref-filename="1175FullDestReg">FullDestReg</dfn> = <a class="local col3 ref" href="#1153MRI" title='MRI' data-ref="1153MRI" data-ref-filename="1153MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#1169NewDestRC" title='NewDestRC' data-ref="1169NewDestRC" data-ref-filename="1169NewDestRC">NewDestRC</a>);</td></tr>
<tr><th id="6175">6175</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#1152MBB" title='MBB' data-ref="1152MBB" data-ref-filename="1152MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1158MII" title='MII' data-ref="1158MII" data-ref-filename="1158MII">MII</a>, <a class="local col7 ref" href="#1157DL" title='DL' data-ref="1157DL" data-ref-filename="1157DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE" data-ref-filename="llvm..TargetOpcode..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1175FullDestReg" title='FullDestReg' data-ref="1175FullDestReg" data-ref-filename="1175FullDestReg">FullDestReg</a>)</td></tr>
<tr><th id="6176">6176</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1171DestSub0" title='DestSub0' data-ref="1171DestSub0" data-ref-filename="1171DestSub0">DestSub0</a>)</td></tr>
<tr><th id="6177">6177</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="6178">6178</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1173DestSub1" title='DestSub1' data-ref="1173DestSub1" data-ref-filename="1173DestSub1">DestSub1</a>)</td></tr>
<tr><th id="6179">6179</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="6180">6180</th><td></td></tr>
<tr><th id="6181">6181</th><td>  <a class="local col3 ref" href="#1153MRI" title='MRI' data-ref="1153MRI" data-ref-filename="1153MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col4 ref" href="#1154Dest" title='Dest' data-ref="1154Dest" data-ref-filename="1154Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1175FullDestReg" title='FullDestReg' data-ref="1175FullDestReg" data-ref-filename="1175FullDestReg">FullDestReg</a>);</td></tr>
<tr><th id="6182">6182</th><td></td></tr>
<tr><th id="6183">6183</th><td>  <a class="local col8 ref" href="#1148Worklist" title='Worklist' data-ref="1148Worklist" data-ref-filename="1148Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col2 ref" href="#1172LoHalf" title='LoHalf' data-ref="1172LoHalf" data-ref-filename="1172LoHalf">LoHalf</a>);</td></tr>
<tr><th id="6184">6184</th><td>  <a class="local col8 ref" href="#1148Worklist" title='Worklist' data-ref="1148Worklist" data-ref-filename="1148Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col4 ref" href="#1174HiHalf" title='HiHalf' data-ref="1174HiHalf" data-ref-filename="1174HiHalf">HiHalf</a>);</td></tr>
<tr><th id="6185">6185</th><td></td></tr>
<tr><th id="6186">6186</th><td>  <i>// Move all users of this moved vlaue.</i></td></tr>
<tr><th id="6187">6187</th><td>  <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1175FullDestReg" title='FullDestReg' data-ref="1175FullDestReg" data-ref-filename="1175FullDestReg">FullDestReg</a>, <span class='refarg'><a class="local col3 ref" href="#1153MRI" title='MRI' data-ref="1153MRI" data-ref-filename="1153MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1148Worklist" title='Worklist' data-ref="1148Worklist" data-ref-filename="1148Worklist">Worklist</a></span>);</td></tr>
<tr><th id="6188">6188</th><td>}</td></tr>
<tr><th id="6189">6189</th><td></td></tr>
<tr><th id="6190">6190</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitXnor' data-ref="_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">splitScalar64BitXnor</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col6 decl" id="1176Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1176Worklist" data-ref-filename="1176Worklist">Worklist</dfn>,</td></tr>
<tr><th id="6191">6191</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1177Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1177Inst" data-ref-filename="1177Inst">Inst</dfn>,</td></tr>
<tr><th id="6192">6192</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col8 decl" id="1178MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="1178MDT" data-ref-filename="1178MDT">MDT</dfn>) <em>const</em> {</td></tr>
<tr><th id="6193">6193</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="1179MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1179MBB" data-ref-filename="1179MBB">MBB</dfn> = *<a class="local col7 ref" href="#1177Inst" title='Inst' data-ref="1177Inst" data-ref-filename="1177Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="6194">6194</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1180MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1180MRI" data-ref-filename="1180MRI">MRI</dfn> = <a class="local col9 ref" href="#1179MBB" title='MBB' data-ref="1179MBB" data-ref-filename="1179MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="6195">6195</th><td></td></tr>
<tr><th id="6196">6196</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1181Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="1181Dest" data-ref-filename="1181Dest">Dest</dfn> = <a class="local col7 ref" href="#1177Inst" title='Inst' data-ref="1177Inst" data-ref-filename="1177Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="6197">6197</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1182Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="1182Src0" data-ref-filename="1182Src0">Src0</dfn> = <a class="local col7 ref" href="#1177Inst" title='Inst' data-ref="1177Inst" data-ref-filename="1177Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="6198">6198</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1183Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="1183Src1" data-ref-filename="1183Src1">Src1</dfn> = <a class="local col7 ref" href="#1177Inst" title='Inst' data-ref="1177Inst" data-ref-filename="1177Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="6199">6199</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="1184DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1184DL" data-ref-filename="1184DL">DL</dfn> = <a class="local col7 ref" href="#1177Inst" title='Inst' data-ref="1177Inst" data-ref-filename="1177Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="6200">6200</th><td></td></tr>
<tr><th id="6201">6201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="1185MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="1185MII" data-ref-filename="1185MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#1177Inst" title='Inst' data-ref="1177Inst" data-ref-filename="1177Inst">Inst</a>;</td></tr>
<tr><th id="6202">6202</th><td></td></tr>
<tr><th id="6203">6203</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="1186DestRC" title='DestRC' data-type='const llvm::TargetRegisterClass *' data-ref="1186DestRC" data-ref-filename="1186DestRC">DestRC</dfn> = <a class="local col0 ref" href="#1180MRI" title='MRI' data-ref="1180MRI" data-ref-filename="1180MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col1 ref" href="#1181Dest" title='Dest' data-ref="1181Dest" data-ref-filename="1181Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="6204">6204</th><td></td></tr>
<tr><th id="6205">6205</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1187Interm" title='Interm' data-type='llvm::Register' data-ref="1187Interm" data-ref-filename="1187Interm">Interm</dfn> = <a class="local col0 ref" href="#1180MRI" title='MRI' data-ref="1180MRI" data-ref-filename="1180MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>);</td></tr>
<tr><th id="6206">6206</th><td></td></tr>
<tr><th id="6207">6207</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>* <dfn class="local col8 decl" id="1188Op0" title='Op0' data-type='llvm::MachineOperand *' data-ref="1188Op0" data-ref-filename="1188Op0">Op0</dfn>;</td></tr>
<tr><th id="6208">6208</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>* <dfn class="local col9 decl" id="1189Op1" title='Op1' data-type='llvm::MachineOperand *' data-ref="1189Op1" data-ref-filename="1189Op1">Op1</dfn>;</td></tr>
<tr><th id="6209">6209</th><td></td></tr>
<tr><th id="6210">6210</th><td>  <b>if</b> (<a class="local col2 ref" href="#1182Src0" title='Src0' data-ref="1182Src0" data-ref-filename="1182Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE">isSGPRReg</a>(<a class="local col0 ref" href="#1180MRI" title='MRI' data-ref="1180MRI" data-ref-filename="1180MRI">MRI</a>, <a class="local col2 ref" href="#1182Src0" title='Src0' data-ref="1182Src0" data-ref-filename="1182Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="6211">6211</th><td>    <a class="local col8 ref" href="#1188Op0" title='Op0' data-ref="1188Op0" data-ref-filename="1188Op0">Op0</a> = &amp;<a class="local col2 ref" href="#1182Src0" title='Src0' data-ref="1182Src0" data-ref-filename="1182Src0">Src0</a>;</td></tr>
<tr><th id="6212">6212</th><td>    <a class="local col9 ref" href="#1189Op1" title='Op1' data-ref="1189Op1" data-ref-filename="1189Op1">Op1</a> = &amp;<a class="local col3 ref" href="#1183Src1" title='Src1' data-ref="1183Src1" data-ref-filename="1183Src1">Src1</a>;</td></tr>
<tr><th id="6213">6213</th><td>  } <b>else</b> {</td></tr>
<tr><th id="6214">6214</th><td>    <a class="local col8 ref" href="#1188Op0" title='Op0' data-ref="1188Op0" data-ref-filename="1188Op0">Op0</a> = &amp;<a class="local col3 ref" href="#1183Src1" title='Src1' data-ref="1183Src1" data-ref-filename="1183Src1">Src1</a>;</td></tr>
<tr><th id="6215">6215</th><td>    <a class="local col9 ref" href="#1189Op1" title='Op1' data-ref="1189Op1" data-ref-filename="1189Op1">Op1</a> = &amp;<a class="local col2 ref" href="#1182Src0" title='Src0' data-ref="1182Src0" data-ref-filename="1182Src0">Src0</a>;</td></tr>
<tr><th id="6216">6216</th><td>  }</td></tr>
<tr><th id="6217">6217</th><td></td></tr>
<tr><th id="6218">6218</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#1179MBB" title='MBB' data-ref="1179MBB" data-ref-filename="1179MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1185MII" title='MII' data-ref="1185MII" data-ref-filename="1185MII">MII</a>, <a class="local col4 ref" href="#1184DL" title='DL' data-ref="1184DL" data-ref-filename="1184DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_NOT_B64" title='llvm::AMDGPU::S_NOT_B64' data-ref="llvm::AMDGPU::S_NOT_B64" data-ref-filename="llvm..AMDGPU..S_NOT_B64">S_NOT_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1187Interm" title='Interm' data-ref="1187Interm" data-ref-filename="1187Interm">Interm</a>)</td></tr>
<tr><th id="6219">6219</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col8 ref" href="#1188Op0" title='Op0' data-ref="1188Op0" data-ref-filename="1188Op0">Op0</a>);</td></tr>
<tr><th id="6220">6220</th><td></td></tr>
<tr><th id="6221">6221</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1190NewDest" title='NewDest' data-type='llvm::Register' data-ref="1190NewDest" data-ref-filename="1190NewDest">NewDest</dfn> = <a class="local col0 ref" href="#1180MRI" title='MRI' data-ref="1180MRI" data-ref-filename="1180MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#1186DestRC" title='DestRC' data-ref="1186DestRC" data-ref-filename="1186DestRC">DestRC</a>);</td></tr>
<tr><th id="6222">6222</th><td></td></tr>
<tr><th id="6223">6223</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1191Xor" title='Xor' data-type='llvm::MachineInstr &amp;' data-ref="1191Xor" data-ref-filename="1191Xor">Xor</dfn> = *<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#1179MBB" title='MBB' data-ref="1179MBB" data-ref-filename="1179MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1185MII" title='MII' data-ref="1185MII" data-ref-filename="1185MII">MII</a>, <a class="local col4 ref" href="#1184DL" title='DL' data-ref="1184DL" data-ref-filename="1184DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64" title='llvm::AMDGPU::S_XOR_B64' data-ref="llvm::AMDGPU::S_XOR_B64" data-ref-filename="llvm..AMDGPU..S_XOR_B64">S_XOR_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1190NewDest" title='NewDest' data-ref="1190NewDest" data-ref-filename="1190NewDest">NewDest</a>)</td></tr>
<tr><th id="6224">6224</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1187Interm" title='Interm' data-ref="1187Interm" data-ref-filename="1187Interm">Interm</a>)</td></tr>
<tr><th id="6225">6225</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col9 ref" href="#1189Op1" title='Op1' data-ref="1189Op1" data-ref-filename="1189Op1">Op1</a>);</td></tr>
<tr><th id="6226">6226</th><td></td></tr>
<tr><th id="6227">6227</th><td>  <a class="local col0 ref" href="#1180MRI" title='MRI' data-ref="1180MRI" data-ref-filename="1180MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col1 ref" href="#1181Dest" title='Dest' data-ref="1181Dest" data-ref-filename="1181Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1190NewDest" title='NewDest' data-ref="1190NewDest" data-ref-filename="1190NewDest">NewDest</a>);</td></tr>
<tr><th id="6228">6228</th><td></td></tr>
<tr><th id="6229">6229</th><td>  <a class="local col6 ref" href="#1176Worklist" title='Worklist' data-ref="1176Worklist" data-ref-filename="1176Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col1 ref" href="#1191Xor" title='Xor' data-ref="1191Xor" data-ref-filename="1191Xor">Xor</a>);</td></tr>
<tr><th id="6230">6230</th><td>}</td></tr>
<tr><th id="6231">6231</th><td></td></tr>
<tr><th id="6232">6232</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::splitScalar64BitBCNT' data-ref="_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">splitScalar64BitBCNT</dfn>(</td></tr>
<tr><th id="6233">6233</th><td>    <a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col2 decl" id="1192Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1192Worklist" data-ref-filename="1192Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1193Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1193Inst" data-ref-filename="1193Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="6234">6234</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="1194MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1194MBB" data-ref-filename="1194MBB">MBB</dfn> = *<a class="local col3 ref" href="#1193Inst" title='Inst' data-ref="1193Inst" data-ref-filename="1193Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="6235">6235</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1195MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1195MRI" data-ref-filename="1195MRI">MRI</dfn> = <a class="local col4 ref" href="#1194MBB" title='MBB' data-ref="1194MBB" data-ref-filename="1194MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="6236">6236</th><td></td></tr>
<tr><th id="6237">6237</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="1196MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="1196MII" data-ref-filename="1196MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col3 ref" href="#1193Inst" title='Inst' data-ref="1193Inst" data-ref-filename="1193Inst">Inst</a>;</td></tr>
<tr><th id="6238">6238</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="1197DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1197DL" data-ref-filename="1197DL">DL</dfn> = <a class="local col3 ref" href="#1193Inst" title='Inst' data-ref="1193Inst" data-ref-filename="1193Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="6239">6239</th><td></td></tr>
<tr><th id="6240">6240</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1198Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="1198Dest" data-ref-filename="1198Dest">Dest</dfn> = <a class="local col3 ref" href="#1193Inst" title='Inst' data-ref="1193Inst" data-ref-filename="1193Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="6241">6241</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1199Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="1199Src" data-ref-filename="1199Src">Src</dfn> = <a class="local col3 ref" href="#1193Inst" title='Inst' data-ref="1193Inst" data-ref-filename="1193Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="6242">6242</th><td></td></tr>
<tr><th id="6243">6243</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="1200InstDesc" title='InstDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="1200InstDesc" data-ref-filename="1200InstDesc">InstDesc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_BCNT_U32_B32_e64" title='llvm::AMDGPU::V_BCNT_U32_B32_e64' data-ref="llvm::AMDGPU::V_BCNT_U32_B32_e64" data-ref-filename="llvm..AMDGPU..V_BCNT_U32_B32_e64">V_BCNT_U32_B32_e64</a>);</td></tr>
<tr><th id="6244">6244</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="1201SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="1201SrcRC" data-ref-filename="1201SrcRC">SrcRC</dfn> = <a class="local col9 ref" href="#1199Src" title='Src' data-ref="1199Src" data-ref-filename="1199Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ?</td></tr>
<tr><th id="6245">6245</th><td>    <a class="local col5 ref" href="#1195MRI" title='MRI' data-ref="1195MRI" data-ref-filename="1195MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col9 ref" href="#1199Src" title='Src' data-ref="1199Src" data-ref-filename="1199Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) :</td></tr>
<tr><th id="6246">6246</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>;</td></tr>
<tr><th id="6247">6247</th><td></td></tr>
<tr><th id="6248">6248</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1202MidReg" title='MidReg' data-type='llvm::Register' data-ref="1202MidReg" data-ref-filename="1202MidReg">MidReg</dfn> = <a class="local col5 ref" href="#1195MRI" title='MRI' data-ref="1195MRI" data-ref-filename="1195MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="6249">6249</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1203ResultReg" title='ResultReg' data-type='llvm::Register' data-ref="1203ResultReg" data-ref-filename="1203ResultReg">ResultReg</dfn> = <a class="local col5 ref" href="#1195MRI" title='MRI' data-ref="1195MRI" data-ref-filename="1195MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="6250">6250</th><td></td></tr>
<tr><th id="6251">6251</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="1204SrcSubRC" title='SrcSubRC' data-type='const llvm::TargetRegisterClass *' data-ref="1204SrcSubRC" data-ref-filename="1204SrcSubRC">SrcSubRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</a>(<a class="local col1 ref" href="#1201SrcRC" title='SrcRC' data-ref="1201SrcRC" data-ref-filename="1201SrcRC">SrcRC</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="6252">6252</th><td></td></tr>
<tr><th id="6253">6253</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="1205SrcRegSub0" title='SrcRegSub0' data-type='llvm::MachineOperand' data-ref="1205SrcRegSub0" data-ref-filename="1205SrcRegSub0">SrcRegSub0</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" data-ref-filename="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#1196MII" title='MII' data-ref="1196MII" data-ref-filename="1196MII">MII</a>, <span class='refarg'><a class="local col5 ref" href="#1195MRI" title='MRI' data-ref="1195MRI" data-ref-filename="1195MRI">MRI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1199Src" title='Src' data-ref="1199Src" data-ref-filename="1199Src">Src</a></span>, <a class="local col1 ref" href="#1201SrcRC" title='SrcRC' data-ref="1201SrcRC" data-ref-filename="1201SrcRC">SrcRC</a>,</td></tr>
<tr><th id="6254">6254</th><td>                                                      <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, <a class="local col4 ref" href="#1204SrcSubRC" title='SrcSubRC' data-ref="1204SrcSubRC" data-ref-filename="1204SrcSubRC">SrcSubRC</a>);</td></tr>
<tr><th id="6255">6255</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="1206SrcRegSub1" title='SrcRegSub1' data-type='llvm::MachineOperand' data-ref="1206SrcRegSub1" data-ref-filename="1206SrcRegSub1">SrcRegSub1</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" data-ref-filename="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#1196MII" title='MII' data-ref="1196MII" data-ref-filename="1196MII">MII</a>, <span class='refarg'><a class="local col5 ref" href="#1195MRI" title='MRI' data-ref="1195MRI" data-ref-filename="1195MRI">MRI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1199Src" title='Src' data-ref="1199Src" data-ref-filename="1199Src">Src</a></span>, <a class="local col1 ref" href="#1201SrcRC" title='SrcRC' data-ref="1201SrcRC" data-ref-filename="1201SrcRC">SrcRC</a>,</td></tr>
<tr><th id="6256">6256</th><td>                                                      <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>, <a class="local col4 ref" href="#1204SrcSubRC" title='SrcSubRC' data-ref="1204SrcSubRC" data-ref-filename="1204SrcSubRC">SrcSubRC</a>);</td></tr>
<tr><th id="6257">6257</th><td></td></tr>
<tr><th id="6258">6258</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#1194MBB" title='MBB' data-ref="1194MBB" data-ref-filename="1194MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#1196MII" title='MII' data-ref="1196MII" data-ref-filename="1196MII">MII</a>, <a class="local col7 ref" href="#1197DL" title='DL' data-ref="1197DL" data-ref-filename="1197DL">DL</a>, <a class="local col0 ref" href="#1200InstDesc" title='InstDesc' data-ref="1200InstDesc" data-ref-filename="1200InstDesc">InstDesc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1202MidReg" title='MidReg' data-ref="1202MidReg" data-ref-filename="1202MidReg">MidReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#1205SrcRegSub0" title='SrcRegSub0' data-ref="1205SrcRegSub0" data-ref-filename="1205SrcRegSub0">SrcRegSub0</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="6259">6259</th><td></td></tr>
<tr><th id="6260">6260</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#1194MBB" title='MBB' data-ref="1194MBB" data-ref-filename="1194MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#1196MII" title='MII' data-ref="1196MII" data-ref-filename="1196MII">MII</a>, <a class="local col7 ref" href="#1197DL" title='DL' data-ref="1197DL" data-ref-filename="1197DL">DL</a>, <a class="local col0 ref" href="#1200InstDesc" title='InstDesc' data-ref="1200InstDesc" data-ref-filename="1200InstDesc">InstDesc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1203ResultReg" title='ResultReg' data-ref="1203ResultReg" data-ref-filename="1203ResultReg">ResultReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#1206SrcRegSub1" title='SrcRegSub1' data-ref="1206SrcRegSub1" data-ref-filename="1206SrcRegSub1">SrcRegSub1</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1202MidReg" title='MidReg' data-ref="1202MidReg" data-ref-filename="1202MidReg">MidReg</a>);</td></tr>
<tr><th id="6261">6261</th><td></td></tr>
<tr><th id="6262">6262</th><td>  <a class="local col5 ref" href="#1195MRI" title='MRI' data-ref="1195MRI" data-ref-filename="1195MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col8 ref" href="#1198Dest" title='Dest' data-ref="1198Dest" data-ref-filename="1198Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1203ResultReg" title='ResultReg' data-ref="1203ResultReg" data-ref-filename="1203ResultReg">ResultReg</a>);</td></tr>
<tr><th id="6263">6263</th><td></td></tr>
<tr><th id="6264">6264</th><td>  <i>// We don't need to legalize operands here. src0 for etiher instruction can be</i></td></tr>
<tr><th id="6265">6265</th><td><i>  // an SGPR, and the second input is unused or determined here.</i></td></tr>
<tr><th id="6266">6266</th><td>  <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1203ResultReg" title='ResultReg' data-ref="1203ResultReg" data-ref-filename="1203ResultReg">ResultReg</a>, <span class='refarg'><a class="local col5 ref" href="#1195MRI" title='MRI' data-ref="1195MRI" data-ref-filename="1195MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#1192Worklist" title='Worklist' data-ref="1192Worklist" data-ref-filename="1192Worklist">Worklist</a></span>);</td></tr>
<tr><th id="6267">6267</th><td>}</td></tr>
<tr><th id="6268">6268</th><td></td></tr>
<tr><th id="6269">6269</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::splitScalar64BitBFE' data-ref="_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">splitScalar64BitBFE</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col7 decl" id="1207Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1207Worklist" data-ref-filename="1207Worklist">Worklist</dfn>,</td></tr>
<tr><th id="6270">6270</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1208Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1208Inst" data-ref-filename="1208Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="6271">6271</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="1209MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1209MBB" data-ref-filename="1209MBB">MBB</dfn> = *<a class="local col8 ref" href="#1208Inst" title='Inst' data-ref="1208Inst" data-ref-filename="1208Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="6272">6272</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1210MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</dfn> = <a class="local col9 ref" href="#1209MBB" title='MBB' data-ref="1209MBB" data-ref-filename="1209MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="6273">6273</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="1211MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="1211MII" data-ref-filename="1211MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#1208Inst" title='Inst' data-ref="1208Inst" data-ref-filename="1208Inst">Inst</a>;</td></tr>
<tr><th id="6274">6274</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="1212DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1212DL" data-ref-filename="1212DL">DL</dfn> = <a class="local col8 ref" href="#1208Inst" title='Inst' data-ref="1208Inst" data-ref-filename="1208Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="6275">6275</th><td></td></tr>
<tr><th id="6276">6276</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1213Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="1213Dest" data-ref-filename="1213Dest">Dest</dfn> = <a class="local col8 ref" href="#1208Inst" title='Inst' data-ref="1208Inst" data-ref-filename="1208Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="6277">6277</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="1214Imm" title='Imm' data-type='uint32_t' data-ref="1214Imm" data-ref-filename="1214Imm">Imm</dfn> = <a class="local col8 ref" href="#1208Inst" title='Inst' data-ref="1208Inst" data-ref-filename="1208Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="6278">6278</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="1215Offset" title='Offset' data-type='uint32_t' data-ref="1215Offset" data-ref-filename="1215Offset">Offset</dfn> = <a class="local col4 ref" href="#1214Imm" title='Imm' data-ref="1214Imm" data-ref-filename="1214Imm">Imm</a> &amp; <var>0x3f</var>; <i>// Extract bits [5:0].</i></td></tr>
<tr><th id="6279">6279</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="1216BitWidth" title='BitWidth' data-type='uint32_t' data-ref="1216BitWidth" data-ref-filename="1216BitWidth">BitWidth</dfn> = (<a class="local col4 ref" href="#1214Imm" title='Imm' data-ref="1214Imm" data-ref-filename="1214Imm">Imm</a> &amp; <var>0x7f0000</var>) &gt;&gt; <var>16</var>; <i>// Extract bits [22:16].</i></td></tr>
<tr><th id="6280">6280</th><td></td></tr>
<tr><th id="6281">6281</th><td>  (<em>void</em>) <a class="local col5 ref" href="#1215Offset" title='Offset' data-ref="1215Offset" data-ref-filename="1215Offset">Offset</a>;</td></tr>
<tr><th id="6282">6282</th><td></td></tr>
<tr><th id="6283">6283</th><td>  <i>// Only sext_inreg cases handled.</i></td></tr>
<tr><th id="6284">6284</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Inst.getOpcode() == AMDGPU::S_BFE_I64 &amp;&amp; BitWidth &lt;= <var>32</var> &amp;&amp;</td></tr>
<tr><th id="6285">6285</th><td>         Offset == <var>0</var> &amp;&amp; <q>"Not implemented"</q>);</td></tr>
<tr><th id="6286">6286</th><td></td></tr>
<tr><th id="6287">6287</th><td>  <b>if</b> (<a class="local col6 ref" href="#1216BitWidth" title='BitWidth' data-ref="1216BitWidth" data-ref-filename="1216BitWidth">BitWidth</a> &lt; <var>32</var>) {</td></tr>
<tr><th id="6288">6288</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1217MidRegLo" title='MidRegLo' data-type='llvm::Register' data-ref="1217MidRegLo" data-ref-filename="1217MidRegLo">MidRegLo</dfn> = <a class="local col0 ref" href="#1210MRI" title='MRI' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="6289">6289</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1218MidRegHi" title='MidRegHi' data-type='llvm::Register' data-ref="1218MidRegHi" data-ref-filename="1218MidRegHi">MidRegHi</dfn> = <a class="local col0 ref" href="#1210MRI" title='MRI' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="6290">6290</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1219ResultReg" title='ResultReg' data-type='llvm::Register' data-ref="1219ResultReg" data-ref-filename="1219ResultReg">ResultReg</dfn> = <a class="local col0 ref" href="#1210MRI" title='MRI' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>);</td></tr>
<tr><th id="6291">6291</th><td></td></tr>
<tr><th id="6292">6292</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#1209MBB" title='MBB' data-ref="1209MBB" data-ref-filename="1209MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#1211MII" title='MII' data-ref="1211MII" data-ref-filename="1211MII">MII</a>, <a class="local col2 ref" href="#1212DL" title='DL' data-ref="1212DL" data-ref-filename="1212DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_BFE_I32_e64" title='llvm::AMDGPU::V_BFE_I32_e64' data-ref="llvm::AMDGPU::V_BFE_I32_e64" data-ref-filename="llvm..AMDGPU..V_BFE_I32_e64">V_BFE_I32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1217MidRegLo" title='MidRegLo' data-ref="1217MidRegLo" data-ref-filename="1217MidRegLo">MidRegLo</a>)</td></tr>
<tr><th id="6293">6293</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col8 ref" href="#1208Inst" title='Inst' data-ref="1208Inst" data-ref-filename="1208Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="6294">6294</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="6295">6295</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#1216BitWidth" title='BitWidth' data-ref="1216BitWidth" data-ref-filename="1216BitWidth">BitWidth</a>);</td></tr>
<tr><th id="6296">6296</th><td></td></tr>
<tr><th id="6297">6297</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#1209MBB" title='MBB' data-ref="1209MBB" data-ref-filename="1209MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#1211MII" title='MII' data-ref="1211MII" data-ref-filename="1211MII">MII</a>, <a class="local col2 ref" href="#1212DL" title='DL' data-ref="1212DL" data-ref-filename="1212DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ASHRREV_I32_e32" title='llvm::AMDGPU::V_ASHRREV_I32_e32' data-ref="llvm::AMDGPU::V_ASHRREV_I32_e32" data-ref-filename="llvm..AMDGPU..V_ASHRREV_I32_e32">V_ASHRREV_I32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1218MidRegHi" title='MidRegHi' data-ref="1218MidRegHi" data-ref-filename="1218MidRegHi">MidRegHi</a>)</td></tr>
<tr><th id="6298">6298</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>31</var>)</td></tr>
<tr><th id="6299">6299</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1217MidRegLo" title='MidRegLo' data-ref="1217MidRegLo" data-ref-filename="1217MidRegLo">MidRegLo</a>);</td></tr>
<tr><th id="6300">6300</th><td></td></tr>
<tr><th id="6301">6301</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#1209MBB" title='MBB' data-ref="1209MBB" data-ref-filename="1209MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#1211MII" title='MII' data-ref="1211MII" data-ref-filename="1211MII">MII</a>, <a class="local col2 ref" href="#1212DL" title='DL' data-ref="1212DL" data-ref-filename="1212DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE" data-ref-filename="llvm..TargetOpcode..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1219ResultReg" title='ResultReg' data-ref="1219ResultReg" data-ref-filename="1219ResultReg">ResultReg</a>)</td></tr>
<tr><th id="6302">6302</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1217MidRegLo" title='MidRegLo' data-ref="1217MidRegLo" data-ref-filename="1217MidRegLo">MidRegLo</a>)</td></tr>
<tr><th id="6303">6303</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="6304">6304</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1218MidRegHi" title='MidRegHi' data-ref="1218MidRegHi" data-ref-filename="1218MidRegHi">MidRegHi</a>)</td></tr>
<tr><th id="6305">6305</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="6306">6306</th><td></td></tr>
<tr><th id="6307">6307</th><td>    <a class="local col0 ref" href="#1210MRI" title='MRI' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col3 ref" href="#1213Dest" title='Dest' data-ref="1213Dest" data-ref-filename="1213Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1219ResultReg" title='ResultReg' data-ref="1219ResultReg" data-ref-filename="1219ResultReg">ResultReg</a>);</td></tr>
<tr><th id="6308">6308</th><td>    <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1219ResultReg" title='ResultReg' data-ref="1219ResultReg" data-ref-filename="1219ResultReg">ResultReg</a>, <span class='refarg'><a class="local col0 ref" href="#1210MRI" title='MRI' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</a></span>, <span class='refarg'><a class="local col7 ref" href="#1207Worklist" title='Worklist' data-ref="1207Worklist" data-ref-filename="1207Worklist">Worklist</a></span>);</td></tr>
<tr><th id="6309">6309</th><td>    <b>return</b>;</td></tr>
<tr><th id="6310">6310</th><td>  }</td></tr>
<tr><th id="6311">6311</th><td></td></tr>
<tr><th id="6312">6312</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1220Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="1220Src" data-ref-filename="1220Src">Src</dfn> = <a class="local col8 ref" href="#1208Inst" title='Inst' data-ref="1208Inst" data-ref-filename="1208Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="6313">6313</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1221TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="1221TmpReg" data-ref-filename="1221TmpReg">TmpReg</dfn> = <a class="local col0 ref" href="#1210MRI" title='MRI' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="6314">6314</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1222ResultReg" title='ResultReg' data-type='llvm::Register' data-ref="1222ResultReg" data-ref-filename="1222ResultReg">ResultReg</dfn> = <a class="local col0 ref" href="#1210MRI" title='MRI' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>);</td></tr>
<tr><th id="6315">6315</th><td></td></tr>
<tr><th id="6316">6316</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#1209MBB" title='MBB' data-ref="1209MBB" data-ref-filename="1209MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#1211MII" title='MII' data-ref="1211MII" data-ref-filename="1211MII">MII</a>, <a class="local col2 ref" href="#1212DL" title='DL' data-ref="1212DL" data-ref-filename="1212DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ASHRREV_I32_e64" title='llvm::AMDGPU::V_ASHRREV_I32_e64' data-ref="llvm::AMDGPU::V_ASHRREV_I32_e64" data-ref-filename="llvm..AMDGPU..V_ASHRREV_I32_e64">V_ASHRREV_I32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1221TmpReg" title='TmpReg' data-ref="1221TmpReg" data-ref-filename="1221TmpReg">TmpReg</a>)</td></tr>
<tr><th id="6317">6317</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>31</var>)</td></tr>
<tr><th id="6318">6318</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col0 ref" href="#1220Src" title='Src' data-ref="1220Src" data-ref-filename="1220Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="6319">6319</th><td></td></tr>
<tr><th id="6320">6320</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#1209MBB" title='MBB' data-ref="1209MBB" data-ref-filename="1209MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#1211MII" title='MII' data-ref="1211MII" data-ref-filename="1211MII">MII</a>, <a class="local col2 ref" href="#1212DL" title='DL' data-ref="1212DL" data-ref-filename="1212DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE" data-ref-filename="llvm..TargetOpcode..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1222ResultReg" title='ResultReg' data-ref="1222ResultReg" data-ref-filename="1222ResultReg">ResultReg</a>)</td></tr>
<tr><th id="6321">6321</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col0 ref" href="#1220Src" title='Src' data-ref="1220Src" data-ref-filename="1220Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="6322">6322</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="6323">6323</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1221TmpReg" title='TmpReg' data-ref="1221TmpReg" data-ref-filename="1221TmpReg">TmpReg</a>)</td></tr>
<tr><th id="6324">6324</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="6325">6325</th><td></td></tr>
<tr><th id="6326">6326</th><td>  <a class="local col0 ref" href="#1210MRI" title='MRI' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col3 ref" href="#1213Dest" title='Dest' data-ref="1213Dest" data-ref-filename="1213Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1222ResultReg" title='ResultReg' data-ref="1222ResultReg" data-ref-filename="1222ResultReg">ResultReg</a>);</td></tr>
<tr><th id="6327">6327</th><td>  <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1222ResultReg" title='ResultReg' data-ref="1222ResultReg" data-ref-filename="1222ResultReg">ResultReg</a>, <span class='refarg'><a class="local col0 ref" href="#1210MRI" title='MRI' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</a></span>, <span class='refarg'><a class="local col7 ref" href="#1207Worklist" title='Worklist' data-ref="1207Worklist" data-ref-filename="1207Worklist">Worklist</a></span>);</td></tr>
<tr><th id="6328">6328</th><td>}</td></tr>
<tr><th id="6329">6329</th><td></td></tr>
<tr><th id="6330">6330</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</dfn>(</td></tr>
<tr><th id="6331">6331</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1223DstReg" title='DstReg' data-type='llvm::Register' data-ref="1223DstReg" data-ref-filename="1223DstReg">DstReg</dfn>,</td></tr>
<tr><th id="6332">6332</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1224MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1224MRI" data-ref-filename="1224MRI">MRI</dfn>,</td></tr>
<tr><th id="6333">6333</th><td>  <a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col5 decl" id="1225Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1225Worklist" data-ref-filename="1225Worklist">Worklist</dfn>) <em>const</em> {</td></tr>
<tr><th id="6334">6334</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator" data-ref-filename="llvm..MachineRegisterInfo..use_iterator">use_iterator</a> <dfn class="local col6 decl" id="1226I" title='I' data-type='MachineRegisterInfo::use_iterator' data-ref="1226I" data-ref-filename="1226I">I</dfn> = <a class="local col4 ref" href="#1224MRI" title='MRI' data-ref="1224MRI" data-ref-filename="1224MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9use_beginENS_8RegisterE">use_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1223DstReg" title='DstReg' data-ref="1223DstReg" data-ref-filename="1223DstReg">DstReg</a>),</td></tr>
<tr><th id="6335">6335</th><td>         <dfn class="local col7 decl" id="1227E" title='E' data-type='MachineRegisterInfo::use_iterator' data-ref="1227E" data-ref-filename="1227E">E</dfn> = <a class="local col4 ref" href="#1224MRI" title='MRI' data-ref="1224MRI" data-ref-filename="1224MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>(); <a class="local col6 ref" href="#1226I" title='I' data-ref="1226I" data-ref-filename="1226I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col7 ref" href="#1227E" title='E' data-ref="1227E" data-ref-filename="1227E">E</a>;) {</td></tr>
<tr><th id="6336">6336</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1228UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="1228UseMI" data-ref-filename="1228UseMI">UseMI</dfn> = *<a class="local col6 ref" href="#1226I" title='I' data-ref="1226I" data-ref-filename="1226I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="6337">6337</th><td></td></tr>
<tr><th id="6338">6338</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="1229OpNo" title='OpNo' data-type='unsigned int' data-ref="1229OpNo" data-ref-filename="1229OpNo">OpNo</dfn> = <var>0</var>;</td></tr>
<tr><th id="6339">6339</th><td></td></tr>
<tr><th id="6340">6340</th><td>    <b>switch</b> (<a class="local col8 ref" href="#1228UseMI" title='UseMI' data-ref="1228UseMI" data-ref-filename="1228UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="6341">6341</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>:</td></tr>
<tr><th id="6342">6342</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WQM" title='llvm::AMDGPU::WQM' data-ref="llvm::AMDGPU::WQM" data-ref-filename="llvm..AMDGPU..WQM">WQM</a>:</td></tr>
<tr><th id="6343">6343</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SOFT_WQM" title='llvm::AMDGPU::SOFT_WQM' data-ref="llvm::AMDGPU::SOFT_WQM" data-ref-filename="llvm..AMDGPU..SOFT_WQM">SOFT_WQM</a>:</td></tr>
<tr><th id="6344">6344</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WWM" title='llvm::AMDGPU::WWM' data-ref="llvm::AMDGPU::WWM" data-ref-filename="llvm..AMDGPU..WWM">WWM</a>:</td></tr>
<tr><th id="6345">6345</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>:</td></tr>
<tr><th id="6346">6346</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::PHI" title='llvm::AMDGPU::PHI' data-ref="llvm::AMDGPU::PHI" data-ref-filename="llvm..AMDGPU..PHI">PHI</a>:</td></tr>
<tr><th id="6347">6347</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSERT_SUBREG" title='llvm::AMDGPU::INSERT_SUBREG' data-ref="llvm::AMDGPU::INSERT_SUBREG" data-ref-filename="llvm..AMDGPU..INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="6348">6348</th><td>      <b>break</b>;</td></tr>
<tr><th id="6349">6349</th><td>    <b>default</b>:</td></tr>
<tr><th id="6350">6350</th><td>      <a class="local col9 ref" href="#1229OpNo" title='OpNo' data-ref="1229OpNo" data-ref-filename="1229OpNo">OpNo</a> = <a class="local col6 ref" href="#1226I" title='I' data-ref="1226I" data-ref-filename="1226I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv" title='llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv">getOperandNo</a>();</td></tr>
<tr><th id="6351">6351</th><td>      <b>break</b>;</td></tr>
<tr><th id="6352">6352</th><td>    }</td></tr>
<tr><th id="6353">6353</th><td></td></tr>
<tr><th id="6354">6354</th><td>    <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVectorRegisters' data-ref="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE">hasVectorRegisters</a>(<a class="member fn" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col8 ref" href="#1228UseMI" title='UseMI' data-ref="1228UseMI" data-ref-filename="1228UseMI">UseMI</a>, <a class="local col9 ref" href="#1229OpNo" title='OpNo' data-ref="1229OpNo" data-ref-filename="1229OpNo">OpNo</a>))) {</td></tr>
<tr><th id="6355">6355</th><td>      <a class="local col5 ref" href="#1225Worklist" title='Worklist' data-ref="1225Worklist" data-ref-filename="1225Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col8 ref" href="#1228UseMI" title='UseMI' data-ref="1228UseMI" data-ref-filename="1228UseMI">UseMI</a>);</td></tr>
<tr><th id="6356">6356</th><td></td></tr>
<tr><th id="6357">6357</th><td>      <b>do</b> {</td></tr>
<tr><th id="6358">6358</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col6 ref" href="#1226I" title='I' data-ref="1226I" data-ref-filename="1226I">I</a>;</td></tr>
<tr><th id="6359">6359</th><td>      } <b>while</b> (<a class="local col6 ref" href="#1226I" title='I' data-ref="1226I" data-ref-filename="1226I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col7 ref" href="#1227E" title='E' data-ref="1227E" data-ref-filename="1227E">E</a> &amp;&amp; <a class="local col6 ref" href="#1226I" title='I' data-ref="1226I" data-ref-filename="1226I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>() == &amp;<a class="local col8 ref" href="#1228UseMI" title='UseMI' data-ref="1228UseMI" data-ref-filename="1228UseMI">UseMI</a>);</td></tr>
<tr><th id="6360">6360</th><td>    } <b>else</b> {</td></tr>
<tr><th id="6361">6361</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col6 ref" href="#1226I" title='I' data-ref="1226I" data-ref-filename="1226I">I</a>;</td></tr>
<tr><th id="6362">6362</th><td>    }</td></tr>
<tr><th id="6363">6363</th><td>  }</td></tr>
<tr><th id="6364">6364</th><td>}</td></tr>
<tr><th id="6365">6365</th><td></td></tr>
<tr><th id="6366">6366</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_" title='llvm::SIInstrInfo::movePackToVALU' data-ref="_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_">movePackToVALU</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col0 decl" id="1230Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1230Worklist" data-ref-filename="1230Worklist">Worklist</dfn>,</td></tr>
<tr><th id="6367">6367</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1231MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1231MRI" data-ref-filename="1231MRI">MRI</dfn>,</td></tr>
<tr><th id="6368">6368</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1232Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="6369">6369</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1233ResultReg" title='ResultReg' data-type='llvm::Register' data-ref="1233ResultReg" data-ref-filename="1233ResultReg">ResultReg</dfn> = <a class="local col1 ref" href="#1231MRI" title='MRI' data-ref="1231MRI" data-ref-filename="1231MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="6370">6370</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="1234MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1234MBB" data-ref-filename="1234MBB">MBB</dfn> = <a class="local col2 ref" href="#1232Inst" title='Inst' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="6371">6371</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1235Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="1235Src0" data-ref-filename="1235Src0">Src0</dfn> = <a class="local col2 ref" href="#1232Inst" title='Inst' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="6372">6372</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1236Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="1236Src1" data-ref-filename="1236Src1">Src1</dfn> = <a class="local col2 ref" href="#1232Inst" title='Inst' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="6373">6373</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="1237DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1237DL" data-ref-filename="1237DL">DL</dfn> = <a class="local col2 ref" href="#1232Inst" title='Inst' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="6374">6374</th><td></td></tr>
<tr><th id="6375">6375</th><td>  <b>switch</b> (<a class="local col2 ref" href="#1232Inst" title='Inst' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="6376">6376</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_PACK_LL_B32_B16" title='llvm::AMDGPU::S_PACK_LL_B32_B16' data-ref="llvm::AMDGPU::S_PACK_LL_B32_B16" data-ref-filename="llvm..AMDGPU..S_PACK_LL_B32_B16">S_PACK_LL_B32_B16</a>: {</td></tr>
<tr><th id="6377">6377</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1238ImmReg" title='ImmReg' data-type='llvm::Register' data-ref="1238ImmReg" data-ref-filename="1238ImmReg">ImmReg</dfn> = <a class="local col1 ref" href="#1231MRI" title='MRI' data-ref="1231MRI" data-ref-filename="1231MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="6378">6378</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1239TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="1239TmpReg" data-ref-filename="1239TmpReg">TmpReg</dfn> = <a class="local col1 ref" href="#1231MRI" title='MRI' data-ref="1231MRI" data-ref-filename="1231MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="6379">6379</th><td></td></tr>
<tr><th id="6380">6380</th><td>    <i>// FIXME: Can do a lot better if we know the high bits of src0 or src1 are</i></td></tr>
<tr><th id="6381">6381</th><td><i>    // 0.</i></td></tr>
<tr><th id="6382">6382</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#1234MBB" title='MBB' data-ref="1234MBB" data-ref-filename="1234MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#1232Inst" title='Inst' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</a></span>, <a class="local col7 ref" href="#1237DL" title='DL' data-ref="1237DL" data-ref-filename="1237DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1238ImmReg" title='ImmReg' data-ref="1238ImmReg" data-ref-filename="1238ImmReg">ImmReg</a>)</td></tr>
<tr><th id="6383">6383</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0xffff</var>);</td></tr>
<tr><th id="6384">6384</th><td></td></tr>
<tr><th id="6385">6385</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#1234MBB" title='MBB' data-ref="1234MBB" data-ref-filename="1234MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#1232Inst" title='Inst' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</a></span>, <a class="local col7 ref" href="#1237DL" title='DL' data-ref="1237DL" data-ref-filename="1237DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_AND_B32_e64" title='llvm::AMDGPU::V_AND_B32_e64' data-ref="llvm::AMDGPU::V_AND_B32_e64" data-ref-filename="llvm..AMDGPU..V_AND_B32_e64">V_AND_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1239TmpReg" title='TmpReg' data-ref="1239TmpReg" data-ref-filename="1239TmpReg">TmpReg</a>)</td></tr>
<tr><th id="6386">6386</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1238ImmReg" title='ImmReg' data-ref="1238ImmReg" data-ref-filename="1238ImmReg">ImmReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="6387">6387</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#1235Src0" title='Src0' data-ref="1235Src0" data-ref-filename="1235Src0">Src0</a>);</td></tr>
<tr><th id="6388">6388</th><td></td></tr>
<tr><th id="6389">6389</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#1234MBB" title='MBB' data-ref="1234MBB" data-ref-filename="1234MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#1232Inst" title='Inst' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</a></span>, <a class="local col7 ref" href="#1237DL" title='DL' data-ref="1237DL" data-ref-filename="1237DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHL_OR_B32_e64" title='llvm::AMDGPU::V_LSHL_OR_B32_e64' data-ref="llvm::AMDGPU::V_LSHL_OR_B32_e64" data-ref-filename="llvm..AMDGPU..V_LSHL_OR_B32_e64">V_LSHL_OR_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1233ResultReg" title='ResultReg' data-ref="1233ResultReg" data-ref-filename="1233ResultReg">ResultReg</a>)</td></tr>
<tr><th id="6390">6390</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#1236Src1" title='Src1' data-ref="1236Src1" data-ref-filename="1236Src1">Src1</a>)</td></tr>
<tr><th id="6391">6391</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>)</td></tr>
<tr><th id="6392">6392</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1239TmpReg" title='TmpReg' data-ref="1239TmpReg" data-ref-filename="1239TmpReg">TmpReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="6393">6393</th><td>    <b>break</b>;</td></tr>
<tr><th id="6394">6394</th><td>  }</td></tr>
<tr><th id="6395">6395</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_PACK_LH_B32_B16" title='llvm::AMDGPU::S_PACK_LH_B32_B16' data-ref="llvm::AMDGPU::S_PACK_LH_B32_B16" data-ref-filename="llvm..AMDGPU..S_PACK_LH_B32_B16">S_PACK_LH_B32_B16</a>: {</td></tr>
<tr><th id="6396">6396</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1240ImmReg" title='ImmReg' data-type='llvm::Register' data-ref="1240ImmReg" data-ref-filename="1240ImmReg">ImmReg</dfn> = <a class="local col1 ref" href="#1231MRI" title='MRI' data-ref="1231MRI" data-ref-filename="1231MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="6397">6397</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#1234MBB" title='MBB' data-ref="1234MBB" data-ref-filename="1234MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#1232Inst" title='Inst' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</a></span>, <a class="local col7 ref" href="#1237DL" title='DL' data-ref="1237DL" data-ref-filename="1237DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1240ImmReg" title='ImmReg' data-ref="1240ImmReg" data-ref-filename="1240ImmReg">ImmReg</a>)</td></tr>
<tr><th id="6398">6398</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0xffff</var>);</td></tr>
<tr><th id="6399">6399</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#1234MBB" title='MBB' data-ref="1234MBB" data-ref-filename="1234MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#1232Inst" title='Inst' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</a></span>, <a class="local col7 ref" href="#1237DL" title='DL' data-ref="1237DL" data-ref-filename="1237DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_BFI_B32_e64" title='llvm::AMDGPU::V_BFI_B32_e64' data-ref="llvm::AMDGPU::V_BFI_B32_e64" data-ref-filename="llvm..AMDGPU..V_BFI_B32_e64">V_BFI_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1233ResultReg" title='ResultReg' data-ref="1233ResultReg" data-ref-filename="1233ResultReg">ResultReg</a>)</td></tr>
<tr><th id="6400">6400</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1240ImmReg" title='ImmReg' data-ref="1240ImmReg" data-ref-filename="1240ImmReg">ImmReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="6401">6401</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#1235Src0" title='Src0' data-ref="1235Src0" data-ref-filename="1235Src0">Src0</a>)</td></tr>
<tr><th id="6402">6402</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#1236Src1" title='Src1' data-ref="1236Src1" data-ref-filename="1236Src1">Src1</a>);</td></tr>
<tr><th id="6403">6403</th><td>    <b>break</b>;</td></tr>
<tr><th id="6404">6404</th><td>  }</td></tr>
<tr><th id="6405">6405</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_PACK_HH_B32_B16" title='llvm::AMDGPU::S_PACK_HH_B32_B16' data-ref="llvm::AMDGPU::S_PACK_HH_B32_B16" data-ref-filename="llvm..AMDGPU..S_PACK_HH_B32_B16">S_PACK_HH_B32_B16</a>: {</td></tr>
<tr><th id="6406">6406</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1241ImmReg" title='ImmReg' data-type='llvm::Register' data-ref="1241ImmReg" data-ref-filename="1241ImmReg">ImmReg</dfn> = <a class="local col1 ref" href="#1231MRI" title='MRI' data-ref="1231MRI" data-ref-filename="1231MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="6407">6407</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1242TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="1242TmpReg" data-ref-filename="1242TmpReg">TmpReg</dfn> = <a class="local col1 ref" href="#1231MRI" title='MRI' data-ref="1231MRI" data-ref-filename="1231MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="6408">6408</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#1234MBB" title='MBB' data-ref="1234MBB" data-ref-filename="1234MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#1232Inst" title='Inst' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</a></span>, <a class="local col7 ref" href="#1237DL" title='DL' data-ref="1237DL" data-ref-filename="1237DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHRREV_B32_e64" title='llvm::AMDGPU::V_LSHRREV_B32_e64' data-ref="llvm::AMDGPU::V_LSHRREV_B32_e64" data-ref-filename="llvm..AMDGPU..V_LSHRREV_B32_e64">V_LSHRREV_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1242TmpReg" title='TmpReg' data-ref="1242TmpReg" data-ref-filename="1242TmpReg">TmpReg</a>)</td></tr>
<tr><th id="6409">6409</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>)</td></tr>
<tr><th id="6410">6410</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#1235Src0" title='Src0' data-ref="1235Src0" data-ref-filename="1235Src0">Src0</a>);</td></tr>
<tr><th id="6411">6411</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#1234MBB" title='MBB' data-ref="1234MBB" data-ref-filename="1234MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#1232Inst" title='Inst' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</a></span>, <a class="local col7 ref" href="#1237DL" title='DL' data-ref="1237DL" data-ref-filename="1237DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1241ImmReg" title='ImmReg' data-ref="1241ImmReg" data-ref-filename="1241ImmReg">ImmReg</a>)</td></tr>
<tr><th id="6412">6412</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0xffff0000</var>);</td></tr>
<tr><th id="6413">6413</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#1234MBB" title='MBB' data-ref="1234MBB" data-ref-filename="1234MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#1232Inst" title='Inst' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</a></span>, <a class="local col7 ref" href="#1237DL" title='DL' data-ref="1237DL" data-ref-filename="1237DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_AND_OR_B32_e64" title='llvm::AMDGPU::V_AND_OR_B32_e64' data-ref="llvm::AMDGPU::V_AND_OR_B32_e64" data-ref-filename="llvm..AMDGPU..V_AND_OR_B32_e64">V_AND_OR_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1233ResultReg" title='ResultReg' data-ref="1233ResultReg" data-ref-filename="1233ResultReg">ResultReg</a>)</td></tr>
<tr><th id="6414">6414</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#1236Src1" title='Src1' data-ref="1236Src1" data-ref-filename="1236Src1">Src1</a>)</td></tr>
<tr><th id="6415">6415</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1241ImmReg" title='ImmReg' data-ref="1241ImmReg" data-ref-filename="1241ImmReg">ImmReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="6416">6416</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1242TmpReg" title='TmpReg' data-ref="1242TmpReg" data-ref-filename="1242TmpReg">TmpReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="6417">6417</th><td>    <b>break</b>;</td></tr>
<tr><th id="6418">6418</th><td>  }</td></tr>
<tr><th id="6419">6419</th><td>  <b>default</b>:</td></tr>
<tr><th id="6420">6420</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled s_pack_* instruction"</q>);</td></tr>
<tr><th id="6421">6421</th><td>  }</td></tr>
<tr><th id="6422">6422</th><td></td></tr>
<tr><th id="6423">6423</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1243Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="1243Dest" data-ref-filename="1243Dest">Dest</dfn> = <a class="local col2 ref" href="#1232Inst" title='Inst' data-ref="1232Inst" data-ref-filename="1232Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="6424">6424</th><td>  <a class="local col1 ref" href="#1231MRI" title='MRI' data-ref="1231MRI" data-ref-filename="1231MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col3 ref" href="#1243Dest" title='Dest' data-ref="1243Dest" data-ref-filename="1243Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1233ResultReg" title='ResultReg' data-ref="1233ResultReg" data-ref-filename="1233ResultReg">ResultReg</a>);</td></tr>
<tr><th id="6425">6425</th><td>  <a class="member fn" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1233ResultReg" title='ResultReg' data-ref="1233ResultReg" data-ref-filename="1233ResultReg">ResultReg</a>, <span class='refarg'><a class="local col1 ref" href="#1231MRI" title='MRI' data-ref="1231MRI" data-ref-filename="1231MRI">MRI</a></span>, <span class='refarg'><a class="local col0 ref" href="#1230Worklist" title='Worklist' data-ref="1230Worklist" data-ref-filename="1230Worklist">Worklist</a></span>);</td></tr>
<tr><th id="6426">6426</th><td>}</td></tr>
<tr><th id="6427">6427</th><td></td></tr>
<tr><th id="6428">6428</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE" title='llvm::SIInstrInfo::addSCCDefUsersToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE">addSCCDefUsersToVALUWorklist</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1244Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="1244Op" data-ref-filename="1244Op">Op</dfn>,</td></tr>
<tr><th id="6429">6429</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1245SCCDefInst" title='SCCDefInst' data-type='llvm::MachineInstr &amp;' data-ref="1245SCCDefInst" data-ref-filename="1245SCCDefInst">SCCDefInst</dfn>,</td></tr>
<tr><th id="6430">6430</th><td>                                               <a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col6 decl" id="1246Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1246Worklist" data-ref-filename="1246Worklist">Worklist</dfn>) <em>const</em> {</td></tr>
<tr><th id="6431">6431</th><td>  <em>bool</em> <dfn class="local col7 decl" id="1247SCCUsedImplicitly" title='SCCUsedImplicitly' data-type='bool' data-ref="1247SCCUsedImplicitly" data-ref-filename="1247SCCUsedImplicitly">SCCUsedImplicitly</dfn> = <b>false</b>;</td></tr>
<tr><th id="6432">6432</th><td></td></tr>
<tr><th id="6433">6433</th><td>  <i>// Ensure that def inst defines SCC, which is still live.</i></td></tr>
<tr><th id="6434">6434</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op.isReg() &amp;&amp; Op.getReg() == AMDGPU::SCC &amp;&amp; Op.isDef() &amp;&amp;</td></tr>
<tr><th id="6435">6435</th><td>         !Op.isDead() &amp;&amp; Op.getParent() == &amp;SCCDefInst);</td></tr>
<tr><th id="6436">6436</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="1248CopyToDelete" title='CopyToDelete' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="1248CopyToDelete" data-ref-filename="1248CopyToDelete">CopyToDelete</dfn>;</td></tr>
<tr><th id="6437">6437</th><td>  <i>// This assumes that all the users of SCC are in the same block</i></td></tr>
<tr><th id="6438">6438</th><td><i>  // as the SCC def.</i></td></tr>
<tr><th id="6439">6439</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1249MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1249MI" data-ref-filename="1249MI">MI</dfn> : <i>// Skip the def inst itself.</i></td></tr>
<tr><th id="6440">6440</th><td>       <a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col5 ref" href="#1245SCCDefInst" title='SCCDefInst' data-ref="1245SCCDefInst" data-ref-filename="1245SCCDefInst">SCCDefInst</a>)),</td></tr>
<tr><th id="6441">6441</th><td>                  <a class="local col5 ref" href="#1245SCCDefInst" title='SCCDefInst' data-ref="1245SCCDefInst" data-ref-filename="1245SCCDefInst">SCCDefInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())) {</td></tr>
<tr><th id="6442">6442</th><td>    <i>// Check if SCC is used first.</i></td></tr>
<tr><th id="6443">6443</th><td>    <b>if</b> (<a class="local col9 ref" href="#1249MI" title='MI' data-ref="1249MI" data-ref-filename="1249MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>, <b>false</b>, &amp;<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>) != -<var>1</var>) {</td></tr>
<tr><th id="6444">6444</th><td>      <b>if</b> (<a class="local col9 ref" href="#1249MI" title='MI' data-ref="1249MI" data-ref-filename="1249MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="6445">6445</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1250MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1250MRI" data-ref-filename="1250MRI">MRI</dfn> = <a class="local col9 ref" href="#1249MI" title='MI' data-ref="1249MI" data-ref-filename="1249MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="6446">6446</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1251DestReg" title='DestReg' data-type='llvm::Register' data-ref="1251DestReg" data-ref-filename="1251DestReg">DestReg</dfn> = <a class="local col9 ref" href="#1249MI" title='MI' data-ref="1249MI" data-ref-filename="1249MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="6447">6447</th><td></td></tr>
<tr><th id="6448">6448</th><td>        <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="1252User" title='User' data-type='llvm::MachineInstr &amp;' data-ref="1252User" data-ref-filename="1252User">User</dfn> : <a class="local col0 ref" href="#1250MRI" title='MRI' data-ref="1250MRI" data-ref-filename="1250MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE">use_nodbg_instructions</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1251DestReg" title='DestReg' data-ref="1251DestReg" data-ref-filename="1251DestReg">DestReg</a>)) {</td></tr>
<tr><th id="6449">6449</th><td>          <b>if</b> ((<a class="local col2 ref" href="#1252User" title='User' data-ref="1252User" data-ref-filename="1252User">User</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_CO_PSEUDO" title='llvm::AMDGPU::S_ADD_CO_PSEUDO' data-ref="llvm::AMDGPU::S_ADD_CO_PSEUDO" data-ref-filename="llvm..AMDGPU..S_ADD_CO_PSEUDO">S_ADD_CO_PSEUDO</a>) ||</td></tr>
<tr><th id="6450">6450</th><td>              (<a class="local col2 ref" href="#1252User" title='User' data-ref="1252User" data-ref-filename="1252User">User</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUB_CO_PSEUDO" title='llvm::AMDGPU::S_SUB_CO_PSEUDO' data-ref="llvm::AMDGPU::S_SUB_CO_PSEUDO" data-ref-filename="llvm..AMDGPU..S_SUB_CO_PSEUDO">S_SUB_CO_PSEUDO</a>)) {</td></tr>
<tr><th id="6451">6451</th><td>            <a class="local col2 ref" href="#1252User" title='User' data-ref="1252User" data-ref-filename="1252User">User</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6getVCCEv" title='llvm::SIRegisterInfo::getVCC' data-ref="_ZNK4llvm14SIRegisterInfo6getVCCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo6getVCCEv">getVCC</a>());</td></tr>
<tr><th id="6452">6452</th><td>            <a class="local col6 ref" href="#1246Worklist" title='Worklist' data-ref="1246Worklist" data-ref-filename="1246Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col2 ref" href="#1252User" title='User' data-ref="1252User" data-ref-filename="1252User">User</a>);</td></tr>
<tr><th id="6453">6453</th><td>          } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#1252User" title='User' data-ref="1252User" data-ref-filename="1252User">User</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e64" title='llvm::AMDGPU::V_CNDMASK_B32_e64' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e64" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e64">V_CNDMASK_B32_e64</a>) {</td></tr>
<tr><th id="6454">6454</th><td>            <a class="local col2 ref" href="#1252User" title='User' data-ref="1252User" data-ref-filename="1252User">User</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6getVCCEv" title='llvm::SIRegisterInfo::getVCC' data-ref="_ZNK4llvm14SIRegisterInfo6getVCCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo6getVCCEv">getVCC</a>());</td></tr>
<tr><th id="6455">6455</th><td>            <i>// No need to add to Worklist.</i></td></tr>
<tr><th id="6456">6456</th><td>          }</td></tr>
<tr><th id="6457">6457</th><td>        }</td></tr>
<tr><th id="6458">6458</th><td>        <a class="local col8 ref" href="#1248CopyToDelete" title='CopyToDelete' data-ref="1248CopyToDelete" data-ref-filename="1248CopyToDelete">CopyToDelete</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col9 ref" href="#1249MI" title='MI' data-ref="1249MI" data-ref-filename="1249MI">MI</a>);</td></tr>
<tr><th id="6459">6459</th><td>      } <b>else</b> {</td></tr>
<tr><th id="6460">6460</th><td>        <b>if</b> (<a class="local col9 ref" href="#1249MI" title='MI' data-ref="1249MI" data-ref-filename="1249MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B32" title='llvm::AMDGPU::S_CSELECT_B32' data-ref="llvm::AMDGPU::S_CSELECT_B32" data-ref-filename="llvm..AMDGPU..S_CSELECT_B32">S_CSELECT_B32</a> ||</td></tr>
<tr><th id="6461">6461</th><td>            <a class="local col9 ref" href="#1249MI" title='MI' data-ref="1249MI" data-ref-filename="1249MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B64" title='llvm::AMDGPU::S_CSELECT_B64' data-ref="llvm::AMDGPU::S_CSELECT_B64" data-ref-filename="llvm..AMDGPU..S_CSELECT_B64">S_CSELECT_B64</a>) {</td></tr>
<tr><th id="6462">6462</th><td>          <i>// This is an implicit use of SCC and it is really expected by</i></td></tr>
<tr><th id="6463">6463</th><td><i>          // the SCC users to handle.</i></td></tr>
<tr><th id="6464">6464</th><td><i>          // We cannot preserve the edge to the user so add the explicit</i></td></tr>
<tr><th id="6465">6465</th><td><i>          // copy: SCC = COPY VCC.</i></td></tr>
<tr><th id="6466">6466</th><td><i>          // The copy will be cleaned up during the processing of the user</i></td></tr>
<tr><th id="6467">6467</th><td><i>          // in lowerSelect.</i></td></tr>
<tr><th id="6468">6468</th><td>          <a class="local col7 ref" href="#1247SCCUsedImplicitly" title='SCCUsedImplicitly' data-ref="1247SCCUsedImplicitly" data-ref-filename="1247SCCUsedImplicitly">SCCUsedImplicitly</a> = <b>true</b>;</td></tr>
<tr><th id="6469">6469</th><td>        }</td></tr>
<tr><th id="6470">6470</th><td></td></tr>
<tr><th id="6471">6471</th><td>        <a class="local col6 ref" href="#1246Worklist" title='Worklist' data-ref="1246Worklist" data-ref-filename="1246Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col9 ref" href="#1249MI" title='MI' data-ref="1249MI" data-ref-filename="1249MI">MI</a>);</td></tr>
<tr><th id="6472">6472</th><td>      }</td></tr>
<tr><th id="6473">6473</th><td>    }</td></tr>
<tr><th id="6474">6474</th><td>    <i>// Exit if we find another SCC def.</i></td></tr>
<tr><th id="6475">6475</th><td>    <b>if</b> (<a class="local col9 ref" href="#1249MI" title='MI' data-ref="1249MI" data-ref-filename="1249MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>, <b>false</b>, <b>false</b>, &amp;<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>) != -<var>1</var>)</td></tr>
<tr><th id="6476">6476</th><td>      <b>break</b>;</td></tr>
<tr><th id="6477">6477</th><td>  }</td></tr>
<tr><th id="6478">6478</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="1253Copy" title='Copy' data-type='llvm::MachineInstr *&amp;' data-ref="1253Copy" data-ref-filename="1253Copy">Copy</dfn> : <a class="local col8 ref" href="#1248CopyToDelete" title='CopyToDelete' data-ref="1248CopyToDelete" data-ref-filename="1248CopyToDelete">CopyToDelete</a>)</td></tr>
<tr><th id="6479">6479</th><td>    <a class="local col3 ref" href="#1253Copy" title='Copy' data-ref="1253Copy" data-ref-filename="1253Copy">Copy</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="6480">6480</th><td></td></tr>
<tr><th id="6481">6481</th><td>  <b>if</b> (<a class="local col7 ref" href="#1247SCCUsedImplicitly" title='SCCUsedImplicitly' data-ref="1247SCCUsedImplicitly" data-ref-filename="1247SCCUsedImplicitly">SCCUsedImplicitly</a>) {</td></tr>
<tr><th id="6482">6482</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKN6347761" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKN6347761" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKN6347761">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#1245SCCDefInst" title='SCCDefInst' data-ref="1245SCCDefInst" data-ref-filename="1245SCCDefInst">SCCDefInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col5 ref" href="#1245SCCDefInst" title='SCCDefInst' data-ref="1245SCCDefInst" data-ref-filename="1245SCCDefInst">SCCDefInst</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()),</td></tr>
<tr><th id="6483">6483</th><td>            <a class="local col5 ref" href="#1245SCCDefInst" title='SCCDefInst' data-ref="1245SCCDefInst" data-ref-filename="1245SCCDefInst">SCCDefInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>)</td></tr>
<tr><th id="6484">6484</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6getVCCEv" title='llvm::SIRegisterInfo::getVCC' data-ref="_ZNK4llvm14SIRegisterInfo6getVCCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo6getVCCEv">getVCC</a>());</td></tr>
<tr><th id="6485">6485</th><td>  }</td></tr>
<tr><th id="6486">6486</th><td>}</td></tr>
<tr><th id="6487">6487</th><td></td></tr>
<tr><th id="6488">6488</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getDestEquivalentVGPRClass' data-ref="_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE">getDestEquivalentVGPRClass</dfn>(</td></tr>
<tr><th id="6489">6489</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1254Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="1254Inst" data-ref-filename="1254Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="6490">6490</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="1255NewDstRC" title='NewDstRC' data-type='const llvm::TargetRegisterClass *' data-ref="1255NewDstRC" data-ref-filename="1255NewDstRC">NewDstRC</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col4 ref" href="#1254Inst" title='Inst' data-ref="1254Inst" data-ref-filename="1254Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="6491">6491</th><td></td></tr>
<tr><th id="6492">6492</th><td>  <b>switch</b> (<a class="local col4 ref" href="#1254Inst" title='Inst' data-ref="1254Inst" data-ref-filename="1254Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="6493">6493</th><td>  <i>// For target instructions, getOpRegClass just returns the virtual register</i></td></tr>
<tr><th id="6494">6494</th><td><i>  // class associated with the operand, so we need to find an equivalent VGPR</i></td></tr>
<tr><th id="6495">6495</th><td><i>  // register class in order to move the instruction to the VALU.</i></td></tr>
<tr><th id="6496">6496</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>:</td></tr>
<tr><th id="6497">6497</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::PHI" title='llvm::AMDGPU::PHI' data-ref="llvm::AMDGPU::PHI" data-ref-filename="llvm..AMDGPU..PHI">PHI</a>:</td></tr>
<tr><th id="6498">6498</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>:</td></tr>
<tr><th id="6499">6499</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSERT_SUBREG" title='llvm::AMDGPU::INSERT_SUBREG' data-ref="llvm::AMDGPU::INSERT_SUBREG" data-ref-filename="llvm..AMDGPU..INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="6500">6500</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WQM" title='llvm::AMDGPU::WQM' data-ref="llvm::AMDGPU::WQM" data-ref-filename="llvm..AMDGPU..WQM">WQM</a>:</td></tr>
<tr><th id="6501">6501</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SOFT_WQM" title='llvm::AMDGPU::SOFT_WQM' data-ref="llvm::AMDGPU::SOFT_WQM" data-ref-filename="llvm..AMDGPU..SOFT_WQM">SOFT_WQM</a>:</td></tr>
<tr><th id="6502">6502</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WWM" title='llvm::AMDGPU::WWM' data-ref="llvm::AMDGPU::WWM" data-ref-filename="llvm..AMDGPU..WWM">WWM</a>: {</td></tr>
<tr><th id="6503">6503</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="1256SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="1256SrcRC" data-ref-filename="1256SrcRC">SrcRC</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col4 ref" href="#1254Inst" title='Inst' data-ref="1254Inst" data-ref-filename="1254Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="6504">6504</th><td>    <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col6 ref" href="#1256SrcRC" title='SrcRC' data-ref="1256SrcRC" data-ref-filename="1256SrcRC">SrcRC</a>)) {</td></tr>
<tr><th id="6505">6505</th><td>      <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col5 ref" href="#1255NewDstRC" title='NewDstRC' data-ref="1255NewDstRC" data-ref-filename="1255NewDstRC">NewDstRC</a>))</td></tr>
<tr><th id="6506">6506</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6507">6507</th><td></td></tr>
<tr><th id="6508">6508</th><td>      <b>switch</b> (<a class="local col4 ref" href="#1254Inst" title='Inst' data-ref="1254Inst" data-ref-filename="1254Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="6509">6509</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::PHI" title='llvm::AMDGPU::PHI' data-ref="llvm::AMDGPU::PHI" data-ref-filename="llvm..AMDGPU..PHI">PHI</a>:</td></tr>
<tr><th id="6510">6510</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>:</td></tr>
<tr><th id="6511">6511</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSERT_SUBREG" title='llvm::AMDGPU::INSERT_SUBREG' data-ref="llvm::AMDGPU::INSERT_SUBREG" data-ref-filename="llvm..AMDGPU..INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="6512">6512</th><td>        <a class="local col5 ref" href="#1255NewDstRC" title='NewDstRC' data-ref="1255NewDstRC" data-ref-filename="1255NewDstRC">NewDstRC</a> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentAGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE">getEquivalentAGPRClass</a>(<a class="local col5 ref" href="#1255NewDstRC" title='NewDstRC' data-ref="1255NewDstRC" data-ref-filename="1255NewDstRC">NewDstRC</a>);</td></tr>
<tr><th id="6513">6513</th><td>        <b>break</b>;</td></tr>
<tr><th id="6514">6514</th><td>      <b>default</b>:</td></tr>
<tr><th id="6515">6515</th><td>        <a class="local col5 ref" href="#1255NewDstRC" title='NewDstRC' data-ref="1255NewDstRC" data-ref-filename="1255NewDstRC">NewDstRC</a> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</a>(<a class="local col5 ref" href="#1255NewDstRC" title='NewDstRC' data-ref="1255NewDstRC" data-ref-filename="1255NewDstRC">NewDstRC</a>);</td></tr>
<tr><th id="6516">6516</th><td>      }</td></tr>
<tr><th id="6517">6517</th><td></td></tr>
<tr><th id="6518">6518</th><td>      <b>if</b> (!<a class="local col5 ref" href="#1255NewDstRC" title='NewDstRC' data-ref="1255NewDstRC" data-ref-filename="1255NewDstRC">NewDstRC</a>)</td></tr>
<tr><th id="6519">6519</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6520">6520</th><td>    } <b>else</b> {</td></tr>
<tr><th id="6521">6521</th><td>      <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col5 ref" href="#1255NewDstRC" title='NewDstRC' data-ref="1255NewDstRC" data-ref-filename="1255NewDstRC">NewDstRC</a>) || <a class="local col5 ref" href="#1255NewDstRC" title='NewDstRC' data-ref="1255NewDstRC" data-ref-filename="1255NewDstRC">NewDstRC</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_1RegClass" title='llvm::AMDGPU::VReg_1RegClass' data-ref="llvm::AMDGPU::VReg_1RegClass" data-ref-filename="llvm..AMDGPU..VReg_1RegClass">VReg_1RegClass</a>)</td></tr>
<tr><th id="6522">6522</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6523">6523</th><td></td></tr>
<tr><th id="6524">6524</th><td>      <a class="local col5 ref" href="#1255NewDstRC" title='NewDstRC' data-ref="1255NewDstRC" data-ref-filename="1255NewDstRC">NewDstRC</a> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</a>(<a class="local col5 ref" href="#1255NewDstRC" title='NewDstRC' data-ref="1255NewDstRC" data-ref-filename="1255NewDstRC">NewDstRC</a>);</td></tr>
<tr><th id="6525">6525</th><td>      <b>if</b> (!<a class="local col5 ref" href="#1255NewDstRC" title='NewDstRC' data-ref="1255NewDstRC" data-ref-filename="1255NewDstRC">NewDstRC</a>)</td></tr>
<tr><th id="6526">6526</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6527">6527</th><td>    }</td></tr>
<tr><th id="6528">6528</th><td></td></tr>
<tr><th id="6529">6529</th><td>    <b>return</b> <a class="local col5 ref" href="#1255NewDstRC" title='NewDstRC' data-ref="1255NewDstRC" data-ref-filename="1255NewDstRC">NewDstRC</a>;</td></tr>
<tr><th id="6530">6530</th><td>  }</td></tr>
<tr><th id="6531">6531</th><td>  <b>default</b>:</td></tr>
<tr><th id="6532">6532</th><td>    <b>return</b> <a class="local col5 ref" href="#1255NewDstRC" title='NewDstRC' data-ref="1255NewDstRC" data-ref-filename="1255NewDstRC">NewDstRC</a>;</td></tr>
<tr><th id="6533">6533</th><td>  }</td></tr>
<tr><th id="6534">6534</th><td>}</td></tr>
<tr><th id="6535">6535</th><td></td></tr>
<tr><th id="6536">6536</th><td><i>// Find the one SGPR operand we are allowed to use.</i></td></tr>
<tr><th id="6537">6537</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi" title='llvm::SIInstrInfo::findUsedSGPR' data-ref="_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi" data-ref-filename="_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi">findUsedSGPR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1257MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1257MI" data-ref-filename="1257MI">MI</dfn>,</td></tr>
<tr><th id="6538">6538</th><td>                                   <em>int</em> <dfn class="local col8 decl" id="1258OpIndices" title='OpIndices' data-type='int *' data-ref="1258OpIndices" data-ref-filename="1258OpIndices">OpIndices</dfn>[<var>3</var>]) <em>const</em> {</td></tr>
<tr><th id="6539">6539</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="1259Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="1259Desc" data-ref-filename="1259Desc">Desc</dfn> = <a class="local col7 ref" href="#1257MI" title='MI' data-ref="1257MI" data-ref-filename="1257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="6540">6540</th><td></td></tr>
<tr><th id="6541">6541</th><td>  <i>// Find the one SGPR operand we are allowed to use.</i></td></tr>
<tr><th id="6542">6542</th><td><i>  //</i></td></tr>
<tr><th id="6543">6543</th><td><i>  // First we need to consider the instruction's operand requirements before</i></td></tr>
<tr><th id="6544">6544</th><td><i>  // legalizing. Some operands are required to be SGPRs, such as implicit uses</i></td></tr>
<tr><th id="6545">6545</th><td><i>  // of VCC, but we are still bound by the constant bus requirement to only use</i></td></tr>
<tr><th id="6546">6546</th><td><i>  // one.</i></td></tr>
<tr><th id="6547">6547</th><td><i>  //</i></td></tr>
<tr><th id="6548">6548</th><td><i>  // If the operand's class is an SGPR, we can never move it.</i></td></tr>
<tr><th id="6549">6549</th><td></td></tr>
<tr><th id="6550">6550</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1260SGPRReg" title='SGPRReg' data-type='llvm::Register' data-ref="1260SGPRReg" data-ref-filename="1260SGPRReg">SGPRReg</dfn> = <a class="tu ref fn" href="#_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE" title='findImplicitSGPRRead' data-use='c' data-ref="_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE" data-ref-filename="_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE">findImplicitSGPRRead</a>(<a class="local col7 ref" href="#1257MI" title='MI' data-ref="1257MI" data-ref-filename="1257MI">MI</a>);</td></tr>
<tr><th id="6551">6551</th><td>  <b>if</b> (<a class="local col0 ref" href="#1260SGPRReg" title='SGPRReg' data-ref="1260SGPRReg" data-ref-filename="1260SGPRReg">SGPRReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>)</td></tr>
<tr><th id="6552">6552</th><td>    <b>return</b> <a class="local col0 ref" href="#1260SGPRReg" title='SGPRReg' data-ref="1260SGPRReg" data-ref-filename="1260SGPRReg">SGPRReg</a>;</td></tr>
<tr><th id="6553">6553</th><td></td></tr>
<tr><th id="6554">6554</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1261UsedSGPRs" title='UsedSGPRs' data-type='llvm::Register [3]' data-ref="1261UsedSGPRs" data-ref-filename="1261UsedSGPRs">UsedSGPRs</dfn>[<var>3</var>] = { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a> };</td></tr>
<tr><th id="6555">6555</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="1262MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1262MRI" data-ref-filename="1262MRI">MRI</dfn> = <a class="local col7 ref" href="#1257MI" title='MI' data-ref="1257MI" data-ref-filename="1257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="6556">6556</th><td></td></tr>
<tr><th id="6557">6557</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="1263i" title='i' data-type='unsigned int' data-ref="1263i" data-ref-filename="1263i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#1263i" title='i' data-ref="1263i" data-ref-filename="1263i">i</a> &lt; <var>3</var>; ++<a class="local col3 ref" href="#1263i" title='i' data-ref="1263i" data-ref-filename="1263i">i</a>) {</td></tr>
<tr><th id="6558">6558</th><td>    <em>int</em> <dfn class="local col4 decl" id="1264Idx" title='Idx' data-type='int' data-ref="1264Idx" data-ref-filename="1264Idx">Idx</dfn> = <a class="local col8 ref" href="#1258OpIndices" title='OpIndices' data-ref="1258OpIndices" data-ref-filename="1258OpIndices">OpIndices</a>[<a class="local col3 ref" href="#1263i" title='i' data-ref="1263i" data-ref-filename="1263i">i</a>];</td></tr>
<tr><th id="6559">6559</th><td>    <b>if</b> (<a class="local col4 ref" href="#1264Idx" title='Idx' data-ref="1264Idx" data-ref-filename="1264Idx">Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="6560">6560</th><td>      <b>break</b>;</td></tr>
<tr><th id="6561">6561</th><td></td></tr>
<tr><th id="6562">6562</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1265MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1265MO" data-ref-filename="1265MO">MO</dfn> = <a class="local col7 ref" href="#1257MI" title='MI' data-ref="1257MI" data-ref-filename="1257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#1264Idx" title='Idx' data-ref="1264Idx" data-ref-filename="1264Idx">Idx</a>);</td></tr>
<tr><th id="6563">6563</th><td>    <b>if</b> (!<a class="local col5 ref" href="#1265MO" title='MO' data-ref="1265MO" data-ref-filename="1265MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="6564">6564</th><td>      <b>continue</b>;</td></tr>
<tr><th id="6565">6565</th><td></td></tr>
<tr><th id="6566">6566</th><td>    <i>// Is this operand statically required to be an SGPR based on the operand</i></td></tr>
<tr><th id="6567">6567</th><td><i>    // constraints?</i></td></tr>
<tr><th id="6568">6568</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="1266OpRC" title='OpRC' data-type='const llvm::TargetRegisterClass *' data-ref="1266OpRC" data-ref-filename="1266OpRC">OpRC</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#1259Desc" title='Desc' data-ref="1259Desc" data-ref-filename="1259Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col4 ref" href="#1264Idx" title='Idx' data-ref="1264Idx" data-ref-filename="1264Idx">Idx</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a>);</td></tr>
<tr><th id="6569">6569</th><td>    <em>bool</em> <dfn class="local col7 decl" id="1267IsRequiredSGPR" title='IsRequiredSGPR' data-type='bool' data-ref="1267IsRequiredSGPR" data-ref-filename="1267IsRequiredSGPR">IsRequiredSGPR</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col6 ref" href="#1266OpRC" title='OpRC' data-ref="1266OpRC" data-ref-filename="1266OpRC">OpRC</a>);</td></tr>
<tr><th id="6570">6570</th><td>    <b>if</b> (<a class="local col7 ref" href="#1267IsRequiredSGPR" title='IsRequiredSGPR' data-ref="1267IsRequiredSGPR" data-ref-filename="1267IsRequiredSGPR">IsRequiredSGPR</a>)</td></tr>
<tr><th id="6571">6571</th><td>      <b>return</b> <a class="local col5 ref" href="#1265MO" title='MO' data-ref="1265MO" data-ref-filename="1265MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="6572">6572</th><td></td></tr>
<tr><th id="6573">6573</th><td>    <i>// If this could be a VGPR or an SGPR, Check the dynamic register class.</i></td></tr>
<tr><th id="6574">6574</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1268Reg" title='Reg' data-type='llvm::Register' data-ref="1268Reg" data-ref-filename="1268Reg">Reg</dfn> = <a class="local col5 ref" href="#1265MO" title='MO' data-ref="1265MO" data-ref-filename="1265MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="6575">6575</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="1269RegRC" title='RegRC' data-type='const llvm::TargetRegisterClass *' data-ref="1269RegRC" data-ref-filename="1269RegRC">RegRC</dfn> = <a class="local col2 ref" href="#1262MRI" title='MRI' data-ref="1262MRI" data-ref-filename="1262MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1268Reg" title='Reg' data-ref="1268Reg" data-ref-filename="1268Reg">Reg</a>);</td></tr>
<tr><th id="6576">6576</th><td>    <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col9 ref" href="#1269RegRC" title='RegRC' data-ref="1269RegRC" data-ref-filename="1269RegRC">RegRC</a>))</td></tr>
<tr><th id="6577">6577</th><td>      <a class="local col1 ref" href="#1261UsedSGPRs" title='UsedSGPRs' data-ref="1261UsedSGPRs" data-ref-filename="1261UsedSGPRs">UsedSGPRs</a>[<a class="local col3 ref" href="#1263i" title='i' data-ref="1263i" data-ref-filename="1263i">i</a>] <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col8 ref" href="#1268Reg" title='Reg' data-ref="1268Reg" data-ref-filename="1268Reg">Reg</a>;</td></tr>
<tr><th id="6578">6578</th><td>  }</td></tr>
<tr><th id="6579">6579</th><td></td></tr>
<tr><th id="6580">6580</th><td>  <i>// We don't have a required SGPR operand, so we have a bit more freedom in</i></td></tr>
<tr><th id="6581">6581</th><td><i>  // selecting operands to move.</i></td></tr>
<tr><th id="6582">6582</th><td><i></i></td></tr>
<tr><th id="6583">6583</th><td><i>  // Try to select the most used SGPR. If an SGPR is equal to one of the</i></td></tr>
<tr><th id="6584">6584</th><td><i>  // others, we choose that.</i></td></tr>
<tr><th id="6585">6585</th><td><i>  //</i></td></tr>
<tr><th id="6586">6586</th><td><i>  // e.g.</i></td></tr>
<tr><th id="6587">6587</th><td><i>  // V_FMA_F32 v0, s0, s0, s0 -&gt; No moves</i></td></tr>
<tr><th id="6588">6588</th><td><i>  // V_FMA_F32 v0, s0, s1, s0 -&gt; Move s1</i></td></tr>
<tr><th id="6589">6589</th><td><i></i></td></tr>
<tr><th id="6590">6590</th><td><i>  // TODO: If some of the operands are 64-bit SGPRs and some 32, we should</i></td></tr>
<tr><th id="6591">6591</th><td><i>  // prefer those.</i></td></tr>
<tr><th id="6592">6592</th><td></td></tr>
<tr><th id="6593">6593</th><td>  <b>if</b> (<a class="local col1 ref" href="#1261UsedSGPRs" title='UsedSGPRs' data-ref="1261UsedSGPRs" data-ref-filename="1261UsedSGPRs">UsedSGPRs</a>[<var>0</var>] <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="6594">6594</th><td>    <b>if</b> (<a class="local col1 ref" href="#1261UsedSGPRs" title='UsedSGPRs' data-ref="1261UsedSGPRs" data-ref-filename="1261UsedSGPRs">UsedSGPRs</a>[<var>0</var>] <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#1261UsedSGPRs" title='UsedSGPRs' data-ref="1261UsedSGPRs" data-ref-filename="1261UsedSGPRs">UsedSGPRs</a>[<var>1</var>] || <a class="local col1 ref" href="#1261UsedSGPRs" title='UsedSGPRs' data-ref="1261UsedSGPRs" data-ref-filename="1261UsedSGPRs">UsedSGPRs</a>[<var>0</var>] <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#1261UsedSGPRs" title='UsedSGPRs' data-ref="1261UsedSGPRs" data-ref-filename="1261UsedSGPRs">UsedSGPRs</a>[<var>2</var>])</td></tr>
<tr><th id="6595">6595</th><td>      <a class="local col0 ref" href="#1260SGPRReg" title='SGPRReg' data-ref="1260SGPRReg" data-ref-filename="1260SGPRReg">SGPRReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col1 ref" href="#1261UsedSGPRs" title='UsedSGPRs' data-ref="1261UsedSGPRs" data-ref-filename="1261UsedSGPRs">UsedSGPRs</a>[<var>0</var>];</td></tr>
<tr><th id="6596">6596</th><td>  }</td></tr>
<tr><th id="6597">6597</th><td></td></tr>
<tr><th id="6598">6598</th><td>  <b>if</b> (<a class="local col0 ref" href="#1260SGPRReg" title='SGPRReg' data-ref="1260SGPRReg" data-ref-filename="1260SGPRReg">SGPRReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a> &amp;&amp; <a class="local col1 ref" href="#1261UsedSGPRs" title='UsedSGPRs' data-ref="1261UsedSGPRs" data-ref-filename="1261UsedSGPRs">UsedSGPRs</a>[<var>1</var>] <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="6599">6599</th><td>    <b>if</b> (<a class="local col1 ref" href="#1261UsedSGPRs" title='UsedSGPRs' data-ref="1261UsedSGPRs" data-ref-filename="1261UsedSGPRs">UsedSGPRs</a>[<var>1</var>] <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#1261UsedSGPRs" title='UsedSGPRs' data-ref="1261UsedSGPRs" data-ref-filename="1261UsedSGPRs">UsedSGPRs</a>[<var>2</var>])</td></tr>
<tr><th id="6600">6600</th><td>      <a class="local col0 ref" href="#1260SGPRReg" title='SGPRReg' data-ref="1260SGPRReg" data-ref-filename="1260SGPRReg">SGPRReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col1 ref" href="#1261UsedSGPRs" title='UsedSGPRs' data-ref="1261UsedSGPRs" data-ref-filename="1261UsedSGPRs">UsedSGPRs</a>[<var>1</var>];</td></tr>
<tr><th id="6601">6601</th><td>  }</td></tr>
<tr><th id="6602">6602</th><td></td></tr>
<tr><th id="6603">6603</th><td>  <b>return</b> <a class="local col0 ref" href="#1260SGPRReg" title='SGPRReg' data-ref="1260SGPRReg" data-ref-filename="1260SGPRReg">SGPRReg</a>;</td></tr>
<tr><th id="6604">6604</th><td>}</td></tr>
<tr><th id="6605">6605</th><td></td></tr>
<tr><th id="6606">6606</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1270MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1270MI" data-ref-filename="1270MI">MI</dfn>,</td></tr>
<tr><th id="6607">6607</th><td>                                             <em>unsigned</em> <dfn class="local col1 decl" id="1271OperandName" title='OperandName' data-type='unsigned int' data-ref="1271OperandName" data-ref-filename="1271OperandName">OperandName</dfn>) <em>const</em> {</td></tr>
<tr><th id="6608">6608</th><td>  <em>int</em> <dfn class="local col2 decl" id="1272Idx" title='Idx' data-type='int' data-ref="1272Idx" data-ref-filename="1272Idx">Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col0 ref" href="#1270MI" title='MI' data-ref="1270MI" data-ref-filename="1270MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col1 ref" href="#1271OperandName" title='OperandName' data-ref="1271OperandName" data-ref-filename="1271OperandName">OperandName</a>);</td></tr>
<tr><th id="6609">6609</th><td>  <b>if</b> (<a class="local col2 ref" href="#1272Idx" title='Idx' data-ref="1272Idx" data-ref-filename="1272Idx">Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="6610">6610</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6611">6611</th><td></td></tr>
<tr><th id="6612">6612</th><td>  <b>return</b> &amp;<a class="local col0 ref" href="#1270MI" title='MI' data-ref="1270MI" data-ref-filename="1270MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#1272Idx" title='Idx' data-ref="1272Idx" data-ref-filename="1272Idx">Idx</a>);</td></tr>
<tr><th id="6613">6613</th><td>}</td></tr>
<tr><th id="6614">6614</th><td></td></tr>
<tr><th id="6615">6615</th><td><a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" title='llvm::SIInstrInfo::getDefaultRsrcDataFormat' data-ref="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" data-ref-filename="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv">getDefaultRsrcDataFormat</dfn>() <em>const</em> {</td></tr>
<tr><th id="6616">6616</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::GFX10" title='llvm::AMDGPUSubtarget::GFX10' data-ref="llvm::AMDGPUSubtarget::GFX10" data-ref-filename="llvm..AMDGPUSubtarget..GFX10">GFX10</a>) {</td></tr>
<tr><th id="6617">6617</th><td>    <b>return</b> (<var>22ULL</var> &lt;&lt; <var>44</var>) | <i>// IMG_FORMAT_32_FLOAT</i></td></tr>
<tr><th id="6618">6618</th><td>           (<var>1ULL</var> &lt;&lt; <var>56</var>) | <i>// RESOURCE_LEVEL = 1</i></td></tr>
<tr><th id="6619">6619</th><td>           (<var>3ULL</var> &lt;&lt; <var>60</var>); <i>// OOB_SELECT = 3</i></td></tr>
<tr><th id="6620">6620</th><td>  }</td></tr>
<tr><th id="6621">6621</th><td></td></tr>
<tr><th id="6622">6622</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="1273RsrcDataFormat" title='RsrcDataFormat' data-type='uint64_t' data-ref="1273RsrcDataFormat" data-ref-filename="1273RsrcDataFormat">RsrcDataFormat</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#llvm::AMDGPU::RSRC_DATA_FORMAT" title='llvm::AMDGPU::RSRC_DATA_FORMAT' data-ref="llvm::AMDGPU::RSRC_DATA_FORMAT" data-ref-filename="llvm..AMDGPU..RSRC_DATA_FORMAT">RSRC_DATA_FORMAT</a>;</td></tr>
<tr><th id="6623">6623</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget10isAmdHsaOSEv" title='llvm::AMDGPUSubtarget::isAmdHsaOS' data-ref="_ZNK4llvm15AMDGPUSubtarget10isAmdHsaOSEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget10isAmdHsaOSEv">isAmdHsaOS</a>()) {</td></tr>
<tr><th id="6624">6624</th><td>    <i>// Set ATC = 1. GFX9 doesn't have this bit.</i></td></tr>
<tr><th id="6625">6625</th><td>    <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS" data-ref-filename="llvm..AMDGPUSubtarget..VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>)</td></tr>
<tr><th id="6626">6626</th><td>      <a class="local col3 ref" href="#1273RsrcDataFormat" title='RsrcDataFormat' data-ref="1273RsrcDataFormat" data-ref-filename="1273RsrcDataFormat">RsrcDataFormat</a> |= (<var>1ULL</var> &lt;&lt; <var>56</var>);</td></tr>
<tr><th id="6627">6627</th><td></td></tr>
<tr><th id="6628">6628</th><td>    <i>// Set MTYPE = 2 (MTYPE_UC = uncached). GFX9 doesn't have this.</i></td></tr>
<tr><th id="6629">6629</th><td><i>    // BTW, it disables TC L2 and therefore decreases performance.</i></td></tr>
<tr><th id="6630">6630</th><td>    <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() == <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS" data-ref-filename="llvm..AMDGPUSubtarget..VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>)</td></tr>
<tr><th id="6631">6631</th><td>      <a class="local col3 ref" href="#1273RsrcDataFormat" title='RsrcDataFormat' data-ref="1273RsrcDataFormat" data-ref-filename="1273RsrcDataFormat">RsrcDataFormat</a> |= (<var>2ULL</var> &lt;&lt; <var>59</var>);</td></tr>
<tr><th id="6632">6632</th><td>  }</td></tr>
<tr><th id="6633">6633</th><td></td></tr>
<tr><th id="6634">6634</th><td>  <b>return</b> <a class="local col3 ref" href="#1273RsrcDataFormat" title='RsrcDataFormat' data-ref="1273RsrcDataFormat" data-ref-filename="1273RsrcDataFormat">RsrcDataFormat</a>;</td></tr>
<tr><th id="6635">6635</th><td>}</td></tr>
<tr><th id="6636">6636</th><td></td></tr>
<tr><th id="6637">6637</th><td><a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev" title='llvm::SIInstrInfo::getScratchRsrcWords23' data-ref="_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev" data-ref-filename="_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev">getScratchRsrcWords23</dfn>() <em>const</em> {</td></tr>
<tr><th id="6638">6638</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="1274Rsrc23" title='Rsrc23' data-type='uint64_t' data-ref="1274Rsrc23" data-ref-filename="1274Rsrc23">Rsrc23</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" title='llvm::SIInstrInfo::getDefaultRsrcDataFormat' data-ref="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" data-ref-filename="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv">getDefaultRsrcDataFormat</a>() |</td></tr>
<tr><th id="6639">6639</th><td>                    <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#llvm::AMDGPU::RSRC_TID_ENABLE" title='llvm::AMDGPU::RSRC_TID_ENABLE' data-ref="llvm::AMDGPU::RSRC_TID_ENABLE" data-ref-filename="llvm..AMDGPU..RSRC_TID_ENABLE">RSRC_TID_ENABLE</a> |</td></tr>
<tr><th id="6640">6640</th><td>                    <var>0xffffffff</var>; <i>// Size;</i></td></tr>
<tr><th id="6641">6641</th><td></td></tr>
<tr><th id="6642">6642</th><td>  <i>// GFX9 doesn't have ELEMENT_SIZE.</i></td></tr>
<tr><th id="6643">6643</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS" data-ref-filename="llvm..AMDGPUSubtarget..VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>) {</td></tr>
<tr><th id="6644">6644</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="1275EltSizeValue" title='EltSizeValue' data-type='uint64_t' data-ref="1275EltSizeValue" data-ref-filename="1275EltSizeValue">EltSizeValue</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej" data-ref-filename="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEb" title='llvm::GCNSubtarget::getMaxPrivateElementSize' data-ref="_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEb" data-ref-filename="_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEb">getMaxPrivateElementSize</a>(<b>true</b>)) - <var>1</var>;</td></tr>
<tr><th id="6645">6645</th><td>    <a class="local col4 ref" href="#1274Rsrc23" title='Rsrc23' data-ref="1274Rsrc23" data-ref-filename="1274Rsrc23">Rsrc23</a> |= <a class="local col5 ref" href="#1275EltSizeValue" title='EltSizeValue' data-ref="1275EltSizeValue" data-ref-filename="1275EltSizeValue">EltSizeValue</a> &lt;&lt; <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT" title='llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT' data-ref="llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT" data-ref-filename="llvm..AMDGPU..RSRC_ELEMENT_SIZE_SHIFT">RSRC_ELEMENT_SIZE_SHIFT</a>;</td></tr>
<tr><th id="6646">6646</th><td>  }</td></tr>
<tr><th id="6647">6647</th><td></td></tr>
<tr><th id="6648">6648</th><td>  <i>// IndexStride = 64 / 32.</i></td></tr>
<tr><th id="6649">6649</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="1276IndexStride" title='IndexStride' data-type='uint64_t' data-ref="1276IndexStride" data-ref-filename="1276IndexStride">IndexStride</dfn> = <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>() == <var>64</var> ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="6650">6650</th><td>  <a class="local col4 ref" href="#1274Rsrc23" title='Rsrc23' data-ref="1274Rsrc23" data-ref-filename="1274Rsrc23">Rsrc23</a> |= <a class="local col6 ref" href="#1276IndexStride" title='IndexStride' data-ref="1276IndexStride" data-ref-filename="1276IndexStride">IndexStride</a> &lt;&lt; <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT" title='llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT' data-ref="llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT" data-ref-filename="llvm..AMDGPU..RSRC_INDEX_STRIDE_SHIFT">RSRC_INDEX_STRIDE_SHIFT</a>;</td></tr>
<tr><th id="6651">6651</th><td></td></tr>
<tr><th id="6652">6652</th><td>  <i>// If TID_ENABLE is set, DATA_FORMAT specifies stride bits [14:17].</i></td></tr>
<tr><th id="6653">6653</th><td><i>  // Clear them unless we want a huge stride.</i></td></tr>
<tr><th id="6654">6654</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS" data-ref-filename="llvm..AMDGPUSubtarget..VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a> &amp;&amp;</td></tr>
<tr><th id="6655">6655</th><td>      <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::GFX9" title='llvm::AMDGPUSubtarget::GFX9' data-ref="llvm::AMDGPUSubtarget::GFX9" data-ref-filename="llvm..AMDGPUSubtarget..GFX9">GFX9</a>)</td></tr>
<tr><th id="6656">6656</th><td>    <a class="local col4 ref" href="#1274Rsrc23" title='Rsrc23' data-ref="1274Rsrc23" data-ref-filename="1274Rsrc23">Rsrc23</a> &amp;= ~<span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#llvm::AMDGPU::RSRC_DATA_FORMAT" title='llvm::AMDGPU::RSRC_DATA_FORMAT' data-ref="llvm::AMDGPU::RSRC_DATA_FORMAT" data-ref-filename="llvm..AMDGPU..RSRC_DATA_FORMAT">RSRC_DATA_FORMAT</a>;</td></tr>
<tr><th id="6657">6657</th><td></td></tr>
<tr><th id="6658">6658</th><td>  <b>return</b> <a class="local col4 ref" href="#1274Rsrc23" title='Rsrc23' data-ref="1274Rsrc23" data-ref-filename="1274Rsrc23">Rsrc23</a>;</td></tr>
<tr><th id="6659">6659</th><td>}</td></tr>
<tr><th id="6660">6660</th><td></td></tr>
<tr><th id="6661">6661</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isLowLatencyInstruction' data-ref="_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE">isLowLatencyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1277MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1277MI" data-ref-filename="1277MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="6662">6662</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1278Opc" title='Opc' data-type='unsigned int' data-ref="1278Opc" data-ref-filename="1278Opc">Opc</dfn> = <a class="local col7 ref" href="#1277MI" title='MI' data-ref="1277MI" data-ref-filename="1277MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="6663">6663</th><td></td></tr>
<tr><th id="6664">6664</th><td>  <b>return</b> <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isSMRDEt" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZNK4llvm11SIInstrInfo6isSMRDEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isSMRDEt">isSMRD</a>(<a class="local col8 ref" href="#1278Opc" title='Opc' data-ref="1278Opc" data-ref-filename="1278Opc">Opc</a>);</td></tr>
<tr><th id="6665">6665</th><td>}</td></tr>
<tr><th id="6666">6666</th><td></td></tr>
<tr><th id="6667">6667</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo16isHighLatencyDefEi" title='llvm::SIInstrInfo::isHighLatencyDef' data-ref="_ZNK4llvm11SIInstrInfo16isHighLatencyDefEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16isHighLatencyDefEi">isHighLatencyDef</dfn>(<em>int</em> <dfn class="local col9 decl" id="1279Opc" title='Opc' data-type='int' data-ref="1279Opc" data-ref-filename="1279Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="6668">6668</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#1279Opc" title='Opc' data-ref="1279Opc" data-ref-filename="1279Opc">Opc</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv" data-ref-filename="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() &amp;&amp;</td></tr>
<tr><th id="6669">6669</th><td>         (<a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo7isMUBUFEt" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMUBUFEt" data-ref-filename="_ZNK4llvm11SIInstrInfo7isMUBUFEt">isMUBUF</a>(<a class="local col9 ref" href="#1279Opc" title='Opc' data-ref="1279Opc" data-ref-filename="1279Opc">Opc</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo7isMTBUFEt" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMTBUFEt" data-ref-filename="_ZNK4llvm11SIInstrInfo7isMTBUFEt">isMTBUF</a>(<a class="local col9 ref" href="#1279Opc" title='Opc' data-ref="1279Opc" data-ref-filename="1279Opc">Opc</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isMIMGEt" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZNK4llvm11SIInstrInfo6isMIMGEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isMIMGEt">isMIMG</a>(<a class="local col9 ref" href="#1279Opc" title='Opc' data-ref="1279Opc" data-ref-filename="1279Opc">Opc</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isFLATEt" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZNK4llvm11SIInstrInfo6isFLATEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isFLATEt">isFLAT</a>(<a class="local col9 ref" href="#1279Opc" title='Opc' data-ref="1279Opc" data-ref-filename="1279Opc">Opc</a>));</td></tr>
<tr><th id="6670">6670</th><td>}</td></tr>
<tr><th id="6671">6671</th><td></td></tr>
<tr><th id="6672">6672</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isStackAccess' data-ref="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi">isStackAccess</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1280MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1280MI" data-ref-filename="1280MI">MI</dfn>,</td></tr>
<tr><th id="6673">6673</th><td>                                    <em>int</em> &amp;<dfn class="local col1 decl" id="1281FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1281FrameIndex" data-ref-filename="1281FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="6674">6674</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="1282Addr" title='Addr' data-type='const llvm::MachineOperand *' data-ref="1282Addr" data-ref-filename="1282Addr">Addr</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col0 ref" href="#1280MI" title='MI' data-ref="1280MI" data-ref-filename="1280MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vaddr" title='llvm::AMDGPU::OpName::vaddr' data-ref="llvm::AMDGPU::OpName::vaddr" data-ref-filename="llvm..AMDGPU..OpName..vaddr">vaddr</a>);</td></tr>
<tr><th id="6675">6675</th><td>  <b>if</b> (!<a class="local col2 ref" href="#1282Addr" title='Addr' data-ref="1282Addr" data-ref-filename="1282Addr">Addr</a> || !<a class="local col2 ref" href="#1282Addr" title='Addr' data-ref="1282Addr" data-ref-filename="1282Addr">Addr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="6676">6676</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="6677">6677</th><td></td></tr>
<tr><th id="6678">6678</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MI.memoperands_empty() &amp;&amp;</td></tr>
<tr><th id="6679">6679</th><td>         (*MI.memoperands_begin())-&gt;getAddrSpace() == AMDGPUAS::PRIVATE_ADDRESS);</td></tr>
<tr><th id="6680">6680</th><td></td></tr>
<tr><th id="6681">6681</th><td>  <a class="local col1 ref" href="#1281FrameIndex" title='FrameIndex' data-ref="1281FrameIndex" data-ref-filename="1281FrameIndex">FrameIndex</a> = <a class="local col2 ref" href="#1282Addr" title='Addr' data-ref="1282Addr" data-ref-filename="1282Addr">Addr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="6682">6682</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col0 ref" href="#1280MI" title='MI' data-ref="1280MI" data-ref-filename="1280MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdata" title='llvm::AMDGPU::OpName::vdata' data-ref="llvm::AMDGPU::OpName::vdata" data-ref-filename="llvm..AMDGPU..OpName..vdata">vdata</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="6683">6683</th><td>}</td></tr>
<tr><th id="6684">6684</th><td></td></tr>
<tr><th id="6685">6685</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isSGPRStackAccess' data-ref="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi">isSGPRStackAccess</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1283MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1283MI" data-ref-filename="1283MI">MI</dfn>,</td></tr>
<tr><th id="6686">6686</th><td>                                        <em>int</em> &amp;<dfn class="local col4 decl" id="1284FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1284FrameIndex" data-ref-filename="1284FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="6687">6687</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="1285Addr" title='Addr' data-type='const llvm::MachineOperand *' data-ref="1285Addr" data-ref-filename="1285Addr">Addr</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col3 ref" href="#1283MI" title='MI' data-ref="1283MI" data-ref-filename="1283MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::addr" title='llvm::AMDGPU::OpName::addr' data-ref="llvm::AMDGPU::OpName::addr" data-ref-filename="llvm..AMDGPU..OpName..addr">addr</a>);</td></tr>
<tr><th id="6688">6688</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Addr &amp;&amp; Addr-&gt;isFI());</td></tr>
<tr><th id="6689">6689</th><td>  <a class="local col4 ref" href="#1284FrameIndex" title='FrameIndex' data-ref="1284FrameIndex" data-ref-filename="1284FrameIndex">FrameIndex</a> = <a class="local col5 ref" href="#1285Addr" title='Addr' data-ref="1285Addr" data-ref-filename="1285Addr">Addr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="6690">6690</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col3 ref" href="#1283MI" title='MI' data-ref="1283MI" data-ref-filename="1283MI">MI</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::data" title='llvm::AMDGPU::OpName::data' data-ref="llvm::AMDGPU::OpName::data" data-ref-filename="llvm..AMDGPU..OpName..data">data</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="6691">6691</th><td>}</td></tr>
<tr><th id="6692">6692</th><td></td></tr>
<tr><th id="6693">6693</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm11SIInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm11SIInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1286MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1286MI" data-ref-filename="1286MI">MI</dfn>,</td></tr>
<tr><th id="6694">6694</th><td>                                          <em>int</em> &amp;<dfn class="local col7 decl" id="1287FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1287FrameIndex" data-ref-filename="1287FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="6695">6695</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1286MI" title='MI' data-ref="1286MI" data-ref-filename="1286MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="6696">6696</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="6697">6697</th><td></td></tr>
<tr><th id="6698">6698</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col6 ref" href="#1286MI" title='MI' data-ref="1286MI" data-ref-filename="1286MI">MI</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVGPRSpill' data-ref="_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE">isVGPRSpill</a>(<a class="local col6 ref" href="#1286MI" title='MI' data-ref="1286MI" data-ref-filename="1286MI">MI</a>))</td></tr>
<tr><th id="6699">6699</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isStackAccess' data-ref="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi">isStackAccess</a>(<a class="local col6 ref" href="#1286MI" title='MI' data-ref="1286MI" data-ref-filename="1286MI">MI</a>, <span class='refarg'><a class="local col7 ref" href="#1287FrameIndex" title='FrameIndex' data-ref="1287FrameIndex" data-ref-filename="1287FrameIndex">FrameIndex</a></span>);</td></tr>
<tr><th id="6700">6700</th><td></td></tr>
<tr><th id="6701">6701</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSGPRSpill' data-ref="_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE">isSGPRSpill</a>(<a class="local col6 ref" href="#1286MI" title='MI' data-ref="1286MI" data-ref-filename="1286MI">MI</a>))</td></tr>
<tr><th id="6702">6702</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isSGPRStackAccess' data-ref="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi">isSGPRStackAccess</a>(<a class="local col6 ref" href="#1286MI" title='MI' data-ref="1286MI" data-ref-filename="1286MI">MI</a>, <span class='refarg'><a class="local col7 ref" href="#1287FrameIndex" title='FrameIndex' data-ref="1287FrameIndex" data-ref-filename="1287FrameIndex">FrameIndex</a></span>);</td></tr>
<tr><th id="6703">6703</th><td></td></tr>
<tr><th id="6704">6704</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="6705">6705</th><td>}</td></tr>
<tr><th id="6706">6706</th><td></td></tr>
<tr><th id="6707">6707</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm11SIInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm11SIInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1288MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1288MI" data-ref-filename="1288MI">MI</dfn>,</td></tr>
<tr><th id="6708">6708</th><td>                                         <em>int</em> &amp;<dfn class="local col9 decl" id="1289FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1289FrameIndex" data-ref-filename="1289FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="6709">6709</th><td>  <b>if</b> (!<a class="local col8 ref" href="#1288MI" title='MI' data-ref="1288MI" data-ref-filename="1288MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="6710">6710</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="6711">6711</th><td></td></tr>
<tr><th id="6712">6712</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col8 ref" href="#1288MI" title='MI' data-ref="1288MI" data-ref-filename="1288MI">MI</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVGPRSpill' data-ref="_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE">isVGPRSpill</a>(<a class="local col8 ref" href="#1288MI" title='MI' data-ref="1288MI" data-ref-filename="1288MI">MI</a>))</td></tr>
<tr><th id="6713">6713</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isStackAccess' data-ref="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi">isStackAccess</a>(<a class="local col8 ref" href="#1288MI" title='MI' data-ref="1288MI" data-ref-filename="1288MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#1289FrameIndex" title='FrameIndex' data-ref="1289FrameIndex" data-ref-filename="1289FrameIndex">FrameIndex</a></span>);</td></tr>
<tr><th id="6714">6714</th><td></td></tr>
<tr><th id="6715">6715</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSGPRSpill' data-ref="_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE">isSGPRSpill</a>(<a class="local col8 ref" href="#1288MI" title='MI' data-ref="1288MI" data-ref-filename="1288MI">MI</a>))</td></tr>
<tr><th id="6716">6716</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isSGPRStackAccess' data-ref="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi">isSGPRStackAccess</a>(<a class="local col8 ref" href="#1288MI" title='MI' data-ref="1288MI" data-ref-filename="1288MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#1289FrameIndex" title='FrameIndex' data-ref="1289FrameIndex" data-ref-filename="1289FrameIndex">FrameIndex</a></span>);</td></tr>
<tr><th id="6717">6717</th><td></td></tr>
<tr><th id="6718">6718</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="6719">6719</th><td>}</td></tr>
<tr><th id="6720">6720</th><td></td></tr>
<tr><th id="6721">6721</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstBundleSize' data-ref="_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE">getInstBundleSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1290MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1290MI" data-ref-filename="1290MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="6722">6722</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1291Size" title='Size' data-type='unsigned int' data-ref="1291Size" data-ref-filename="1291Size">Size</dfn> = <var>0</var>;</td></tr>
<tr><th id="6723">6723</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col2 decl" id="1292I" title='I' data-type='MachineBasicBlock::const_instr_iterator' data-ref="1292I" data-ref-filename="1292I">I</dfn> = <a class="local col0 ref" href="#1290MI" title='MI' data-ref="1290MI" data-ref-filename="1290MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="6724">6724</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col3 decl" id="1293E" title='E' data-type='MachineBasicBlock::const_instr_iterator' data-ref="1293E" data-ref-filename="1293E">E</dfn> = <a class="local col0 ref" href="#1290MI" title='MI' data-ref="1290MI" data-ref-filename="1290MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="6725">6725</th><td>  <b>while</b> (<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#1292I" title='I' data-ref="1292I" data-ref-filename="1292I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col3 ref" href="#1293E" title='E' data-ref="1293E" data-ref-filename="1293E">E</a> &amp;&amp; <a class="local col2 ref" href="#1292I" title='I' data-ref="1292I" data-ref-filename="1292I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="6726">6726</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!I-&gt;isBundle() &amp;&amp; <q>"No nested bundle!"</q>);</td></tr>
<tr><th id="6727">6727</th><td>    <a class="local col1 ref" href="#1291Size" title='Size' data-ref="1291Size" data-ref-filename="1291Size">Size</a> += <a class="virtual member fn" href="#_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#1292I" title='I' data-ref="1292I" data-ref-filename="1292I">I</a>);</td></tr>
<tr><th id="6728">6728</th><td>  }</td></tr>
<tr><th id="6729">6729</th><td></td></tr>
<tr><th id="6730">6730</th><td>  <b>return</b> <a class="local col1 ref" href="#1291Size" title='Size' data-ref="1291Size" data-ref-filename="1291Size">Size</a>;</td></tr>
<tr><th id="6731">6731</th><td>}</td></tr>
<tr><th id="6732">6732</th><td></td></tr>
<tr><th id="6733">6733</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1294MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1294MI" data-ref-filename="1294MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="6734">6734</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1295Opc" title='Opc' data-type='unsigned int' data-ref="1295Opc" data-ref-filename="1295Opc">Opc</dfn> = <a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="6735">6735</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="1296Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="1296Desc" data-ref-filename="1296Desc">Desc</dfn> = <a class="member fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo21getMCOpcodeFromPseudoEj" title='llvm::SIInstrInfo::getMCOpcodeFromPseudo' data-ref="_ZNK4llvm11SIInstrInfo21getMCOpcodeFromPseudoEj" data-ref-filename="_ZNK4llvm11SIInstrInfo21getMCOpcodeFromPseudoEj">getMCOpcodeFromPseudo</a>(<a class="local col5 ref" href="#1295Opc" title='Opc' data-ref="1295Opc" data-ref-filename="1295Opc">Opc</a>);</td></tr>
<tr><th id="6736">6736</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1297DescSize" title='DescSize' data-type='unsigned int' data-ref="1297DescSize" data-ref-filename="1297DescSize">DescSize</dfn> = <a class="local col6 ref" href="#1296Desc" title='Desc' data-ref="1296Desc" data-ref-filename="1296Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="6737">6737</th><td></td></tr>
<tr><th id="6738">6738</th><td>  <i>// If we have a definitive size, we can use it. Otherwise we need to inspect</i></td></tr>
<tr><th id="6739">6739</th><td><i>  // the operands to know the size.</i></td></tr>
<tr><th id="6740">6740</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo11isFixedSizeERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFixedSize' data-ref="_ZN4llvm11SIInstrInfo11isFixedSizeERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo11isFixedSizeERKNS_12MachineInstrE">isFixedSize</a>(<a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>)) {</td></tr>
<tr><th id="6741">6741</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="1298Size" title='Size' data-type='unsigned int' data-ref="1298Size" data-ref-filename="1298Size">Size</dfn> = <a class="local col7 ref" href="#1297DescSize" title='DescSize' data-ref="1297DescSize" data-ref-filename="1297DescSize">DescSize</a>;</td></tr>
<tr><th id="6742">6742</th><td></td></tr>
<tr><th id="6743">6743</th><td>    <i>// If we hit the buggy offset, an extra nop will be inserted in MC so</i></td></tr>
<tr><th id="6744">6744</th><td><i>    // estimate the worst case.</i></td></tr>
<tr><th id="6745">6745</th><td>    <b>if</b> (<a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasOffset3fBugEv" title='llvm::GCNSubtarget::hasOffset3fBug' data-ref="_ZNK4llvm12GCNSubtarget14hasOffset3fBugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasOffset3fBugEv">hasOffset3fBug</a>())</td></tr>
<tr><th id="6746">6746</th><td>      <a class="local col8 ref" href="#1298Size" title='Size' data-ref="1298Size" data-ref-filename="1298Size">Size</a> += <var>4</var>;</td></tr>
<tr><th id="6747">6747</th><td></td></tr>
<tr><th id="6748">6748</th><td>    <b>return</b> <a class="local col8 ref" href="#1298Size" title='Size' data-ref="1298Size" data-ref-filename="1298Size">Size</a>;</td></tr>
<tr><th id="6749">6749</th><td>  }</td></tr>
<tr><th id="6750">6750</th><td></td></tr>
<tr><th id="6751">6751</th><td>  <i>// 4-byte instructions may have a 32-bit literal encoded after them. Check</i></td></tr>
<tr><th id="6752">6752</th><td><i>  // operands that coud ever be literals.</i></td></tr>
<tr><th id="6753">6753</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(<a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>) || <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSALU' data-ref="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE">isSALU</a>(<a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>)) {</td></tr>
<tr><th id="6754">6754</th><td>    <em>int</em> <dfn class="local col9 decl" id="1299Src0Idx" title='Src0Idx' data-type='int' data-ref="1299Src0Idx" data-ref-filename="1299Src0Idx">Src0Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#1295Opc" title='Opc' data-ref="1295Opc" data-ref-filename="1295Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="6755">6755</th><td>    <b>if</b> (<a class="local col9 ref" href="#1299Src0Idx" title='Src0Idx' data-ref="1299Src0Idx" data-ref-filename="1299Src0Idx">Src0Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="6756">6756</th><td>      <b>return</b> <a class="local col7 ref" href="#1297DescSize" title='DescSize' data-ref="1297DescSize" data-ref-filename="1297DescSize">DescSize</a>; <i>// No operands.</i></td></tr>
<tr><th id="6757">6757</th><td></td></tr>
<tr><th id="6758">6758</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</a>(<a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#1299Src0Idx" title='Src0Idx' data-ref="1299Src0Idx" data-ref-filename="1299Src0Idx">Src0Idx</a>), <a class="local col6 ref" href="#1296Desc" title='Desc' data-ref="1296Desc" data-ref-filename="1296Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col9 ref" href="#1299Src0Idx" title='Src0Idx' data-ref="1299Src0Idx" data-ref-filename="1299Src0Idx">Src0Idx</a>]))</td></tr>
<tr><th id="6759">6759</th><td>      <b>return</b> <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>) ? <var>12</var> : (<a class="local col7 ref" href="#1297DescSize" title='DescSize' data-ref="1297DescSize" data-ref-filename="1297DescSize">DescSize</a> + <var>4</var>);</td></tr>
<tr><th id="6760">6760</th><td></td></tr>
<tr><th id="6761">6761</th><td>    <em>int</em> <dfn class="local col0 decl" id="1300Src1Idx" title='Src1Idx' data-type='int' data-ref="1300Src1Idx" data-ref-filename="1300Src1Idx">Src1Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#1295Opc" title='Opc' data-ref="1295Opc" data-ref-filename="1295Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>);</td></tr>
<tr><th id="6762">6762</th><td>    <b>if</b> (<a class="local col0 ref" href="#1300Src1Idx" title='Src1Idx' data-ref="1300Src1Idx" data-ref-filename="1300Src1Idx">Src1Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="6763">6763</th><td>      <b>return</b> <a class="local col7 ref" href="#1297DescSize" title='DescSize' data-ref="1297DescSize" data-ref-filename="1297DescSize">DescSize</a>;</td></tr>
<tr><th id="6764">6764</th><td></td></tr>
<tr><th id="6765">6765</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</a>(<a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#1300Src1Idx" title='Src1Idx' data-ref="1300Src1Idx" data-ref-filename="1300Src1Idx">Src1Idx</a>), <a class="local col6 ref" href="#1296Desc" title='Desc' data-ref="1296Desc" data-ref-filename="1296Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col0 ref" href="#1300Src1Idx" title='Src1Idx' data-ref="1300Src1Idx" data-ref-filename="1300Src1Idx">Src1Idx</a>]))</td></tr>
<tr><th id="6766">6766</th><td>      <b>return</b> <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>) ? <var>12</var> : (<a class="local col7 ref" href="#1297DescSize" title='DescSize' data-ref="1297DescSize" data-ref-filename="1297DescSize">DescSize</a> + <var>4</var>);</td></tr>
<tr><th id="6767">6767</th><td></td></tr>
<tr><th id="6768">6768</th><td>    <em>int</em> <dfn class="local col1 decl" id="1301Src2Idx" title='Src2Idx' data-type='int' data-ref="1301Src2Idx" data-ref-filename="1301Src2Idx">Src2Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#1295Opc" title='Opc' data-ref="1295Opc" data-ref-filename="1295Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2" title='llvm::AMDGPU::OpName::src2' data-ref="llvm::AMDGPU::OpName::src2" data-ref-filename="llvm..AMDGPU..OpName..src2">src2</a>);</td></tr>
<tr><th id="6769">6769</th><td>    <b>if</b> (<a class="local col1 ref" href="#1301Src2Idx" title='Src2Idx' data-ref="1301Src2Idx" data-ref-filename="1301Src2Idx">Src2Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="6770">6770</th><td>      <b>return</b> <a class="local col7 ref" href="#1297DescSize" title='DescSize' data-ref="1297DescSize" data-ref-filename="1297DescSize">DescSize</a>;</td></tr>
<tr><th id="6771">6771</th><td></td></tr>
<tr><th id="6772">6772</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</a>(<a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#1301Src2Idx" title='Src2Idx' data-ref="1301Src2Idx" data-ref-filename="1301Src2Idx">Src2Idx</a>), <a class="local col6 ref" href="#1296Desc" title='Desc' data-ref="1296Desc" data-ref-filename="1296Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col1 ref" href="#1301Src2Idx" title='Src2Idx' data-ref="1301Src2Idx" data-ref-filename="1301Src2Idx">Src2Idx</a>]))</td></tr>
<tr><th id="6773">6773</th><td>      <b>return</b> <a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>) ? <var>12</var> : (<a class="local col7 ref" href="#1297DescSize" title='DescSize' data-ref="1297DescSize" data-ref-filename="1297DescSize">DescSize</a> + <var>4</var>);</td></tr>
<tr><th id="6774">6774</th><td></td></tr>
<tr><th id="6775">6775</th><td>    <b>return</b> <a class="local col7 ref" href="#1297DescSize" title='DescSize' data-ref="1297DescSize" data-ref-filename="1297DescSize">DescSize</a>;</td></tr>
<tr><th id="6776">6776</th><td>  }</td></tr>
<tr><th id="6777">6777</th><td></td></tr>
<tr><th id="6778">6778</th><td>  <i>// Check whether we have extra NSA words.</i></td></tr>
<tr><th id="6779">6779</th><td>  <b>if</b> (<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>)) {</td></tr>
<tr><th id="6780">6780</th><td>    <em>int</em> <dfn class="local col2 decl" id="1302VAddr0Idx" title='VAddr0Idx' data-type='int' data-ref="1302VAddr0Idx" data-ref-filename="1302VAddr0Idx">VAddr0Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#1295Opc" title='Opc' data-ref="1295Opc" data-ref-filename="1295Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vaddr0" title='llvm::AMDGPU::OpName::vaddr0' data-ref="llvm::AMDGPU::OpName::vaddr0" data-ref-filename="llvm..AMDGPU..OpName..vaddr0">vaddr0</a>);</td></tr>
<tr><th id="6781">6781</th><td>    <b>if</b> (<a class="local col2 ref" href="#1302VAddr0Idx" title='VAddr0Idx' data-ref="1302VAddr0Idx" data-ref-filename="1302VAddr0Idx">VAddr0Idx</a> &lt; <var>0</var>)</td></tr>
<tr><th id="6782">6782</th><td>      <b>return</b> <var>8</var>;</td></tr>
<tr><th id="6783">6783</th><td></td></tr>
<tr><th id="6784">6784</th><td>    <em>int</em> <dfn class="local col3 decl" id="1303RSrcIdx" title='RSrcIdx' data-type='int' data-ref="1303RSrcIdx" data-ref-filename="1303RSrcIdx">RSrcIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#1295Opc" title='Opc' data-ref="1295Opc" data-ref-filename="1295Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::srsrc" title='llvm::AMDGPU::OpName::srsrc' data-ref="llvm::AMDGPU::OpName::srsrc" data-ref-filename="llvm..AMDGPU..OpName..srsrc">srsrc</a>);</td></tr>
<tr><th id="6785">6785</th><td>    <b>return</b> <var>8</var> + <var>4</var> * ((<a class="local col3 ref" href="#1303RSrcIdx" title='RSrcIdx' data-ref="1303RSrcIdx" data-ref-filename="1303RSrcIdx">RSrcIdx</a> - <a class="local col2 ref" href="#1302VAddr0Idx" title='VAddr0Idx' data-ref="1302VAddr0Idx" data-ref-filename="1302VAddr0Idx">VAddr0Idx</a> + <var>2</var>) / <var>4</var>);</td></tr>
<tr><th id="6786">6786</th><td>  }</td></tr>
<tr><th id="6787">6787</th><td></td></tr>
<tr><th id="6788">6788</th><td>  <b>switch</b> (<a class="local col5 ref" href="#1295Opc" title='Opc' data-ref="1295Opc" data-ref-filename="1295Opc">Opc</a>) {</td></tr>
<tr><th id="6789">6789</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..IMPLICIT_DEF">IMPLICIT_DEF</a>:</td></tr>
<tr><th id="6790">6790</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#40" title='llvm::TargetOpcode::KILL' data-ref="llvm::TargetOpcode::KILL" data-ref-filename="llvm..TargetOpcode..KILL">KILL</a>:</td></tr>
<tr><th id="6791">6791</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE" data-ref-filename="llvm..TargetOpcode..DBG_VALUE">DBG_VALUE</a>:</td></tr>
<tr><th id="6792">6792</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#33" title='llvm::TargetOpcode::EH_LABEL' data-ref="llvm::TargetOpcode::EH_LABEL" data-ref-filename="llvm..TargetOpcode..EH_LABEL">EH_LABEL</a>:</td></tr>
<tr><th id="6793">6793</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="6794">6794</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#107" title='llvm::TargetOpcode::BUNDLE' data-ref="llvm::TargetOpcode::BUNDLE" data-ref-filename="llvm..TargetOpcode..BUNDLE">BUNDLE</a>:</td></tr>
<tr><th id="6795">6795</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstBundleSize' data-ref="_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE">getInstBundleSize</a>(<a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>);</td></tr>
<tr><th id="6796">6796</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#30" title='llvm::TargetOpcode::INLINEASM' data-ref="llvm::TargetOpcode::INLINEASM" data-ref-filename="llvm..TargetOpcode..INLINEASM">INLINEASM</a>:</td></tr>
<tr><th id="6797">6797</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#31" title='llvm::TargetOpcode::INLINEASM_BR' data-ref="llvm::TargetOpcode::INLINEASM_BR" data-ref-filename="llvm..TargetOpcode..INLINEASM_BR">INLINEASM_BR</a>: {</td></tr>
<tr><th id="6798">6798</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="1304MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="1304MF" data-ref-filename="1304MF">MF</dfn> = <a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="6799">6799</th><td>    <em>const</em> <em>char</em> *<dfn class="local col5 decl" id="1305AsmStr" title='AsmStr' data-type='const char *' data-ref="1305AsmStr" data-ref-filename="1305AsmStr">AsmStr</dfn> = <a class="local col4 ref" href="#1294MI" title='MI' data-ref="1294MI" data-ref-filename="1294MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv" data-ref-filename="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>();</td></tr>
<tr><th id="6800">6800</th><td>    <b>return</b> <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" title='llvm::TargetInstrInfo::getInlineAsmLength' data-ref="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" data-ref-filename="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE">getInlineAsmLength</a>(<a class="local col5 ref" href="#1305AsmStr" title='AsmStr' data-ref="1305AsmStr" data-ref-filename="1305AsmStr">AsmStr</a>, *<a class="local col4 ref" href="#1304MF" title='MF' data-ref="1304MF" data-ref-filename="1304MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv" data-ref-filename="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>(), &amp;<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>);</td></tr>
<tr><th id="6801">6801</th><td>  }</td></tr>
<tr><th id="6802">6802</th><td>  <b>default</b>:</td></tr>
<tr><th id="6803">6803</th><td>    <b>return</b> <a class="local col7 ref" href="#1297DescSize" title='DescSize' data-ref="1297DescSize" data-ref-filename="1297DescSize">DescSize</a>;</td></tr>
<tr><th id="6804">6804</th><td>  }</td></tr>
<tr><th id="6805">6805</th><td>}</td></tr>
<tr><th id="6806">6806</th><td></td></tr>
<tr><th id="6807">6807</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo25mayAccessFlatAddressSpaceERKNS_12MachineInstrE" title='llvm::SIInstrInfo::mayAccessFlatAddressSpace' data-ref="_ZNK4llvm11SIInstrInfo25mayAccessFlatAddressSpaceERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo25mayAccessFlatAddressSpaceERKNS_12MachineInstrE">mayAccessFlatAddressSpace</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1306MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1306MI" data-ref-filename="1306MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="6808">6808</th><td>  <b>if</b> (!<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col6 ref" href="#1306MI" title='MI' data-ref="1306MI" data-ref-filename="1306MI">MI</a>))</td></tr>
<tr><th id="6809">6809</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6810">6810</th><td></td></tr>
<tr><th id="6811">6811</th><td>  <b>if</b> (<a class="local col6 ref" href="#1306MI" title='MI' data-ref="1306MI" data-ref-filename="1306MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>())</td></tr>
<tr><th id="6812">6812</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6813">6813</th><td></td></tr>
<tr><th id="6814">6814</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="1307MMO" title='MMO' data-type='const llvm::MachineMemOperand *' data-ref="1307MMO" data-ref-filename="1307MMO">MMO</dfn> : <a class="local col6 ref" href="#1306MI" title='MI' data-ref="1306MI" data-ref-filename="1306MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="6815">6815</th><td>    <b>if</b> (<a class="local col7 ref" href="#1307MMO" title='MMO' data-ref="1307MMO" data-ref-filename="1307MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" data-ref-filename="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::FLAT_ADDRESS" title='llvm::AMDGPUAS::FLAT_ADDRESS' data-ref="llvm::AMDGPUAS::FLAT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..FLAT_ADDRESS">FLAT_ADDRESS</a>)</td></tr>
<tr><th id="6816">6816</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6817">6817</th><td>  }</td></tr>
<tr><th id="6818">6818</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6819">6819</th><td>}</td></tr>
<tr><th id="6820">6820</th><td></td></tr>
<tr><th id="6821">6821</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo23isNonUniformBranchInstrERNS_12MachineInstrE" title='llvm::SIInstrInfo::isNonUniformBranchInstr' data-ref="_ZNK4llvm11SIInstrInfo23isNonUniformBranchInstrERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo23isNonUniformBranchInstrERNS_12MachineInstrE">isNonUniformBranchInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1308Branch" title='Branch' data-type='llvm::MachineInstr &amp;' data-ref="1308Branch" data-ref-filename="1308Branch">Branch</dfn>) <em>const</em> {</td></tr>
<tr><th id="6822">6822</th><td>  <b>return</b> <a class="local col8 ref" href="#1308Branch" title='Branch' data-ref="1308Branch" data-ref-filename="1308Branch">Branch</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO" title='llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO' data-ref="llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO" data-ref-filename="llvm..AMDGPU..SI_NON_UNIFORM_BRCOND_PSEUDO">SI_NON_UNIFORM_BRCOND_PSEUDO</a>;</td></tr>
<tr><th id="6823">6823</th><td>}</td></tr>
<tr><th id="6824">6824</th><td></td></tr>
<tr><th id="6825">6825</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo25convertNonUniformIfRegionEPNS_17MachineBasicBlockES2_" title='llvm::SIInstrInfo::convertNonUniformIfRegion' data-ref="_ZNK4llvm11SIInstrInfo25convertNonUniformIfRegionEPNS_17MachineBasicBlockES2_" data-ref-filename="_ZNK4llvm11SIInstrInfo25convertNonUniformIfRegionEPNS_17MachineBasicBlockES2_">convertNonUniformIfRegion</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="1309IfEntry" title='IfEntry' data-type='llvm::MachineBasicBlock *' data-ref="1309IfEntry" data-ref-filename="1309IfEntry">IfEntry</dfn>,</td></tr>
<tr><th id="6826">6826</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="1310IfEnd" title='IfEnd' data-type='llvm::MachineBasicBlock *' data-ref="1310IfEnd" data-ref-filename="1310IfEnd">IfEnd</dfn>) <em>const</em> {</td></tr>
<tr><th id="6827">6827</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="1311TI" title='TI' data-type='MachineBasicBlock::iterator' data-ref="1311TI" data-ref-filename="1311TI">TI</dfn> = <a class="local col9 ref" href="#1309IfEntry" title='IfEntry' data-ref="1309IfEntry" data-ref-filename="1309IfEntry">IfEntry</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="6828">6828</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TI != IfEntry-&gt;end());</td></tr>
<tr><th id="6829">6829</th><td></td></tr>
<tr><th id="6830">6830</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="1312Branch" title='Branch' data-type='llvm::MachineInstr *' data-ref="1312Branch" data-ref-filename="1312Branch">Branch</dfn> = &amp;(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#1311TI" title='TI' data-ref="1311TI" data-ref-filename="1311TI">TI</a>);</td></tr>
<tr><th id="6831">6831</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="1313MF" title='MF' data-type='llvm::MachineFunction *' data-ref="1313MF" data-ref-filename="1313MF">MF</dfn> = <a class="local col9 ref" href="#1309IfEntry" title='IfEntry' data-ref="1309IfEntry" data-ref-filename="1309IfEntry">IfEntry</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="6832">6832</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1314MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1314MRI" data-ref-filename="1314MRI">MRI</dfn> = <a class="local col9 ref" href="#1309IfEntry" title='IfEntry' data-ref="1309IfEntry" data-ref-filename="1309IfEntry">IfEntry</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="6833">6833</th><td></td></tr>
<tr><th id="6834">6834</th><td>  <b>if</b> (<a class="local col2 ref" href="#1312Branch" title='Branch' data-ref="1312Branch" data-ref-filename="1312Branch">Branch</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO" title='llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO' data-ref="llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO" data-ref-filename="llvm..AMDGPU..SI_NON_UNIFORM_BRCOND_PSEUDO">SI_NON_UNIFORM_BRCOND_PSEUDO</a>) {</td></tr>
<tr><th id="6835">6835</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1315DstReg" title='DstReg' data-type='llvm::Register' data-ref="1315DstReg" data-ref-filename="1315DstReg">DstReg</dfn> = <a class="local col4 ref" href="#1314MRI" title='MRI' data-ref="1314MRI" data-ref-filename="1314MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>());</td></tr>
<tr><th id="6836">6836</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1316SIIF" title='SIIF' data-type='llvm::MachineInstr *' data-ref="1316SIIF" data-ref-filename="1316SIIF">SIIF</dfn> =</td></tr>
<tr><th id="6837">6837</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1313MF" title='MF' data-ref="1313MF" data-ref-filename="1313MF">MF</a></span>, <a class="local col2 ref" href="#1312Branch" title='Branch' data-ref="1312Branch" data-ref-filename="1312Branch">Branch</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_IF" title='llvm::AMDGPU::SI_IF' data-ref="llvm::AMDGPU::SI_IF" data-ref-filename="llvm..AMDGPU..SI_IF">SI_IF</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1315DstReg" title='DstReg' data-ref="1315DstReg" data-ref-filename="1315DstReg">DstReg</a>)</td></tr>
<tr><th id="6838">6838</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#1312Branch" title='Branch' data-ref="1312Branch" data-ref-filename="1312Branch">Branch</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="6839">6839</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#1312Branch" title='Branch' data-ref="1312Branch" data-ref-filename="1312Branch">Branch</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="6840">6840</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="1317SIEND" title='SIEND' data-type='llvm::MachineInstr *' data-ref="1317SIEND" data-ref-filename="1317SIEND">SIEND</dfn> =</td></tr>
<tr><th id="6841">6841</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1313MF" title='MF' data-ref="1313MF" data-ref-filename="1313MF">MF</a></span>, <a class="local col2 ref" href="#1312Branch" title='Branch' data-ref="1312Branch" data-ref-filename="1312Branch">Branch</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_END_CF" title='llvm::AMDGPU::SI_END_CF' data-ref="llvm::AMDGPU::SI_END_CF" data-ref-filename="llvm..AMDGPU..SI_END_CF">SI_END_CF</a>))</td></tr>
<tr><th id="6842">6842</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1315DstReg" title='DstReg' data-ref="1315DstReg" data-ref-filename="1315DstReg">DstReg</a>);</td></tr>
<tr><th id="6843">6843</th><td></td></tr>
<tr><th id="6844">6844</th><td>    <a class="local col9 ref" href="#1309IfEntry" title='IfEntry' data-ref="1309IfEntry" data-ref-filename="1309IfEntry">IfEntry</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#1311TI" title='TI' data-ref="1311TI" data-ref-filename="1311TI">TI</a>);</td></tr>
<tr><th id="6845">6845</th><td>    <a class="local col9 ref" href="#1309IfEntry" title='IfEntry' data-ref="1309IfEntry" data-ref-filename="1309IfEntry">IfEntry</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col9 ref" href="#1309IfEntry" title='IfEntry' data-ref="1309IfEntry" data-ref-filename="1309IfEntry">IfEntry</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col6 ref" href="#1316SIIF" title='SIIF' data-ref="1316SIIF" data-ref-filename="1316SIIF">SIIF</a>);</td></tr>
<tr><th id="6846">6846</th><td>    <a class="local col0 ref" href="#1310IfEnd" title='IfEnd' data-ref="1310IfEnd" data-ref-filename="1310IfEnd">IfEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col0 ref" href="#1310IfEnd" title='IfEnd' data-ref="1310IfEnd" data-ref-filename="1310IfEnd">IfEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" data-ref-filename="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>(), <a class="local col7 ref" href="#1317SIEND" title='SIEND' data-ref="1317SIEND" data-ref-filename="1317SIEND">SIEND</a>);</td></tr>
<tr><th id="6847">6847</th><td>  }</td></tr>
<tr><th id="6848">6848</th><td>}</td></tr>
<tr><th id="6849">6849</th><td></td></tr>
<tr><th id="6850">6850</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo27convertNonUniformLoopRegionEPNS_17MachineBasicBlockES2_" title='llvm::SIInstrInfo::convertNonUniformLoopRegion' data-ref="_ZNK4llvm11SIInstrInfo27convertNonUniformLoopRegionEPNS_17MachineBasicBlockES2_" data-ref-filename="_ZNK4llvm11SIInstrInfo27convertNonUniformLoopRegionEPNS_17MachineBasicBlockES2_">convertNonUniformLoopRegion</dfn>(</td></tr>
<tr><th id="6851">6851</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="1318LoopEntry" title='LoopEntry' data-type='llvm::MachineBasicBlock *' data-ref="1318LoopEntry" data-ref-filename="1318LoopEntry">LoopEntry</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="1319LoopEnd" title='LoopEnd' data-type='llvm::MachineBasicBlock *' data-ref="1319LoopEnd" data-ref-filename="1319LoopEnd">LoopEnd</dfn>) <em>const</em> {</td></tr>
<tr><th id="6852">6852</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="1320TI" title='TI' data-type='MachineBasicBlock::iterator' data-ref="1320TI" data-ref-filename="1320TI">TI</dfn> = <a class="local col9 ref" href="#1319LoopEnd" title='LoopEnd' data-ref="1319LoopEnd" data-ref-filename="1319LoopEnd">LoopEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="6853">6853</th><td>  <i>// We expect 2 terminators, one conditional and one unconditional.</i></td></tr>
<tr><th id="6854">6854</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TI != LoopEnd-&gt;end());</td></tr>
<tr><th id="6855">6855</th><td></td></tr>
<tr><th id="6856">6856</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1321Branch" title='Branch' data-type='llvm::MachineInstr *' data-ref="1321Branch" data-ref-filename="1321Branch">Branch</dfn> = &amp;(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#1320TI" title='TI' data-ref="1320TI" data-ref-filename="1320TI">TI</a>);</td></tr>
<tr><th id="6857">6857</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="1322MF" title='MF' data-type='llvm::MachineFunction *' data-ref="1322MF" data-ref-filename="1322MF">MF</dfn> = <a class="local col9 ref" href="#1319LoopEnd" title='LoopEnd' data-ref="1319LoopEnd" data-ref-filename="1319LoopEnd">LoopEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="6858">6858</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="1323MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1323MRI" data-ref-filename="1323MRI">MRI</dfn> = <a class="local col9 ref" href="#1319LoopEnd" title='LoopEnd' data-ref="1319LoopEnd" data-ref-filename="1319LoopEnd">LoopEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="6859">6859</th><td></td></tr>
<tr><th id="6860">6860</th><td>  <b>if</b> (<a class="local col1 ref" href="#1321Branch" title='Branch' data-ref="1321Branch" data-ref-filename="1321Branch">Branch</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO" title='llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO' data-ref="llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO" data-ref-filename="llvm..AMDGPU..SI_NON_UNIFORM_BRCOND_PSEUDO">SI_NON_UNIFORM_BRCOND_PSEUDO</a>) {</td></tr>
<tr><th id="6861">6861</th><td></td></tr>
<tr><th id="6862">6862</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1324DstReg" title='DstReg' data-type='llvm::Register' data-ref="1324DstReg" data-ref-filename="1324DstReg">DstReg</dfn> = <a class="local col3 ref" href="#1323MRI" title='MRI' data-ref="1323MRI" data-ref-filename="1323MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>());</td></tr>
<tr><th id="6863">6863</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1325BackEdgeReg" title='BackEdgeReg' data-type='llvm::Register' data-ref="1325BackEdgeReg" data-ref-filename="1325BackEdgeReg">BackEdgeReg</dfn> = <a class="local col3 ref" href="#1323MRI" title='MRI' data-ref="1323MRI" data-ref-filename="1323MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>());</td></tr>
<tr><th id="6864">6864</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="1326HeaderPHIBuilder" title='HeaderPHIBuilder' data-type='llvm::MachineInstrBuilder' data-ref="1326HeaderPHIBuilder" data-ref-filename="1326HeaderPHIBuilder">HeaderPHIBuilder</dfn> =</td></tr>
<tr><th id="6865">6865</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*(<a class="local col2 ref" href="#1322MF" title='MF' data-ref="1322MF" data-ref-filename="1322MF">MF</a>)</span>, <a class="local col1 ref" href="#1321Branch" title='Branch' data-ref="1321Branch" data-ref-filename="1321Branch">Branch</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI" data-ref-filename="llvm..TargetOpcode..PHI">PHI</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1324DstReg" title='DstReg' data-ref="1324DstReg" data-ref-filename="1324DstReg">DstReg</a>);</td></tr>
<tr><th id="6866">6866</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::pred_iterator" title='llvm::MachineBasicBlock::pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::pred_iterator" data-ref-filename="llvm..MachineBasicBlock..pred_iterator">pred_iterator</a> <dfn class="local col7 decl" id="1327PI" title='PI' data-type='MachineBasicBlock::pred_iterator' data-ref="1327PI" data-ref-filename="1327PI">PI</dfn> = <a class="local col8 ref" href="#1318LoopEntry" title='LoopEntry' data-ref="1318LoopEntry" data-ref-filename="1318LoopEntry">LoopEntry</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(),</td></tr>
<tr><th id="6867">6867</th><td>                                          <dfn class="local col8 decl" id="1328E" title='E' data-type='MachineBasicBlock::pred_iterator' data-ref="1328E" data-ref-filename="1328E">E</dfn> = <a class="local col8 ref" href="#1318LoopEntry" title='LoopEntry' data-ref="1318LoopEntry" data-ref-filename="1318LoopEntry">LoopEntry</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>();</td></tr>
<tr><th id="6868">6868</th><td>         <a class="local col7 ref" href="#1327PI" title='PI' data-ref="1327PI" data-ref-filename="1327PI">PI</a> <span class='ref fn' title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=" data-ref-filename="__gnu_cxx..operator!=">!=</span> <a class="local col8 ref" href="#1328E" title='E' data-ref="1328E" data-ref-filename="1328E">E</a>; <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++" data-ref-filename="__gnu_cxx..__normal_iterator..operator++">++</span><a class="local col7 ref" href="#1327PI" title='PI' data-ref="1327PI" data-ref-filename="1327PI">PI</a>) {</td></tr>
<tr><th id="6869">6869</th><td>      <b>if</b> (<span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col7 ref" href="#1327PI" title='PI' data-ref="1327PI" data-ref-filename="1327PI">PI</a> == <a class="local col9 ref" href="#1319LoopEnd" title='LoopEnd' data-ref="1319LoopEnd" data-ref-filename="1319LoopEnd">LoopEnd</a>) {</td></tr>
<tr><th id="6870">6870</th><td>        <a class="local col6 ref" href="#1326HeaderPHIBuilder" title='HeaderPHIBuilder' data-ref="1326HeaderPHIBuilder" data-ref-filename="1326HeaderPHIBuilder">HeaderPHIBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1325BackEdgeReg" title='BackEdgeReg' data-ref="1325BackEdgeReg" data-ref-filename="1325BackEdgeReg">BackEdgeReg</a>);</td></tr>
<tr><th id="6871">6871</th><td>      } <b>else</b> {</td></tr>
<tr><th id="6872">6872</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="1329PMBB" title='PMBB' data-type='llvm::MachineBasicBlock *' data-ref="1329PMBB" data-ref-filename="1329PMBB">PMBB</dfn> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col7 ref" href="#1327PI" title='PI' data-ref="1327PI" data-ref-filename="1327PI">PI</a>;</td></tr>
<tr><th id="6873">6873</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1330ZeroReg" title='ZeroReg' data-type='llvm::Register' data-ref="1330ZeroReg" data-ref-filename="1330ZeroReg">ZeroReg</dfn> = <a class="local col3 ref" href="#1323MRI" title='MRI' data-ref="1323MRI" data-ref-filename="1323MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>());</td></tr>
<tr><th id="6874">6874</th><td>        <a class="member fn" href="#_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl" title='llvm::SIInstrInfo::materializeImmediate' data-ref="_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl" data-ref-filename="_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl">materializeImmediate</a>(<span class='refarg'>*<a class="local col9 ref" href="#1329PMBB" title='PMBB' data-ref="1329PMBB" data-ref-filename="1329PMBB">PMBB</a></span>, <a class="local col9 ref" href="#1329PMBB" title='PMBB' data-ref="1329PMBB" data-ref-filename="1329PMBB">PMBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(), <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>),</td></tr>
<tr><th id="6875">6875</th><td>                             <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#1330ZeroReg" title='ZeroReg' data-ref="1330ZeroReg" data-ref-filename="1330ZeroReg">ZeroReg</a>, <var>0</var>);</td></tr>
<tr><th id="6876">6876</th><td>        <a class="local col6 ref" href="#1326HeaderPHIBuilder" title='HeaderPHIBuilder' data-ref="1326HeaderPHIBuilder" data-ref-filename="1326HeaderPHIBuilder">HeaderPHIBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1330ZeroReg" title='ZeroReg' data-ref="1330ZeroReg" data-ref-filename="1330ZeroReg">ZeroReg</a>);</td></tr>
<tr><th id="6877">6877</th><td>      }</td></tr>
<tr><th id="6878">6878</th><td>      <a class="local col6 ref" href="#1326HeaderPHIBuilder" title='HeaderPHIBuilder' data-ref="1326HeaderPHIBuilder" data-ref-filename="1326HeaderPHIBuilder">HeaderPHIBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col7 ref" href="#1327PI" title='PI' data-ref="1327PI" data-ref-filename="1327PI">PI</a>);</td></tr>
<tr><th id="6879">6879</th><td>    }</td></tr>
<tr><th id="6880">6880</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1331HeaderPhi" title='HeaderPhi' data-type='llvm::MachineInstr *' data-ref="1331HeaderPhi" data-ref-filename="1331HeaderPhi">HeaderPhi</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#1326HeaderPHIBuilder" title='HeaderPHIBuilder' data-ref="1326HeaderPHIBuilder" data-ref-filename="1326HeaderPHIBuilder">HeaderPHIBuilder</a>;</td></tr>
<tr><th id="6881">6881</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="1332SIIFBREAK" title='SIIFBREAK' data-type='llvm::MachineInstr *' data-ref="1332SIIFBREAK" data-ref-filename="1332SIIFBREAK">SIIFBREAK</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*(<a class="local col2 ref" href="#1322MF" title='MF' data-ref="1322MF" data-ref-filename="1322MF">MF</a>)</span>, <a class="local col1 ref" href="#1321Branch" title='Branch' data-ref="1321Branch" data-ref-filename="1321Branch">Branch</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="6882">6882</th><td>                                      <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_IF_BREAK" title='llvm::AMDGPU::SI_IF_BREAK' data-ref="llvm::AMDGPU::SI_IF_BREAK" data-ref-filename="llvm..AMDGPU..SI_IF_BREAK">SI_IF_BREAK</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1325BackEdgeReg" title='BackEdgeReg' data-ref="1325BackEdgeReg" data-ref-filename="1325BackEdgeReg">BackEdgeReg</a>)</td></tr>
<tr><th id="6883">6883</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1324DstReg" title='DstReg' data-ref="1324DstReg" data-ref-filename="1324DstReg">DstReg</a>)</td></tr>
<tr><th id="6884">6884</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#1321Branch" title='Branch' data-ref="1321Branch" data-ref-filename="1321Branch">Branch</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="6885">6885</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1333SILOOP" title='SILOOP' data-type='llvm::MachineInstr *' data-ref="1333SILOOP" data-ref-filename="1333SILOOP">SILOOP</dfn> =</td></tr>
<tr><th id="6886">6886</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*(<a class="local col2 ref" href="#1322MF" title='MF' data-ref="1322MF" data-ref-filename="1322MF">MF</a>)</span>, <a class="local col1 ref" href="#1321Branch" title='Branch' data-ref="1321Branch" data-ref-filename="1321Branch">Branch</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_LOOP" title='llvm::AMDGPU::SI_LOOP' data-ref="llvm::AMDGPU::SI_LOOP" data-ref-filename="llvm..AMDGPU..SI_LOOP">SI_LOOP</a>))</td></tr>
<tr><th id="6887">6887</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1325BackEdgeReg" title='BackEdgeReg' data-ref="1325BackEdgeReg" data-ref-filename="1325BackEdgeReg">BackEdgeReg</a>)</td></tr>
<tr><th id="6888">6888</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col8 ref" href="#1318LoopEntry" title='LoopEntry' data-ref="1318LoopEntry" data-ref-filename="1318LoopEntry">LoopEntry</a>);</td></tr>
<tr><th id="6889">6889</th><td></td></tr>
<tr><th id="6890">6890</th><td>    <a class="local col8 ref" href="#1318LoopEntry" title='LoopEntry' data-ref="1318LoopEntry" data-ref-filename="1318LoopEntry">LoopEntry</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col8 ref" href="#1318LoopEntry" title='LoopEntry' data-ref="1318LoopEntry" data-ref-filename="1318LoopEntry">LoopEntry</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="local col1 ref" href="#1331HeaderPhi" title='HeaderPhi' data-ref="1331HeaderPhi" data-ref-filename="1331HeaderPhi">HeaderPhi</a>);</td></tr>
<tr><th id="6891">6891</th><td>    <a class="local col9 ref" href="#1319LoopEnd" title='LoopEnd' data-ref="1319LoopEnd" data-ref-filename="1319LoopEnd">LoopEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#1320TI" title='TI' data-ref="1320TI" data-ref-filename="1320TI">TI</a>);</td></tr>
<tr><th id="6892">6892</th><td>    <a class="local col9 ref" href="#1319LoopEnd" title='LoopEnd' data-ref="1319LoopEnd" data-ref-filename="1319LoopEnd">LoopEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col9 ref" href="#1319LoopEnd" title='LoopEnd' data-ref="1319LoopEnd" data-ref-filename="1319LoopEnd">LoopEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col2 ref" href="#1332SIIFBREAK" title='SIIFBREAK' data-ref="1332SIIFBREAK" data-ref-filename="1332SIIFBREAK">SIIFBREAK</a>);</td></tr>
<tr><th id="6893">6893</th><td>    <a class="local col9 ref" href="#1319LoopEnd" title='LoopEnd' data-ref="1319LoopEnd" data-ref-filename="1319LoopEnd">LoopEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col9 ref" href="#1319LoopEnd" title='LoopEnd' data-ref="1319LoopEnd" data-ref-filename="1319LoopEnd">LoopEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col3 ref" href="#1333SILOOP" title='SILOOP' data-ref="1333SILOOP" data-ref-filename="1333SILOOP">SILOOP</a>);</td></tr>
<tr><th id="6894">6894</th><td>  }</td></tr>
<tr><th id="6895">6895</th><td>}</td></tr>
<tr><th id="6896">6896</th><td></td></tr>
<tr><th id="6897">6897</th><td><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="6898">6898</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo28getSerializableTargetIndicesEv" title='llvm::SIInstrInfo::getSerializableTargetIndices' data-ref="_ZNK4llvm11SIInstrInfo28getSerializableTargetIndicesEv" data-ref-filename="_ZNK4llvm11SIInstrInfo28getSerializableTargetIndicesEv">getSerializableTargetIndices</dfn>() <em>const</em> {</td></tr>
<tr><th id="6899">6899</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col4 decl" id="1334TargetIndices" title='TargetIndices' data-type='const std::pair&lt;int, const char *&gt; [5]' data-ref="1334TargetIndices" data-ref-filename="1334TargetIndices">TargetIndices</dfn>[] = {</td></tr>
<tr><th id="6900">6900</th><td>      {<span class="namespace">AMDGPU::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPU::TI_CONSTDATA_START" title='llvm::AMDGPU::TI_CONSTDATA_START' data-ref="llvm::AMDGPU::TI_CONSTDATA_START" data-ref-filename="llvm..AMDGPU..TI_CONSTDATA_START">TI_CONSTDATA_START</a>, <q>"amdgpu-constdata-start"</q>},</td></tr>
<tr><th id="6901">6901</th><td>      {<span class="namespace">AMDGPU::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD0" title='llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD0' data-ref="llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD0" data-ref-filename="llvm..AMDGPU..TI_SCRATCH_RSRC_DWORD0">TI_SCRATCH_RSRC_DWORD0</a>, <q>"amdgpu-scratch-rsrc-dword0"</q>},</td></tr>
<tr><th id="6902">6902</th><td>      {<span class="namespace">AMDGPU::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD1" title='llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD1' data-ref="llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD1" data-ref-filename="llvm..AMDGPU..TI_SCRATCH_RSRC_DWORD1">TI_SCRATCH_RSRC_DWORD1</a>, <q>"amdgpu-scratch-rsrc-dword1"</q>},</td></tr>
<tr><th id="6903">6903</th><td>      {<span class="namespace">AMDGPU::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD2" title='llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD2' data-ref="llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD2" data-ref-filename="llvm..AMDGPU..TI_SCRATCH_RSRC_DWORD2">TI_SCRATCH_RSRC_DWORD2</a>, <q>"amdgpu-scratch-rsrc-dword2"</q>},</td></tr>
<tr><th id="6904">6904</th><td>      {<span class="namespace">AMDGPU::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD3" title='llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD3' data-ref="llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD3" data-ref-filename="llvm..AMDGPU..TI_SCRATCH_RSRC_DWORD3">TI_SCRATCH_RSRC_DWORD3</a>, <q>"amdgpu-scratch-rsrc-dword3"</q>}};</td></tr>
<tr><th id="6905">6905</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col4 ref" href="#1334TargetIndices" title='TargetIndices' data-ref="1334TargetIndices" data-ref-filename="1334TargetIndices">TargetIndices</a>);</td></tr>
<tr><th id="6906">6906</th><td>}</td></tr>
<tr><th id="6907">6907</th><td></td></tr>
<tr><th id="6908">6908</th><td><i class="doc">/// This is used by the post-RA scheduler (SchedulePostRAList.cpp).  The</i></td></tr>
<tr><th id="6909">6909</th><td><i class="doc">/// post-RA version of misched uses CreateTargetMIHazardRecognizer.</i></td></tr>
<tr><th id="6910">6910</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="6911">6911</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" data-ref-filename="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="1335II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="1335II" data-ref-filename="1335II">II</dfn>,</td></tr>
<tr><th id="6912">6912</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG" data-ref-filename="llvm..ScheduleDAG">ScheduleDAG</a> *<dfn class="local col6 decl" id="1336DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="1336DAG" data-ref-filename="1336DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="6913">6913</th><td>  <b>return</b> <b>new</b> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer" data-ref-filename="llvm..GCNHazardRecognizer">GCNHazardRecognizer</a><a class="ref fn" href="GCNHazardRecognizer.h.html#_ZN4llvm19GCNHazardRecognizerC1ERKNS_15MachineFunctionE" title='llvm::GCNHazardRecognizer::GCNHazardRecognizer' data-ref="_ZN4llvm19GCNHazardRecognizerC1ERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm19GCNHazardRecognizerC1ERKNS_15MachineFunctionE">(</a><a class="local col6 ref" href="#1336DAG" title='DAG' data-ref="1336DAG" data-ref-filename="1336DAG">DAG</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF" data-ref-filename="llvm..ScheduleDAG..MF">MF</a>);</td></tr>
<tr><th id="6914">6914</th><td>}</td></tr>
<tr><th id="6915">6915</th><td></td></tr>
<tr><th id="6916">6916</th><td><i class="doc">/// This is the hazard recognizer used at -O0 by the PostRAHazardRecognizer</i></td></tr>
<tr><th id="6917">6917</th><td><i class="doc">/// pass.</i></td></tr>
<tr><th id="6918">6918</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="6919">6919</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerERKNS_15MachineFunctionE" title='llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerERKNS_15MachineFunctionE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="1337MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1337MF" data-ref-filename="1337MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="6920">6920</th><td>  <b>return</b> <b>new</b> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer" data-ref-filename="llvm..GCNHazardRecognizer">GCNHazardRecognizer</a><a class="ref fn" href="GCNHazardRecognizer.h.html#_ZN4llvm19GCNHazardRecognizerC1ERKNS_15MachineFunctionE" title='llvm::GCNHazardRecognizer::GCNHazardRecognizer' data-ref="_ZN4llvm19GCNHazardRecognizerC1ERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm19GCNHazardRecognizerC1ERKNS_15MachineFunctionE">(</a><a class="local col7 ref" href="#1337MF" title='MF' data-ref="1337MF" data-ref-filename="1337MF">MF</a>);</td></tr>
<tr><th id="6921">6921</th><td>}</td></tr>
<tr><th id="6922">6922</th><td></td></tr>
<tr><th id="6923">6923</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="6924">6924</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::SIInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm11SIInstrInfo35decomposeMachineOperandsTargetFlagsEj" data-ref-filename="_ZNK4llvm11SIInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1338TF" title='TF' data-type='unsigned int' data-ref="1338TF" data-ref-filename="1338TF">TF</dfn>) <em>const</em> {</td></tr>
<tr><th id="6925">6925</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col8 ref" href="#1338TF" title='TF' data-ref="1338TF" data-ref-filename="1338TF">TF</a> &amp; <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_MASK" title='llvm::SIInstrInfo::MO_MASK' data-ref="llvm::SIInstrInfo::MO_MASK" data-ref-filename="llvm..SIInstrInfo..MO_MASK">MO_MASK</a>, <a class="local col8 ref" href="#1338TF" title='TF' data-ref="1338TF" data-ref-filename="1338TF">TF</a> &amp; ~<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_MASK" title='llvm::SIInstrInfo::MO_MASK' data-ref="llvm::SIInstrInfo::MO_MASK" data-ref-filename="llvm..SIInstrInfo..MO_MASK">MO_MASK</a>);</td></tr>
<tr><th id="6926">6926</th><td>}</td></tr>
<tr><th id="6927">6927</th><td></td></tr>
<tr><th id="6928">6928</th><td><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="6929">6929</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::SIInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm11SIInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm11SIInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="6930">6930</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col9 decl" id="1339TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [7]' data-ref="1339TargetFlags" data-ref-filename="1339TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="6931">6931</th><td>    { <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_GOTPCREL" title='llvm::SIInstrInfo::MO_GOTPCREL' data-ref="llvm::SIInstrInfo::MO_GOTPCREL" data-ref-filename="llvm..SIInstrInfo..MO_GOTPCREL">MO_GOTPCREL</a>, <q>"amdgpu-gotprel"</q> },</td></tr>
<tr><th id="6932">6932</th><td>    { <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_GOTPCREL32_LO" title='llvm::SIInstrInfo::MO_GOTPCREL32_LO' data-ref="llvm::SIInstrInfo::MO_GOTPCREL32_LO" data-ref-filename="llvm..SIInstrInfo..MO_GOTPCREL32_LO">MO_GOTPCREL32_LO</a>, <q>"amdgpu-gotprel32-lo"</q> },</td></tr>
<tr><th id="6933">6933</th><td>    { <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_GOTPCREL32_HI" title='llvm::SIInstrInfo::MO_GOTPCREL32_HI' data-ref="llvm::SIInstrInfo::MO_GOTPCREL32_HI" data-ref-filename="llvm..SIInstrInfo..MO_GOTPCREL32_HI">MO_GOTPCREL32_HI</a>, <q>"amdgpu-gotprel32-hi"</q> },</td></tr>
<tr><th id="6934">6934</th><td>    { <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_REL32_LO" title='llvm::SIInstrInfo::MO_REL32_LO' data-ref="llvm::SIInstrInfo::MO_REL32_LO" data-ref-filename="llvm..SIInstrInfo..MO_REL32_LO">MO_REL32_LO</a>, <q>"amdgpu-rel32-lo"</q> },</td></tr>
<tr><th id="6935">6935</th><td>    { <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_REL32_HI" title='llvm::SIInstrInfo::MO_REL32_HI' data-ref="llvm::SIInstrInfo::MO_REL32_HI" data-ref-filename="llvm..SIInstrInfo..MO_REL32_HI">MO_REL32_HI</a>, <q>"amdgpu-rel32-hi"</q> },</td></tr>
<tr><th id="6936">6936</th><td>    { <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_ABS32_LO" title='llvm::SIInstrInfo::MO_ABS32_LO' data-ref="llvm::SIInstrInfo::MO_ABS32_LO" data-ref-filename="llvm..SIInstrInfo..MO_ABS32_LO">MO_ABS32_LO</a>, <q>"amdgpu-abs32-lo"</q> },</td></tr>
<tr><th id="6937">6937</th><td>    { <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_ABS32_HI" title='llvm::SIInstrInfo::MO_ABS32_HI' data-ref="llvm::SIInstrInfo::MO_ABS32_HI" data-ref-filename="llvm..SIInstrInfo..MO_ABS32_HI">MO_ABS32_HI</a>, <q>"amdgpu-abs32-hi"</q> },</td></tr>
<tr><th id="6938">6938</th><td>  };</td></tr>
<tr><th id="6939">6939</th><td></td></tr>
<tr><th id="6940">6940</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col9 ref" href="#1339TargetFlags" title='TargetFlags' data-ref="1339TargetFlags" data-ref-filename="1339TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="6941">6941</th><td>}</td></tr>
<tr><th id="6942">6942</th><td></td></tr>
<tr><th id="6943">6943</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isBasicBlockPrologue' data-ref="_ZNK4llvm11SIInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE">isBasicBlockPrologue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1340MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1340MI" data-ref-filename="1340MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="6944">6944</th><td>  <b>return</b> !<a class="local col0 ref" href="#1340MI" title='MI' data-ref="1340MI" data-ref-filename="1340MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() &amp;&amp; <a class="local col0 ref" href="#1340MI" title='MI' data-ref="1340MI" data-ref-filename="1340MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a> &amp;&amp;</td></tr>
<tr><th id="6945">6945</th><td>         <a class="local col0 ref" href="#1340MI" title='MI' data-ref="1340MI" data-ref-filename="1340MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, &amp;<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>);</td></tr>
<tr><th id="6946">6946</th><td>}</td></tr>
<tr><th id="6947">6947</th><td></td></tr>
<tr><th id="6948">6948</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="6949">6949</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE" title='llvm::SIInstrInfo::getAddNoCarry' data-ref="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE" data-ref-filename="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE">getAddNoCarry</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="1341MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1341MBB" data-ref-filename="1341MBB">MBB</dfn>,</td></tr>
<tr><th id="6950">6950</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="1342I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1342I" data-ref-filename="1342I">I</dfn>,</td></tr>
<tr><th id="6951">6951</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="1343DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1343DL" data-ref-filename="1343DL">DL</dfn>,</td></tr>
<tr><th id="6952">6952</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1344DestReg" title='DestReg' data-type='llvm::Register' data-ref="1344DestReg" data-ref-filename="1344DestReg">DestReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="6953">6953</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" title='llvm::GCNSubtarget::hasAddNoCarry' data-ref="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv">hasAddNoCarry</a>())</td></tr>
<tr><th id="6954">6954</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#1341MBB" title='MBB' data-ref="1341MBB" data-ref-filename="1341MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#1342I" title='I' data-ref="1342I" data-ref-filename="1342I">I</a>, <a class="local col3 ref" href="#1343DL" title='DL' data-ref="1343DL" data-ref-filename="1343DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_U32_e64" title='llvm::AMDGPU::V_ADD_U32_e64' data-ref="llvm::AMDGPU::V_ADD_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADD_U32_e64">V_ADD_U32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1344DestReg" title='DestReg' data-ref="1344DestReg" data-ref-filename="1344DestReg">DestReg</a>);</td></tr>
<tr><th id="6955">6955</th><td></td></tr>
<tr><th id="6956">6956</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1345MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1345MRI" data-ref-filename="1345MRI">MRI</dfn> = <a class="local col1 ref" href="#1341MBB" title='MBB' data-ref="1341MBB" data-ref-filename="1341MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="6957">6957</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1346UnusedCarry" title='UnusedCarry' data-type='llvm::Register' data-ref="1346UnusedCarry" data-ref-filename="1346UnusedCarry">UnusedCarry</dfn> = <a class="local col5 ref" href="#1345MRI" title='MRI' data-ref="1345MRI" data-ref-filename="1345MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>());</td></tr>
<tr><th id="6958">6958</th><td>  <a class="local col5 ref" href="#1345MRI" title='MRI' data-ref="1345MRI" data-ref-filename="1345MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20setRegAllocationHintENS_8RegisterEjS1_" title='llvm::MachineRegisterInfo::setRegAllocationHint' data-ref="_ZN4llvm19MachineRegisterInfo20setRegAllocationHintENS_8RegisterEjS1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo20setRegAllocationHintENS_8RegisterEjS1_">setRegAllocationHint</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1346UnusedCarry" title='UnusedCarry' data-ref="1346UnusedCarry" data-ref-filename="1346UnusedCarry">UnusedCarry</a>, <var>0</var>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6getVCCEv" title='llvm::SIRegisterInfo::getVCC' data-ref="_ZNK4llvm14SIRegisterInfo6getVCCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo6getVCCEv">getVCC</a>());</td></tr>
<tr><th id="6959">6959</th><td></td></tr>
<tr><th id="6960">6960</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#1341MBB" title='MBB' data-ref="1341MBB" data-ref-filename="1341MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#1342I" title='I' data-ref="1342I" data-ref-filename="1342I">I</a>, <a class="local col3 ref" href="#1343DL" title='DL' data-ref="1343DL" data-ref-filename="1343DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_CO_U32_e64" title='llvm::AMDGPU::V_ADD_CO_U32_e64' data-ref="llvm::AMDGPU::V_ADD_CO_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADD_CO_U32_e64">V_ADD_CO_U32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1344DestReg" title='DestReg' data-ref="1344DestReg" data-ref-filename="1344DestReg">DestReg</a>)</td></tr>
<tr><th id="6961">6961</th><td>           .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1346UnusedCarry" title='UnusedCarry' data-ref="1346UnusedCarry" data-ref-filename="1346UnusedCarry">UnusedCarry</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Dead" title='llvm::RegState::Dead' data-ref="llvm::RegState::Dead" data-ref-filename="llvm..RegState..Dead">Dead</a>);</td></tr>
<tr><th id="6962">6962</th><td>}</td></tr>
<tr><th id="6963">6963</th><td></td></tr>
<tr><th id="6964">6964</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterERNS_12RegScavengerE" title='llvm::SIInstrInfo::getAddNoCarry' data-ref="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterERNS_12RegScavengerE" data-ref-filename="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterERNS_12RegScavengerE">getAddNoCarry</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="1347MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1347MBB" data-ref-filename="1347MBB">MBB</dfn>,</td></tr>
<tr><th id="6965">6965</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="1348I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1348I" data-ref-filename="1348I">I</dfn>,</td></tr>
<tr><th id="6966">6966</th><td>                                               <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="1349DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1349DL" data-ref-filename="1349DL">DL</dfn>,</td></tr>
<tr><th id="6967">6967</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1350DestReg" title='DestReg' data-type='llvm::Register' data-ref="1350DestReg" data-ref-filename="1350DestReg">DestReg</dfn>,</td></tr>
<tr><th id="6968">6968</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> &amp;<dfn class="local col1 decl" id="1351RS" title='RS' data-type='llvm::RegScavenger &amp;' data-ref="1351RS" data-ref-filename="1351RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="6969">6969</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" title='llvm::GCNSubtarget::hasAddNoCarry' data-ref="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv">hasAddNoCarry</a>())</td></tr>
<tr><th id="6970">6970</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#1347MBB" title='MBB' data-ref="1347MBB" data-ref-filename="1347MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1348I" title='I' data-ref="1348I" data-ref-filename="1348I">I</a>, <a class="local col9 ref" href="#1349DL" title='DL' data-ref="1349DL" data-ref-filename="1349DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_U32_e32" title='llvm::AMDGPU::V_ADD_U32_e32' data-ref="llvm::AMDGPU::V_ADD_U32_e32" data-ref-filename="llvm..AMDGPU..V_ADD_U32_e32">V_ADD_U32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1350DestReg" title='DestReg' data-ref="1350DestReg" data-ref-filename="1350DestReg">DestReg</a>);</td></tr>
<tr><th id="6971">6971</th><td></td></tr>
<tr><th id="6972">6972</th><td>  <i>// If available, prefer to use vcc.</i></td></tr>
<tr><th id="6973">6973</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1352UnusedCarry" title='UnusedCarry' data-type='llvm::Register' data-ref="1352UnusedCarry" data-ref-filename="1352UnusedCarry">UnusedCarry</dfn> = !<a class="local col1 ref" href="#1351RS" title='RS' data-ref="1351RS" data-ref-filename="1351RS">RS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZNK4llvm12RegScavenger9isRegUsedENS_8RegisterEb" title='llvm::RegScavenger::isRegUsed' data-ref="_ZNK4llvm12RegScavenger9isRegUsedENS_8RegisterEb" data-ref-filename="_ZNK4llvm12RegScavenger9isRegUsedENS_8RegisterEb">isRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>)</td></tr>
<tr><th id="6974">6974</th><td>                             ? <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6getVCCEv" title='llvm::SIRegisterInfo::getVCC' data-ref="_ZNK4llvm14SIRegisterInfo6getVCCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo6getVCCEv">getVCC</a>())</td></tr>
<tr><th id="6975">6975</th><td>                             : <a class="local col1 ref" href="#1351RS" title='RS' data-ref="1351RS" data-ref-filename="1351RS">RS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1348I" title='I' data-ref="1348I" data-ref-filename="1348I">I</a>, <var>0</var>, <b>false</b>);</td></tr>
<tr><th id="6976">6976</th><td></td></tr>
<tr><th id="6977">6977</th><td>  <i>// TODO: Users need to deal with this.</i></td></tr>
<tr><th id="6978">6978</th><td>  <b>if</b> (!<a class="local col2 ref" href="#1352UnusedCarry" title='UnusedCarry' data-ref="1352UnusedCarry" data-ref-filename="1352UnusedCarry">UnusedCarry</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register7isValidEv" title='llvm::Register::isValid' data-ref="_ZNK4llvm8Register7isValidEv" data-ref-filename="_ZNK4llvm8Register7isValidEv">isValid</a>())</td></tr>
<tr><th id="6979">6979</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev">(</a>);</td></tr>
<tr><th id="6980">6980</th><td></td></tr>
<tr><th id="6981">6981</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#1347MBB" title='MBB' data-ref="1347MBB" data-ref-filename="1347MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1348I" title='I' data-ref="1348I" data-ref-filename="1348I">I</a>, <a class="local col9 ref" href="#1349DL" title='DL' data-ref="1349DL" data-ref-filename="1349DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_CO_U32_e64" title='llvm::AMDGPU::V_ADD_CO_U32_e64' data-ref="llvm::AMDGPU::V_ADD_CO_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADD_CO_U32_e64">V_ADD_CO_U32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1350DestReg" title='DestReg' data-ref="1350DestReg" data-ref-filename="1350DestReg">DestReg</a>)</td></tr>
<tr><th id="6982">6982</th><td>           .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1352UnusedCarry" title='UnusedCarry' data-ref="1352UnusedCarry" data-ref-filename="1352UnusedCarry">UnusedCarry</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Dead" title='llvm::RegState::Dead' data-ref="llvm::RegState::Dead" data-ref-filename="llvm..RegState..Dead">Dead</a>);</td></tr>
<tr><th id="6983">6983</th><td>}</td></tr>
<tr><th id="6984">6984</th><td></td></tr>
<tr><th id="6985">6985</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo16isKillTerminatorEj" title='llvm::SIInstrInfo::isKillTerminator' data-ref="_ZN4llvm11SIInstrInfo16isKillTerminatorEj" data-ref-filename="_ZN4llvm11SIInstrInfo16isKillTerminatorEj">isKillTerminator</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1353Opcode" title='Opcode' data-type='unsigned int' data-ref="1353Opcode" data-ref-filename="1353Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="6986">6986</th><td>  <b>switch</b> (<a class="local col3 ref" href="#1353Opcode" title='Opcode' data-ref="1353Opcode" data-ref-filename="1353Opcode">Opcode</a>) {</td></tr>
<tr><th id="6987">6987</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR" title='llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR' data-ref="llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR" data-ref-filename="llvm..AMDGPU..SI_KILL_F32_COND_IMM_TERMINATOR">SI_KILL_F32_COND_IMM_TERMINATOR</a>:</td></tr>
<tr><th id="6988">6988</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_I1_TERMINATOR" title='llvm::AMDGPU::SI_KILL_I1_TERMINATOR' data-ref="llvm::AMDGPU::SI_KILL_I1_TERMINATOR" data-ref-filename="llvm..AMDGPU..SI_KILL_I1_TERMINATOR">SI_KILL_I1_TERMINATOR</a>:</td></tr>
<tr><th id="6989">6989</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6990">6990</th><td>  <b>default</b>:</td></tr>
<tr><th id="6991">6991</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6992">6992</th><td>  }</td></tr>
<tr><th id="6993">6993</th><td>}</td></tr>
<tr><th id="6994">6994</th><td></td></tr>
<tr><th id="6995">6995</th><td><em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo27getKillTerminatorFromPseudoEj" title='llvm::SIInstrInfo::getKillTerminatorFromPseudo' data-ref="_ZNK4llvm11SIInstrInfo27getKillTerminatorFromPseudoEj" data-ref-filename="_ZNK4llvm11SIInstrInfo27getKillTerminatorFromPseudoEj">getKillTerminatorFromPseudo</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="1354Opcode" title='Opcode' data-type='unsigned int' data-ref="1354Opcode" data-ref-filename="1354Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="6996">6996</th><td>  <b>switch</b> (<a class="local col4 ref" href="#1354Opcode" title='Opcode' data-ref="1354Opcode" data-ref-filename="1354Opcode">Opcode</a>) {</td></tr>
<tr><th id="6997">6997</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_F32_COND_IMM_PSEUDO" title='llvm::AMDGPU::SI_KILL_F32_COND_IMM_PSEUDO' data-ref="llvm::AMDGPU::SI_KILL_F32_COND_IMM_PSEUDO" data-ref-filename="llvm..AMDGPU..SI_KILL_F32_COND_IMM_PSEUDO">SI_KILL_F32_COND_IMM_PSEUDO</a>:</td></tr>
<tr><th id="6998">6998</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR" title='llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR' data-ref="llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR" data-ref-filename="llvm..AMDGPU..SI_KILL_F32_COND_IMM_TERMINATOR">SI_KILL_F32_COND_IMM_TERMINATOR</a>);</td></tr>
<tr><th id="6999">6999</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_I1_PSEUDO" title='llvm::AMDGPU::SI_KILL_I1_PSEUDO' data-ref="llvm::AMDGPU::SI_KILL_I1_PSEUDO" data-ref-filename="llvm..AMDGPU..SI_KILL_I1_PSEUDO">SI_KILL_I1_PSEUDO</a>:</td></tr>
<tr><th id="7000">7000</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_I1_TERMINATOR" title='llvm::AMDGPU::SI_KILL_I1_TERMINATOR' data-ref="llvm::AMDGPU::SI_KILL_I1_TERMINATOR" data-ref-filename="llvm..AMDGPU..SI_KILL_I1_TERMINATOR">SI_KILL_I1_TERMINATOR</a>);</td></tr>
<tr><th id="7001">7001</th><td>  <b>default</b>:</td></tr>
<tr><th id="7002">7002</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid opcode, expected SI_KILL_*_PSEUDO"</q>);</td></tr>
<tr><th id="7003">7003</th><td>  }</td></tr>
<tr><th id="7004">7004</th><td>}</td></tr>
<tr><th id="7005">7005</th><td></td></tr>
<tr><th id="7006">7006</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::fixImplicitOperands' data-ref="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE">fixImplicitOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1355MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1355MI" data-ref-filename="1355MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="7007">7007</th><td>  <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>())</td></tr>
<tr><th id="7008">7008</th><td>    <b>return</b>;</td></tr>
<tr><th id="7009">7009</th><td></td></tr>
<tr><th id="7010">7010</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="1356Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="1356Op" data-ref-filename="1356Op">Op</dfn> : <a class="local col5 ref" href="#1355MI" title='MI' data-ref="1355MI" data-ref-filename="1355MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZN4llvm12MachineInstr17implicit_operandsEv" data-ref-filename="_ZN4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>()) {</td></tr>
<tr><th id="7011">7011</th><td>    <b>if</b> (<a class="local col6 ref" href="#1356Op" title='Op' data-ref="1356Op" data-ref-filename="1356Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#1356Op" title='Op' data-ref="1356Op" data-ref-filename="1356Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>)</td></tr>
<tr><th id="7012">7012</th><td>      <a class="local col6 ref" href="#1356Op" title='Op' data-ref="1356Op" data-ref-filename="1356Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_LO" title='llvm::AMDGPU::VCC_LO' data-ref="llvm::AMDGPU::VCC_LO" data-ref-filename="llvm..AMDGPU..VCC_LO">VCC_LO</a>);</td></tr>
<tr><th id="7013">7013</th><td>  }</td></tr>
<tr><th id="7014">7014</th><td>}</td></tr>
<tr><th id="7015">7015</th><td></td></tr>
<tr><th id="7016">7016</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo12isBufferSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isBufferSMRD' data-ref="_ZNK4llvm11SIInstrInfo12isBufferSMRDERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo12isBufferSMRDERKNS_12MachineInstrE">isBufferSMRD</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1357MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1357MI" data-ref-filename="1357MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="7017">7017</th><td>  <b>if</b> (!<a class="member fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col7 ref" href="#1357MI" title='MI' data-ref="1357MI" data-ref-filename="1357MI">MI</a>))</td></tr>
<tr><th id="7018">7018</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7019">7019</th><td></td></tr>
<tr><th id="7020">7020</th><td>  <i>// Check that it is using a buffer resource.</i></td></tr>
<tr><th id="7021">7021</th><td>  <em>int</em> <dfn class="local col8 decl" id="1358Idx" title='Idx' data-type='int' data-ref="1358Idx" data-ref-filename="1358Idx">Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col7 ref" href="#1357MI" title='MI' data-ref="1357MI" data-ref-filename="1357MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::sbase" title='llvm::AMDGPU::OpName::sbase' data-ref="llvm::AMDGPU::OpName::sbase" data-ref-filename="llvm..AMDGPU..OpName..sbase">sbase</a>);</td></tr>
<tr><th id="7022">7022</th><td>  <b>if</b> (<a class="local col8 ref" href="#1358Idx" title='Idx' data-ref="1358Idx" data-ref-filename="1358Idx">Idx</a> == -<var>1</var>) <i>// e.g. s_memtime</i></td></tr>
<tr><th id="7023">7023</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7024">7024</th><td></td></tr>
<tr><th id="7025">7025</th><td>  <em>const</em> <em>auto</em> <dfn class="local col9 decl" id="1359RCID" title='RCID' data-type='const short' data-ref="1359RCID" data-ref-filename="1359RCID">RCID</dfn> = <a class="local col7 ref" href="#1357MI" title='MI' data-ref="1357MI" data-ref-filename="1357MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col8 ref" href="#1358Idx" title='Idx' data-ref="1358Idx" data-ref-filename="1358Idx">Idx</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a>;</td></tr>
<tr><th id="7026">7026</th><td>  <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#1359RCID" title='RCID' data-ref="1359RCID" data-ref-filename="1359RCID">RCID</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_128RegClass" title='llvm::AMDGPU::SGPR_128RegClass' data-ref="llvm::AMDGPU::SGPR_128RegClass" data-ref-filename="llvm..AMDGPU..SGPR_128RegClass">SGPR_128RegClass</a>);</td></tr>
<tr><th id="7027">7027</th><td>}</td></tr>
<tr><th id="7028">7028</th><td></td></tr>
<tr><th id="7029">7029</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" title='llvm::SIInstrInfo::isLegalFLATOffset' data-ref="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb">isLegalFLATOffset</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="1360Offset" title='Offset' data-type='int64_t' data-ref="1360Offset" data-ref-filename="1360Offset">Offset</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="1361AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="1361AddrSpace" data-ref-filename="1361AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="7030">7030</th><td>                                    <em>bool</em> <dfn class="local col2 decl" id="1362Signed" title='Signed' data-type='bool' data-ref="1362Signed" data-ref-filename="1362Signed">Signed</dfn>) <em>const</em> {</td></tr>
<tr><th id="7031">7031</th><td>  <i>// TODO: Should 0 be special cased?</i></td></tr>
<tr><th id="7032">7032</th><td>  <b>if</b> (!<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv" title='llvm::GCNSubtarget::hasFlatInstOffsets' data-ref="_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv">hasFlatInstOffsets</a>())</td></tr>
<tr><th id="7033">7033</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7034">7034</th><td></td></tr>
<tr><th id="7035">7035</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget23hasFlatSegmentOffsetBugEv" title='llvm::GCNSubtarget::hasFlatSegmentOffsetBug' data-ref="_ZNK4llvm12GCNSubtarget23hasFlatSegmentOffsetBugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget23hasFlatSegmentOffsetBugEv">hasFlatSegmentOffsetBug</a>() &amp;&amp; <a class="local col1 ref" href="#1361AddrSpace" title='AddrSpace' data-ref="1361AddrSpace" data-ref-filename="1361AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::FLAT_ADDRESS" title='llvm::AMDGPUAS::FLAT_ADDRESS' data-ref="llvm::AMDGPUAS::FLAT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..FLAT_ADDRESS">FLAT_ADDRESS</a>)</td></tr>
<tr><th id="7036">7036</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7037">7037</th><td></td></tr>
<tr><th id="7038">7038</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1363N" title='N' data-type='unsigned int' data-ref="1363N" data-ref-filename="1363N">N</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20getNumFlatOffsetBitsERKNS_15MCSubtargetInfoEb" title='llvm::AMDGPU::getNumFlatOffsetBits' data-ref="_ZN4llvm6AMDGPU20getNumFlatOffsetBitsERKNS_15MCSubtargetInfoEb" data-ref-filename="_ZN4llvm6AMDGPU20getNumFlatOffsetBitsERKNS_15MCSubtargetInfoEb">getNumFlatOffsetBits</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>, <a class="local col2 ref" href="#1362Signed" title='Signed' data-ref="1362Signed" data-ref-filename="1362Signed">Signed</a>);</td></tr>
<tr><th id="7039">7039</th><td>  <b>return</b> <a class="local col2 ref" href="#1362Signed" title='Signed' data-ref="1362Signed" data-ref-filename="1362Signed">Signed</a> ? <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isIntNEjl" title='llvm::isIntN' data-ref="_ZN4llvm6isIntNEjl" data-ref-filename="_ZN4llvm6isIntNEjl">isIntN</a>(<a class="local col3 ref" href="#1363N" title='N' data-ref="1363N" data-ref-filename="1363N">N</a>, <a class="local col0 ref" href="#1360Offset" title='Offset' data-ref="1360Offset" data-ref-filename="1360Offset">Offset</a>) : <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7isUIntNEjm" title='llvm::isUIntN' data-ref="_ZN4llvm7isUIntNEjm" data-ref-filename="_ZN4llvm7isUIntNEjm">isUIntN</a>(<a class="local col3 ref" href="#1363N" title='N' data-ref="1363N" data-ref-filename="1363N">N</a>, <a class="local col0 ref" href="#1360Offset" title='Offset' data-ref="1360Offset" data-ref-filename="1360Offset">Offset</a>);</td></tr>
<tr><th id="7040">7040</th><td>}</td></tr>
<tr><th id="7041">7041</th><td></td></tr>
<tr><th id="7042">7042</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo15splitFlatOffsetEljb" title='llvm::SIInstrInfo::splitFlatOffset' data-ref="_ZNK4llvm11SIInstrInfo15splitFlatOffsetEljb" data-ref-filename="_ZNK4llvm11SIInstrInfo15splitFlatOffsetEljb">splitFlatOffset</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="1364COffsetVal" title='COffsetVal' data-type='int64_t' data-ref="1364COffsetVal" data-ref-filename="1364COffsetVal">COffsetVal</dfn>,</td></tr>
<tr><th id="7043">7043</th><td>                                                         <em>unsigned</em> <dfn class="local col5 decl" id="1365AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="1365AddrSpace" data-ref-filename="1365AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="7044">7044</th><td>                                                         <em>bool</em> <dfn class="local col6 decl" id="1366IsSigned" title='IsSigned' data-type='bool' data-ref="1366IsSigned" data-ref-filename="1366IsSigned">IsSigned</dfn>) <em>const</em> {</td></tr>
<tr><th id="7045">7045</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="1367RemainderOffset" title='RemainderOffset' data-type='int64_t' data-ref="1367RemainderOffset" data-ref-filename="1367RemainderOffset">RemainderOffset</dfn> = <a class="local col4 ref" href="#1364COffsetVal" title='COffsetVal' data-ref="1364COffsetVal" data-ref-filename="1364COffsetVal">COffsetVal</a>;</td></tr>
<tr><th id="7046">7046</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="1368ImmField" title='ImmField' data-type='int64_t' data-ref="1368ImmField" data-ref-filename="1368ImmField">ImmField</dfn> = <var>0</var>;</td></tr>
<tr><th id="7047">7047</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="1369NumBits" title='NumBits' data-type='const unsigned int' data-ref="1369NumBits" data-ref-filename="1369NumBits">NumBits</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20getNumFlatOffsetBitsERKNS_15MCSubtargetInfoEb" title='llvm::AMDGPU::getNumFlatOffsetBits' data-ref="_ZN4llvm6AMDGPU20getNumFlatOffsetBitsERKNS_15MCSubtargetInfoEb" data-ref-filename="_ZN4llvm6AMDGPU20getNumFlatOffsetBitsERKNS_15MCSubtargetInfoEb">getNumFlatOffsetBits</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>, <a class="local col6 ref" href="#1366IsSigned" title='IsSigned' data-ref="1366IsSigned" data-ref-filename="1366IsSigned">IsSigned</a>);</td></tr>
<tr><th id="7048">7048</th><td>  <b>if</b> (<a class="local col6 ref" href="#1366IsSigned" title='IsSigned' data-ref="1366IsSigned" data-ref-filename="1366IsSigned">IsSigned</a>) {</td></tr>
<tr><th id="7049">7049</th><td>    <i>// Use signed division by a power of two to truncate towards 0.</i></td></tr>
<tr><th id="7050">7050</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="1370D" title='D' data-type='int64_t' data-ref="1370D" data-ref-filename="1370D">D</dfn> = <var>1LL</var> &lt;&lt; (<a class="local col9 ref" href="#1369NumBits" title='NumBits' data-ref="1369NumBits" data-ref-filename="1369NumBits">NumBits</a> - <var>1</var>);</td></tr>
<tr><th id="7051">7051</th><td>    <a class="local col7 ref" href="#1367RemainderOffset" title='RemainderOffset' data-ref="1367RemainderOffset" data-ref-filename="1367RemainderOffset">RemainderOffset</a> = (<a class="local col4 ref" href="#1364COffsetVal" title='COffsetVal' data-ref="1364COffsetVal" data-ref-filename="1364COffsetVal">COffsetVal</a> / <a class="local col0 ref" href="#1370D" title='D' data-ref="1370D" data-ref-filename="1370D">D</a>) * <a class="local col0 ref" href="#1370D" title='D' data-ref="1370D" data-ref-filename="1370D">D</a>;</td></tr>
<tr><th id="7052">7052</th><td>    <a class="local col8 ref" href="#1368ImmField" title='ImmField' data-ref="1368ImmField" data-ref-filename="1368ImmField">ImmField</a> = <a class="local col4 ref" href="#1364COffsetVal" title='COffsetVal' data-ref="1364COffsetVal" data-ref-filename="1364COffsetVal">COffsetVal</a> - <a class="local col7 ref" href="#1367RemainderOffset" title='RemainderOffset' data-ref="1367RemainderOffset" data-ref-filename="1367RemainderOffset">RemainderOffset</a>;</td></tr>
<tr><th id="7053">7053</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#1364COffsetVal" title='COffsetVal' data-ref="1364COffsetVal" data-ref-filename="1364COffsetVal">COffsetVal</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="7054">7054</th><td>    <a class="local col8 ref" href="#1368ImmField" title='ImmField' data-ref="1368ImmField" data-ref-filename="1368ImmField">ImmField</a> = <a class="local col4 ref" href="#1364COffsetVal" title='COffsetVal' data-ref="1364COffsetVal" data-ref-filename="1364COffsetVal">COffsetVal</a> &amp; <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm16maskTrailingOnesEj" title='llvm::maskTrailingOnes' data-ref="_ZN4llvm16maskTrailingOnesEj" data-ref-filename="_ZN4llvm16maskTrailingOnesEj">maskTrailingOnes</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt;(<a class="local col9 ref" href="#1369NumBits" title='NumBits' data-ref="1369NumBits" data-ref-filename="1369NumBits">NumBits</a>);</td></tr>
<tr><th id="7055">7055</th><td>    <a class="local col7 ref" href="#1367RemainderOffset" title='RemainderOffset' data-ref="1367RemainderOffset" data-ref-filename="1367RemainderOffset">RemainderOffset</a> = <a class="local col4 ref" href="#1364COffsetVal" title='COffsetVal' data-ref="1364COffsetVal" data-ref-filename="1364COffsetVal">COffsetVal</a> - <a class="local col8 ref" href="#1368ImmField" title='ImmField' data-ref="1368ImmField" data-ref-filename="1368ImmField">ImmField</a>;</td></tr>
<tr><th id="7056">7056</th><td>  }</td></tr>
<tr><th id="7057">7057</th><td></td></tr>
<tr><th id="7058">7058</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isLegalFLATOffset(ImmField, AddrSpace, IsSigned));</td></tr>
<tr><th id="7059">7059</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RemainderOffset + ImmField == COffsetVal);</td></tr>
<tr><th id="7060">7060</th><td>  <b>return</b> <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="local col8 ref" href="#1368ImmField" title='ImmField' data-ref="1368ImmField" data-ref-filename="1368ImmField">ImmField</a>, <a class="local col7 ref" href="#1367RemainderOffset" title='RemainderOffset' data-ref="1367RemainderOffset" data-ref-filename="1367RemainderOffset">RemainderOffset</a>};</td></tr>
<tr><th id="7061">7061</th><td>}</td></tr>
<tr><th id="7062">7062</th><td></td></tr>
<tr><th id="7063">7063</th><td><i>// This must be kept in sync with the SIEncodingFamily class in SIInstrInfo.td</i></td></tr>
<tr><th id="7064">7064</th><td><b>enum</b> <dfn class="type def" id="SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily" data-ref-filename="SIEncodingFamily">SIEncodingFamily</dfn> {</td></tr>
<tr><th id="7065">7065</th><td>  <dfn class="enum" id="SI" title='SI' data-ref="SI" data-ref-filename="SI">SI</dfn> = <var>0</var>,</td></tr>
<tr><th id="7066">7066</th><td>  <dfn class="enum" id="VI" title='VI' data-ref="VI" data-ref-filename="VI">VI</dfn> = <var>1</var>,</td></tr>
<tr><th id="7067">7067</th><td>  <dfn class="enum" id="SDWA" title='SDWA' data-ref="SDWA" data-ref-filename="SDWA">SDWA</dfn> = <var>2</var>,</td></tr>
<tr><th id="7068">7068</th><td>  <dfn class="enum" id="SDWA9" title='SDWA9' data-ref="SDWA9" data-ref-filename="SDWA9">SDWA9</dfn> = <var>3</var>,</td></tr>
<tr><th id="7069">7069</th><td>  <dfn class="enum" id="GFX80" title='GFX80' data-ref="GFX80" data-ref-filename="GFX80">GFX80</dfn> = <var>4</var>,</td></tr>
<tr><th id="7070">7070</th><td>  <dfn class="enum" id="GFX9" title='GFX9' data-ref="GFX9" data-ref-filename="GFX9">GFX9</dfn> = <var>5</var>,</td></tr>
<tr><th id="7071">7071</th><td>  <dfn class="enum" id="GFX10" title='GFX10' data-ref="GFX10" data-ref-filename="GFX10">GFX10</dfn> = <var>6</var>,</td></tr>
<tr><th id="7072">7072</th><td>  <dfn class="enum" id="SDWA10" title='SDWA10' data-ref="SDWA10" data-ref-filename="SDWA10">SDWA10</dfn> = <var>7</var></td></tr>
<tr><th id="7073">7073</th><td>};</td></tr>
<tr><th id="7074">7074</th><td></td></tr>
<tr><th id="7075">7075</th><td><em>static</em> <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily" data-ref-filename="SIEncodingFamily">SIEncodingFamily</a> <dfn class="tu decl def fn" id="_ZL23subtargetEncodingFamilyRKN4llvm12GCNSubtargetE" title='subtargetEncodingFamily' data-type='SIEncodingFamily subtargetEncodingFamily(const llvm::GCNSubtarget &amp; ST)' data-ref="_ZL23subtargetEncodingFamilyRKN4llvm12GCNSubtargetE" data-ref-filename="_ZL23subtargetEncodingFamilyRKN4llvm12GCNSubtargetE">subtargetEncodingFamily</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="1371ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="1371ST" data-ref-filename="1371ST">ST</dfn>) {</td></tr>
<tr><th id="7076">7076</th><td>  <b>switch</b> (<a class="local col1 ref" href="#1371ST" title='ST' data-ref="1371ST" data-ref-filename="1371ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>()) {</td></tr>
<tr><th id="7077">7077</th><td>  <b>default</b>:</td></tr>
<tr><th id="7078">7078</th><td>    <b>break</b>;</td></tr>
<tr><th id="7079">7079</th><td>  <b>case</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS" data-ref-filename="llvm..AMDGPUSubtarget..SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</a>:</td></tr>
<tr><th id="7080">7080</th><td>  <b>case</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::SEA_ISLANDS" data-ref-filename="llvm..AMDGPUSubtarget..SEA_ISLANDS">SEA_ISLANDS</a>:</td></tr>
<tr><th id="7081">7081</th><td>    <b>return</b> <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily" data-ref-filename="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#SI" title='SI' data-ref="SI" data-ref-filename="SI">SI</a>;</td></tr>
<tr><th id="7082">7082</th><td>  <b>case</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS" data-ref-filename="llvm..AMDGPUSubtarget..VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>:</td></tr>
<tr><th id="7083">7083</th><td>  <b>case</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::GFX9" title='llvm::AMDGPUSubtarget::GFX9' data-ref="llvm::AMDGPUSubtarget::GFX9" data-ref-filename="llvm..AMDGPUSubtarget..GFX9">GFX9</a>:</td></tr>
<tr><th id="7084">7084</th><td>    <b>return</b> <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily" data-ref-filename="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#VI" title='VI' data-ref="VI" data-ref-filename="VI">VI</a>;</td></tr>
<tr><th id="7085">7085</th><td>  <b>case</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::GFX10" title='llvm::AMDGPUSubtarget::GFX10' data-ref="llvm::AMDGPUSubtarget::GFX10" data-ref-filename="llvm..AMDGPUSubtarget..GFX10">GFX10</a>:</td></tr>
<tr><th id="7086">7086</th><td>    <b>return</b> <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily" data-ref-filename="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#GFX10" title='GFX10' data-ref="GFX10" data-ref-filename="GFX10">GFX10</a>;</td></tr>
<tr><th id="7087">7087</th><td>  }</td></tr>
<tr><th id="7088">7088</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown subtarget generation!"</q>);</td></tr>
<tr><th id="7089">7089</th><td>}</td></tr>
<tr><th id="7090">7090</th><td></td></tr>
<tr><th id="7091">7091</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo15isAsmOnlyOpcodeEi" title='llvm::SIInstrInfo::isAsmOnlyOpcode' data-ref="_ZNK4llvm11SIInstrInfo15isAsmOnlyOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo15isAsmOnlyOpcodeEi">isAsmOnlyOpcode</dfn>(<em>int</em> <dfn class="local col2 decl" id="1372MCOp" title='MCOp' data-type='int' data-ref="1372MCOp" data-ref-filename="1372MCOp">MCOp</dfn>) <em>const</em> {</td></tr>
<tr><th id="7092">7092</th><td>  <b>switch</b>(<a class="local col2 ref" href="#1372MCOp" title='MCOp' data-ref="1372MCOp" data-ref-filename="1372MCOp">MCOp</a>) {</td></tr>
<tr><th id="7093">7093</th><td>  <i>// These opcodes use indirect register addressing so</i></td></tr>
<tr><th id="7094">7094</th><td><i>  // they need special handling by codegen (currently missing).</i></td></tr>
<tr><th id="7095">7095</th><td><i>  // Therefore it is too risky to allow these opcodes</i></td></tr>
<tr><th id="7096">7096</th><td><i>  // to be selected by dpp combiner or sdwa peepholer.</i></td></tr>
<tr><th id="7097">7097</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELS_B32_dpp_gfx10" title='llvm::AMDGPU::V_MOVRELS_B32_dpp_gfx10' data-ref="llvm::AMDGPU::V_MOVRELS_B32_dpp_gfx10" data-ref-filename="llvm..AMDGPU..V_MOVRELS_B32_dpp_gfx10">V_MOVRELS_B32_dpp_gfx10</a>:</td></tr>
<tr><th id="7098">7098</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELS_B32_sdwa_gfx10" title='llvm::AMDGPU::V_MOVRELS_B32_sdwa_gfx10' data-ref="llvm::AMDGPU::V_MOVRELS_B32_sdwa_gfx10" data-ref-filename="llvm..AMDGPU..V_MOVRELS_B32_sdwa_gfx10">V_MOVRELS_B32_sdwa_gfx10</a>:</td></tr>
<tr><th id="7099">7099</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELD_B32_dpp_gfx10" title='llvm::AMDGPU::V_MOVRELD_B32_dpp_gfx10' data-ref="llvm::AMDGPU::V_MOVRELD_B32_dpp_gfx10" data-ref-filename="llvm..AMDGPU..V_MOVRELD_B32_dpp_gfx10">V_MOVRELD_B32_dpp_gfx10</a>:</td></tr>
<tr><th id="7100">7100</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELD_B32_sdwa_gfx10" title='llvm::AMDGPU::V_MOVRELD_B32_sdwa_gfx10' data-ref="llvm::AMDGPU::V_MOVRELD_B32_sdwa_gfx10" data-ref-filename="llvm..AMDGPU..V_MOVRELD_B32_sdwa_gfx10">V_MOVRELD_B32_sdwa_gfx10</a>:</td></tr>
<tr><th id="7101">7101</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELSD_B32_dpp_gfx10" title='llvm::AMDGPU::V_MOVRELSD_B32_dpp_gfx10' data-ref="llvm::AMDGPU::V_MOVRELSD_B32_dpp_gfx10" data-ref-filename="llvm..AMDGPU..V_MOVRELSD_B32_dpp_gfx10">V_MOVRELSD_B32_dpp_gfx10</a>:</td></tr>
<tr><th id="7102">7102</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELSD_B32_sdwa_gfx10" title='llvm::AMDGPU::V_MOVRELSD_B32_sdwa_gfx10' data-ref="llvm::AMDGPU::V_MOVRELSD_B32_sdwa_gfx10" data-ref-filename="llvm..AMDGPU..V_MOVRELSD_B32_sdwa_gfx10">V_MOVRELSD_B32_sdwa_gfx10</a>:</td></tr>
<tr><th id="7103">7103</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELSD_2_B32_dpp_gfx10" title='llvm::AMDGPU::V_MOVRELSD_2_B32_dpp_gfx10' data-ref="llvm::AMDGPU::V_MOVRELSD_2_B32_dpp_gfx10" data-ref-filename="llvm..AMDGPU..V_MOVRELSD_2_B32_dpp_gfx10">V_MOVRELSD_2_B32_dpp_gfx10</a>:</td></tr>
<tr><th id="7104">7104</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELSD_2_B32_sdwa_gfx10" title='llvm::AMDGPU::V_MOVRELSD_2_B32_sdwa_gfx10' data-ref="llvm::AMDGPU::V_MOVRELSD_2_B32_sdwa_gfx10" data-ref-filename="llvm..AMDGPU..V_MOVRELSD_2_B32_sdwa_gfx10">V_MOVRELSD_2_B32_sdwa_gfx10</a>:</td></tr>
<tr><th id="7105">7105</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7106">7106</th><td>  <b>default</b>:</td></tr>
<tr><th id="7107">7107</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7108">7108</th><td>  }</td></tr>
<tr><th id="7109">7109</th><td>}</td></tr>
<tr><th id="7110">7110</th><td></td></tr>
<tr><th id="7111">7111</th><td><em>int</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</dfn>(<em>int</em> <dfn class="local col3 decl" id="1373Opcode" title='Opcode' data-type='int' data-ref="1373Opcode" data-ref-filename="1373Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="7112">7112</th><td>  <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily" data-ref-filename="SIEncodingFamily">SIEncodingFamily</a> <dfn class="local col4 decl" id="1374Gen" title='Gen' data-type='SIEncodingFamily' data-ref="1374Gen" data-ref-filename="1374Gen">Gen</dfn> = <a class="tu ref fn" href="#_ZL23subtargetEncodingFamilyRKN4llvm12GCNSubtargetE" title='subtargetEncodingFamily' data-use='c' data-ref="_ZL23subtargetEncodingFamilyRKN4llvm12GCNSubtargetE" data-ref-filename="_ZL23subtargetEncodingFamilyRKN4llvm12GCNSubtargetE">subtargetEncodingFamily</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>);</td></tr>
<tr><th id="7113">7113</th><td></td></tr>
<tr><th id="7114">7114</th><td>  <b>if</b> ((<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#1373Opcode" title='Opcode' data-ref="1373Opcode" data-ref-filename="1373Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::renamedInGFX9" title='llvm::SIInstrFlags::renamedInGFX9' data-ref="llvm::SIInstrFlags::renamedInGFX9" data-ref-filename="llvm..SIInstrFlags..renamedInGFX9">renamedInGFX9</a>) != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="7115">7115</th><td>    <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() == <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::GFX9" title='llvm::AMDGPUSubtarget::GFX9' data-ref="llvm::AMDGPUSubtarget::GFX9" data-ref-filename="llvm..AMDGPUSubtarget..GFX9">GFX9</a>)</td></tr>
<tr><th id="7116">7116</th><td>    <a class="local col4 ref" href="#1374Gen" title='Gen' data-ref="1374Gen" data-ref-filename="1374Gen">Gen</a> = <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily" data-ref-filename="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#GFX9" title='GFX9' data-ref="GFX9" data-ref-filename="GFX9">GFX9</a>;</td></tr>
<tr><th id="7117">7117</th><td></td></tr>
<tr><th id="7118">7118</th><td>  <i>// Adjust the encoding family to GFX80 for D16 buffer instructions when the</i></td></tr>
<tr><th id="7119">7119</th><td><i>  // subtarget has UnpackedD16VMem feature.</i></td></tr>
<tr><th id="7120">7120</th><td><i>  // TODO: remove this when we discard GFX80 encoding.</i></td></tr>
<tr><th id="7121">7121</th><td>  <b>if</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>() &amp;&amp; (<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#1373Opcode" title='Opcode' data-ref="1373Opcode" data-ref-filename="1373Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::D16Buf" title='llvm::SIInstrFlags::D16Buf' data-ref="llvm::SIInstrFlags::D16Buf" data-ref-filename="llvm..SIInstrFlags..D16Buf">D16Buf</a>))</td></tr>
<tr><th id="7122">7122</th><td>    <a class="local col4 ref" href="#1374Gen" title='Gen' data-ref="1374Gen" data-ref-filename="1374Gen">Gen</a> = <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily" data-ref-filename="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#GFX80" title='GFX80' data-ref="GFX80" data-ref-filename="GFX80">GFX80</a>;</td></tr>
<tr><th id="7123">7123</th><td></td></tr>
<tr><th id="7124">7124</th><td>  <b>if</b> (<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#1373Opcode" title='Opcode' data-ref="1373Opcode" data-ref-filename="1373Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SDWA" title='llvm::SIInstrFlags::SDWA' data-ref="llvm::SIInstrFlags::SDWA" data-ref-filename="llvm..SIInstrFlags..SDWA">SDWA</a>) {</td></tr>
<tr><th id="7125">7125</th><td>    <b>switch</b> (<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>()) {</td></tr>
<tr><th id="7126">7126</th><td>    <b>default</b>:</td></tr>
<tr><th id="7127">7127</th><td>      <a class="local col4 ref" href="#1374Gen" title='Gen' data-ref="1374Gen" data-ref-filename="1374Gen">Gen</a> = <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily" data-ref-filename="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#SDWA" title='SDWA' data-ref="SDWA" data-ref-filename="SDWA">SDWA</a>;</td></tr>
<tr><th id="7128">7128</th><td>      <b>break</b>;</td></tr>
<tr><th id="7129">7129</th><td>    <b>case</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::GFX9" title='llvm::AMDGPUSubtarget::GFX9' data-ref="llvm::AMDGPUSubtarget::GFX9" data-ref-filename="llvm..AMDGPUSubtarget..GFX9">GFX9</a>:</td></tr>
<tr><th id="7130">7130</th><td>      <a class="local col4 ref" href="#1374Gen" title='Gen' data-ref="1374Gen" data-ref-filename="1374Gen">Gen</a> = <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily" data-ref-filename="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#SDWA9" title='SDWA9' data-ref="SDWA9" data-ref-filename="SDWA9">SDWA9</a>;</td></tr>
<tr><th id="7131">7131</th><td>      <b>break</b>;</td></tr>
<tr><th id="7132">7132</th><td>    <b>case</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::GFX10" title='llvm::AMDGPUSubtarget::GFX10' data-ref="llvm::AMDGPUSubtarget::GFX10" data-ref-filename="llvm..AMDGPUSubtarget..GFX10">GFX10</a>:</td></tr>
<tr><th id="7133">7133</th><td>      <a class="local col4 ref" href="#1374Gen" title='Gen' data-ref="1374Gen" data-ref-filename="1374Gen">Gen</a> = <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily" data-ref-filename="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#SDWA10" title='SDWA10' data-ref="SDWA10" data-ref-filename="SDWA10">SDWA10</a>;</td></tr>
<tr><th id="7134">7134</th><td>      <b>break</b>;</td></tr>
<tr><th id="7135">7135</th><td>    }</td></tr>
<tr><th id="7136">7136</th><td>  }</td></tr>
<tr><th id="7137">7137</th><td></td></tr>
<tr><th id="7138">7138</th><td>  <em>int</em> <dfn class="local col5 decl" id="1375MCOp" title='MCOp' data-type='int' data-ref="1375MCOp" data-ref-filename="1375MCOp">MCOp</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMCOpcodeEtj" title='llvm::AMDGPU::getMCOpcode' data-ref="_ZN4llvm6AMDGPU11getMCOpcodeEtj" data-ref-filename="_ZN4llvm6AMDGPU11getMCOpcodeEtj">getMCOpcode</a>(<a class="local col3 ref" href="#1373Opcode" title='Opcode' data-ref="1373Opcode" data-ref-filename="1373Opcode">Opcode</a>, <a class="local col4 ref" href="#1374Gen" title='Gen' data-ref="1374Gen" data-ref-filename="1374Gen">Gen</a>);</td></tr>
<tr><th id="7139">7139</th><td></td></tr>
<tr><th id="7140">7140</th><td>  <i>// -1 means that Opcode is already a native instruction.</i></td></tr>
<tr><th id="7141">7141</th><td>  <b>if</b> (<a class="local col5 ref" href="#1375MCOp" title='MCOp' data-ref="1375MCOp" data-ref-filename="1375MCOp">MCOp</a> == -<var>1</var>)</td></tr>
<tr><th id="7142">7142</th><td>    <b>return</b> <a class="local col3 ref" href="#1373Opcode" title='Opcode' data-ref="1373Opcode" data-ref-filename="1373Opcode">Opcode</a>;</td></tr>
<tr><th id="7143">7143</th><td></td></tr>
<tr><th id="7144">7144</th><td>  <i>// (uint16_t)-1 means that Opcode is a pseudo instruction that has</i></td></tr>
<tr><th id="7145">7145</th><td><i>  // no encoding in the given subtarget generation.</i></td></tr>
<tr><th id="7146">7146</th><td>  <b>if</b> (<a class="local col5 ref" href="#1375MCOp" title='MCOp' data-ref="1375MCOp" data-ref-filename="1375MCOp">MCOp</a> == (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>)-<var>1</var>)</td></tr>
<tr><th id="7147">7147</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="7148">7148</th><td></td></tr>
<tr><th id="7149">7149</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm11SIInstrInfo15isAsmOnlyOpcodeEi" title='llvm::SIInstrInfo::isAsmOnlyOpcode' data-ref="_ZNK4llvm11SIInstrInfo15isAsmOnlyOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo15isAsmOnlyOpcodeEi">isAsmOnlyOpcode</a>(<a class="local col5 ref" href="#1375MCOp" title='MCOp' data-ref="1375MCOp" data-ref-filename="1375MCOp">MCOp</a>))</td></tr>
<tr><th id="7150">7150</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="7151">7151</th><td></td></tr>
<tr><th id="7152">7152</th><td>  <b>return</b> <a class="local col5 ref" href="#1375MCOp" title='MCOp' data-ref="1375MCOp" data-ref-filename="1375MCOp">MCOp</a>;</td></tr>
<tr><th id="7153">7153</th><td>}</td></tr>
<tr><th id="7154">7154</th><td></td></tr>
<tr><th id="7155">7155</th><td><em>static</em></td></tr>
<tr><th id="7156">7156</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a> <dfn class="tu decl def fn" id="_ZL13getRegOrUndefRKN4llvm14MachineOperandE" title='getRegOrUndef' data-type='TargetInstrInfo::RegSubRegPair getRegOrUndef(const llvm::MachineOperand &amp; RegOpnd)' data-ref="_ZL13getRegOrUndefRKN4llvm14MachineOperandE" data-ref-filename="_ZL13getRegOrUndefRKN4llvm14MachineOperandE">getRegOrUndef</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1376RegOpnd" title='RegOpnd' data-type='const llvm::MachineOperand &amp;' data-ref="1376RegOpnd" data-ref-filename="1376RegOpnd">RegOpnd</dfn>) {</td></tr>
<tr><th id="7157">7157</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RegOpnd.isReg());</td></tr>
<tr><th id="7158">7158</th><td>  <b>return</b> <a class="local col6 ref" href="#1376RegOpnd" title='RegOpnd' data-ref="1376RegOpnd" data-ref-filename="1376RegOpnd">RegOpnd</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() ? <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj">(</a>) :</td></tr>
<tr><th id="7159">7159</th><td>                             <a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE" title='llvm::getRegSubRegPair' data-ref="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE">getRegSubRegPair</a>(<a class="local col6 ref" href="#1376RegOpnd" title='RegOpnd' data-ref="1376RegOpnd" data-ref-filename="1376RegOpnd">RegOpnd</a>);</td></tr>
<tr><th id="7160">7160</th><td>}</td></tr>
<tr><th id="7161">7161</th><td></td></tr>
<tr><th id="7162">7162</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a></td></tr>
<tr><th id="7163">7163</th><td><span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj" title='llvm::getRegSequenceSubReg' data-ref="_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj" data-ref-filename="_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj">getRegSequenceSubReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1377MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1377MI" data-ref-filename="1377MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="1378SubReg" title='SubReg' data-type='unsigned int' data-ref="1378SubReg" data-ref-filename="1378SubReg">SubReg</dfn>) {</td></tr>
<tr><th id="7164">7164</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.isRegSequence());</td></tr>
<tr><th id="7165">7165</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="1379I" title='I' data-type='unsigned int' data-ref="1379I" data-ref-filename="1379I">I</dfn> = <var>0</var>, <dfn class="local col0 decl" id="1380E" title='E' data-type='unsigned int' data-ref="1380E" data-ref-filename="1380E">E</dfn> = (<a class="local col7 ref" href="#1377MI" title='MI' data-ref="1377MI" data-ref-filename="1377MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>)/ <var>2</var>; <a class="local col9 ref" href="#1379I" title='I' data-ref="1379I" data-ref-filename="1379I">I</a> &lt; <a class="local col0 ref" href="#1380E" title='E' data-ref="1380E" data-ref-filename="1380E">E</a>; ++<a class="local col9 ref" href="#1379I" title='I' data-ref="1379I" data-ref-filename="1379I">I</a>)</td></tr>
<tr><th id="7166">7166</th><td>    <b>if</b> (<a class="local col7 ref" href="#1377MI" title='MI' data-ref="1377MI" data-ref-filename="1377MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <var>2</var> * <a class="local col9 ref" href="#1379I" title='I' data-ref="1379I" data-ref-filename="1379I">I</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <a class="local col8 ref" href="#1378SubReg" title='SubReg' data-ref="1378SubReg" data-ref-filename="1378SubReg">SubReg</a>) {</td></tr>
<tr><th id="7167">7167</th><td>      <em>auto</em> &amp;<dfn class="local col1 decl" id="1381RegOp" title='RegOp' data-type='llvm::MachineOperand &amp;' data-ref="1381RegOp" data-ref-filename="1381RegOp">RegOp</dfn> = <a class="local col7 ref" href="#1377MI" title='MI' data-ref="1377MI" data-ref-filename="1377MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <var>2</var> * <a class="local col9 ref" href="#1379I" title='I' data-ref="1379I" data-ref-filename="1379I">I</a>);</td></tr>
<tr><th id="7168">7168</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL13getRegOrUndefRKN4llvm14MachineOperandE" title='getRegOrUndef' data-use='c' data-ref="_ZL13getRegOrUndefRKN4llvm14MachineOperandE" data-ref-filename="_ZL13getRegOrUndefRKN4llvm14MachineOperandE">getRegOrUndef</a>(<a class="local col1 ref" href="#1381RegOp" title='RegOp' data-ref="1381RegOp" data-ref-filename="1381RegOp">RegOp</a>);</td></tr>
<tr><th id="7169">7169</th><td>    }</td></tr>
<tr><th id="7170">7170</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj">(</a>);</td></tr>
<tr><th id="7171">7171</th><td>}</td></tr>
<tr><th id="7172">7172</th><td></td></tr>
<tr><th id="7173">7173</th><td><i  data-doc="_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE">// Try to find the definition of reg:subreg in subreg-manipulation pseudos</i></td></tr>
<tr><th id="7174">7174</th><td><i  data-doc="_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE">// Following a subreg of reg:subreg isn't supported</i></td></tr>
<tr><th id="7175">7175</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE" title='followSubRegDef' data-type='bool followSubRegDef(llvm::MachineInstr &amp; MI, TargetInstrInfo::RegSubRegPair &amp; RSR)' data-ref="_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE" data-ref-filename="_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE">followSubRegDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1382MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1382MI" data-ref-filename="1382MI">MI</dfn>,</td></tr>
<tr><th id="7176">7176</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col3 decl" id="1383RSR" title='RSR' data-type='TargetInstrInfo::RegSubRegPair &amp;' data-ref="1383RSR" data-ref-filename="1383RSR">RSR</dfn>) {</td></tr>
<tr><th id="7177">7177</th><td>  <b>if</b> (!<a class="local col3 ref" href="#1383RSR" title='RSR' data-ref="1383RSR" data-ref-filename="1383RSR">RSR</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..SubReg">SubReg</a>)</td></tr>
<tr><th id="7178">7178</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7179">7179</th><td>  <b>switch</b> (<a class="local col2 ref" href="#1382MI" title='MI' data-ref="1382MI" data-ref-filename="1382MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="7180">7180</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="7181">7181</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>:</td></tr>
<tr><th id="7182">7182</th><td>    <a class="local col3 ref" href="#1383RSR" title='RSR' data-ref="1383RSR" data-ref-filename="1383RSR">RSR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#464" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="ref fn" href="#_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj" title='llvm::getRegSequenceSubReg' data-ref="_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj" data-ref-filename="_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj">getRegSequenceSubReg</a>(<span class='refarg'><a class="local col2 ref" href="#1382MI" title='MI' data-ref="1382MI" data-ref-filename="1382MI">MI</a></span>, <a class="local col3 ref" href="#1383RSR" title='RSR' data-ref="1383RSR" data-ref-filename="1383RSR">RSR</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..SubReg">SubReg</a>);</td></tr>
<tr><th id="7183">7183</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7184">7184</th><td>  <i>// EXTRACT_SUBREG ins't supported as this would follow a subreg of subreg</i></td></tr>
<tr><th id="7185">7185</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::INSERT_SUBREG" title='llvm::AMDGPU::INSERT_SUBREG' data-ref="llvm::AMDGPU::INSERT_SUBREG" data-ref-filename="llvm..AMDGPU..INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="7186">7186</th><td>    <b>if</b> (<a class="local col3 ref" href="#1383RSR" title='RSR' data-ref="1383RSR" data-ref-filename="1383RSR">RSR</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..SubReg">SubReg</a> == (<em>unsigned</em>)<a class="local col2 ref" href="#1382MI" title='MI' data-ref="1382MI" data-ref-filename="1382MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="7187">7187</th><td>      <i>// inserted the subreg we're looking for</i></td></tr>
<tr><th id="7188">7188</th><td>      <a class="local col3 ref" href="#1383RSR" title='RSR' data-ref="1383RSR" data-ref-filename="1383RSR">RSR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#464" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="tu ref fn" href="#_ZL13getRegOrUndefRKN4llvm14MachineOperandE" title='getRegOrUndef' data-use='c' data-ref="_ZL13getRegOrUndefRKN4llvm14MachineOperandE" data-ref-filename="_ZL13getRegOrUndefRKN4llvm14MachineOperandE">getRegOrUndef</a>(<a class="local col2 ref" href="#1382MI" title='MI' data-ref="1382MI" data-ref-filename="1382MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="7189">7189</th><td>    <b>else</b> { <i>// the subreg in the rest of the reg</i></td></tr>
<tr><th id="7190">7190</th><td>      <em>auto</em> <dfn class="local col4 decl" id="1384R1" title='R1' data-type='llvm::TargetInstrInfo::RegSubRegPair' data-ref="1384R1" data-ref-filename="1384R1">R1</dfn> = <a class="tu ref fn" href="#_ZL13getRegOrUndefRKN4llvm14MachineOperandE" title='getRegOrUndef' data-use='c' data-ref="_ZL13getRegOrUndefRKN4llvm14MachineOperandE" data-ref-filename="_ZL13getRegOrUndefRKN4llvm14MachineOperandE">getRegOrUndef</a>(<a class="local col2 ref" href="#1382MI" title='MI' data-ref="1382MI" data-ref-filename="1382MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="7191">7191</th><td>      <b>if</b> (<a class="local col4 ref" href="#1384R1" title='R1' data-ref="1384R1" data-ref-filename="1384R1">R1</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..SubReg">SubReg</a>) <i>// subreg of subreg isn't supported</i></td></tr>
<tr><th id="7192">7192</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7193">7193</th><td>      <a class="local col3 ref" href="#1383RSR" title='RSR' data-ref="1383RSR" data-ref-filename="1383RSR">RSR</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col4 ref" href="#1384R1" title='R1' data-ref="1384R1" data-ref-filename="1384R1">R1</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..Reg">Reg</a>;</td></tr>
<tr><th id="7194">7194</th><td>    }</td></tr>
<tr><th id="7195">7195</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7196">7196</th><td>  }</td></tr>
<tr><th id="7197">7197</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7198">7198</th><td>}</td></tr>
<tr><th id="7199">7199</th><td></td></tr>
<tr><th id="7200">7200</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE" title='llvm::getVRegSubRegDef' data-ref="_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE">getVRegSubRegDef</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col5 decl" id="1385P" title='P' data-type='const TargetInstrInfo::RegSubRegPair &amp;' data-ref="1385P" data-ref-filename="1385P">P</dfn>,</td></tr>
<tr><th id="7201">7201</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="1386MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1386MRI" data-ref-filename="1386MRI">MRI</dfn>) {</td></tr>
<tr><th id="7202">7202</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.isSSA());</td></tr>
<tr><th id="7203">7203</th><td>  <b>if</b> (!<a class="local col5 ref" href="#1385P" title='P' data-ref="1385P" data-ref-filename="1385P">P</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="7204">7204</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="7205">7205</th><td></td></tr>
<tr><th id="7206">7206</th><td>  <em>auto</em> <dfn class="local col7 decl" id="1387RSR" title='RSR' data-type='llvm::TargetInstrInfo::RegSubRegPair' data-ref="1387RSR" data-ref-filename="1387RSR">RSR</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#464" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_"></a><a class="local col5 ref" href="#1385P" title='P' data-ref="1385P" data-ref-filename="1385P">P</a>;</td></tr>
<tr><th id="7207">7207</th><td>  <em>auto</em> *<dfn class="local col8 decl" id="1388DefInst" title='DefInst' data-type='llvm::MachineInstr *' data-ref="1388DefInst" data-ref-filename="1388DefInst">DefInst</dfn> = <a class="local col6 ref" href="#1386MRI" title='MRI' data-ref="1386MRI" data-ref-filename="1386MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1387RSR" title='RSR' data-ref="1387RSR" data-ref-filename="1387RSR">RSR</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..Reg">Reg</a>);</td></tr>
<tr><th id="7208">7208</th><td>  <b>while</b> (<em>auto</em> *<dfn class="local col9 decl" id="1389MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1389MI" data-ref-filename="1389MI"><a class="local col9 ref" href="#1389MI" title='MI' data-ref="1389MI" data-ref-filename="1389MI">MI</a></dfn> = <a class="local col8 ref" href="#1388DefInst" title='DefInst' data-ref="1388DefInst" data-ref-filename="1388DefInst">DefInst</a>) {</td></tr>
<tr><th id="7209">7209</th><td>    <a class="local col8 ref" href="#1388DefInst" title='DefInst' data-ref="1388DefInst" data-ref-filename="1388DefInst">DefInst</a> = <b>nullptr</b>;</td></tr>
<tr><th id="7210">7210</th><td>    <b>switch</b> (<a class="local col9 ref" href="#1389MI" title='MI' data-ref="1389MI" data-ref-filename="1389MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="7211">7211</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>:</td></tr>
<tr><th id="7212">7212</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>: {</td></tr>
<tr><th id="7213">7213</th><td>      <em>auto</em> &amp;<dfn class="local col0 decl" id="1390Op1" title='Op1' data-type='llvm::MachineOperand &amp;' data-ref="1390Op1" data-ref-filename="1390Op1">Op1</dfn> = <a class="local col9 ref" href="#1389MI" title='MI' data-ref="1389MI" data-ref-filename="1389MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="7214">7214</th><td>      <b>if</b> (<a class="local col0 ref" href="#1390Op1" title='Op1' data-ref="1390Op1" data-ref-filename="1390Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#1390Op1" title='Op1' data-ref="1390Op1" data-ref-filename="1390Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="7215">7215</th><td>        <b>if</b> (<a class="local col0 ref" href="#1390Op1" title='Op1' data-ref="1390Op1" data-ref-filename="1390Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="7216">7216</th><td>          <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="7217">7217</th><td>        <a class="local col7 ref" href="#1387RSR" title='RSR' data-ref="1387RSR" data-ref-filename="1387RSR">RSR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#464" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE" title='llvm::getRegSubRegPair' data-ref="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE">getRegSubRegPair</a>(<a class="local col0 ref" href="#1390Op1" title='Op1' data-ref="1390Op1" data-ref-filename="1390Op1">Op1</a>);</td></tr>
<tr><th id="7218">7218</th><td>        <a class="local col8 ref" href="#1388DefInst" title='DefInst' data-ref="1388DefInst" data-ref-filename="1388DefInst">DefInst</a> = <a class="local col6 ref" href="#1386MRI" title='MRI' data-ref="1386MRI" data-ref-filename="1386MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1387RSR" title='RSR' data-ref="1387RSR" data-ref-filename="1387RSR">RSR</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..Reg">Reg</a>);</td></tr>
<tr><th id="7219">7219</th><td>      }</td></tr>
<tr><th id="7220">7220</th><td>      <b>break</b>;</td></tr>
<tr><th id="7221">7221</th><td>    }</td></tr>
<tr><th id="7222">7222</th><td>    <b>default</b>:</td></tr>
<tr><th id="7223">7223</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE" title='followSubRegDef' data-use='c' data-ref="_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE" data-ref-filename="_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE">followSubRegDef</a>(<span class='refarg'>*<a class="local col9 ref" href="#1389MI" title='MI' data-ref="1389MI" data-ref-filename="1389MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#1387RSR" title='RSR' data-ref="1387RSR" data-ref-filename="1387RSR">RSR</a></span>)) {</td></tr>
<tr><th id="7224">7224</th><td>        <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#1387RSR" title='RSR' data-ref="1387RSR" data-ref-filename="1387RSR">RSR</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..Reg">Reg</a>)</td></tr>
<tr><th id="7225">7225</th><td>          <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="7226">7226</th><td>        <a class="local col8 ref" href="#1388DefInst" title='DefInst' data-ref="1388DefInst" data-ref-filename="1388DefInst">DefInst</a> = <a class="local col6 ref" href="#1386MRI" title='MRI' data-ref="1386MRI" data-ref-filename="1386MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1387RSR" title='RSR' data-ref="1387RSR" data-ref-filename="1387RSR">RSR</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..Reg">Reg</a>);</td></tr>
<tr><th id="7227">7227</th><td>      }</td></tr>
<tr><th id="7228">7228</th><td>    }</td></tr>
<tr><th id="7229">7229</th><td>    <b>if</b> (!<a class="local col8 ref" href="#1388DefInst" title='DefInst' data-ref="1388DefInst" data-ref-filename="1388DefInst">DefInst</a>)</td></tr>
<tr><th id="7230">7230</th><td>      <b>return</b> <a class="local col9 ref" href="#1389MI" title='MI' data-ref="1389MI" data-ref-filename="1389MI">MI</a>;</td></tr>
<tr><th id="7231">7231</th><td>  }</td></tr>
<tr><th id="7232">7232</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="7233">7233</th><td>}</td></tr>
<tr><th id="7234">7234</th><td></td></tr>
<tr><th id="7235">7235</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm26execMayBeModifiedBeforeUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrES6_" title='llvm::execMayBeModifiedBeforeUse' data-ref="_ZN4llvm26execMayBeModifiedBeforeUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrES6_" data-ref-filename="_ZN4llvm26execMayBeModifiedBeforeUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrES6_">execMayBeModifiedBeforeUse</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1391MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1391MRI" data-ref-filename="1391MRI">MRI</dfn>,</td></tr>
<tr><th id="7236">7236</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1392VReg" title='VReg' data-type='llvm::Register' data-ref="1392VReg" data-ref-filename="1392VReg">VReg</dfn>,</td></tr>
<tr><th id="7237">7237</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1393DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="1393DefMI" data-ref-filename="1393DefMI">DefMI</dfn>,</td></tr>
<tr><th id="7238">7238</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1394UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="1394UseMI" data-ref-filename="1394UseMI">UseMI</dfn>) {</td></tr>
<tr><th id="7239">7239</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.isSSA() &amp;&amp; <q>"Must be run on SSA"</q>);</td></tr>
<tr><th id="7240">7240</th><td></td></tr>
<tr><th id="7241">7241</th><td>  <em>auto</em> *<dfn class="local col5 decl" id="1395TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1395TRI" data-ref-filename="1395TRI">TRI</dfn> = <a class="local col1 ref" href="#1391MRI" title='MRI' data-ref="1391MRI" data-ref-filename="1391MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="7242">7242</th><td>  <em>auto</em> *<dfn class="local col6 decl" id="1396DefBB" title='DefBB' data-type='const llvm::MachineBasicBlock *' data-ref="1396DefBB" data-ref-filename="1396DefBB">DefBB</dfn> = <a class="local col3 ref" href="#1393DefMI" title='DefMI' data-ref="1393DefMI" data-ref-filename="1393DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="7243">7243</th><td></td></tr>
<tr><th id="7244">7244</th><td>  <i>// Don't bother searching between blocks, although it is possible this block</i></td></tr>
<tr><th id="7245">7245</th><td><i>  // doesn't modify exec.</i></td></tr>
<tr><th id="7246">7246</th><td>  <b>if</b> (<a class="local col4 ref" href="#1394UseMI" title='UseMI' data-ref="1394UseMI" data-ref-filename="1394UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col6 ref" href="#1396DefBB" title='DefBB' data-ref="1396DefBB" data-ref-filename="1396DefBB">DefBB</a>)</td></tr>
<tr><th id="7247">7247</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7248">7248</th><td></td></tr>
<tr><th id="7249">7249</th><td>  <em>const</em> <em>int</em> <dfn class="local col7 decl" id="1397MaxInstScan" title='MaxInstScan' data-type='const int' data-ref="1397MaxInstScan" data-ref-filename="1397MaxInstScan">MaxInstScan</dfn> = <var>20</var>;</td></tr>
<tr><th id="7250">7250</th><td>  <em>int</em> <dfn class="local col8 decl" id="1398NumInst" title='NumInst' data-type='int' data-ref="1398NumInst" data-ref-filename="1398NumInst">NumInst</dfn> = <var>0</var>;</td></tr>
<tr><th id="7251">7251</th><td></td></tr>
<tr><th id="7252">7252</th><td>  <i>// Stop scan at the use.</i></td></tr>
<tr><th id="7253">7253</th><td>  <em>auto</em> <dfn class="local col9 decl" id="1399E" title='E' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;' data-ref="1399E" data-ref-filename="1399E">E</dfn> = <a class="local col4 ref" href="#1394UseMI" title='UseMI' data-ref="1394UseMI" data-ref-filename="1394UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="7254">7254</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="1400I" title='I' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;' data-ref="1400I" data-ref-filename="1400I">I</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col3 ref" href="#1393DefMI" title='DefMI' data-ref="1393DefMI" data-ref-filename="1393DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()); <a class="local col0 ref" href="#1400I" title='I' data-ref="1400I" data-ref-filename="1400I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#1399E" title='E' data-ref="1399E" data-ref-filename="1399E">E</a>; <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#1400I" title='I' data-ref="1400I" data-ref-filename="1400I">I</a>) {</td></tr>
<tr><th id="7255">7255</th><td>    <b>if</b> (<a class="local col0 ref" href="#1400I" title='I' data-ref="1400I" data-ref-filename="1400I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="7256">7256</th><td>      <b>continue</b>;</td></tr>
<tr><th id="7257">7257</th><td></td></tr>
<tr><th id="7258">7258</th><td>    <b>if</b> (++<a class="local col8 ref" href="#1398NumInst" title='NumInst' data-ref="1398NumInst" data-ref-filename="1398NumInst">NumInst</a> &gt; <a class="local col7 ref" href="#1397MaxInstScan" title='MaxInstScan' data-ref="1397MaxInstScan" data-ref-filename="1397MaxInstScan">MaxInstScan</a>)</td></tr>
<tr><th id="7259">7259</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7260">7260</th><td></td></tr>
<tr><th id="7261">7261</th><td>    <b>if</b> (<a class="local col0 ref" href="#1400I" title='I' data-ref="1400I" data-ref-filename="1400I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, <a class="local col5 ref" href="#1395TRI" title='TRI' data-ref="1395TRI" data-ref-filename="1395TRI">TRI</a>))</td></tr>
<tr><th id="7262">7262</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7263">7263</th><td>  }</td></tr>
<tr><th id="7264">7264</th><td></td></tr>
<tr><th id="7265">7265</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7266">7266</th><td>}</td></tr>
<tr><th id="7267">7267</th><td></td></tr>
<tr><th id="7268">7268</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm29execMayBeModifiedBeforeAnyUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrE" title='llvm::execMayBeModifiedBeforeAnyUse' data-ref="_ZN4llvm29execMayBeModifiedBeforeAnyUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm29execMayBeModifiedBeforeAnyUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrE">execMayBeModifiedBeforeAnyUse</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1401MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1401MRI" data-ref-filename="1401MRI">MRI</dfn>,</td></tr>
<tr><th id="7269">7269</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1402VReg" title='VReg' data-type='llvm::Register' data-ref="1402VReg" data-ref-filename="1402VReg">VReg</dfn>,</td></tr>
<tr><th id="7270">7270</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1403DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="1403DefMI" data-ref-filename="1403DefMI">DefMI</dfn>) {</td></tr>
<tr><th id="7271">7271</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.isSSA() &amp;&amp; <q>"Must be run on SSA"</q>);</td></tr>
<tr><th id="7272">7272</th><td></td></tr>
<tr><th id="7273">7273</th><td>  <em>auto</em> *<dfn class="local col4 decl" id="1404TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1404TRI" data-ref-filename="1404TRI">TRI</dfn> = <a class="local col1 ref" href="#1401MRI" title='MRI' data-ref="1401MRI" data-ref-filename="1401MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="7274">7274</th><td>  <em>auto</em> *<dfn class="local col5 decl" id="1405DefBB" title='DefBB' data-type='const llvm::MachineBasicBlock *' data-ref="1405DefBB" data-ref-filename="1405DefBB">DefBB</dfn> = <a class="local col3 ref" href="#1403DefMI" title='DefMI' data-ref="1403DefMI" data-ref-filename="1403DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="7275">7275</th><td></td></tr>
<tr><th id="7276">7276</th><td>  <em>const</em> <em>int</em> <dfn class="local col6 decl" id="1406MaxUseScan" title='MaxUseScan' data-type='const int' data-ref="1406MaxUseScan" data-ref-filename="1406MaxUseScan">MaxUseScan</dfn> = <var>10</var>;</td></tr>
<tr><th id="7277">7277</th><td>  <em>int</em> <dfn class="local col7 decl" id="1407NumUse" title='NumUse' data-type='int' data-ref="1407NumUse" data-ref-filename="1407NumUse">NumUse</dfn> = <var>0</var>;</td></tr>
<tr><th id="7278">7278</th><td></td></tr>
<tr><th id="7279">7279</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="1408Use" title='Use' data-type='llvm::MachineOperand &amp;' data-ref="1408Use" data-ref-filename="1408Use">Use</dfn> : <a class="local col1 ref" href="#1401MRI" title='MRI' data-ref="1401MRI" data-ref-filename="1401MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE">use_nodbg_operands</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1402VReg" title='VReg' data-ref="1402VReg" data-ref-filename="1402VReg">VReg</a>)) {</td></tr>
<tr><th id="7280">7280</th><td>    <em>auto</em> &amp;<dfn class="local col9 decl" id="1409UseInst" title='UseInst' data-type='llvm::MachineInstr &amp;' data-ref="1409UseInst" data-ref-filename="1409UseInst">UseInst</dfn> = *<a class="local col8 ref" href="#1408Use" title='Use' data-ref="1408Use" data-ref-filename="1408Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="7281">7281</th><td>    <i>// Don't bother searching between blocks, although it is possible this block</i></td></tr>
<tr><th id="7282">7282</th><td><i>    // doesn't modify exec.</i></td></tr>
<tr><th id="7283">7283</th><td>    <b>if</b> (<a class="local col9 ref" href="#1409UseInst" title='UseInst' data-ref="1409UseInst" data-ref-filename="1409UseInst">UseInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col5 ref" href="#1405DefBB" title='DefBB' data-ref="1405DefBB" data-ref-filename="1405DefBB">DefBB</a>)</td></tr>
<tr><th id="7284">7284</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7285">7285</th><td></td></tr>
<tr><th id="7286">7286</th><td>    <b>if</b> (++<a class="local col7 ref" href="#1407NumUse" title='NumUse' data-ref="1407NumUse" data-ref-filename="1407NumUse">NumUse</a> &gt; <a class="local col6 ref" href="#1406MaxUseScan" title='MaxUseScan' data-ref="1406MaxUseScan" data-ref-filename="1406MaxUseScan">MaxUseScan</a>)</td></tr>
<tr><th id="7287">7287</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7288">7288</th><td>  }</td></tr>
<tr><th id="7289">7289</th><td></td></tr>
<tr><th id="7290">7290</th><td>  <b>if</b> (<a class="local col7 ref" href="#1407NumUse" title='NumUse' data-ref="1407NumUse" data-ref-filename="1407NumUse">NumUse</a> == <var>0</var>)</td></tr>
<tr><th id="7291">7291</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7292">7292</th><td></td></tr>
<tr><th id="7293">7293</th><td>  <em>const</em> <em>int</em> <dfn class="local col0 decl" id="1410MaxInstScan" title='MaxInstScan' data-type='const int' data-ref="1410MaxInstScan" data-ref-filename="1410MaxInstScan">MaxInstScan</dfn> = <var>20</var>;</td></tr>
<tr><th id="7294">7294</th><td>  <em>int</em> <dfn class="local col1 decl" id="1411NumInst" title='NumInst' data-type='int' data-ref="1411NumInst" data-ref-filename="1411NumInst">NumInst</dfn> = <var>0</var>;</td></tr>
<tr><th id="7295">7295</th><td></td></tr>
<tr><th id="7296">7296</th><td>  <i>// Stop scan when we have seen all the uses.</i></td></tr>
<tr><th id="7297">7297</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="1412I" title='I' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;' data-ref="1412I" data-ref-filename="1412I">I</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col3 ref" href="#1403DefMI" title='DefMI' data-ref="1403DefMI" data-ref-filename="1403DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()); ; <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#1412I" title='I' data-ref="1412I" data-ref-filename="1412I">I</a>) {</td></tr>
<tr><th id="7298">7298</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I != DefBB-&gt;end());</td></tr>
<tr><th id="7299">7299</th><td></td></tr>
<tr><th id="7300">7300</th><td>    <b>if</b> (<a class="local col2 ref" href="#1412I" title='I' data-ref="1412I" data-ref-filename="1412I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="7301">7301</th><td>      <b>continue</b>;</td></tr>
<tr><th id="7302">7302</th><td></td></tr>
<tr><th id="7303">7303</th><td>    <b>if</b> (++<a class="local col1 ref" href="#1411NumInst" title='NumInst' data-ref="1411NumInst" data-ref-filename="1411NumInst">NumInst</a> &gt; <a class="local col0 ref" href="#1410MaxInstScan" title='MaxInstScan' data-ref="1410MaxInstScan" data-ref-filename="1410MaxInstScan">MaxInstScan</a>)</td></tr>
<tr><th id="7304">7304</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7305">7305</th><td></td></tr>
<tr><th id="7306">7306</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1413Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="1413Op" data-ref-filename="1413Op">Op</dfn> : <a class="local col2 ref" href="#1412I" title='I' data-ref="1412I" data-ref-filename="1412I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="7307">7307</th><td>      <i>// We don't check reg masks here as they're used only on calls:</i></td></tr>
<tr><th id="7308">7308</th><td><i>      // 1. EXEC is only considered const within one BB</i></td></tr>
<tr><th id="7309">7309</th><td><i>      // 2. Call should be a terminator instruction if present in a BB</i></td></tr>
<tr><th id="7310">7310</th><td></td></tr>
<tr><th id="7311">7311</th><td>      <b>if</b> (!<a class="local col3 ref" href="#1413Op" title='Op' data-ref="1413Op" data-ref-filename="1413Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="7312">7312</th><td>        <b>continue</b>;</td></tr>
<tr><th id="7313">7313</th><td></td></tr>
<tr><th id="7314">7314</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1414Reg" title='Reg' data-type='llvm::Register' data-ref="1414Reg" data-ref-filename="1414Reg">Reg</dfn> = <a class="local col3 ref" href="#1413Op" title='Op' data-ref="1413Op" data-ref-filename="1413Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="7315">7315</th><td>      <b>if</b> (<a class="local col3 ref" href="#1413Op" title='Op' data-ref="1413Op" data-ref-filename="1413Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="7316">7316</th><td>        <b>if</b> (<a class="local col4 ref" href="#1414Reg" title='Reg' data-ref="1414Reg" data-ref-filename="1414Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col2 ref" href="#1402VReg" title='VReg' data-ref="1402VReg" data-ref-filename="1402VReg">VReg</a> &amp;&amp; --<a class="local col7 ref" href="#1407NumUse" title='NumUse' data-ref="1407NumUse" data-ref-filename="1407NumUse">NumUse</a> == <var>0</var>)</td></tr>
<tr><th id="7317">7317</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7318">7318</th><td>      } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#1404TRI" title='TRI' data-ref="1404TRI" data-ref-filename="1404TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1414Reg" title='Reg' data-ref="1414Reg" data-ref-filename="1414Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>))</td></tr>
<tr><th id="7319">7319</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7320">7320</th><td>    }</td></tr>
<tr><th id="7321">7321</th><td>  }</td></tr>
<tr><th id="7322">7322</th><td>}</td></tr>
<tr><th id="7323">7323</th><td></td></tr>
<tr><th id="7324">7324</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo24createPHIDestinationCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_" title='llvm::SIInstrInfo::createPHIDestinationCopy' data-ref="_ZNK4llvm11SIInstrInfo24createPHIDestinationCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_" data-ref-filename="_ZNK4llvm11SIInstrInfo24createPHIDestinationCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_">createPHIDestinationCopy</dfn>(</td></tr>
<tr><th id="7325">7325</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="1415MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1415MBB" data-ref-filename="1415MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="1416LastPHIIt" title='LastPHIIt' data-type='MachineBasicBlock::iterator' data-ref="1416LastPHIIt" data-ref-filename="1416LastPHIIt">LastPHIIt</dfn>,</td></tr>
<tr><th id="7326">7326</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="1417DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1417DL" data-ref-filename="1417DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1418Src" title='Src' data-type='llvm::Register' data-ref="1418Src" data-ref-filename="1418Src">Src</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1419Dst" title='Dst' data-type='llvm::Register' data-ref="1419Dst" data-ref-filename="1419Dst">Dst</dfn>) <em>const</em> {</td></tr>
<tr><th id="7327">7327</th><td>  <em>auto</em> <dfn class="local col0 decl" id="1420Cur" title='Cur' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="1420Cur" data-ref-filename="1420Cur">Cur</dfn> = <a class="local col5 ref" href="#1415MBB" title='MBB' data-ref="1415MBB" data-ref-filename="1415MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="7328">7328</th><td>  <b>if</b> (<a class="local col0 ref" href="#1420Cur" title='Cur' data-ref="1420Cur" data-ref-filename="1420Cur">Cur</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#1415MBB" title='MBB' data-ref="1415MBB" data-ref-filename="1415MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="7329">7329</th><td>    <b>do</b> {</td></tr>
<tr><th id="7330">7330</th><td>      <b>if</b> (!<a class="local col0 ref" href="#1420Cur" title='Cur' data-ref="1420Cur" data-ref-filename="1420Cur">Cur</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv" data-ref-filename="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="local col0 ref" href="#1420Cur" title='Cur' data-ref="1420Cur" data-ref-filename="1420Cur">Cur</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1419Dst" title='Dst' data-ref="1419Dst" data-ref-filename="1419Dst">Dst</a>))</td></tr>
<tr><th id="7331">7331</th><td>        <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#1415MBB" title='MBB' data-ref="1415MBB" data-ref-filename="1415MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#1420Cur" title='Cur' data-ref="1420Cur" data-ref-filename="1420Cur">Cur</a>, <a class="local col7 ref" href="#1417DL" title='DL' data-ref="1417DL" data-ref-filename="1417DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1419Dst" title='Dst' data-ref="1419Dst" data-ref-filename="1419Dst">Dst</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1418Src" title='Src' data-ref="1418Src" data-ref-filename="1418Src">Src</a>);</td></tr>
<tr><th id="7332">7332</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#1420Cur" title='Cur' data-ref="1420Cur" data-ref-filename="1420Cur">Cur</a>;</td></tr>
<tr><th id="7333">7333</th><td>    } <b>while</b> (<a class="local col0 ref" href="#1420Cur" title='Cur' data-ref="1420Cur" data-ref-filename="1420Cur">Cur</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#1415MBB" title='MBB' data-ref="1415MBB" data-ref-filename="1415MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="local col0 ref" href="#1420Cur" title='Cur' data-ref="1420Cur" data-ref-filename="1420Cur">Cur</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#1416LastPHIIt" title='LastPHIIt' data-ref="1416LastPHIIt" data-ref-filename="1416LastPHIIt">LastPHIIt</a>);</td></tr>
<tr><th id="7334">7334</th><td></td></tr>
<tr><th id="7335">7335</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24createPHIDestinationCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_" title='llvm::TargetInstrInfo::createPHIDestinationCopy' data-ref="_ZNK4llvm15TargetInstrInfo24createPHIDestinationCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_" data-ref-filename="_ZNK4llvm15TargetInstrInfo24createPHIDestinationCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_">createPHIDestinationCopy</a>(<span class='refarg'><a class="local col5 ref" href="#1415MBB" title='MBB' data-ref="1415MBB" data-ref-filename="1415MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#1416LastPHIIt" title='LastPHIIt' data-ref="1416LastPHIIt" data-ref-filename="1416LastPHIIt">LastPHIIt</a>, <a class="local col7 ref" href="#1417DL" title='DL' data-ref="1417DL" data-ref-filename="1417DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1418Src" title='Src' data-ref="1418Src" data-ref-filename="1418Src">Src</a>,</td></tr>
<tr><th id="7336">7336</th><td>                                                   <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1419Dst" title='Dst' data-ref="1419Dst" data-ref-filename="1419Dst">Dst</a>);</td></tr>
<tr><th id="7337">7337</th><td>}</td></tr>
<tr><th id="7338">7338</th><td></td></tr>
<tr><th id="7339">7339</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo19createPHISourceCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEjS9_" title='llvm::SIInstrInfo::createPHISourceCopy' data-ref="_ZNK4llvm11SIInstrInfo19createPHISourceCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEjS9_" data-ref-filename="_ZNK4llvm11SIInstrInfo19createPHISourceCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEjS9_">createPHISourceCopy</dfn>(</td></tr>
<tr><th id="7340">7340</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="1421MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1421MBB" data-ref-filename="1421MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="1422InsPt" title='InsPt' data-type='MachineBasicBlock::iterator' data-ref="1422InsPt" data-ref-filename="1422InsPt">InsPt</dfn>,</td></tr>
<tr><th id="7341">7341</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="1423DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1423DL" data-ref-filename="1423DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1424Src" title='Src' data-type='llvm::Register' data-ref="1424Src" data-ref-filename="1424Src">Src</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="1425SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="1425SrcSubReg" data-ref-filename="1425SrcSubReg">SrcSubReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1426Dst" title='Dst' data-type='llvm::Register' data-ref="1426Dst" data-ref-filename="1426Dst">Dst</dfn>) <em>const</em> {</td></tr>
<tr><th id="7342">7342</th><td>  <b>if</b> (<a class="local col2 ref" href="#1422InsPt" title='InsPt' data-ref="1422InsPt" data-ref-filename="1422InsPt">InsPt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#1421MBB" title='MBB' data-ref="1421MBB" data-ref-filename="1421MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="7343">7343</th><td>      (<a class="local col2 ref" href="#1422InsPt" title='InsPt' data-ref="1422InsPt" data-ref-filename="1422InsPt">InsPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_IF" title='llvm::AMDGPU::SI_IF' data-ref="llvm::AMDGPU::SI_IF" data-ref-filename="llvm..AMDGPU..SI_IF">SI_IF</a> ||</td></tr>
<tr><th id="7344">7344</th><td>       <a class="local col2 ref" href="#1422InsPt" title='InsPt' data-ref="1422InsPt" data-ref-filename="1422InsPt">InsPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_ELSE" title='llvm::AMDGPU::SI_ELSE' data-ref="llvm::AMDGPU::SI_ELSE" data-ref-filename="llvm..AMDGPU..SI_ELSE">SI_ELSE</a> ||</td></tr>
<tr><th id="7345">7345</th><td>       <a class="local col2 ref" href="#1422InsPt" title='InsPt' data-ref="1422InsPt" data-ref-filename="1422InsPt">InsPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_IF_BREAK" title='llvm::AMDGPU::SI_IF_BREAK' data-ref="llvm::AMDGPU::SI_IF_BREAK" data-ref-filename="llvm..AMDGPU..SI_IF_BREAK">SI_IF_BREAK</a>) &amp;&amp;</td></tr>
<tr><th id="7346">7346</th><td>      <a class="local col2 ref" href="#1422InsPt" title='InsPt' data-ref="1422InsPt" data-ref-filename="1422InsPt">InsPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1424Src" title='Src' data-ref="1424Src" data-ref-filename="1424Src">Src</a>)) {</td></tr>
<tr><th id="7347">7347</th><td>    <a class="local col2 ref" href="#1422InsPt" title='InsPt' data-ref="1422InsPt" data-ref-filename="1422InsPt">InsPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="7348">7348</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#1421MBB" title='MBB' data-ref="1421MBB" data-ref-filename="1421MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#1422InsPt" title='InsPt' data-ref="1422InsPt" data-ref-filename="1422InsPt">InsPt</a>, <a class="local col3 ref" href="#1423DL" title='DL' data-ref="1423DL" data-ref-filename="1423DL">DL</a>,</td></tr>
<tr><th id="7349">7349</th><td>                   <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32_term" title='llvm::AMDGPU::S_MOV_B32_term' data-ref="llvm::AMDGPU::S_MOV_B32_term" data-ref-filename="llvm..AMDGPU..S_MOV_B32_term">S_MOV_B32_term</a></td></tr>
<tr><th id="7350">7350</th><td>                                     : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64_term" title='llvm::AMDGPU::S_MOV_B64_term' data-ref="llvm::AMDGPU::S_MOV_B64_term" data-ref-filename="llvm..AMDGPU..S_MOV_B64_term">S_MOV_B64_term</a>),</td></tr>
<tr><th id="7351">7351</th><td>                   <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1426Dst" title='Dst' data-ref="1426Dst" data-ref-filename="1426Dst">Dst</a>)</td></tr>
<tr><th id="7352">7352</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1424Src" title='Src' data-ref="1424Src" data-ref-filename="1424Src">Src</a>, <var>0</var>, <a class="local col5 ref" href="#1425SrcSubReg" title='SrcSubReg' data-ref="1425SrcSubReg" data-ref-filename="1425SrcSubReg">SrcSubReg</a>)</td></tr>
<tr><th id="7353">7353</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="7354">7354</th><td>  }</td></tr>
<tr><th id="7355">7355</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19createPHISourceCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEjS9_" title='llvm::TargetInstrInfo::createPHISourceCopy' data-ref="_ZNK4llvm15TargetInstrInfo19createPHISourceCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEjS9_" data-ref-filename="_ZNK4llvm15TargetInstrInfo19createPHISourceCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEjS9_">createPHISourceCopy</a>(<span class='refarg'><a class="local col1 ref" href="#1421MBB" title='MBB' data-ref="1421MBB" data-ref-filename="1421MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#1422InsPt" title='InsPt' data-ref="1422InsPt" data-ref-filename="1422InsPt">InsPt</a>, <a class="local col3 ref" href="#1423DL" title='DL' data-ref="1423DL" data-ref-filename="1423DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1424Src" title='Src' data-ref="1424Src" data-ref-filename="1424Src">Src</a>, <a class="local col5 ref" href="#1425SrcSubReg" title='SrcSubReg' data-ref="1425SrcSubReg" data-ref-filename="1425SrcSubReg">SrcSubReg</a>,</td></tr>
<tr><th id="7356">7356</th><td>                                              <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1426Dst" title='Dst' data-ref="1426Dst" data-ref-filename="1426Dst">Dst</a>);</td></tr>
<tr><th id="7357">7357</th><td>}</td></tr>
<tr><th id="7358">7358</th><td></td></tr>
<tr><th id="7359">7359</th><td><em>bool</em> <span class="namespace">llvm::</span><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo8isWave32Ev" title='llvm::SIInstrInfo::isWave32' data-ref="_ZNK4llvm11SIInstrInfo8isWave32Ev" data-ref-filename="_ZNK4llvm11SIInstrInfo8isWave32Ev">isWave32</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>(); }</td></tr>
<tr><th id="7360">7360</th><td></td></tr>
<tr><th id="7361">7361</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_115012366" title='llvm::SIInstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm11SIInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_115012366" data-ref-filename="_ZNK4llvm11SIInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_115012366">foldMemoryOperandImpl</dfn>(</td></tr>
<tr><th id="7362">7362</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="1427MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1427MF" data-ref-filename="1427MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1428MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1428MI" data-ref-filename="1428MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="1429Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="1429Ops" data-ref-filename="1429Ops">Ops</dfn>,</td></tr>
<tr><th id="7363">7363</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="1430InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="1430InsertPt" data-ref-filename="1430InsertPt">InsertPt</dfn>, <em>int</em> <dfn class="local col1 decl" id="1431FrameIndex" title='FrameIndex' data-type='int' data-ref="1431FrameIndex" data-ref-filename="1431FrameIndex">FrameIndex</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="local col2 decl" id="1432LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="1432LIS" data-ref-filename="1432LIS">LIS</dfn>,</td></tr>
<tr><th id="7364">7364</th><td>    <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a> *<dfn class="local col3 decl" id="1433VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="1433VRM" data-ref-filename="1433VRM">VRM</dfn>) <em>const</em> {</td></tr>
<tr><th id="7365">7365</th><td>  <i>// This is a bit of a hack (copied from AArch64). Consider this instruction:</i></td></tr>
<tr><th id="7366">7366</th><td><i>  //</i></td></tr>
<tr><th id="7367">7367</th><td><i>  //   %0:sreg_32 = COPY $m0</i></td></tr>
<tr><th id="7368">7368</th><td><i>  //</i></td></tr>
<tr><th id="7369">7369</th><td><i>  // We explicitly chose SReg_32 for the virtual register so such a copy might</i></td></tr>
<tr><th id="7370">7370</th><td><i>  // be eliminated by RegisterCoalescer. However, that may not be possible, and</i></td></tr>
<tr><th id="7371">7371</th><td><i>  // %0 may even spill. We can't spill $m0 normally (it would require copying to</i></td></tr>
<tr><th id="7372">7372</th><td><i>  // a numbered SGPR anyway), and since it is in the SReg_32 register class,</i></td></tr>
<tr><th id="7373">7373</th><td><i>  // TargetInstrInfo::foldMemoryOperand() is going to try.</i></td></tr>
<tr><th id="7374">7374</th><td><i>  // A similar issue also exists with spilling and reloading $exec registers.</i></td></tr>
<tr><th id="7375">7375</th><td><i>  //</i></td></tr>
<tr><th id="7376">7376</th><td><i>  // To prevent that, constrain the %0 register class here.</i></td></tr>
<tr><th id="7377">7377</th><td>  <b>if</b> (<a class="local col8 ref" href="#1428MI" title='MI' data-ref="1428MI" data-ref-filename="1428MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>()) {</td></tr>
<tr><th id="7378">7378</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1434DstReg" title='DstReg' data-type='llvm::Register' data-ref="1434DstReg" data-ref-filename="1434DstReg">DstReg</dfn> = <a class="local col8 ref" href="#1428MI" title='MI' data-ref="1428MI" data-ref-filename="1428MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="7379">7379</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1435SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="1435SrcReg" data-ref-filename="1435SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#1428MI" title='MI' data-ref="1428MI" data-ref-filename="1428MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="7380">7380</th><td>    <b>if</b> ((<a class="local col4 ref" href="#1434DstReg" title='DstReg' data-ref="1434DstReg" data-ref-filename="1434DstReg">DstReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() || <a class="local col5 ref" href="#1435SrcReg" title='SrcReg' data-ref="1435SrcReg" data-ref-filename="1435SrcReg">SrcReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) &amp;&amp;</td></tr>
<tr><th id="7381">7381</th><td>        (<a class="local col4 ref" href="#1434DstReg" title='DstReg' data-ref="1434DstReg" data-ref-filename="1434DstReg">DstReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() != <a class="local col5 ref" href="#1435SrcReg" title='SrcReg' data-ref="1435SrcReg" data-ref-filename="1435SrcReg">SrcReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())) {</td></tr>
<tr><th id="7382">7382</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="1436MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1436MRI" data-ref-filename="1436MRI">MRI</dfn> = <a class="local col7 ref" href="#1427MF" title='MF' data-ref="1427MF" data-ref-filename="1427MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="7383">7383</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1437VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="1437VirtReg" data-ref-filename="1437VirtReg">VirtReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1434DstReg" title='DstReg' data-ref="1434DstReg" data-ref-filename="1434DstReg">DstReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() ? <a class="local col4 ref" href="#1434DstReg" title='DstReg' data-ref="1434DstReg" data-ref-filename="1434DstReg">DstReg</a> : <a class="local col5 ref" href="#1435SrcReg" title='SrcReg' data-ref="1435SrcReg" data-ref-filename="1435SrcReg">SrcReg</a>;</td></tr>
<tr><th id="7384">7384</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="1438RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1438RC" data-ref-filename="1438RC">RC</dfn> = <a class="local col6 ref" href="#1436MRI" title='MRI' data-ref="1436MRI" data-ref-filename="1436MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1437VirtReg" title='VirtReg' data-ref="1437VirtReg" data-ref-filename="1437VirtReg">VirtReg</a>);</td></tr>
<tr><th id="7385">7385</th><td>      <b>if</b> (<a class="local col8 ref" href="#1438RC" title='RC' data-ref="1438RC" data-ref-filename="1438RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSuperClassEq' data-ref="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_">hasSuperClassEq</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>)) {</td></tr>
<tr><th id="7386">7386</th><td>        <a class="local col6 ref" href="#1436MRI" title='MRI' data-ref="1436MRI" data-ref-filename="1436MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1437VirtReg" title='VirtReg' data-ref="1437VirtReg" data-ref-filename="1437VirtReg">VirtReg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" title='llvm::AMDGPU::SReg_32_XM0_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0_XEXECRegClass">SReg_32_XM0_XEXECRegClass</a>);</td></tr>
<tr><th id="7387">7387</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="7388">7388</th><td>      } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#1438RC" title='RC' data-ref="1438RC" data-ref-filename="1438RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSuperClassEq' data-ref="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_">hasSuperClassEq</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>)) {</td></tr>
<tr><th id="7389">7389</th><td>        <a class="local col6 ref" href="#1436MRI" title='MRI' data-ref="1436MRI" data-ref-filename="1436MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1437VirtReg" title='VirtReg' data-ref="1437VirtReg" data-ref-filename="1437VirtReg">VirtReg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64_XEXECRegClass" title='llvm::AMDGPU::SReg_64_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_64_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_64_XEXECRegClass">SReg_64_XEXECRegClass</a>);</td></tr>
<tr><th id="7390">7390</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="7391">7391</th><td>      }</td></tr>
<tr><th id="7392">7392</th><td>    }</td></tr>
<tr><th id="7393">7393</th><td>  }</td></tr>
<tr><th id="7394">7394</th><td></td></tr>
<tr><th id="7395">7395</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="7396">7396</th><td>}</td></tr>
<tr><th id="7397">7397</th><td></td></tr>
<tr><th id="7398">7398</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::SIInstrInfo::getInstrLatency' data-ref="_ZNK4llvm11SIInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="1439ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="1439ItinData" data-ref-filename="1439ItinData">ItinData</dfn>,</td></tr>
<tr><th id="7399">7399</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1440MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1440MI" data-ref-filename="1440MI">MI</dfn>,</td></tr>
<tr><th id="7400">7400</th><td>                                      <em>unsigned</em> *<dfn class="local col1 decl" id="1441PredCost" title='PredCost' data-type='unsigned int *' data-ref="1441PredCost" data-ref-filename="1441PredCost">PredCost</dfn>) <em>const</em> {</td></tr>
<tr><th id="7401">7401</th><td>  <b>if</b> (<a class="local col0 ref" href="#1440MI" title='MI' data-ref="1440MI" data-ref-filename="1440MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="7402">7402</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col2 decl" id="1442I" title='I' data-type='MachineBasicBlock::const_instr_iterator' data-ref="1442I" data-ref-filename="1442I">I</dfn><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1EOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1EOS5_">(</a><a class="local col0 ref" href="#1440MI" title='MI' data-ref="1440MI" data-ref-filename="1440MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="7403">7403</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col3 decl" id="1443E" title='E' data-type='MachineBasicBlock::const_instr_iterator' data-ref="1443E" data-ref-filename="1443E">E</dfn><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1EOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1EOS5_">(</a><a class="local col0 ref" href="#1440MI" title='MI' data-ref="1440MI" data-ref-filename="1440MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>());</td></tr>
<tr><th id="7404">7404</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="1444Lat" title='Lat' data-type='unsigned int' data-ref="1444Lat" data-ref-filename="1444Lat">Lat</dfn> = <var>0</var>, <dfn class="local col5 decl" id="1445Count" title='Count' data-type='unsigned int' data-ref="1445Count" data-ref-filename="1445Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="7405">7405</th><td>    <b>for</b> (<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#1442I" title='I' data-ref="1442I" data-ref-filename="1442I">I</a>; <a class="local col2 ref" href="#1442I" title='I' data-ref="1442I" data-ref-filename="1442I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col3 ref" href="#1443E" title='E' data-ref="1443E" data-ref-filename="1443E">E</a> &amp;&amp; <a class="local col2 ref" href="#1442I" title='I' data-ref="1442I" data-ref-filename="1442I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithPredEv" title='llvm::MachineInstr::isBundledWithPred' data-ref="_ZNK4llvm12MachineInstr17isBundledWithPredEv" data-ref-filename="_ZNK4llvm12MachineInstr17isBundledWithPredEv">isBundledWithPred</a>(); <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#1442I" title='I' data-ref="1442I" data-ref-filename="1442I">I</a>) {</td></tr>
<tr><th id="7406">7406</th><td>      ++<a class="local col5 ref" href="#1445Count" title='Count' data-ref="1445Count" data-ref-filename="1445Count">Count</a>;</td></tr>
<tr><th id="7407">7407</th><td>      <a class="local col4 ref" href="#1444Lat" title='Lat' data-ref="1444Lat" data-ref-filename="1444Lat">Lat</a> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="local col4 ref" href="#1444Lat" title='Lat' data-ref="1444Lat" data-ref-filename="1444Lat">Lat</a>, <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SchedModel" title='llvm::SIInstrInfo::SchedModel' data-ref="llvm::SIInstrInfo::SchedModel" data-ref-filename="llvm..SIInstrInfo..SchedModel">SchedModel</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb" title='llvm::TargetSchedModel::computeInstrLatency' data-ref="_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb" data-ref-filename="_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb">computeInstrLatency</a>(&amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#1442I" title='I' data-ref="1442I" data-ref-filename="1442I">I</a>));</td></tr>
<tr><th id="7408">7408</th><td>    }</td></tr>
<tr><th id="7409">7409</th><td>    <b>return</b> <a class="local col4 ref" href="#1444Lat" title='Lat' data-ref="1444Lat" data-ref-filename="1444Lat">Lat</a> + <a class="local col5 ref" href="#1445Count" title='Count' data-ref="1445Count" data-ref-filename="1445Count">Count</a> - <var>1</var>;</td></tr>
<tr><th id="7410">7410</th><td>  }</td></tr>
<tr><th id="7411">7411</th><td></td></tr>
<tr><th id="7412">7412</th><td>  <b>return</b> <a class="member field" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SchedModel" title='llvm::SIInstrInfo::SchedModel' data-ref="llvm::SIInstrInfo::SchedModel" data-ref-filename="llvm..SIInstrInfo..SchedModel">SchedModel</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb" title='llvm::TargetSchedModel::computeInstrLatency' data-ref="_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb" data-ref-filename="_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb">computeInstrLatency</a>(&amp;<a class="local col0 ref" href="#1440MI" title='MI' data-ref="1440MI" data-ref-filename="1440MI">MI</a>);</td></tr>
<tr><th id="7413">7413</th><td>}</td></tr>
<tr><th id="7414">7414</th><td></td></tr>
<tr><th id="7415">7415</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo20getDSShaderTypeValueERKNS_15MachineFunctionE" title='llvm::SIInstrInfo::getDSShaderTypeValue' data-ref="_ZN4llvm11SIInstrInfo20getDSShaderTypeValueERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm11SIInstrInfo20getDSShaderTypeValueERKNS_15MachineFunctionE">getDSShaderTypeValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="1446MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1446MF" data-ref-filename="1446MF">MF</dfn>) {</td></tr>
<tr><th id="7416">7416</th><td>  <b>switch</b> (<a class="local col6 ref" href="#1446MF" title='MF' data-ref="1446MF" data-ref-filename="1446MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>()) {</td></tr>
<tr><th id="7417">7417</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS" data-ref-filename="llvm..CallingConv..AMDGPU_PS">AMDGPU_PS</a>:</td></tr>
<tr><th id="7418">7418</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="7419">7419</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_VS" title='llvm::CallingConv::AMDGPU_VS' data-ref="llvm::CallingConv::AMDGPU_VS" data-ref-filename="llvm..CallingConv..AMDGPU_VS">AMDGPU_VS</a>:</td></tr>
<tr><th id="7420">7420</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="7421">7421</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_GS" title='llvm::CallingConv::AMDGPU_GS' data-ref="llvm::CallingConv::AMDGPU_GS" data-ref-filename="llvm..CallingConv..AMDGPU_GS">AMDGPU_GS</a>:</td></tr>
<tr><th id="7422">7422</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="7423">7423</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_HS" title='llvm::CallingConv::AMDGPU_HS' data-ref="llvm::CallingConv::AMDGPU_HS" data-ref-filename="llvm..CallingConv..AMDGPU_HS">AMDGPU_HS</a>:</td></tr>
<tr><th id="7424">7424</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_LS" title='llvm::CallingConv::AMDGPU_LS' data-ref="llvm::CallingConv::AMDGPU_LS" data-ref-filename="llvm..CallingConv..AMDGPU_LS">AMDGPU_LS</a>:</td></tr>
<tr><th id="7425">7425</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_ES" title='llvm::CallingConv::AMDGPU_ES' data-ref="llvm::CallingConv::AMDGPU_ES" data-ref-filename="llvm..CallingConv..AMDGPU_ES">AMDGPU_ES</a>:</td></tr>
<tr><th id="7426">7426</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"ds_ordered_count unsupported for this calling conv"</q>);</td></tr>
<tr><th id="7427">7427</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_CS" title='llvm::CallingConv::AMDGPU_CS' data-ref="llvm::CallingConv::AMDGPU_CS" data-ref-filename="llvm..CallingConv..AMDGPU_CS">AMDGPU_CS</a>:</td></tr>
<tr><th id="7428">7428</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL" data-ref-filename="llvm..CallingConv..AMDGPU_KERNEL">AMDGPU_KERNEL</a>:</td></tr>
<tr><th id="7429">7429</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::C" title='llvm::CallingConv::C' data-ref="llvm::CallingConv::C" data-ref-filename="llvm..CallingConv..C">C</a>:</td></tr>
<tr><th id="7430">7430</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Fast" title='llvm::CallingConv::Fast' data-ref="llvm::CallingConv::Fast" data-ref-filename="llvm..CallingConv..Fast">Fast</a>:</td></tr>
<tr><th id="7431">7431</th><td>  <b>default</b>:</td></tr>
<tr><th id="7432">7432</th><td>    <i>// Assume other calling conventions are various compute callable functions</i></td></tr>
<tr><th id="7433">7433</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="7434">7434</th><td>  }</td></tr>
<tr><th id="7435">7435</th><td>}</td></tr>
<tr><th id="7436">7436</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>