// Seed: 765594746
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5 = id_5;
  supply0 id_6;
  tri id_7;
  assign id_6 = 1;
  always begin : LABEL_0
    id_7 = 1 <= 1;
  end
endmodule
module module_1 (
    input wor id_0,
    input tri id_1
    , id_6,
    output supply1 id_2,
    input supply1 id_3,
    output wire id_4
);
  wire id_7;
  tri1 id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6
  );
  assign id_2 = 1'b0 & id_8 - id_8;
endmodule
