
fat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012ecc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000095c  08013060  08013060  00023060  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080139bc  080139bc  00030238  2**0
                  CONTENTS
  4 .ARM          00000008  080139bc  080139bc  000239bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080139c4  080139c4  00030238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080139c4  080139c4  000239c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080139c8  080139c8  000239c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  080139cc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014cbc  20000238  08013c04  00030238  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20014ef4  08013c04  00034ef4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c2ec  00000000  00000000  00030268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005aa3  00000000  00000000  0005c554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e38  00000000  00000000  00061ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001bf8  00000000  00000000  00063e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000284bb  00000000  00000000  00065a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025544  00000000  00000000  0008dee3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc790  00000000  00000000  000b3427  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018fbb7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000093d4  00000000  00000000  0018fc0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000238 	.word	0x20000238
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013044 	.word	0x08013044

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000023c 	.word	0x2000023c
 80001cc:	08013044 	.word	0x08013044

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8000fec:	b590      	push	{r4, r7, lr}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	603a      	str	r2, [r7, #0]
 8000ff6:	80fb      	strh	r3, [r7, #6]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8001000:	2200      	movs	r2, #0
 8001002:	6839      	ldr	r1, [r7, #0]
 8001004:	481c      	ldr	r0, [pc, #112]	; (8001078 <AUDIO_OUT_Init+0x8c>)
 8001006:	f000 f8f9 	bl	80011fc <AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 800100a:	4b1b      	ldr	r3, [pc, #108]	; (8001078 <AUDIO_OUT_Init+0x8c>)
 800100c:	4a1b      	ldr	r2, [pc, #108]	; (800107c <AUDIO_OUT_Init+0x90>)
 800100e:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8001010:	4819      	ldr	r0, [pc, #100]	; (8001078 <AUDIO_OUT_Init+0x8c>)
 8001012:	f008 f969 	bl	80092e8 <HAL_I2S_GetState>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d103      	bne.n	8001024 <AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 800101c:	2100      	movs	r1, #0
 800101e:	4816      	ldr	r0, [pc, #88]	; (8001078 <AUDIO_OUT_Init+0x8c>)
 8001020:	f000 f946 	bl	80012b0 <AUDIO_OUT_MspInit>
  }

  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 8001024:	6838      	ldr	r0, [r7, #0]
 8001026:	f000 fa0b 	bl	8001440 <I2S3_Init>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8001030:	2301      	movs	r3, #1
 8001032:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 8001034:	7bfb      	ldrb	r3, [r7, #15]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d10e      	bne.n	8001058 <AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 800103a:	4b11      	ldr	r3, [pc, #68]	; (8001080 <AUDIO_OUT_Init+0x94>)
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	2094      	movs	r0, #148	; 0x94
 8001040:	4798      	blx	r3
 8001042:	4603      	mov	r3, r0
 8001044:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8001048:	2be0      	cmp	r3, #224	; 0xe0
 800104a:	d103      	bne.n	8001054 <AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 800104c:	4b0d      	ldr	r3, [pc, #52]	; (8001084 <AUDIO_OUT_Init+0x98>)
 800104e:	4a0c      	ldr	r2, [pc, #48]	; (8001080 <AUDIO_OUT_Init+0x94>)
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	e001      	b.n	8001058 <AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 8001054:	2301      	movs	r3, #1
 8001056:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8001058:	7bfb      	ldrb	r3, [r7, #15]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d107      	bne.n	800106e <AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 800105e:	4b09      	ldr	r3, [pc, #36]	; (8001084 <AUDIO_OUT_Init+0x98>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	681c      	ldr	r4, [r3, #0]
 8001064:	797a      	ldrb	r2, [r7, #5]
 8001066:	88f9      	ldrh	r1, [r7, #6]
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	2094      	movs	r0, #148	; 0x94
 800106c:	47a0      	blx	r4
  }
  
  return ret;
 800106e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001070:	4618      	mov	r0, r3
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	bd90      	pop	{r4, r7, pc}
 8001078:	20014178 	.word	0x20014178
 800107c:	40003c00 	.word	0x40003c00
 8001080:	20000004 	.word	0x20000004
 8001084:	20000254 	.word	0x20000254

08001088 <AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8001092:	4b10      	ldr	r3, [pc, #64]	; (80010d4 <AUDIO_OUT_Play+0x4c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	683a      	ldr	r2, [r7, #0]
 800109a:	b292      	uxth	r2, r2
 800109c:	6879      	ldr	r1, [r7, #4]
 800109e:	2094      	movs	r0, #148	; 0x94
 80010a0:	4798      	blx	r3
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 80010a8:	2301      	movs	r3, #1
 80010aa:	e00f      	b.n	80010cc <AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80010b2:	d203      	bcs.n	80010bc <AUDIO_OUT_Play+0x34>
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	085b      	lsrs	r3, r3, #1
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	e001      	b.n	80010c0 <AUDIO_OUT_Play+0x38>
 80010bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010c0:	461a      	mov	r2, r3
 80010c2:	6879      	ldr	r1, [r7, #4]
 80010c4:	4804      	ldr	r0, [pc, #16]	; (80010d8 <AUDIO_OUT_Play+0x50>)
 80010c6:	f007 fd8d 	bl	8008be4 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80010ca:	2300      	movs	r3, #0
  }
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000254 	.word	0x20000254
 80010d8:	20014178 	.word	0x20014178

080010dc <AUDIO_OUT_Pause>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Pause(void)
{    
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 80010e0:	4b07      	ldr	r3, [pc, #28]	; (8001100 <AUDIO_OUT_Pause+0x24>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	691b      	ldr	r3, [r3, #16]
 80010e6:	2094      	movs	r0, #148	; 0x94
 80010e8:	4798      	blx	r3
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e003      	b.n	80010fc <AUDIO_OUT_Pause+0x20>
  }
  else
  {
    /* Call the Media layer pause function */
    HAL_I2S_DMAPause(&hAudioOutI2s);
 80010f4:	4803      	ldr	r0, [pc, #12]	; (8001104 <AUDIO_OUT_Pause+0x28>)
 80010f6:	f007 fe1d 	bl	8008d34 <HAL_I2S_DMAPause>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80010fa:	2300      	movs	r3, #0
  }
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	20000254 	.word	0x20000254
 8001104:	20014178 	.word	0x20014178

08001108 <AUDIO_OUT_Resume>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Resume(void)
{    
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 800110c:	4b07      	ldr	r3, [pc, #28]	; (800112c <AUDIO_OUT_Resume+0x24>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	2094      	movs	r0, #148	; 0x94
 8001114:	4798      	blx	r3
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 800111c:	2301      	movs	r3, #1
 800111e:	e003      	b.n	8001128 <AUDIO_OUT_Resume+0x20>
  }
  else
  {
    /* Call the Media layer resume function */
    HAL_I2S_DMAResume(&hAudioOutI2s);
 8001120:	4803      	ldr	r0, [pc, #12]	; (8001130 <AUDIO_OUT_Resume+0x28>)
 8001122:	f007 fe69 	bl	8008df8 <HAL_I2S_DMAResume>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8001126:	2300      	movs	r3, #0
  }
}
 8001128:	4618      	mov	r0, r3
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000254 	.word	0x20000254
 8001130:	20014178 	.word	0x20014178

08001134 <AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Stop(uint32_t Option)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* Call DMA Stop to disable DMA stream before stopping codec */
  HAL_I2S_DMAStop(&hAudioOutI2s);
 800113c:	480e      	ldr	r0, [pc, #56]	; (8001178 <AUDIO_OUT_Stop+0x44>)
 800113e:	f007 feef 	bl	8008f20 <HAL_I2S_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8001142:	4b0e      	ldr	r3, [pc, #56]	; (800117c <AUDIO_OUT_Stop+0x48>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	699b      	ldr	r3, [r3, #24]
 8001148:	6879      	ldr	r1, [r7, #4]
 800114a:	2094      	movs	r0, #148	; 0x94
 800114c:	4798      	blx	r3
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	e00b      	b.n	8001170 <AUDIO_OUT_Stop+0x3c>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d107      	bne.n	800116e <AUDIO_OUT_Stop+0x3a>
    { 
      /* Wait at least 1ms */
      HAL_Delay(1);
 800115e:	2001      	movs	r0, #1
 8001160:	f005 fbda 	bl	8006918 <HAL_Delay>
      
      /* Reset the pin */
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8001164:	2200      	movs	r2, #0
 8001166:	2110      	movs	r1, #16
 8001168:	4805      	ldr	r0, [pc, #20]	; (8001180 <AUDIO_OUT_Stop+0x4c>)
 800116a:	f006 fbb1 	bl	80078d0 <HAL_GPIO_WritePin>
    }
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800116e:	2300      	movs	r3, #0
  }
}
 8001170:	4618      	mov	r0, r3
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20014178 	.word	0x20014178
 800117c:	20000254 	.word	0x20000254
 8001180:	40020c00 	.word	0x40020c00

08001184 <AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(pAudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 800118e:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <AUDIO_OUT_SetVolume+0x2c>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	6a1b      	ldr	r3, [r3, #32]
 8001194:	79fa      	ldrb	r2, [r7, #7]
 8001196:	4611      	mov	r1, r2
 8001198:	2094      	movs	r0, #148	; 0x94
 800119a:	4798      	blx	r3
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e000      	b.n	80011a8 <AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80011a6:	2300      	movs	r3, #0
  }
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000254 	.word	0x20000254

080011b4 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a04      	ldr	r2, [pc, #16]	; (80011d4 <HAL_I2S_TxCpltCallback+0x20>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d101      	bne.n	80011ca <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    AUDIO_OUT_TransferComplete_CallBack();
 80011c6:	f005 fb13 	bl	80067f0 <AUDIO_OUT_TransferComplete_CallBack>
  }
}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40003c00 	.word	0x40003c00

080011d8 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a04      	ldr	r2, [pc, #16]	; (80011f8 <HAL_I2S_TxHalfCpltCallback+0x20>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d101      	bne.n	80011ee <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    AUDIO_OUT_HalfTransfer_CallBack();
 80011ea:	f005 fb15 	bl	8006818 <AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40003c00 	.word	0x40003c00

080011fc <AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08a      	sub	sp, #40	; 0x28
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	60b9      	str	r1, [r7, #8]
 8001206:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8001208:	2300      	movs	r3, #0
 800120a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800120e:	23ff      	movs	r3, #255	; 0xff
 8001210:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 8001214:	2300      	movs	r3, #0
 8001216:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800121a:	e010      	b.n	800123e <AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 800121c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001220:	4a20      	ldr	r2, [pc, #128]	; (80012a4 <AUDIO_OUT_ClockConfig+0xa8>)
 8001222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001226:	68ba      	ldr	r2, [r7, #8]
 8001228:	429a      	cmp	r2, r3
 800122a:	d103      	bne.n	8001234 <AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 800122c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001230:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 8001234:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001238:	3301      	adds	r3, #1
 800123a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800123e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001242:	2b07      	cmp	r3, #7
 8001244:	d9ea      	bls.n	800121c <AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8001246:	f107 0314 	add.w	r3, r7, #20
 800124a:	4618      	mov	r0, r3
 800124c:	f009 f9aa 	bl	800a5a4 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8001250:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001254:	f003 0307 	and.w	r3, r3, #7
 8001258:	2b00      	cmp	r3, #0
 800125a:	d113      	bne.n	8001284 <AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800125c:	2301      	movs	r3, #1
 800125e:	617b      	str	r3, [r7, #20]
//    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8001260:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001264:	4a10      	ldr	r2, [pc, #64]	; (80012a8 <AUDIO_OUT_ClockConfig+0xac>)
 8001266:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800126a:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 800126c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001270:	4a0e      	ldr	r2, [pc, #56]	; (80012ac <AUDIO_OUT_ClockConfig+0xb0>)
 8001272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001276:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	4618      	mov	r0, r3
 800127e:	f009 f8af 	bl	800a3e0 <HAL_RCCEx_PeriphCLKConfig>
//    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8001282:	e00b      	b.n	800129c <AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001284:	2301      	movs	r3, #1
 8001286:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8001288:	f44f 7381 	mov.w	r3, #258	; 0x102
 800128c:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 800128e:	2303      	movs	r3, #3
 8001290:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001292:	f107 0314 	add.w	r3, r7, #20
 8001296:	4618      	mov	r0, r3
 8001298:	f009 f8a2 	bl	800a3e0 <HAL_RCCEx_PeriphCLKConfig>
}
 800129c:	bf00      	nop
 800129e:	3728      	adds	r7, #40	; 0x28
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	08013404 	.word	0x08013404
 80012a8:	08013424 	.word	0x08013424
 80012ac:	08013444 	.word	0x08013444

080012b0 <AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08c      	sub	sp, #48	; 0x30
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	61bb      	str	r3, [r7, #24]
 80012be:	4b56      	ldr	r3, [pc, #344]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 80012c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c2:	4a55      	ldr	r2, [pc, #340]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 80012c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012c8:	6413      	str	r3, [r2, #64]	; 0x40
 80012ca:	4b53      	ldr	r3, [pc, #332]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 80012cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80012d2:	61bb      	str	r3, [r7, #24]
 80012d4:	69bb      	ldr	r3, [r7, #24]

  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
 80012da:	4b4f      	ldr	r3, [pc, #316]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a4e      	ldr	r2, [pc, #312]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 80012e0:	f043 0304 	orr.w	r3, r3, #4
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b4c      	ldr	r3, [pc, #304]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f003 0304 	and.w	r3, r3, #4
 80012ee:	617b      	str	r3, [r7, #20]
 80012f0:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	613b      	str	r3, [r7, #16]
 80012f6:	4b48      	ldr	r3, [pc, #288]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	4a47      	ldr	r2, [pc, #284]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 80012fc:	f043 0301 	orr.w	r3, r3, #1
 8001300:	6313      	str	r3, [r2, #48]	; 0x30
 8001302:	4b45      	ldr	r3, [pc, #276]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	613b      	str	r3, [r7, #16]
 800130c:	693b      	ldr	r3, [r7, #16]

  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 800130e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001312:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8001314:	2302      	movs	r3, #2
 8001316:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8001318:	2300      	movs	r3, #0
 800131a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 800131c:	2302      	movs	r3, #2
 800131e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8001320:	2306      	movs	r3, #6
 8001322:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8001324:	f107 031c 	add.w	r3, r7, #28
 8001328:	4619      	mov	r1, r3
 800132a:	483c      	ldr	r0, [pc, #240]	; (800141c <AUDIO_OUT_MspInit+0x16c>)
 800132c:	f006 f838 	bl	80073a0 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8001330:	2310      	movs	r3, #16
 8001332:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8001334:	f107 031c 	add.w	r3, r7, #28
 8001338:	4619      	mov	r1, r3
 800133a:	4839      	ldr	r0, [pc, #228]	; (8001420 <AUDIO_OUT_MspInit+0x170>)
 800133c:	f006 f830 	bl	80073a0 <HAL_GPIO_Init>

  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8001340:	2300      	movs	r3, #0
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	4b34      	ldr	r3, [pc, #208]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 8001346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001348:	4a33      	ldr	r2, [pc, #204]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 800134a:	f043 0304 	orr.w	r3, r3, #4
 800134e:	6313      	str	r3, [r2, #48]	; 0x30
 8001350:	4b31      	ldr	r3, [pc, #196]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 8001352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001354:	f003 0304 	and.w	r3, r3, #4
 8001358:	60fb      	str	r3, [r7, #12]
 800135a:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 800135c:	2380      	movs	r3, #128	; 0x80
 800135e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8001360:	f107 031c 	add.w	r3, r7, #28
 8001364:	4619      	mov	r1, r3
 8001366:	482d      	ldr	r0, [pc, #180]	; (800141c <AUDIO_OUT_MspInit+0x16c>)
 8001368:	f006 f81a 	bl	80073a0 <HAL_GPIO_Init>

  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 800136c:	2300      	movs	r3, #0
 800136e:	60bb      	str	r3, [r7, #8]
 8001370:	4b29      	ldr	r3, [pc, #164]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 8001372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001374:	4a28      	ldr	r2, [pc, #160]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 8001376:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800137a:	6313      	str	r3, [r2, #48]	; 0x30
 800137c:	4b26      	ldr	r3, [pc, #152]	; (8001418 <AUDIO_OUT_MspInit+0x168>)
 800137e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001380:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001384:	60bb      	str	r3, [r7, #8]
 8001386:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a25      	ldr	r2, [pc, #148]	; (8001424 <AUDIO_OUT_MspInit+0x174>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d136      	bne.n	8001400 <AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8001392:	4b25      	ldr	r3, [pc, #148]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 8001394:	2200      	movs	r2, #0
 8001396:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8001398:	4b23      	ldr	r3, [pc, #140]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 800139a:	2240      	movs	r2, #64	; 0x40
 800139c:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800139e:	4b22      	ldr	r3, [pc, #136]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 80013a4:	4b20      	ldr	r3, [pc, #128]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80013aa:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 80013ac:	4b1e      	ldr	r3, [pc, #120]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80013b2:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 80013b4:	4b1c      	ldr	r3, [pc, #112]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013ba:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 80013bc:	4b1a      	ldr	r3, [pc, #104]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013be:	2200      	movs	r2, #0
 80013c0:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 80013c2:	4b19      	ldr	r3, [pc, #100]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013c4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80013c8:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 80013ca:	4b17      	ldr	r3, [pc, #92]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013cc:	2204      	movs	r2, #4
 80013ce:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80013d0:	4b15      	ldr	r3, [pc, #84]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013d2:	2203      	movs	r2, #3
 80013d4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80013d6:	4b14      	ldr	r3, [pc, #80]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013d8:	2200      	movs	r2, #0
 80013da:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80013dc:	4b12      	ldr	r3, [pc, #72]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013de:	2200      	movs	r2, #0
 80013e0:	631a      	str	r2, [r3, #48]	; 0x30

    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 80013e2:	4b11      	ldr	r3, [pc, #68]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013e4:	4a11      	ldr	r2, [pc, #68]	; (800142c <AUDIO_OUT_MspInit+0x17c>)
 80013e6:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	4a0f      	ldr	r2, [pc, #60]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013ec:	639a      	str	r2, [r3, #56]	; 0x38
 80013ee:	4a0e      	ldr	r2, [pc, #56]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 80013f4:	480c      	ldr	r0, [pc, #48]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013f6:	f005 fc43 	bl	8006c80 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 80013fa:	480b      	ldr	r0, [pc, #44]	; (8001428 <AUDIO_OUT_MspInit+0x178>)
 80013fc:	f005 fb92 	bl	8006b24 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8001400:	2200      	movs	r2, #0
 8001402:	210e      	movs	r1, #14
 8001404:	202f      	movs	r0, #47	; 0x2f
 8001406:	f005 fb63 	bl	8006ad0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ);  
 800140a:	202f      	movs	r0, #47	; 0x2f
 800140c:	f005 fb7c 	bl	8006b08 <HAL_NVIC_EnableIRQ>
}
 8001410:	bf00      	nop
 8001412:	3730      	adds	r7, #48	; 0x30
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40023800 	.word	0x40023800
 800141c:	40020800 	.word	0x40020800
 8001420:	40020000 	.word	0x40020000
 8001424:	40003c00 	.word	0x40003c00
 8001428:	20000258 	.word	0x20000258
 800142c:	400260b8 	.word	0x400260b8

08001430 <AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void AUDIO_OUT_Error_CallBack(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
	...

08001440 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8001448:	4b17      	ldr	r3, [pc, #92]	; (80014a8 <I2S3_Init+0x68>)
 800144a:	4a18      	ldr	r2, [pc, #96]	; (80014ac <I2S3_Init+0x6c>)
 800144c:	601a      	str	r2, [r3, #0]
  
  /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 800144e:	4b16      	ldr	r3, [pc, #88]	; (80014a8 <I2S3_Init+0x68>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	69da      	ldr	r2, [r3, #28]
 8001454:	4b14      	ldr	r3, [pc, #80]	; (80014a8 <I2S3_Init+0x68>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800145c:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 800145e:	4a12      	ldr	r2, [pc, #72]	; (80014a8 <I2S3_Init+0x68>)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8001464:	4b10      	ldr	r3, [pc, #64]	; (80014a8 <I2S3_Init+0x68>)
 8001466:	2200      	movs	r2, #0
 8001468:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 800146a:	4b0f      	ldr	r3, [pc, #60]	; (80014a8 <I2S3_Init+0x68>)
 800146c:	2200      	movs	r2, #0
 800146e:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8001470:	4b0d      	ldr	r3, [pc, #52]	; (80014a8 <I2S3_Init+0x68>)
 8001472:	2200      	movs	r2, #0
 8001474:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8001476:	4b0c      	ldr	r3, [pc, #48]	; (80014a8 <I2S3_Init+0x68>)
 8001478:	f44f 7200 	mov.w	r2, #512	; 0x200
 800147c:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 800147e:	4b0a      	ldr	r3, [pc, #40]	; (80014a8 <I2S3_Init+0x68>)
 8001480:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001484:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8001486:	4b08      	ldr	r3, [pc, #32]	; (80014a8 <I2S3_Init+0x68>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]

  /* Initialize the I2S peripheral with the structure above */
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 800148c:	4806      	ldr	r0, [pc, #24]	; (80014a8 <I2S3_Init+0x68>)
 800148e:	f007 fa69 	bl	8008964 <HAL_I2S_Init>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e000      	b.n	800149e <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 800149c:	2300      	movs	r3, #0
  }
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	20014178 	.word	0x20014178
 80014ac:	40003c00 	.word	0x40003c00

080014b0 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a04      	ldr	r2, [pc, #16]	; (80014d0 <HAL_I2S_ErrorCallback+0x20>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d101      	bne.n	80014c6 <HAL_I2S_ErrorCallback+0x16>
  {
    AUDIO_OUT_Error_CallBack();
 80014c2:	f7ff ffb5 	bl	8001430 <AUDIO_OUT_Error_CallBack>
  }
}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40003c00 	.word	0x40003c00

080014d4 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80014d8:	4814      	ldr	r0, [pc, #80]	; (800152c <I2Cx_Init+0x58>)
 80014da:	f006 fed9 	bl	8008290 <HAL_I2C_GetState>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d121      	bne.n	8001528 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance = AUDIO_I2Cx;
 80014e4:	4b11      	ldr	r3, [pc, #68]	; (800152c <I2Cx_Init+0x58>)
 80014e6:	4a12      	ldr	r2, [pc, #72]	; (8001530 <I2Cx_Init+0x5c>)
 80014e8:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  0x43;
 80014ea:	4b10      	ldr	r3, [pc, #64]	; (800152c <I2Cx_Init+0x58>)
 80014ec:	2243      	movs	r2, #67	; 0x43
 80014ee:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 80014f0:	4b0e      	ldr	r3, [pc, #56]	; (800152c <I2Cx_Init+0x58>)
 80014f2:	4a10      	ldr	r2, [pc, #64]	; (8001534 <I2Cx_Init+0x60>)
 80014f4:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014f6:	4b0d      	ldr	r3, [pc, #52]	; (800152c <I2Cx_Init+0x58>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014fc:	4b0b      	ldr	r3, [pc, #44]	; (800152c <I2Cx_Init+0x58>)
 80014fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001502:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 8001504:	4b09      	ldr	r3, [pc, #36]	; (800152c <I2Cx_Init+0x58>)
 8001506:	2200      	movs	r2, #0
 8001508:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2 = 0x00;
 800150a:	4b08      	ldr	r3, [pc, #32]	; (800152c <I2Cx_Init+0x58>)
 800150c:	2200      	movs	r2, #0
 800150e:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 8001510:	4b06      	ldr	r3, [pc, #24]	; (800152c <I2Cx_Init+0x58>)
 8001512:	2200      	movs	r2, #0
 8001514:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 8001516:	4b05      	ldr	r3, [pc, #20]	; (800152c <I2Cx_Init+0x58>)
 8001518:	2200      	movs	r2, #0
 800151a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 800151c:	4803      	ldr	r0, [pc, #12]	; (800152c <I2Cx_Init+0x58>)
 800151e:	f000 f86b 	bl	80015f8 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8001522:	4802      	ldr	r0, [pc, #8]	; (800152c <I2Cx_Init+0x58>)
 8001524:	f006 fa20 	bl	8007968 <HAL_I2C_Init>
  }
}
 8001528:	bf00      	nop
 800152a:	bd80      	pop	{r7, pc}
 800152c:	200002b8 	.word	0x200002b8
 8001530:	40005400 	.word	0x40005400
 8001534:	000186a0 	.word	0x000186a0

08001538 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b088      	sub	sp, #32
 800153c:	af04      	add	r7, sp, #16
 800153e:	4603      	mov	r3, r0
 8001540:	80fb      	strh	r3, [r7, #6]
 8001542:	460b      	mov	r3, r1
 8001544:	717b      	strb	r3, [r7, #5]
 8001546:	4613      	mov	r3, r2
 8001548:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800154a:	2300      	movs	r3, #0
 800154c:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 800154e:	797b      	ldrb	r3, [r7, #5]
 8001550:	b29a      	uxth	r2, r3
 8001552:	4b0b      	ldr	r3, [pc, #44]	; (8001580 <I2Cx_WriteData+0x48>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	88f9      	ldrh	r1, [r7, #6]
 8001558:	9302      	str	r3, [sp, #8]
 800155a:	2301      	movs	r3, #1
 800155c:	9301      	str	r3, [sp, #4]
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	9300      	str	r3, [sp, #0]
 8001562:	2301      	movs	r3, #1
 8001564:	4807      	ldr	r0, [pc, #28]	; (8001584 <I2Cx_WriteData+0x4c>)
 8001566:	f006 fb73 	bl	8007c50 <HAL_I2C_Mem_Write>
 800156a:	4603      	mov	r3, r0
 800156c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800156e:	7bfb      	ldrb	r3, [r7, #15]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8001574:	f000 f834 	bl	80015e0 <I2Cx_Error>
  }
}
 8001578:	bf00      	nop
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20000000 	.word	0x20000000
 8001584:	200002b8 	.word	0x200002b8

08001588 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b088      	sub	sp, #32
 800158c:	af04      	add	r7, sp, #16
 800158e:	4603      	mov	r3, r0
 8001590:	460a      	mov	r2, r1
 8001592:	80fb      	strh	r3, [r7, #6]
 8001594:	4613      	mov	r3, r2
 8001596:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001598:	2300      	movs	r3, #0
 800159a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 800159c:	2300      	movs	r3, #0
 800159e:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 80015a0:	797b      	ldrb	r3, [r7, #5]
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	4b0c      	ldr	r3, [pc, #48]	; (80015d8 <I2Cx_ReadData+0x50>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	88f9      	ldrh	r1, [r7, #6]
 80015aa:	9302      	str	r3, [sp, #8]
 80015ac:	2301      	movs	r3, #1
 80015ae:	9301      	str	r3, [sp, #4]
 80015b0:	f107 030e 	add.w	r3, r7, #14
 80015b4:	9300      	str	r3, [sp, #0]
 80015b6:	2301      	movs	r3, #1
 80015b8:	4808      	ldr	r0, [pc, #32]	; (80015dc <I2Cx_ReadData+0x54>)
 80015ba:	f006 fc43 	bl	8007e44 <HAL_I2C_Mem_Read>
 80015be:	4603      	mov	r3, r0
 80015c0:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80015c2:	7bfb      	ldrb	r3, [r7, #15]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 80015c8:	f000 f80a 	bl	80015e0 <I2Cx_Error>
  }
  return value;
 80015cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000000 	.word	0x20000000
 80015dc:	200002b8 	.word	0x200002b8

080015e0 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function.
  */
static void I2Cx_Error(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 80015e4:	4803      	ldr	r0, [pc, #12]	; (80015f4 <I2Cx_Error+0x14>)
 80015e6:	f006 fb03 	bl	8007bf0 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 80015ea:	f7ff ff73 	bl	80014d4 <I2Cx_Init>
}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	200002b8 	.word	0x200002b8

080015f8 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Init.
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08a      	sub	sp, #40	; 0x28
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the I2C peripheral */
  AUDIO_I2Cx_CLOCK_ENABLE();
 8001600:	2300      	movs	r3, #0
 8001602:	613b      	str	r3, [r7, #16]
 8001604:	4b25      	ldr	r3, [pc, #148]	; (800169c <I2Cx_MspInit+0xa4>)
 8001606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001608:	4a24      	ldr	r2, [pc, #144]	; (800169c <I2Cx_MspInit+0xa4>)
 800160a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800160e:	6413      	str	r3, [r2, #64]	; 0x40
 8001610:	4b22      	ldr	r3, [pc, #136]	; (800169c <I2Cx_MspInit+0xa4>)
 8001612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001614:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001618:	613b      	str	r3, [r7, #16]
 800161a:	693b      	ldr	r3, [r7, #16]

  /* Enable SCK and SDA GPIO clocks */
  AUDIO_I2Cx_GPIO_CLK_ENABLE();
 800161c:	2300      	movs	r3, #0
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	4b1e      	ldr	r3, [pc, #120]	; (800169c <I2Cx_MspInit+0xa4>)
 8001622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001624:	4a1d      	ldr	r2, [pc, #116]	; (800169c <I2Cx_MspInit+0xa4>)
 8001626:	f043 0302 	orr.w	r3, r3, #2
 800162a:	6313      	str	r3, [r2, #48]	; 0x30
 800162c:	4b1b      	ldr	r3, [pc, #108]	; (800169c <I2Cx_MspInit+0xa4>)
 800162e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001630:	f003 0302 	and.w	r3, r3, #2
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	68fb      	ldr	r3, [r7, #12]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = AUDIO_I2Cx_SDA_PIN | AUDIO_I2Cx_SCL_PIN;
 8001638:	f44f 7310 	mov.w	r3, #576	; 0x240
 800163c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 800163e:	2312      	movs	r3, #18
 8001640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001646:	2302      	movs	r3, #2
 8001648:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = AUDIO_I2Cx_AF;
 800164a:	2304      	movs	r3, #4
 800164c:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(AUDIO_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 800164e:	f107 0314 	add.w	r3, r7, #20
 8001652:	4619      	mov	r1, r3
 8001654:	4812      	ldr	r0, [pc, #72]	; (80016a0 <I2Cx_MspInit+0xa8>)
 8001656:	f005 fea3 	bl	80073a0 <HAL_GPIO_Init>

  /* Force the I2C peripheral clock reset */
  AUDIO_I2Cx_FORCE_RESET();
 800165a:	4b10      	ldr	r3, [pc, #64]	; (800169c <I2Cx_MspInit+0xa4>)
 800165c:	6a1b      	ldr	r3, [r3, #32]
 800165e:	4a0f      	ldr	r2, [pc, #60]	; (800169c <I2Cx_MspInit+0xa4>)
 8001660:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001664:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  AUDIO_I2Cx_RELEASE_RESET();
 8001666:	4b0d      	ldr	r3, [pc, #52]	; (800169c <I2Cx_MspInit+0xa4>)
 8001668:	6a1b      	ldr	r3, [r3, #32]
 800166a:	4a0c      	ldr	r2, [pc, #48]	; (800169c <I2Cx_MspInit+0xa4>)
 800166c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001670:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8001672:	2200      	movs	r2, #0
 8001674:	210f      	movs	r1, #15
 8001676:	201f      	movs	r0, #31
 8001678:	f005 fa2a 	bl	8006ad0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_EV_IRQn);
 800167c:	201f      	movs	r0, #31
 800167e:	f005 fa43 	bl	8006b08 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	210f      	movs	r1, #15
 8001686:	2020      	movs	r0, #32
 8001688:	f005 fa22 	bl	8006ad0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_ER_IRQn);
 800168c:	2020      	movs	r0, #32
 800168e:	f005 fa3b 	bl	8006b08 <HAL_NVIC_EnableIRQ>
}
 8001692:	bf00      	nop
 8001694:	3728      	adds	r7, #40	; 0x28
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40023800 	.word	0x40023800
 80016a0:	40020400 	.word	0x40020400

080016a4 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	603b      	str	r3, [r7, #0]
 80016ae:	4b17      	ldr	r3, [pc, #92]	; (800170c <AUDIO_IO_Init+0x68>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a16      	ldr	r2, [pc, #88]	; (800170c <AUDIO_IO_Init+0x68>)
 80016b4:	f043 0308 	orr.w	r3, r3, #8
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b14      	ldr	r3, [pc, #80]	; (800170c <AUDIO_IO_Init+0x68>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f003 0308 	and.w	r3, r3, #8
 80016c2:	603b      	str	r3, [r7, #0]
 80016c4:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration -------------------------------------------*/
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 80016c6:	2310      	movs	r3, #16
 80016c8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ca:	2301      	movs	r3, #1
 80016cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80016ce:	2302      	movs	r3, #2
 80016d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 80016d6:	1d3b      	adds	r3, r7, #4
 80016d8:	4619      	mov	r1, r3
 80016da:	480d      	ldr	r0, [pc, #52]	; (8001710 <AUDIO_IO_Init+0x6c>)
 80016dc:	f005 fe60 	bl	80073a0 <HAL_GPIO_Init>
  
  I2Cx_Init();
 80016e0:	f7ff fef8 	bl	80014d4 <I2Cx_Init>
  
  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 80016e4:	2200      	movs	r2, #0
 80016e6:	2110      	movs	r1, #16
 80016e8:	4809      	ldr	r0, [pc, #36]	; (8001710 <AUDIO_IO_Init+0x6c>)
 80016ea:	f006 f8f1 	bl	80078d0 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 80016ee:	2005      	movs	r0, #5
 80016f0:	f005 f912 	bl	8006918 <HAL_Delay>
  
  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 80016f4:	2201      	movs	r2, #1
 80016f6:	2110      	movs	r1, #16
 80016f8:	4805      	ldr	r0, [pc, #20]	; (8001710 <AUDIO_IO_Init+0x6c>)
 80016fa:	f006 f8e9 	bl	80078d0 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 80016fe:	2005      	movs	r0, #5
 8001700:	f005 f90a 	bl	8006918 <HAL_Delay>
}
 8001704:	bf00      	nop
 8001706:	3718      	adds	r7, #24
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40023800 	.word	0x40023800
 8001710:	40020c00 	.word	0x40020c00

08001714 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void) 
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr

08001722 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	af00      	add	r7, sp, #0
 8001728:	4603      	mov	r3, r0
 800172a:	71fb      	strb	r3, [r7, #7]
 800172c:	460b      	mov	r3, r1
 800172e:	71bb      	strb	r3, [r7, #6]
 8001730:	4613      	mov	r3, r2
 8001732:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	b29b      	uxth	r3, r3
 8001738:	797a      	ldrb	r2, [r7, #5]
 800173a:	79b9      	ldrb	r1, [r7, #6]
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff fefb 	bl	8001538 <I2Cx_WriteData>
}
 8001742:	bf00      	nop
 8001744:	3708      	adds	r7, #8
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read (uint8_t Addr, uint8_t Reg)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b082      	sub	sp, #8
 800174e:	af00      	add	r7, sp, #0
 8001750:	4603      	mov	r3, r0
 8001752:	460a      	mov	r2, r1
 8001754:	71fb      	strb	r3, [r7, #7]
 8001756:	4613      	mov	r3, r2
 8001758:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 800175a:	79fb      	ldrb	r3, [r7, #7]
 800175c:	b29b      	uxth	r3, r3
 800175e:	79ba      	ldrb	r2, [r7, #6]
 8001760:	4611      	mov	r1, r2
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff ff10 	bl	8001588 <I2Cx_ReadData>
 8001768:	4603      	mov	r3, r0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
	...

08001774 <AUDIO_StorageParse>:

//USBH_HandleTypeDef hUSBHost;
uint16_t NumObs = 0;

FRESULT AUDIO_StorageParse(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b094      	sub	sp, #80	; 0x50
 8001778:	af00      	add	r7, sp, #0
  FRESULT res = FR_OK;
 800177a:	2300      	movs	r3, #0
 800177c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  DIR dir;
  char *fn;


//  res = f_opendir(&dir, USBHPath);
  res = f_opendir(&dir, USERPath);
 8001780:	463b      	mov	r3, r7
 8001782:	493d      	ldr	r1, [pc, #244]	; (8001878 <AUDIO_StorageParse+0x104>)
 8001784:	4618      	mov	r0, r3
 8001786:	f003 f94a 	bl	8004a1e <f_opendir>
 800178a:	4603      	mov	r3, r0
 800178c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  FileList.ptr = 0;
 8001790:	4b3a      	ldr	r3, [pc, #232]	; (800187c <AUDIO_StorageParse+0x108>)
 8001792:	2200      	movs	r2, #0
 8001794:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8

  if(res == FR_OK)
 8001798:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800179c:	2b00      	cmp	r3, #0
 800179e:	d15b      	bne.n	8001858 <AUDIO_StorageParse+0xe4>
  {
//    while(Appli_state == APPLICATION_READY)
	while(1)
    {
      res = f_readdir(&dir, &fno);
 80017a0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80017a4:	463b      	mov	r3, r7
 80017a6:	4611      	mov	r1, r2
 80017a8:	4618      	mov	r0, r3
 80017aa:	f003 f9d1 	bl	8004b50 <f_readdir>
 80017ae:	4603      	mov	r3, r0
 80017b0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      if(res != FR_OK || fno.fname[0] == 0)
 80017b4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d14d      	bne.n	8001858 <AUDIO_StorageParse+0xe4>
 80017bc:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d049      	beq.n	8001858 <AUDIO_StorageParse+0xe4>
      {
        break;
      }
      if(fno.fname[0] == '.')
 80017c4:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80017c8:	2b2e      	cmp	r3, #46	; 0x2e
 80017ca:	d043      	beq.n	8001854 <AUDIO_StorageParse+0xe0>
      {
        continue;
      }

      fn = fno.fname;
 80017cc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017d0:	3309      	adds	r3, #9
 80017d2:	64bb      	str	r3, [r7, #72]	; 0x48

      if(FileList.ptr < FILEMGR_LIST_DEPDTH)
 80017d4:	4b29      	ldr	r3, [pc, #164]	; (800187c <AUDIO_StorageParse+0x108>)
 80017d6:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 80017da:	2b17      	cmp	r3, #23
 80017dc:	d8e0      	bhi.n	80017a0 <AUDIO_StorageParse+0x2c>
      {
        if((fno.fattrib & AM_DIR) == 0)
 80017de:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80017e2:	f003 0310 	and.w	r3, r3, #16
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1da      	bne.n	80017a0 <AUDIO_StorageParse+0x2c>
        {
          if((strstr(fn, "wav")) || (strstr(fn, "WAV")))
 80017ea:	4925      	ldr	r1, [pc, #148]	; (8001880 <AUDIO_StorageParse+0x10c>)
 80017ec:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80017ee:	f00d fe9a 	bl	800f526 <strstr>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d106      	bne.n	8001806 <AUDIO_StorageParse+0x92>
 80017f8:	4922      	ldr	r1, [pc, #136]	; (8001884 <AUDIO_StorageParse+0x110>)
 80017fa:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80017fc:	f00d fe93 	bl	800f526 <strstr>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d0cc      	beq.n	80017a0 <AUDIO_StorageParse+0x2c>
          {
            strncpy((char *)FileList.file[FileList.ptr].name, (char *)fn, FILEMGR_FILE_NAME_SIZE);
 8001806:	4b1d      	ldr	r3, [pc, #116]	; (800187c <AUDIO_StorageParse+0x108>)
 8001808:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 800180c:	461a      	mov	r2, r3
 800180e:	4613      	mov	r3, r2
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	4413      	add	r3, r2
 8001814:	00db      	lsls	r3, r3, #3
 8001816:	4413      	add	r3, r2
 8001818:	4a18      	ldr	r2, [pc, #96]	; (800187c <AUDIO_StorageParse+0x108>)
 800181a:	4413      	add	r3, r2
 800181c:	3301      	adds	r3, #1
 800181e:	2228      	movs	r2, #40	; 0x28
 8001820:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001822:	4618      	mov	r0, r3
 8001824:	f00d fe6c 	bl	800f500 <strncpy>
            FileList.file[FileList.ptr].type = FILETYPE_FILE;
 8001828:	4b14      	ldr	r3, [pc, #80]	; (800187c <AUDIO_StorageParse+0x108>)
 800182a:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 800182e:	461a      	mov	r2, r3
 8001830:	4912      	ldr	r1, [pc, #72]	; (800187c <AUDIO_StorageParse+0x108>)
 8001832:	4613      	mov	r3, r2
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	4413      	add	r3, r2
 8001838:	00db      	lsls	r3, r3, #3
 800183a:	4413      	add	r3, r2
 800183c:	440b      	add	r3, r1
 800183e:	2201      	movs	r2, #1
 8001840:	701a      	strb	r2, [r3, #0]
            FileList.ptr++;
 8001842:	4b0e      	ldr	r3, [pc, #56]	; (800187c <AUDIO_StorageParse+0x108>)
 8001844:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8001848:	3301      	adds	r3, #1
 800184a:	b29a      	uxth	r2, r3
 800184c:	4b0b      	ldr	r3, [pc, #44]	; (800187c <AUDIO_StorageParse+0x108>)
 800184e:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8
 8001852:	e7a5      	b.n	80017a0 <AUDIO_StorageParse+0x2c>
        continue;
 8001854:	bf00      	nop
      res = f_readdir(&dir, &fno);
 8001856:	e7a3      	b.n	80017a0 <AUDIO_StorageParse+0x2c>
          }
        }
      }
    }
  }
  NumObs = FileList.ptr;
 8001858:	4b08      	ldr	r3, [pc, #32]	; (800187c <AUDIO_StorageParse+0x108>)
 800185a:	f8b3 23d8 	ldrh.w	r2, [r3, #984]	; 0x3d8
 800185e:	4b0a      	ldr	r3, [pc, #40]	; (8001888 <AUDIO_StorageParse+0x114>)
 8001860:	801a      	strh	r2, [r3, #0]
  f_closedir(&dir);
 8001862:	463b      	mov	r3, r7
 8001864:	4618      	mov	r0, r3
 8001866:	f003 f94d 	bl	8004b04 <f_closedir>
  return res;
 800186a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800186e:	4618      	mov	r0, r3
 8001870:	3750      	adds	r7, #80	; 0x50
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	2001427c 	.word	0x2001427c
 800187c:	20014894 	.word	0x20014894
 8001880:	08013060 	.word	0x08013060
 8001884:	08013064 	.word	0x08013064
 8001888:	2000030c 	.word	0x2000030c

0800188c <AUDIO_GetWavObjectNumber>:

uint16_t AUDIO_GetWavObjectNumber(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
	if (AUDIO_StorageParse() == FR_OK){
 8001890:	f7ff ff70 	bl	8001774 <AUDIO_StorageParse>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d102      	bne.n	80018a0 <AUDIO_GetWavObjectNumber+0x14>
		return NumObs;
 800189a:	4b03      	ldr	r3, [pc, #12]	; (80018a8 <AUDIO_GetWavObjectNumber+0x1c>)
 800189c:	881b      	ldrh	r3, [r3, #0]
 800189e:	e001      	b.n	80018a4 <AUDIO_GetWavObjectNumber+0x18>
	}
	return -1;
 80018a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	2000030c 	.word	0x2000030c

080018ac <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	607b      	str	r3, [r7, #4]
 80018b4:	4603      	mov	r3, r0
 80018b6:	81fb      	strh	r3, [r7, #14]
 80018b8:	460b      	mov	r3, r1
 80018ba:	81bb      	strh	r3, [r7, #12]
 80018bc:	4613      	mov	r3, r2
 80018be:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80018c0:	2300      	movs	r3, #0
 80018c2:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 80018c4:	f7ff feee 	bl	80016a4 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 80018c8:	89fb      	ldrh	r3, [r7, #14]
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	2201      	movs	r2, #1
 80018ce:	2102      	movs	r1, #2
 80018d0:	4618      	mov	r0, r3
 80018d2:	f000 fb01 	bl	8001ed8 <CODEC_IO_Write>
 80018d6:	4603      	mov	r3, r0
 80018d8:	461a      	mov	r2, r3
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	4413      	add	r3, r2
 80018de:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 80018e0:	89bb      	ldrh	r3, [r7, #12]
 80018e2:	3b01      	subs	r3, #1
 80018e4:	2b03      	cmp	r3, #3
 80018e6:	d81b      	bhi.n	8001920 <cs43l22_Init+0x74>
 80018e8:	a201      	add	r2, pc, #4	; (adr r2, 80018f0 <cs43l22_Init+0x44>)
 80018ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ee:	bf00      	nop
 80018f0:	08001901 	.word	0x08001901
 80018f4:	08001909 	.word	0x08001909
 80018f8:	08001911 	.word	0x08001911
 80018fc:	08001919 	.word	0x08001919
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8001900:	4b5b      	ldr	r3, [pc, #364]	; (8001a70 <cs43l22_Init+0x1c4>)
 8001902:	22fa      	movs	r2, #250	; 0xfa
 8001904:	701a      	strb	r2, [r3, #0]
    break;
 8001906:	e00f      	b.n	8001928 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8001908:	4b59      	ldr	r3, [pc, #356]	; (8001a70 <cs43l22_Init+0x1c4>)
 800190a:	22af      	movs	r2, #175	; 0xaf
 800190c:	701a      	strb	r2, [r3, #0]
    break;
 800190e:	e00b      	b.n	8001928 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8001910:	4b57      	ldr	r3, [pc, #348]	; (8001a70 <cs43l22_Init+0x1c4>)
 8001912:	22aa      	movs	r2, #170	; 0xaa
 8001914:	701a      	strb	r2, [r3, #0]
    break;
 8001916:	e007      	b.n	8001928 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8001918:	4b55      	ldr	r3, [pc, #340]	; (8001a70 <cs43l22_Init+0x1c4>)
 800191a:	2205      	movs	r2, #5
 800191c:	701a      	strb	r2, [r3, #0]
    break;    
 800191e:	e003      	b.n	8001928 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8001920:	4b53      	ldr	r3, [pc, #332]	; (8001a70 <cs43l22_Init+0x1c4>)
 8001922:	2205      	movs	r2, #5
 8001924:	701a      	strb	r2, [r3, #0]
    break;    
 8001926:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001928:	89fb      	ldrh	r3, [r7, #14]
 800192a:	b2db      	uxtb	r3, r3
 800192c:	4a50      	ldr	r2, [pc, #320]	; (8001a70 <cs43l22_Init+0x1c4>)
 800192e:	7812      	ldrb	r2, [r2, #0]
 8001930:	b2d2      	uxtb	r2, r2
 8001932:	2104      	movs	r1, #4
 8001934:	4618      	mov	r0, r3
 8001936:	f000 facf 	bl	8001ed8 <CODEC_IO_Write>
 800193a:	4603      	mov	r3, r0
 800193c:	461a      	mov	r2, r3
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	4413      	add	r3, r2
 8001942:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8001944:	89fb      	ldrh	r3, [r7, #14]
 8001946:	b2db      	uxtb	r3, r3
 8001948:	2281      	movs	r2, #129	; 0x81
 800194a:	2105      	movs	r1, #5
 800194c:	4618      	mov	r0, r3
 800194e:	f000 fac3 	bl	8001ed8 <CODEC_IO_Write>
 8001952:	4603      	mov	r3, r0
 8001954:	461a      	mov	r2, r3
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	4413      	add	r3, r2
 800195a:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 800195c:	89fb      	ldrh	r3, [r7, #14]
 800195e:	b2db      	uxtb	r3, r3
 8001960:	2204      	movs	r2, #4
 8001962:	2106      	movs	r1, #6
 8001964:	4618      	mov	r0, r3
 8001966:	f000 fab7 	bl	8001ed8 <CODEC_IO_Write>
 800196a:	4603      	mov	r3, r0
 800196c:	461a      	mov	r2, r3
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	4413      	add	r3, r2
 8001972:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8001974:	7afa      	ldrb	r2, [r7, #11]
 8001976:	89fb      	ldrh	r3, [r7, #14]
 8001978:	4611      	mov	r1, r2
 800197a:	4618      	mov	r0, r3
 800197c:	f000 f964 	bl	8001c48 <cs43l22_SetVolume>
 8001980:	4602      	mov	r2, r0
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	4413      	add	r3, r2
 8001986:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8001988:	89bb      	ldrh	r3, [r7, #12]
 800198a:	2b02      	cmp	r3, #2
 800198c:	d023      	beq.n	80019d6 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 800198e:	89fb      	ldrh	r3, [r7, #14]
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2206      	movs	r2, #6
 8001994:	210f      	movs	r1, #15
 8001996:	4618      	mov	r0, r3
 8001998:	f000 fa9e 	bl	8001ed8 <CODEC_IO_Write>
 800199c:	4603      	mov	r3, r0
 800199e:	461a      	mov	r2, r3
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	4413      	add	r3, r2
 80019a4:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 80019a6:	89fb      	ldrh	r3, [r7, #14]
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	2200      	movs	r2, #0
 80019ac:	2124      	movs	r1, #36	; 0x24
 80019ae:	4618      	mov	r0, r3
 80019b0:	f000 fa92 	bl	8001ed8 <CODEC_IO_Write>
 80019b4:	4603      	mov	r3, r0
 80019b6:	461a      	mov	r2, r3
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	4413      	add	r3, r2
 80019bc:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 80019be:	89fb      	ldrh	r3, [r7, #14]
 80019c0:	b2db      	uxtb	r3, r3
 80019c2:	2200      	movs	r2, #0
 80019c4:	2125      	movs	r1, #37	; 0x25
 80019c6:	4618      	mov	r0, r3
 80019c8:	f000 fa86 	bl	8001ed8 <CODEC_IO_Write>
 80019cc:	4603      	mov	r3, r0
 80019ce:	461a      	mov	r2, r3
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	4413      	add	r3, r2
 80019d4:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80019d6:	89fb      	ldrh	r3, [r7, #14]
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	2200      	movs	r2, #0
 80019dc:	210a      	movs	r1, #10
 80019de:	4618      	mov	r0, r3
 80019e0:	f000 fa7a 	bl	8001ed8 <CODEC_IO_Write>
 80019e4:	4603      	mov	r3, r0
 80019e6:	461a      	mov	r2, r3
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	4413      	add	r3, r2
 80019ec:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80019ee:	89fb      	ldrh	r3, [r7, #14]
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	2204      	movs	r2, #4
 80019f4:	210e      	movs	r1, #14
 80019f6:	4618      	mov	r0, r3
 80019f8:	f000 fa6e 	bl	8001ed8 <CODEC_IO_Write>
 80019fc:	4603      	mov	r3, r0
 80019fe:	461a      	mov	r2, r3
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	4413      	add	r3, r2
 8001a04:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8001a06:	89fb      	ldrh	r3, [r7, #14]
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	2127      	movs	r1, #39	; 0x27
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f000 fa62 	bl	8001ed8 <CODEC_IO_Write>
 8001a14:	4603      	mov	r3, r0
 8001a16:	461a      	mov	r2, r3
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8001a1e:	89fb      	ldrh	r3, [r7, #14]
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	220f      	movs	r2, #15
 8001a24:	211f      	movs	r1, #31
 8001a26:	4618      	mov	r0, r3
 8001a28:	f000 fa56 	bl	8001ed8 <CODEC_IO_Write>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	461a      	mov	r2, r3
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	4413      	add	r3, r2
 8001a34:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8001a36:	89fb      	ldrh	r3, [r7, #14]
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	220a      	movs	r2, #10
 8001a3c:	211a      	movs	r1, #26
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f000 fa4a 	bl	8001ed8 <CODEC_IO_Write>
 8001a44:	4603      	mov	r3, r0
 8001a46:	461a      	mov	r2, r3
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8001a4e:	89fb      	ldrh	r3, [r7, #14]
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	220a      	movs	r2, #10
 8001a54:	211b      	movs	r1, #27
 8001a56:	4618      	mov	r0, r3
 8001a58:	f000 fa3e 	bl	8001ed8 <CODEC_IO_Write>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	461a      	mov	r2, r3
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	4413      	add	r3, r2
 8001a64:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8001a66:	697b      	ldr	r3, [r7, #20]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3718      	adds	r7, #24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	2000030e 	.word	0x2000030e

08001a74 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001a78:	f7ff fe4c 	bl	8001714 <AUDIO_IO_DeInit>
}
 8001a7c:	bf00      	nop
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8001a8a:	f7ff fe0b 	bl	80016a4 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8001a8e:	88fb      	ldrh	r3, [r7, #6]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	2101      	movs	r1, #1
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff fe58 	bl	800174a <AUDIO_IO_Read>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8001a9e:	7bfb      	ldrb	r3, [r7, #15]
 8001aa0:	f023 0307 	bic.w	r3, r3, #7
 8001aa4:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3710      	adds	r7, #16
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	6039      	str	r1, [r7, #0]
 8001aba:	80fb      	strh	r3, [r7, #6]
 8001abc:	4613      	mov	r3, r2
 8001abe:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8001ac4:	4b16      	ldr	r3, [pc, #88]	; (8001b20 <cs43l22_Play+0x70>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d123      	bne.n	8001b14 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8001acc:	88fb      	ldrh	r3, [r7, #6]
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	2206      	movs	r2, #6
 8001ad2:	210e      	movs	r1, #14
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f000 f9ff 	bl	8001ed8 <CODEC_IO_Write>
 8001ada:	4603      	mov	r3, r0
 8001adc:	461a      	mov	r2, r3
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001ae4:	88fb      	ldrh	r3, [r7, #6]
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f000 f919 	bl	8001d20 <cs43l22_SetMute>
 8001aee:	4602      	mov	r2, r0
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	4413      	add	r3, r2
 8001af4:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8001af6:	88fb      	ldrh	r3, [r7, #6]
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	229e      	movs	r2, #158	; 0x9e
 8001afc:	2102      	movs	r1, #2
 8001afe:	4618      	mov	r0, r3
 8001b00:	f000 f9ea 	bl	8001ed8 <CODEC_IO_Write>
 8001b04:	4603      	mov	r3, r0
 8001b06:	461a      	mov	r2, r3
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8001b0e:	4b04      	ldr	r3, [pc, #16]	; (8001b20 <cs43l22_Play+0x70>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8001b14:	68fb      	ldr	r3, [r7, #12]
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3710      	adds	r7, #16
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	20000034 	.word	0x20000034

08001b24 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001b32:	88fb      	ldrh	r3, [r7, #6]
 8001b34:	2101      	movs	r1, #1
 8001b36:	4618      	mov	r0, r3
 8001b38:	f000 f8f2 	bl	8001d20 <cs43l22_SetMute>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	4413      	add	r3, r2
 8001b42:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8001b44:	88fb      	ldrh	r3, [r7, #6]
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2201      	movs	r2, #1
 8001b4a:	2102      	movs	r1, #2
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f000 f9c3 	bl	8001ed8 <CODEC_IO_Write>
 8001b52:	4603      	mov	r3, r0
 8001b54:	461a      	mov	r2, r3
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	4413      	add	r3, r2
 8001b5a:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3710      	adds	r7, #16
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
	...

08001b68 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001b72:	2300      	movs	r3, #0
 8001b74:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8001b76:	2300      	movs	r3, #0
 8001b78:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001b7a:	88fb      	ldrh	r3, [r7, #6]
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 f8ce 	bl	8001d20 <cs43l22_SetMute>
 8001b84:	4602      	mov	r2, r0
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	4413      	add	r3, r2
 8001b8a:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60bb      	str	r3, [r7, #8]
 8001b90:	e002      	b.n	8001b98 <cs43l22_Resume+0x30>
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	3301      	adds	r3, #1
 8001b96:	60bb      	str	r3, [r7, #8]
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	2bfe      	cmp	r3, #254	; 0xfe
 8001b9c:	d9f9      	bls.n	8001b92 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001b9e:	88fb      	ldrh	r3, [r7, #6]
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	4a0e      	ldr	r2, [pc, #56]	; (8001bdc <cs43l22_Resume+0x74>)
 8001ba4:	7812      	ldrb	r2, [r2, #0]
 8001ba6:	b2d2      	uxtb	r2, r2
 8001ba8:	2104      	movs	r1, #4
 8001baa:	4618      	mov	r0, r3
 8001bac:	f000 f994 	bl	8001ed8 <CODEC_IO_Write>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 8001bba:	88fb      	ldrh	r3, [r7, #6]
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	229e      	movs	r2, #158	; 0x9e
 8001bc0:	2102      	movs	r1, #2
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f000 f988 	bl	8001ed8 <CODEC_IO_Write>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	461a      	mov	r2, r3
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	4413      	add	r3, r2
 8001bd0:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3710      	adds	r7, #16
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	2000030e 	.word	0x2000030e

08001be0 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	4603      	mov	r3, r0
 8001be8:	6039      	str	r1, [r7, #0]
 8001bea:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001bec:	2300      	movs	r3, #0
 8001bee:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001bf0:	88fb      	ldrh	r3, [r7, #6]
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f000 f893 	bl	8001d20 <cs43l22_SetMute>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	4413      	add	r3, r2
 8001c00:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001c02:	88fb      	ldrh	r3, [r7, #6]
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2204      	movs	r2, #4
 8001c08:	210e      	movs	r1, #14
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 f964 	bl	8001ed8 <CODEC_IO_Write>
 8001c10:	4603      	mov	r3, r0
 8001c12:	461a      	mov	r2, r3
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	4413      	add	r3, r2
 8001c18:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8001c1a:	88fb      	ldrh	r3, [r7, #6]
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	229f      	movs	r2, #159	; 0x9f
 8001c20:	2102      	movs	r1, #2
 8001c22:	4618      	mov	r0, r3
 8001c24:	f000 f958 	bl	8001ed8 <CODEC_IO_Write>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	4413      	add	r3, r2
 8001c30:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8001c32:	4b04      	ldr	r3, [pc, #16]	; (8001c44 <cs43l22_Stop+0x64>)
 8001c34:	2201      	movs	r2, #1
 8001c36:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001c38:	68fb      	ldr	r3, [r7, #12]
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20000034 	.word	0x20000034

08001c48 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	460a      	mov	r2, r1
 8001c52:	80fb      	strh	r3, [r7, #6]
 8001c54:	4613      	mov	r3, r2
 8001c56:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001c5c:	797b      	ldrb	r3, [r7, #5]
 8001c5e:	2b64      	cmp	r3, #100	; 0x64
 8001c60:	d80b      	bhi.n	8001c7a <cs43l22_SetVolume+0x32>
 8001c62:	797a      	ldrb	r2, [r7, #5]
 8001c64:	4613      	mov	r3, r2
 8001c66:	021b      	lsls	r3, r3, #8
 8001c68:	1a9b      	subs	r3, r3, r2
 8001c6a:	4a25      	ldr	r2, [pc, #148]	; (8001d00 <cs43l22_SetVolume+0xb8>)
 8001c6c:	fb82 1203 	smull	r1, r2, r2, r3
 8001c70:	1152      	asrs	r2, r2, #5
 8001c72:	17db      	asrs	r3, r3, #31
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	e000      	b.n	8001c7c <cs43l22_SetVolume+0x34>
 8001c7a:	23ff      	movs	r3, #255	; 0xff
 8001c7c:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8001c7e:	7afb      	ldrb	r3, [r7, #11]
 8001c80:	2be6      	cmp	r3, #230	; 0xe6
 8001c82:	d91c      	bls.n	8001cbe <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001c84:	88fb      	ldrh	r3, [r7, #6]
 8001c86:	b2d8      	uxtb	r0, r3
 8001c88:	7afb      	ldrb	r3, [r7, #11]
 8001c8a:	3319      	adds	r3, #25
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	461a      	mov	r2, r3
 8001c90:	2120      	movs	r1, #32
 8001c92:	f000 f921 	bl	8001ed8 <CODEC_IO_Write>
 8001c96:	4603      	mov	r3, r0
 8001c98:	461a      	mov	r2, r3
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001ca0:	88fb      	ldrh	r3, [r7, #6]
 8001ca2:	b2d8      	uxtb	r0, r3
 8001ca4:	7afb      	ldrb	r3, [r7, #11]
 8001ca6:	3319      	adds	r3, #25
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	461a      	mov	r2, r3
 8001cac:	2121      	movs	r1, #33	; 0x21
 8001cae:	f000 f913 	bl	8001ed8 <CODEC_IO_Write>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	4413      	add	r3, r2
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	e01b      	b.n	8001cf6 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8001cbe:	88fb      	ldrh	r3, [r7, #6]
 8001cc0:	b2d8      	uxtb	r0, r3
 8001cc2:	7afb      	ldrb	r3, [r7, #11]
 8001cc4:	3319      	adds	r3, #25
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	461a      	mov	r2, r3
 8001cca:	2120      	movs	r1, #32
 8001ccc:	f000 f904 	bl	8001ed8 <CODEC_IO_Write>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8001cda:	88fb      	ldrh	r3, [r7, #6]
 8001cdc:	b2d8      	uxtb	r0, r3
 8001cde:	7afb      	ldrb	r3, [r7, #11]
 8001ce0:	3319      	adds	r3, #25
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	2121      	movs	r1, #33	; 0x21
 8001ce8:	f000 f8f6 	bl	8001ed8 <CODEC_IO_Write>
 8001cec:	4603      	mov	r3, r0
 8001cee:	461a      	mov	r2, r3
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3710      	adds	r7, #16
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	51eb851f 	.word	0x51eb851f

08001d04 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	6039      	str	r1, [r7, #0]
 8001d0e:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
	...

08001d20 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	6039      	str	r1, [r7, #0]
 8001d2a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d124      	bne.n	8001d80 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8001d36:	88fb      	ldrh	r3, [r7, #6]
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	22ff      	movs	r2, #255	; 0xff
 8001d3c:	2104      	movs	r1, #4
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f000 f8ca 	bl	8001ed8 <CODEC_IO_Write>
 8001d44:	4603      	mov	r3, r0
 8001d46:	461a      	mov	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8001d4e:	88fb      	ldrh	r3, [r7, #6]
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	2201      	movs	r2, #1
 8001d54:	2122      	movs	r1, #34	; 0x22
 8001d56:	4618      	mov	r0, r3
 8001d58:	f000 f8be 	bl	8001ed8 <CODEC_IO_Write>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	461a      	mov	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4413      	add	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8001d66:	88fb      	ldrh	r3, [r7, #6]
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	2123      	movs	r1, #35	; 0x23
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 f8b2 	bl	8001ed8 <CODEC_IO_Write>
 8001d74:	4603      	mov	r3, r0
 8001d76:	461a      	mov	r2, r3
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	e025      	b.n	8001dcc <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001d80:	88fb      	ldrh	r3, [r7, #6]
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	2200      	movs	r2, #0
 8001d86:	2122      	movs	r1, #34	; 0x22
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f000 f8a5 	bl	8001ed8 <CODEC_IO_Write>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	461a      	mov	r2, r3
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	4413      	add	r3, r2
 8001d96:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8001d98:	88fb      	ldrh	r3, [r7, #6]
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	2123      	movs	r1, #35	; 0x23
 8001da0:	4618      	mov	r0, r3
 8001da2:	f000 f899 	bl	8001ed8 <CODEC_IO_Write>
 8001da6:	4603      	mov	r3, r0
 8001da8:	461a      	mov	r2, r3
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	4413      	add	r3, r2
 8001dae:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001db0:	88fb      	ldrh	r3, [r7, #6]
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	4a08      	ldr	r2, [pc, #32]	; (8001dd8 <cs43l22_SetMute+0xb8>)
 8001db6:	7812      	ldrb	r2, [r2, #0]
 8001db8:	b2d2      	uxtb	r2, r2
 8001dba:	2104      	movs	r1, #4
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f000 f88b 	bl	8001ed8 <CODEC_IO_Write>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	4413      	add	r3, r2
 8001dca:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3710      	adds	r7, #16
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	2000030e 	.word	0x2000030e

08001ddc <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	460a      	mov	r2, r1
 8001de6:	80fb      	strh	r3, [r7, #6]
 8001de8:	4613      	mov	r3, r2
 8001dea:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001df0:	797b      	ldrb	r3, [r7, #5]
 8001df2:	3b01      	subs	r3, #1
 8001df4:	2b03      	cmp	r3, #3
 8001df6:	d84b      	bhi.n	8001e90 <cs43l22_SetOutputMode+0xb4>
 8001df8:	a201      	add	r2, pc, #4	; (adr r2, 8001e00 <cs43l22_SetOutputMode+0x24>)
 8001dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dfe:	bf00      	nop
 8001e00:	08001e11 	.word	0x08001e11
 8001e04:	08001e31 	.word	0x08001e31
 8001e08:	08001e51 	.word	0x08001e51
 8001e0c:	08001e71 	.word	0x08001e71
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001e10:	88fb      	ldrh	r3, [r7, #6]
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	22fa      	movs	r2, #250	; 0xfa
 8001e16:	2104      	movs	r1, #4
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f000 f85d 	bl	8001ed8 <CODEC_IO_Write>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	461a      	mov	r2, r3
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	4413      	add	r3, r2
 8001e26:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001e28:	4b24      	ldr	r3, [pc, #144]	; (8001ebc <cs43l22_SetOutputMode+0xe0>)
 8001e2a:	22fa      	movs	r2, #250	; 0xfa
 8001e2c:	701a      	strb	r2, [r3, #0]
      break;
 8001e2e:	e03f      	b.n	8001eb0 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001e30:	88fb      	ldrh	r3, [r7, #6]
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	22af      	movs	r2, #175	; 0xaf
 8001e36:	2104      	movs	r1, #4
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f000 f84d 	bl	8001ed8 <CODEC_IO_Write>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	461a      	mov	r2, r3
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	4413      	add	r3, r2
 8001e46:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8001e48:	4b1c      	ldr	r3, [pc, #112]	; (8001ebc <cs43l22_SetOutputMode+0xe0>)
 8001e4a:	22af      	movs	r2, #175	; 0xaf
 8001e4c:	701a      	strb	r2, [r3, #0]
      break;
 8001e4e:	e02f      	b.n	8001eb0 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8001e50:	88fb      	ldrh	r3, [r7, #6]
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	22aa      	movs	r2, #170	; 0xaa
 8001e56:	2104      	movs	r1, #4
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f000 f83d 	bl	8001ed8 <CODEC_IO_Write>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	461a      	mov	r2, r3
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	4413      	add	r3, r2
 8001e66:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8001e68:	4b14      	ldr	r3, [pc, #80]	; (8001ebc <cs43l22_SetOutputMode+0xe0>)
 8001e6a:	22aa      	movs	r2, #170	; 0xaa
 8001e6c:	701a      	strb	r2, [r3, #0]
      break;
 8001e6e:	e01f      	b.n	8001eb0 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001e70:	88fb      	ldrh	r3, [r7, #6]
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	2205      	movs	r2, #5
 8001e76:	2104      	movs	r1, #4
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f000 f82d 	bl	8001ed8 <CODEC_IO_Write>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	461a      	mov	r2, r3
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	4413      	add	r3, r2
 8001e86:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001e88:	4b0c      	ldr	r3, [pc, #48]	; (8001ebc <cs43l22_SetOutputMode+0xe0>)
 8001e8a:	2205      	movs	r2, #5
 8001e8c:	701a      	strb	r2, [r3, #0]
      break;    
 8001e8e:	e00f      	b.n	8001eb0 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001e90:	88fb      	ldrh	r3, [r7, #6]
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2205      	movs	r2, #5
 8001e96:	2104      	movs	r1, #4
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f000 f81d 	bl	8001ed8 <CODEC_IO_Write>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001ea8:	4b04      	ldr	r3, [pc, #16]	; (8001ebc <cs43l22_SetOutputMode+0xe0>)
 8001eaa:	2205      	movs	r2, #5
 8001eac:	701a      	strb	r2, [r3, #0]
      break;
 8001eae:	bf00      	nop
  }  
  return counter;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	2000030e 	.word	0x2000030e

08001ec0 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	71fb      	strb	r3, [r7, #7]
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	71bb      	strb	r3, [r7, #6]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8001eee:	797a      	ldrb	r2, [r7, #5]
 8001ef0:	79b9      	ldrb	r1, [r7, #6]
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff fc14 	bl	8001722 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	b2db      	uxtb	r3, r3
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
	...

08001f08 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	4a08      	ldr	r2, [pc, #32]	; (8001f38 <disk_status+0x30>)
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	79fa      	ldrb	r2, [r7, #7]
 8001f20:	4905      	ldr	r1, [pc, #20]	; (8001f38 <disk_status+0x30>)
 8001f22:	440a      	add	r2, r1
 8001f24:	7a12      	ldrb	r2, [r2, #8]
 8001f26:	4610      	mov	r0, r2
 8001f28:	4798      	blx	r3
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	73fb      	strb	r3, [r7, #15]
  return stat;
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3710      	adds	r7, #16
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	20000328 	.word	0x20000328

08001f3c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	4603      	mov	r3, r0
 8001f44:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8001f46:	2300      	movs	r3, #0
 8001f48:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	4a0d      	ldr	r2, [pc, #52]	; (8001f84 <disk_initialize+0x48>)
 8001f4e:	5cd3      	ldrb	r3, [r2, r3]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d111      	bne.n	8001f78 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8001f54:	79fb      	ldrb	r3, [r7, #7]
 8001f56:	4a0b      	ldr	r2, [pc, #44]	; (8001f84 <disk_initialize+0x48>)
 8001f58:	2101      	movs	r1, #1
 8001f5a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8001f5c:	79fb      	ldrb	r3, [r7, #7]
 8001f5e:	4a09      	ldr	r2, [pc, #36]	; (8001f84 <disk_initialize+0x48>)
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	4413      	add	r3, r2
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	79fa      	ldrb	r2, [r7, #7]
 8001f6a:	4906      	ldr	r1, [pc, #24]	; (8001f84 <disk_initialize+0x48>)
 8001f6c:	440a      	add	r2, r1
 8001f6e:	7a12      	ldrb	r2, [r2, #8]
 8001f70:	4610      	mov	r0, r2
 8001f72:	4798      	blx	r3
 8001f74:	4603      	mov	r3, r0
 8001f76:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8001f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	20000328 	.word	0x20000328

08001f88 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8001f88:	b590      	push	{r4, r7, lr}
 8001f8a:	b087      	sub	sp, #28
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60b9      	str	r1, [r7, #8]
 8001f90:	607a      	str	r2, [r7, #4]
 8001f92:	603b      	str	r3, [r7, #0]
 8001f94:	4603      	mov	r3, r0
 8001f96:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8001f98:	7bfb      	ldrb	r3, [r7, #15]
 8001f9a:	4a0a      	ldr	r2, [pc, #40]	; (8001fc4 <disk_read+0x3c>)
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	4413      	add	r3, r2
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	689c      	ldr	r4, [r3, #8]
 8001fa4:	7bfb      	ldrb	r3, [r7, #15]
 8001fa6:	4a07      	ldr	r2, [pc, #28]	; (8001fc4 <disk_read+0x3c>)
 8001fa8:	4413      	add	r3, r2
 8001faa:	7a18      	ldrb	r0, [r3, #8]
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	68b9      	ldr	r1, [r7, #8]
 8001fb2:	47a0      	blx	r4
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	75fb      	strb	r3, [r7, #23]
  return res;
 8001fb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	371c      	adds	r7, #28
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd90      	pop	{r4, r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000328 	.word	0x20000328

08001fc8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8001fc8:	b590      	push	{r4, r7, lr}
 8001fca:	b087      	sub	sp, #28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60b9      	str	r1, [r7, #8]
 8001fd0:	607a      	str	r2, [r7, #4]
 8001fd2:	603b      	str	r3, [r7, #0]
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8001fd8:	7bfb      	ldrb	r3, [r7, #15]
 8001fda:	4a0a      	ldr	r2, [pc, #40]	; (8002004 <disk_write+0x3c>)
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	4413      	add	r3, r2
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	68dc      	ldr	r4, [r3, #12]
 8001fe4:	7bfb      	ldrb	r3, [r7, #15]
 8001fe6:	4a07      	ldr	r2, [pc, #28]	; (8002004 <disk_write+0x3c>)
 8001fe8:	4413      	add	r3, r2
 8001fea:	7a18      	ldrb	r0, [r3, #8]
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	68b9      	ldr	r1, [r7, #8]
 8001ff2:	47a0      	blx	r4
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	75fb      	strb	r3, [r7, #23]
  return res;
 8001ff8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	371c      	adds	r7, #28
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd90      	pop	{r4, r7, pc}
 8002002:	bf00      	nop
 8002004:	20000328 	.word	0x20000328

08002008 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	603a      	str	r2, [r7, #0]
 8002012:	71fb      	strb	r3, [r7, #7]
 8002014:	460b      	mov	r3, r1
 8002016:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8002018:	79fb      	ldrb	r3, [r7, #7]
 800201a:	4a09      	ldr	r2, [pc, #36]	; (8002040 <disk_ioctl+0x38>)
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	4413      	add	r3, r2
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	79fa      	ldrb	r2, [r7, #7]
 8002026:	4906      	ldr	r1, [pc, #24]	; (8002040 <disk_ioctl+0x38>)
 8002028:	440a      	add	r2, r1
 800202a:	7a10      	ldrb	r0, [r2, #8]
 800202c:	79b9      	ldrb	r1, [r7, #6]
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	4798      	blx	r3
 8002032:	4603      	mov	r3, r0
 8002034:	73fb      	strb	r3, [r7, #15]
  return res;
 8002036:	7bfb      	ldrb	r3, [r7, #15]
}
 8002038:	4618      	mov	r0, r3
 800203a:	3710      	adds	r7, #16
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	20000328 	.word	0x20000328

08002044 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
    /*## FatFS: Link the USER driver ###########################*/
    retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8002048:	490a      	ldr	r1, [pc, #40]	; (8002074 <MX_FATFS_Init+0x30>)
 800204a:	480b      	ldr	r0, [pc, #44]	; (8002078 <MX_FATFS_Init+0x34>)
 800204c:	f002 febe 	bl	8004dcc <FATFS_LinkDriver>
 8002050:	4603      	mov	r3, r0
 8002052:	461a      	mov	r2, r3
 8002054:	4b09      	ldr	r3, [pc, #36]	; (800207c <MX_FATFS_Init+0x38>)
 8002056:	701a      	strb	r2, [r3, #0]

    /* USER CODE BEGIN Init */
    printf("# FatFs Init %s!\r\n", retUSER == 0 ? "Successfully" : "Failed");
 8002058:	4b08      	ldr	r3, [pc, #32]	; (800207c <MX_FATFS_Init+0x38>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d101      	bne.n	8002064 <MX_FATFS_Init+0x20>
 8002060:	4b07      	ldr	r3, [pc, #28]	; (8002080 <MX_FATFS_Init+0x3c>)
 8002062:	e000      	b.n	8002066 <MX_FATFS_Init+0x22>
 8002064:	4b07      	ldr	r3, [pc, #28]	; (8002084 <MX_FATFS_Init+0x40>)
 8002066:	4619      	mov	r1, r3
 8002068:	4807      	ldr	r0, [pc, #28]	; (8002088 <MX_FATFS_Init+0x44>)
 800206a:	f00d f995 	bl	800f398 <iprintf>
    /* USER CODE END Init */
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	2001427c 	.word	0x2001427c
 8002078:	20000040 	.word	0x20000040
 800207c:	20014280 	.word	0x20014280
 8002080:	08013068 	.word	0x08013068
 8002084:	08013078 	.word	0x08013078
 8002088:	08013080 	.word	0x08013080

0800208c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	3301      	adds	r3, #1
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800209c:	89fb      	ldrh	r3, [r7, #14]
 800209e:	021b      	lsls	r3, r3, #8
 80020a0:	b21a      	sxth	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	b21b      	sxth	r3, r3
 80020a8:	4313      	orrs	r3, r2
 80020aa:	b21b      	sxth	r3, r3
 80020ac:	81fb      	strh	r3, [r7, #14]
	return rv;
 80020ae:	89fb      	ldrh	r3, [r7, #14]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3714      	adds	r7, #20
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	3303      	adds	r3, #3
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	021b      	lsls	r3, r3, #8
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	3202      	adds	r2, #2
 80020d4:	7812      	ldrb	r2, [r2, #0]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	021b      	lsls	r3, r3, #8
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	3201      	adds	r2, #1
 80020e2:	7812      	ldrb	r2, [r2, #0]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	021b      	lsls	r3, r3, #8
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	7812      	ldrb	r2, [r2, #0]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	60fb      	str	r3, [r7, #12]
	return rv;
 80020f4:	68fb      	ldr	r3, [r7, #12]
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3714      	adds	r7, #20
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8002102:	b480      	push	{r7}
 8002104:	b083      	sub	sp, #12
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
 800210a:	460b      	mov	r3, r1
 800210c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	1c5a      	adds	r2, r3, #1
 8002112:	607a      	str	r2, [r7, #4]
 8002114:	887a      	ldrh	r2, [r7, #2]
 8002116:	b2d2      	uxtb	r2, r2
 8002118:	701a      	strb	r2, [r3, #0]
 800211a:	887b      	ldrh	r3, [r7, #2]
 800211c:	0a1b      	lsrs	r3, r3, #8
 800211e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	1c5a      	adds	r2, r3, #1
 8002124:	607a      	str	r2, [r7, #4]
 8002126:	887a      	ldrh	r2, [r7, #2]
 8002128:	b2d2      	uxtb	r2, r2
 800212a:	701a      	strb	r2, [r3, #0]
}
 800212c:	bf00      	nop
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	1c5a      	adds	r2, r3, #1
 8002146:	607a      	str	r2, [r7, #4]
 8002148:	683a      	ldr	r2, [r7, #0]
 800214a:	b2d2      	uxtb	r2, r2
 800214c:	701a      	strb	r2, [r3, #0]
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	0a1b      	lsrs	r3, r3, #8
 8002152:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	1c5a      	adds	r2, r3, #1
 8002158:	607a      	str	r2, [r7, #4]
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	b2d2      	uxtb	r2, r2
 800215e:	701a      	strb	r2, [r3, #0]
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	0a1b      	lsrs	r3, r3, #8
 8002164:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	1c5a      	adds	r2, r3, #1
 800216a:	607a      	str	r2, [r7, #4]
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	b2d2      	uxtb	r2, r2
 8002170:	701a      	strb	r2, [r3, #0]
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	0a1b      	lsrs	r3, r3, #8
 8002176:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	1c5a      	adds	r2, r3, #1
 800217c:	607a      	str	r2, [r7, #4]
 800217e:	683a      	ldr	r2, [r7, #0]
 8002180:	b2d2      	uxtb	r2, r2
 8002182:	701a      	strb	r2, [r3, #0]
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8002190:	b480      	push	{r7}
 8002192:	b087      	sub	sp, #28
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00d      	beq.n	80021c6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	1c53      	adds	r3, r2, #1
 80021ae:	613b      	str	r3, [r7, #16]
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	1c59      	adds	r1, r3, #1
 80021b4:	6179      	str	r1, [r7, #20]
 80021b6:	7812      	ldrb	r2, [r2, #0]
 80021b8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	3b01      	subs	r3, #1
 80021be:	607b      	str	r3, [r7, #4]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d1f1      	bne.n	80021aa <mem_cpy+0x1a>
	}
}
 80021c6:	bf00      	nop
 80021c8:	371c      	adds	r7, #28
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr

080021d2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80021d2:	b480      	push	{r7}
 80021d4:	b087      	sub	sp, #28
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	60f8      	str	r0, [r7, #12]
 80021da:	60b9      	str	r1, [r7, #8]
 80021dc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	1c5a      	adds	r2, r3, #1
 80021e6:	617a      	str	r2, [r7, #20]
 80021e8:	68ba      	ldr	r2, [r7, #8]
 80021ea:	b2d2      	uxtb	r2, r2
 80021ec:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	3b01      	subs	r3, #1
 80021f2:	607b      	str	r3, [r7, #4]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d1f3      	bne.n	80021e2 <mem_set+0x10>
}
 80021fa:	bf00      	nop
 80021fc:	bf00      	nop
 80021fe:	371c      	adds	r7, #28
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8002208:	b480      	push	{r7}
 800220a:	b089      	sub	sp, #36	; 0x24
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	61fb      	str	r3, [r7, #28]
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800221c:	2300      	movs	r3, #0
 800221e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	1c5a      	adds	r2, r3, #1
 8002224:	61fa      	str	r2, [r7, #28]
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	4619      	mov	r1, r3
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	1c5a      	adds	r2, r3, #1
 800222e:	61ba      	str	r2, [r7, #24]
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	1acb      	subs	r3, r1, r3
 8002234:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	3b01      	subs	r3, #1
 800223a:	607b      	str	r3, [r7, #4]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d002      	beq.n	8002248 <mem_cmp+0x40>
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d0eb      	beq.n	8002220 <mem_cmp+0x18>

	return r;
 8002248:	697b      	ldr	r3, [r7, #20]
}
 800224a:	4618      	mov	r0, r3
 800224c:	3724      	adds	r7, #36	; 0x24
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8002256:	b480      	push	{r7}
 8002258:	b083      	sub	sp, #12
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
 800225e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8002260:	e002      	b.n	8002268 <chk_chr+0x12>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	3301      	adds	r3, #1
 8002266:	607b      	str	r3, [r7, #4]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d005      	beq.n	800227c <chk_chr+0x26>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	461a      	mov	r2, r3
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	4293      	cmp	r3, r2
 800227a:	d1f2      	bne.n	8002262 <chk_chr+0xc>
	return *str;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	781b      	ldrb	r3, [r3, #0]
}
 8002280:	4618      	mov	r0, r3
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800228c:	b480      	push	{r7}
 800228e:	b085      	sub	sp, #20
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8002296:	2300      	movs	r3, #0
 8002298:	60bb      	str	r3, [r7, #8]
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	60fb      	str	r3, [r7, #12]
 800229e:	e029      	b.n	80022f4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80022a0:	4a27      	ldr	r2, [pc, #156]	; (8002340 <chk_lock+0xb4>)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	011b      	lsls	r3, r3, #4
 80022a6:	4413      	add	r3, r2
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d01d      	beq.n	80022ea <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80022ae:	4a24      	ldr	r2, [pc, #144]	; (8002340 <chk_lock+0xb4>)
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	011b      	lsls	r3, r3, #4
 80022b4:	4413      	add	r3, r2
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d116      	bne.n	80022ee <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80022c0:	4a1f      	ldr	r2, [pc, #124]	; (8002340 <chk_lock+0xb4>)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	011b      	lsls	r3, r3, #4
 80022c6:	4413      	add	r3, r2
 80022c8:	3304      	adds	r3, #4
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d10c      	bne.n	80022ee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80022d4:	4a1a      	ldr	r2, [pc, #104]	; (8002340 <chk_lock+0xb4>)
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	011b      	lsls	r3, r3, #4
 80022da:	4413      	add	r3, r2
 80022dc:	3308      	adds	r3, #8
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d102      	bne.n	80022ee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80022e8:	e007      	b.n	80022fa <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80022ea:	2301      	movs	r3, #1
 80022ec:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	3301      	adds	r3, #1
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d0d2      	beq.n	80022a0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d109      	bne.n	8002314 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d102      	bne.n	800230c <chk_lock+0x80>
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	2b02      	cmp	r3, #2
 800230a:	d101      	bne.n	8002310 <chk_lock+0x84>
 800230c:	2300      	movs	r3, #0
 800230e:	e010      	b.n	8002332 <chk_lock+0xa6>
 8002310:	2312      	movs	r3, #18
 8002312:	e00e      	b.n	8002332 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d108      	bne.n	800232c <chk_lock+0xa0>
 800231a:	4a09      	ldr	r2, [pc, #36]	; (8002340 <chk_lock+0xb4>)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	011b      	lsls	r3, r3, #4
 8002320:	4413      	add	r3, r2
 8002322:	330c      	adds	r3, #12
 8002324:	881b      	ldrh	r3, [r3, #0]
 8002326:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800232a:	d101      	bne.n	8002330 <chk_lock+0xa4>
 800232c:	2310      	movs	r3, #16
 800232e:	e000      	b.n	8002332 <chk_lock+0xa6>
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	3714      	adds	r7, #20
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	20000318 	.word	0x20000318

08002344 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800234a:	2300      	movs	r3, #0
 800234c:	607b      	str	r3, [r7, #4]
 800234e:	e002      	b.n	8002356 <enq_lock+0x12>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	3301      	adds	r3, #1
 8002354:	607b      	str	r3, [r7, #4]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d106      	bne.n	800236a <enq_lock+0x26>
 800235c:	4a09      	ldr	r2, [pc, #36]	; (8002384 <enq_lock+0x40>)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	011b      	lsls	r3, r3, #4
 8002362:	4413      	add	r3, r2
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1f2      	bne.n	8002350 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2b01      	cmp	r3, #1
 800236e:	bf14      	ite	ne
 8002370:	2301      	movne	r3, #1
 8002372:	2300      	moveq	r3, #0
 8002374:	b2db      	uxtb	r3, r3
}
 8002376:	4618      	mov	r0, r3
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	20000318 	.word	0x20000318

08002388 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8002388:	b480      	push	{r7}
 800238a:	b085      	sub	sp, #20
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8002392:	2300      	movs	r3, #0
 8002394:	60fb      	str	r3, [r7, #12]
 8002396:	e01f      	b.n	80023d8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8002398:	4a41      	ldr	r2, [pc, #260]	; (80024a0 <inc_lock+0x118>)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	011b      	lsls	r3, r3, #4
 800239e:	4413      	add	r3, r2
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d113      	bne.n	80023d2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80023aa:	4a3d      	ldr	r2, [pc, #244]	; (80024a0 <inc_lock+0x118>)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	011b      	lsls	r3, r3, #4
 80023b0:	4413      	add	r3, r2
 80023b2:	3304      	adds	r3, #4
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d109      	bne.n	80023d2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80023be:	4a38      	ldr	r2, [pc, #224]	; (80024a0 <inc_lock+0x118>)
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	011b      	lsls	r3, r3, #4
 80023c4:	4413      	add	r3, r2
 80023c6:	3308      	adds	r3, #8
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d006      	beq.n	80023e0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	3301      	adds	r3, #1
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d0dc      	beq.n	8002398 <inc_lock+0x10>
 80023de:	e000      	b.n	80023e2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80023e0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d132      	bne.n	800244e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80023e8:	2300      	movs	r3, #0
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	e002      	b.n	80023f4 <inc_lock+0x6c>
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	3301      	adds	r3, #1
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d106      	bne.n	8002408 <inc_lock+0x80>
 80023fa:	4a29      	ldr	r2, [pc, #164]	; (80024a0 <inc_lock+0x118>)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	011b      	lsls	r3, r3, #4
 8002400:	4413      	add	r3, r2
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d1f2      	bne.n	80023ee <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2b01      	cmp	r3, #1
 800240c:	d101      	bne.n	8002412 <inc_lock+0x8a>
 800240e:	2300      	movs	r3, #0
 8002410:	e040      	b.n	8002494 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	4922      	ldr	r1, [pc, #136]	; (80024a0 <inc_lock+0x118>)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	011b      	lsls	r3, r3, #4
 800241c:	440b      	add	r3, r1
 800241e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	491e      	ldr	r1, [pc, #120]	; (80024a0 <inc_lock+0x118>)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	011b      	lsls	r3, r3, #4
 800242a:	440b      	add	r3, r1
 800242c:	3304      	adds	r3, #4
 800242e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	695a      	ldr	r2, [r3, #20]
 8002434:	491a      	ldr	r1, [pc, #104]	; (80024a0 <inc_lock+0x118>)
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	011b      	lsls	r3, r3, #4
 800243a:	440b      	add	r3, r1
 800243c:	3308      	adds	r3, #8
 800243e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8002440:	4a17      	ldr	r2, [pc, #92]	; (80024a0 <inc_lock+0x118>)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	011b      	lsls	r3, r3, #4
 8002446:	4413      	add	r3, r2
 8002448:	330c      	adds	r3, #12
 800244a:	2200      	movs	r2, #0
 800244c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d009      	beq.n	8002468 <inc_lock+0xe0>
 8002454:	4a12      	ldr	r2, [pc, #72]	; (80024a0 <inc_lock+0x118>)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	4413      	add	r3, r2
 800245c:	330c      	adds	r3, #12
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <inc_lock+0xe0>
 8002464:	2300      	movs	r3, #0
 8002466:	e015      	b.n	8002494 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d108      	bne.n	8002480 <inc_lock+0xf8>
 800246e:	4a0c      	ldr	r2, [pc, #48]	; (80024a0 <inc_lock+0x118>)
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	011b      	lsls	r3, r3, #4
 8002474:	4413      	add	r3, r2
 8002476:	330c      	adds	r3, #12
 8002478:	881b      	ldrh	r3, [r3, #0]
 800247a:	3301      	adds	r3, #1
 800247c:	b29a      	uxth	r2, r3
 800247e:	e001      	b.n	8002484 <inc_lock+0xfc>
 8002480:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002484:	4906      	ldr	r1, [pc, #24]	; (80024a0 <inc_lock+0x118>)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	011b      	lsls	r3, r3, #4
 800248a:	440b      	add	r3, r1
 800248c:	330c      	adds	r3, #12
 800248e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	3301      	adds	r3, #1
}
 8002494:	4618      	mov	r0, r3
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	20000318 	.word	0x20000318

080024a4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	3b01      	subs	r3, #1
 80024b0:	607b      	str	r3, [r7, #4]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d125      	bne.n	8002504 <dec_lock+0x60>
		n = Files[i].ctr;
 80024b8:	4a17      	ldr	r2, [pc, #92]	; (8002518 <dec_lock+0x74>)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	011b      	lsls	r3, r3, #4
 80024be:	4413      	add	r3, r2
 80024c0:	330c      	adds	r3, #12
 80024c2:	881b      	ldrh	r3, [r3, #0]
 80024c4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80024c6:	89fb      	ldrh	r3, [r7, #14]
 80024c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024cc:	d101      	bne.n	80024d2 <dec_lock+0x2e>
 80024ce:	2300      	movs	r3, #0
 80024d0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80024d2:	89fb      	ldrh	r3, [r7, #14]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d002      	beq.n	80024de <dec_lock+0x3a>
 80024d8:	89fb      	ldrh	r3, [r7, #14]
 80024da:	3b01      	subs	r3, #1
 80024dc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80024de:	4a0e      	ldr	r2, [pc, #56]	; (8002518 <dec_lock+0x74>)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	011b      	lsls	r3, r3, #4
 80024e4:	4413      	add	r3, r2
 80024e6:	330c      	adds	r3, #12
 80024e8:	89fa      	ldrh	r2, [r7, #14]
 80024ea:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80024ec:	89fb      	ldrh	r3, [r7, #14]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d105      	bne.n	80024fe <dec_lock+0x5a>
 80024f2:	4a09      	ldr	r2, [pc, #36]	; (8002518 <dec_lock+0x74>)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	011b      	lsls	r3, r3, #4
 80024f8:	4413      	add	r3, r2
 80024fa:	2200      	movs	r2, #0
 80024fc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80024fe:	2300      	movs	r3, #0
 8002500:	737b      	strb	r3, [r7, #13]
 8002502:	e001      	b.n	8002508 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8002504:	2302      	movs	r3, #2
 8002506:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8002508:	7b7b      	ldrb	r3, [r7, #13]
}
 800250a:	4618      	mov	r0, r3
 800250c:	3714      	adds	r7, #20
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	20000318 	.word	0x20000318

0800251c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8002524:	2300      	movs	r3, #0
 8002526:	60fb      	str	r3, [r7, #12]
 8002528:	e010      	b.n	800254c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800252a:	4a0d      	ldr	r2, [pc, #52]	; (8002560 <clear_lock+0x44>)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	011b      	lsls	r3, r3, #4
 8002530:	4413      	add	r3, r2
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	429a      	cmp	r2, r3
 8002538:	d105      	bne.n	8002546 <clear_lock+0x2a>
 800253a:	4a09      	ldr	r2, [pc, #36]	; (8002560 <clear_lock+0x44>)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	011b      	lsls	r3, r3, #4
 8002540:	4413      	add	r3, r2
 8002542:	2200      	movs	r2, #0
 8002544:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	3301      	adds	r3, #1
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d0eb      	beq.n	800252a <clear_lock+0xe>
	}
}
 8002552:	bf00      	nop
 8002554:	bf00      	nop
 8002556:	3714      	adds	r7, #20
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr
 8002560:	20000318 	.word	0x20000318

08002564 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b086      	sub	sp, #24
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800256c:	2300      	movs	r3, #0
 800256e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	78db      	ldrb	r3, [r3, #3]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d034      	beq.n	80025e2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800257c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	7858      	ldrb	r0, [r3, #1]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002588:	2301      	movs	r3, #1
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	f7ff fd1c 	bl	8001fc8 <disk_write>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d002      	beq.n	800259c <sync_window+0x38>
			res = FR_DISK_ERR;
 8002596:	2301      	movs	r3, #1
 8002598:	73fb      	strb	r3, [r7, #15]
 800259a:	e022      	b.n	80025e2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a1b      	ldr	r3, [r3, #32]
 80025a6:	697a      	ldr	r2, [r7, #20]
 80025a8:	1ad2      	subs	r2, r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	699b      	ldr	r3, [r3, #24]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d217      	bcs.n	80025e2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	789b      	ldrb	r3, [r3, #2]
 80025b6:	613b      	str	r3, [r7, #16]
 80025b8:	e010      	b.n	80025dc <sync_window+0x78>
					wsect += fs->fsize;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	699b      	ldr	r3, [r3, #24]
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	4413      	add	r3, r2
 80025c2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	7858      	ldrb	r0, [r3, #1]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80025ce:	2301      	movs	r3, #1
 80025d0:	697a      	ldr	r2, [r7, #20]
 80025d2:	f7ff fcf9 	bl	8001fc8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	3b01      	subs	r3, #1
 80025da:	613b      	str	r3, [r7, #16]
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d8eb      	bhi.n	80025ba <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3718      	adds	r7, #24
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80025f6:	2300      	movs	r3, #0
 80025f8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fe:	683a      	ldr	r2, [r7, #0]
 8002600:	429a      	cmp	r2, r3
 8002602:	d01b      	beq.n	800263c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f7ff ffad 	bl	8002564 <sync_window>
 800260a:	4603      	mov	r3, r0
 800260c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800260e:	7bfb      	ldrb	r3, [r7, #15]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d113      	bne.n	800263c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	7858      	ldrb	r0, [r3, #1]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800261e:	2301      	movs	r3, #1
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	f7ff fcb1 	bl	8001f88 <disk_read>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d004      	beq.n	8002636 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800262c:	f04f 33ff 	mov.w	r3, #4294967295
 8002630:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8002632:	2301      	movs	r3, #1
 8002634:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	683a      	ldr	r2, [r7, #0]
 800263a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800263c:	7bfb      	ldrb	r3, [r7, #15]
}
 800263e:	4618      	mov	r0, r3
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
	...

08002648 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7ff ff87 	bl	8002564 <sync_window>
 8002656:	4603      	mov	r3, r0
 8002658:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800265a:	7bfb      	ldrb	r3, [r7, #15]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d158      	bne.n	8002712 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	2b03      	cmp	r3, #3
 8002666:	d148      	bne.n	80026fa <sync_fs+0xb2>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	791b      	ldrb	r3, [r3, #4]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d144      	bne.n	80026fa <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	3330      	adds	r3, #48	; 0x30
 8002674:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002678:	2100      	movs	r1, #0
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff fda9 	bl	80021d2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	3330      	adds	r3, #48	; 0x30
 8002684:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002688:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800268c:	4618      	mov	r0, r3
 800268e:	f7ff fd38 	bl	8002102 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	3330      	adds	r3, #48	; 0x30
 8002696:	4921      	ldr	r1, [pc, #132]	; (800271c <sync_fs+0xd4>)
 8002698:	4618      	mov	r0, r3
 800269a:	f7ff fd4d 	bl	8002138 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	3330      	adds	r3, #48	; 0x30
 80026a2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80026a6:	491e      	ldr	r1, [pc, #120]	; (8002720 <sync_fs+0xd8>)
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7ff fd45 	bl	8002138 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	3330      	adds	r3, #48	; 0x30
 80026b2:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	691b      	ldr	r3, [r3, #16]
 80026ba:	4619      	mov	r1, r3
 80026bc:	4610      	mov	r0, r2
 80026be:	f7ff fd3b 	bl	8002138 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	3330      	adds	r3, #48	; 0x30
 80026c6:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	4619      	mov	r1, r3
 80026d0:	4610      	mov	r0, r2
 80026d2:	f7ff fd31 	bl	8002138 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	1c5a      	adds	r2, r3, #1
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	7858      	ldrb	r0, [r3, #1]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ee:	2301      	movs	r3, #1
 80026f0:	f7ff fc6a 	bl	8001fc8 <disk_write>
			fs->fsi_flag = 0;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	785b      	ldrb	r3, [r3, #1]
 80026fe:	2200      	movs	r2, #0
 8002700:	2100      	movs	r1, #0
 8002702:	4618      	mov	r0, r3
 8002704:	f7ff fc80 	bl	8002008 <disk_ioctl>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <sync_fs+0xca>
 800270e:	2301      	movs	r3, #1
 8002710:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8002712:	7bfb      	ldrb	r3, [r7, #15]
}
 8002714:	4618      	mov	r0, r3
 8002716:	3710      	adds	r7, #16
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	41615252 	.word	0x41615252
 8002720:	61417272 	.word	0x61417272

08002724 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	3b02      	subs	r3, #2
 8002732:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	3b02      	subs	r3, #2
 800273a:	683a      	ldr	r2, [r7, #0]
 800273c:	429a      	cmp	r2, r3
 800273e:	d301      	bcc.n	8002744 <clust2sect+0x20>
 8002740:	2300      	movs	r3, #0
 8002742:	e008      	b.n	8002756 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	895b      	ldrh	r3, [r3, #10]
 8002748:	461a      	mov	r2, r3
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	fb03 f202 	mul.w	r2, r3, r2
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002754:	4413      	add	r3, r2
}
 8002756:	4618      	mov	r0, r3
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr

08002762 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	b086      	sub	sp, #24
 8002766:	af00      	add	r7, sp, #0
 8002768:	6078      	str	r0, [r7, #4]
 800276a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d904      	bls.n	8002782 <get_fat+0x20>
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	695b      	ldr	r3, [r3, #20]
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	429a      	cmp	r2, r3
 8002780:	d302      	bcc.n	8002788 <get_fat+0x26>
		val = 1;	/* Internal error */
 8002782:	2301      	movs	r3, #1
 8002784:	617b      	str	r3, [r7, #20]
 8002786:	e08f      	b.n	80028a8 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8002788:	f04f 33ff 	mov.w	r3, #4294967295
 800278c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	2b03      	cmp	r3, #3
 8002794:	d062      	beq.n	800285c <get_fat+0xfa>
 8002796:	2b03      	cmp	r3, #3
 8002798:	dc7c      	bgt.n	8002894 <get_fat+0x132>
 800279a:	2b01      	cmp	r3, #1
 800279c:	d002      	beq.n	80027a4 <get_fat+0x42>
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d042      	beq.n	8002828 <get_fat+0xc6>
 80027a2:	e077      	b.n	8002894 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	085b      	lsrs	r3, r3, #1
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	4413      	add	r3, r2
 80027b0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	6a1a      	ldr	r2, [r3, #32]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	0a5b      	lsrs	r3, r3, #9
 80027ba:	4413      	add	r3, r2
 80027bc:	4619      	mov	r1, r3
 80027be:	6938      	ldr	r0, [r7, #16]
 80027c0:	f7ff ff14 	bl	80025ec <move_window>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d167      	bne.n	800289a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	1c5a      	adds	r2, r3, #1
 80027ce:	60fa      	str	r2, [r7, #12]
 80027d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	4413      	add	r3, r2
 80027d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80027dc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	6a1a      	ldr	r2, [r3, #32]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	0a5b      	lsrs	r3, r3, #9
 80027e6:	4413      	add	r3, r2
 80027e8:	4619      	mov	r1, r3
 80027ea:	6938      	ldr	r0, [r7, #16]
 80027ec:	f7ff fefe 	bl	80025ec <move_window>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d153      	bne.n	800289e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	4413      	add	r3, r2
 8002800:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002804:	021b      	lsls	r3, r3, #8
 8002806:	461a      	mov	r2, r3
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	4313      	orrs	r3, r2
 800280c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	2b00      	cmp	r3, #0
 8002816:	d002      	beq.n	800281e <get_fat+0xbc>
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	091b      	lsrs	r3, r3, #4
 800281c:	e002      	b.n	8002824 <get_fat+0xc2>
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002824:	617b      	str	r3, [r7, #20]
			break;
 8002826:	e03f      	b.n	80028a8 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	6a1a      	ldr	r2, [r3, #32]
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	0a1b      	lsrs	r3, r3, #8
 8002830:	4413      	add	r3, r2
 8002832:	4619      	mov	r1, r3
 8002834:	6938      	ldr	r0, [r7, #16]
 8002836:	f7ff fed9 	bl	80025ec <move_window>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d130      	bne.n	80028a2 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800284e:	4413      	add	r3, r2
 8002850:	4618      	mov	r0, r3
 8002852:	f7ff fc1b 	bl	800208c <ld_word>
 8002856:	4603      	mov	r3, r0
 8002858:	617b      	str	r3, [r7, #20]
			break;
 800285a:	e025      	b.n	80028a8 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	6a1a      	ldr	r2, [r3, #32]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	09db      	lsrs	r3, r3, #7
 8002864:	4413      	add	r3, r2
 8002866:	4619      	mov	r1, r3
 8002868:	6938      	ldr	r0, [r7, #16]
 800286a:	f7ff febf 	bl	80025ec <move_window>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d118      	bne.n	80028a6 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8002882:	4413      	add	r3, r2
 8002884:	4618      	mov	r0, r3
 8002886:	f7ff fc19 	bl	80020bc <ld_dword>
 800288a:	4603      	mov	r3, r0
 800288c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002890:	617b      	str	r3, [r7, #20]
			break;
 8002892:	e009      	b.n	80028a8 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8002894:	2301      	movs	r3, #1
 8002896:	617b      	str	r3, [r7, #20]
 8002898:	e006      	b.n	80028a8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800289a:	bf00      	nop
 800289c:	e004      	b.n	80028a8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800289e:	bf00      	nop
 80028a0:	e002      	b.n	80028a8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80028a2:	bf00      	nop
 80028a4:	e000      	b.n	80028a8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80028a6:	bf00      	nop
		}
	}

	return val;
 80028a8:	697b      	ldr	r3, [r7, #20]
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3718      	adds	r7, #24
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}

080028b2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80028b2:	b590      	push	{r4, r7, lr}
 80028b4:	b089      	sub	sp, #36	; 0x24
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	60f8      	str	r0, [r7, #12]
 80028ba:	60b9      	str	r1, [r7, #8]
 80028bc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80028be:	2302      	movs	r3, #2
 80028c0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	f240 80d2 	bls.w	8002a6e <put_fat+0x1bc>
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	695b      	ldr	r3, [r3, #20]
 80028ce:	68ba      	ldr	r2, [r7, #8]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	f080 80cc 	bcs.w	8002a6e <put_fat+0x1bc>
		switch (fs->fs_type) {
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	2b03      	cmp	r3, #3
 80028dc:	f000 8096 	beq.w	8002a0c <put_fat+0x15a>
 80028e0:	2b03      	cmp	r3, #3
 80028e2:	f300 80cd 	bgt.w	8002a80 <put_fat+0x1ce>
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d002      	beq.n	80028f0 <put_fat+0x3e>
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d06e      	beq.n	80029cc <put_fat+0x11a>
 80028ee:	e0c7      	b.n	8002a80 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	61bb      	str	r3, [r7, #24]
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	085b      	lsrs	r3, r3, #1
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	4413      	add	r3, r2
 80028fc:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6a1a      	ldr	r2, [r3, #32]
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	0a5b      	lsrs	r3, r3, #9
 8002906:	4413      	add	r3, r2
 8002908:	4619      	mov	r1, r3
 800290a:	68f8      	ldr	r0, [r7, #12]
 800290c:	f7ff fe6e 	bl	80025ec <move_window>
 8002910:	4603      	mov	r3, r0
 8002912:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8002914:	7ffb      	ldrb	r3, [r7, #31]
 8002916:	2b00      	cmp	r3, #0
 8002918:	f040 80ab 	bne.w	8002a72 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	1c59      	adds	r1, r3, #1
 8002926:	61b9      	str	r1, [r7, #24]
 8002928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800292c:	4413      	add	r3, r2
 800292e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	f003 0301 	and.w	r3, r3, #1
 8002936:	2b00      	cmp	r3, #0
 8002938:	d00d      	beq.n	8002956 <put_fat+0xa4>
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	b25b      	sxtb	r3, r3
 8002940:	f003 030f 	and.w	r3, r3, #15
 8002944:	b25a      	sxtb	r2, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	b2db      	uxtb	r3, r3
 800294a:	011b      	lsls	r3, r3, #4
 800294c:	b25b      	sxtb	r3, r3
 800294e:	4313      	orrs	r3, r2
 8002950:	b25b      	sxtb	r3, r3
 8002952:	b2db      	uxtb	r3, r3
 8002954:	e001      	b.n	800295a <put_fat+0xa8>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	b2db      	uxtb	r3, r3
 800295a:	697a      	ldr	r2, [r7, #20]
 800295c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2201      	movs	r2, #1
 8002962:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6a1a      	ldr	r2, [r3, #32]
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	0a5b      	lsrs	r3, r3, #9
 800296c:	4413      	add	r3, r2
 800296e:	4619      	mov	r1, r3
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	f7ff fe3b 	bl	80025ec <move_window>
 8002976:	4603      	mov	r3, r0
 8002978:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800297a:	7ffb      	ldrb	r3, [r7, #31]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d17a      	bne.n	8002a76 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800298c:	4413      	add	r3, r2
 800298e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <put_fat+0xf0>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	091b      	lsrs	r3, r3, #4
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	e00e      	b.n	80029c0 <put_fat+0x10e>
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	b25b      	sxtb	r3, r3
 80029a8:	f023 030f 	bic.w	r3, r3, #15
 80029ac:	b25a      	sxtb	r2, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	0a1b      	lsrs	r3, r3, #8
 80029b2:	b25b      	sxtb	r3, r3
 80029b4:	f003 030f 	and.w	r3, r3, #15
 80029b8:	b25b      	sxtb	r3, r3
 80029ba:	4313      	orrs	r3, r2
 80029bc:	b25b      	sxtb	r3, r3
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2201      	movs	r2, #1
 80029c8:	70da      	strb	r2, [r3, #3]
			break;
 80029ca:	e059      	b.n	8002a80 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6a1a      	ldr	r2, [r3, #32]
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	0a1b      	lsrs	r3, r3, #8
 80029d4:	4413      	add	r3, r2
 80029d6:	4619      	mov	r1, r3
 80029d8:	68f8      	ldr	r0, [r7, #12]
 80029da:	f7ff fe07 	bl	80025ec <move_window>
 80029de:	4603      	mov	r3, r0
 80029e0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80029e2:	7ffb      	ldrb	r3, [r7, #31]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d148      	bne.n	8002a7a <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80029f6:	4413      	add	r3, r2
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	b292      	uxth	r2, r2
 80029fc:	4611      	mov	r1, r2
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff fb7f 	bl	8002102 <st_word>
			fs->wflag = 1;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2201      	movs	r2, #1
 8002a08:	70da      	strb	r2, [r3, #3]
			break;
 8002a0a:	e039      	b.n	8002a80 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	6a1a      	ldr	r2, [r3, #32]
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	09db      	lsrs	r3, r3, #7
 8002a14:	4413      	add	r3, r2
 8002a16:	4619      	mov	r1, r3
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f7ff fde7 	bl	80025ec <move_window>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8002a22:	7ffb      	ldrb	r3, [r7, #31]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d12a      	bne.n	8002a7e <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8002a3c:	4413      	add	r3, r2
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7ff fb3c 	bl	80020bc <ld_dword>
 8002a44:	4603      	mov	r3, r0
 8002a46:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8002a4a:	4323      	orrs	r3, r4
 8002a4c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8002a5c:	4413      	add	r3, r2
 8002a5e:	6879      	ldr	r1, [r7, #4]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff fb69 	bl	8002138 <st_dword>
			fs->wflag = 1;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2201      	movs	r2, #1
 8002a6a:	70da      	strb	r2, [r3, #3]
			break;
 8002a6c:	e008      	b.n	8002a80 <put_fat+0x1ce>
		}
	}
 8002a6e:	bf00      	nop
 8002a70:	e006      	b.n	8002a80 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8002a72:	bf00      	nop
 8002a74:	e004      	b.n	8002a80 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8002a76:	bf00      	nop
 8002a78:	e002      	b.n	8002a80 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8002a7a:	bf00      	nop
 8002a7c:	e000      	b.n	8002a80 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8002a7e:	bf00      	nop
	return res;
 8002a80:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3724      	adds	r7, #36	; 0x24
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd90      	pop	{r4, r7, pc}

08002a8a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b088      	sub	sp, #32
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	60f8      	str	r0, [r7, #12]
 8002a92:	60b9      	str	r1, [r7, #8]
 8002a94:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8002a96:	2300      	movs	r3, #0
 8002a98:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d904      	bls.n	8002ab0 <remove_chain+0x26>
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	68ba      	ldr	r2, [r7, #8]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d301      	bcc.n	8002ab4 <remove_chain+0x2a>
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	e04b      	b.n	8002b4c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00c      	beq.n	8002ad4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8002aba:	f04f 32ff 	mov.w	r2, #4294967295
 8002abe:	6879      	ldr	r1, [r7, #4]
 8002ac0:	69b8      	ldr	r0, [r7, #24]
 8002ac2:	f7ff fef6 	bl	80028b2 <put_fat>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8002aca:	7ffb      	ldrb	r3, [r7, #31]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d001      	beq.n	8002ad4 <remove_chain+0x4a>
 8002ad0:	7ffb      	ldrb	r3, [r7, #31]
 8002ad2:	e03b      	b.n	8002b4c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8002ad4:	68b9      	ldr	r1, [r7, #8]
 8002ad6:	68f8      	ldr	r0, [r7, #12]
 8002ad8:	f7ff fe43 	bl	8002762 <get_fat>
 8002adc:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d031      	beq.n	8002b48 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d101      	bne.n	8002aee <remove_chain+0x64>
 8002aea:	2302      	movs	r3, #2
 8002aec:	e02e      	b.n	8002b4c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af4:	d101      	bne.n	8002afa <remove_chain+0x70>
 8002af6:	2301      	movs	r3, #1
 8002af8:	e028      	b.n	8002b4c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8002afa:	2200      	movs	r2, #0
 8002afc:	68b9      	ldr	r1, [r7, #8]
 8002afe:	69b8      	ldr	r0, [r7, #24]
 8002b00:	f7ff fed7 	bl	80028b2 <put_fat>
 8002b04:	4603      	mov	r3, r0
 8002b06:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8002b08:	7ffb      	ldrb	r3, [r7, #31]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <remove_chain+0x88>
 8002b0e:	7ffb      	ldrb	r3, [r7, #31]
 8002b10:	e01c      	b.n	8002b4c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	691a      	ldr	r2, [r3, #16]
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	695b      	ldr	r3, [r3, #20]
 8002b1a:	3b02      	subs	r3, #2
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d20b      	bcs.n	8002b38 <remove_chain+0xae>
			fs->free_clst++;
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	691b      	ldr	r3, [r3, #16]
 8002b24:	1c5a      	adds	r2, r3, #1
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	791b      	ldrb	r3, [r3, #4]
 8002b2e:	f043 0301 	orr.w	r3, r3, #1
 8002b32:	b2da      	uxtb	r2, r3
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	695b      	ldr	r3, [r3, #20]
 8002b40:	68ba      	ldr	r2, [r7, #8]
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d3c6      	bcc.n	8002ad4 <remove_chain+0x4a>
 8002b46:	e000      	b.n	8002b4a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8002b48:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3720      	adds	r7, #32
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b088      	sub	sp, #32
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d10d      	bne.n	8002b86 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d004      	beq.n	8002b80 <create_chain+0x2c>
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	69ba      	ldr	r2, [r7, #24]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d31b      	bcc.n	8002bb8 <create_chain+0x64>
 8002b80:	2301      	movs	r3, #1
 8002b82:	61bb      	str	r3, [r7, #24]
 8002b84:	e018      	b.n	8002bb8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8002b86:	6839      	ldr	r1, [r7, #0]
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f7ff fdea 	bl	8002762 <get_fat>
 8002b8e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d801      	bhi.n	8002b9a <create_chain+0x46>
 8002b96:	2301      	movs	r3, #1
 8002b98:	e070      	b.n	8002c7c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba0:	d101      	bne.n	8002ba6 <create_chain+0x52>
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	e06a      	b.n	8002c7c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d201      	bcs.n	8002bb4 <create_chain+0x60>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	e063      	b.n	8002c7c <create_chain+0x128>
		scl = clst;
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8002bb8:	69bb      	ldr	r3, [r7, #24]
 8002bba:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	695b      	ldr	r3, [r3, #20]
 8002bc6:	69fa      	ldr	r2, [r7, #28]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d307      	bcc.n	8002bdc <create_chain+0x88>
				ncl = 2;
 8002bcc:	2302      	movs	r3, #2
 8002bce:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8002bd0:	69fa      	ldr	r2, [r7, #28]
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d901      	bls.n	8002bdc <create_chain+0x88>
 8002bd8:	2300      	movs	r3, #0
 8002bda:	e04f      	b.n	8002c7c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8002bdc:	69f9      	ldr	r1, [r7, #28]
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f7ff fdbf 	bl	8002762 <get_fat>
 8002be4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00e      	beq.n	8002c0a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d003      	beq.n	8002bfa <create_chain+0xa6>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bf8:	d101      	bne.n	8002bfe <create_chain+0xaa>
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	e03e      	b.n	8002c7c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8002bfe:	69fa      	ldr	r2, [r7, #28]
 8002c00:	69bb      	ldr	r3, [r7, #24]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d1da      	bne.n	8002bbc <create_chain+0x68>
 8002c06:	2300      	movs	r3, #0
 8002c08:	e038      	b.n	8002c7c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8002c0a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8002c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002c10:	69f9      	ldr	r1, [r7, #28]
 8002c12:	6938      	ldr	r0, [r7, #16]
 8002c14:	f7ff fe4d 	bl	80028b2 <put_fat>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8002c1c:	7dfb      	ldrb	r3, [r7, #23]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d109      	bne.n	8002c36 <create_chain+0xe2>
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d006      	beq.n	8002c36 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8002c28:	69fa      	ldr	r2, [r7, #28]
 8002c2a:	6839      	ldr	r1, [r7, #0]
 8002c2c:	6938      	ldr	r0, [r7, #16]
 8002c2e:	f7ff fe40 	bl	80028b2 <put_fat>
 8002c32:	4603      	mov	r3, r0
 8002c34:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8002c36:	7dfb      	ldrb	r3, [r7, #23]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d116      	bne.n	8002c6a <create_chain+0x116>
		fs->last_clst = ncl;
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	69fa      	ldr	r2, [r7, #28]
 8002c40:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	691a      	ldr	r2, [r3, #16]
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	3b02      	subs	r3, #2
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d804      	bhi.n	8002c5a <create_chain+0x106>
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	691b      	ldr	r3, [r3, #16]
 8002c54:	1e5a      	subs	r2, r3, #1
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	791b      	ldrb	r3, [r3, #4]
 8002c5e:	f043 0301 	orr.w	r3, r3, #1
 8002c62:	b2da      	uxtb	r2, r3
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	711a      	strb	r2, [r3, #4]
 8002c68:	e007      	b.n	8002c7a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8002c6a:	7dfb      	ldrb	r3, [r7, #23]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d102      	bne.n	8002c76 <create_chain+0x122>
 8002c70:	f04f 33ff 	mov.w	r3, #4294967295
 8002c74:	e000      	b.n	8002c78 <create_chain+0x124>
 8002c76:	2301      	movs	r3, #1
 8002c78:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8002c7a:	69fb      	ldr	r3, [r7, #28]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3720      	adds	r7, #32
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b087      	sub	sp, #28
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c98:	3304      	adds	r3, #4
 8002c9a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	0a5b      	lsrs	r3, r3, #9
 8002ca0:	68fa      	ldr	r2, [r7, #12]
 8002ca2:	8952      	ldrh	r2, [r2, #10]
 8002ca4:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ca8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	1d1a      	adds	r2, r3, #4
 8002cae:	613a      	str	r2, [r7, #16]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <clmt_clust+0x3a>
 8002cba:	2300      	movs	r3, #0
 8002cbc:	e010      	b.n	8002ce0 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d307      	bcc.n	8002cd6 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8002cc6:	697a      	ldr	r2, [r7, #20]
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	617b      	str	r3, [r7, #20]
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	3304      	adds	r3, #4
 8002cd2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8002cd4:	e7e9      	b.n	8002caa <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8002cd6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	4413      	add	r3, r2
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	371c      	adds	r7, #28
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr

08002cec <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b086      	sub	sp, #24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002d02:	d204      	bcs.n	8002d0e <dir_sdi+0x22>
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	f003 031f 	and.w	r3, r3, #31
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <dir_sdi+0x26>
		return FR_INT_ERR;
 8002d0e:	2302      	movs	r3, #2
 8002d10:	e063      	b.n	8002dda <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	683a      	ldr	r2, [r7, #0]
 8002d16:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d106      	bne.n	8002d32 <dir_sdi+0x46>
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d902      	bls.n	8002d32 <dir_sdi+0x46>
		clst = fs->dirbase;
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d30:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10c      	bne.n	8002d52 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	095b      	lsrs	r3, r3, #5
 8002d3c:	693a      	ldr	r2, [r7, #16]
 8002d3e:	8912      	ldrh	r2, [r2, #8]
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d301      	bcc.n	8002d48 <dir_sdi+0x5c>
 8002d44:	2302      	movs	r3, #2
 8002d46:	e048      	b.n	8002dda <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	61da      	str	r2, [r3, #28]
 8002d50:	e029      	b.n	8002da6 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	895b      	ldrh	r3, [r3, #10]
 8002d56:	025b      	lsls	r3, r3, #9
 8002d58:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8002d5a:	e019      	b.n	8002d90 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6979      	ldr	r1, [r7, #20]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff fcfe 	bl	8002762 <get_fat>
 8002d66:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6e:	d101      	bne.n	8002d74 <dir_sdi+0x88>
 8002d70:	2301      	movs	r3, #1
 8002d72:	e032      	b.n	8002dda <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d904      	bls.n	8002d84 <dir_sdi+0x98>
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d301      	bcc.n	8002d88 <dir_sdi+0x9c>
 8002d84:	2302      	movs	r3, #2
 8002d86:	e028      	b.n	8002dda <dir_sdi+0xee>
			ofs -= csz;
 8002d88:	683a      	ldr	r2, [r7, #0]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d2e1      	bcs.n	8002d5c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8002d98:	6979      	ldr	r1, [r7, #20]
 8002d9a:	6938      	ldr	r0, [r7, #16]
 8002d9c:	f7ff fcc2 	bl	8002724 <clust2sect>
 8002da0:	4602      	mov	r2, r0
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	697a      	ldr	r2, [r7, #20]
 8002daa:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	69db      	ldr	r3, [r3, #28]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d101      	bne.n	8002db8 <dir_sdi+0xcc>
 8002db4:	2302      	movs	r3, #2
 8002db6:	e010      	b.n	8002dda <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	69da      	ldr	r2, [r3, #28]
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	0a5b      	lsrs	r3, r3, #9
 8002dc0:	441a      	add	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dd2:	441a      	add	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3718      	adds	r7, #24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b086      	sub	sp, #24
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
 8002dea:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	3320      	adds	r3, #32
 8002df8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d003      	beq.n	8002e0a <dir_next+0x28>
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002e08:	d301      	bcc.n	8002e0e <dir_next+0x2c>
 8002e0a:	2304      	movs	r3, #4
 8002e0c:	e0aa      	b.n	8002f64 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f040 8098 	bne.w	8002f4a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	69db      	ldr	r3, [r3, #28]
 8002e1e:	1c5a      	adds	r2, r3, #1
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	699b      	ldr	r3, [r3, #24]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d10b      	bne.n	8002e44 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	095b      	lsrs	r3, r3, #5
 8002e30:	68fa      	ldr	r2, [r7, #12]
 8002e32:	8912      	ldrh	r2, [r2, #8]
 8002e34:	4293      	cmp	r3, r2
 8002e36:	f0c0 8088 	bcc.w	8002f4a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	61da      	str	r2, [r3, #28]
 8002e40:	2304      	movs	r3, #4
 8002e42:	e08f      	b.n	8002f64 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	0a5b      	lsrs	r3, r3, #9
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	8952      	ldrh	r2, [r2, #10]
 8002e4c:	3a01      	subs	r2, #1
 8002e4e:	4013      	ands	r3, r2
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d17a      	bne.n	8002f4a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4610      	mov	r0, r2
 8002e5e:	f7ff fc80 	bl	8002762 <get_fat>
 8002e62:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d801      	bhi.n	8002e6e <dir_next+0x8c>
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	e07a      	b.n	8002f64 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e74:	d101      	bne.n	8002e7a <dir_next+0x98>
 8002e76:	2301      	movs	r3, #1
 8002e78:	e074      	b.n	8002f64 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	695b      	ldr	r3, [r3, #20]
 8002e7e:	697a      	ldr	r2, [r7, #20]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d358      	bcc.n	8002f36 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d104      	bne.n	8002e94 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	61da      	str	r2, [r3, #28]
 8002e90:	2304      	movs	r3, #4
 8002e92:	e067      	b.n	8002f64 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	699b      	ldr	r3, [r3, #24]
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4610      	mov	r0, r2
 8002e9e:	f7ff fe59 	bl	8002b54 <create_chain>
 8002ea2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d101      	bne.n	8002eae <dir_next+0xcc>
 8002eaa:	2307      	movs	r3, #7
 8002eac:	e05a      	b.n	8002f64 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d101      	bne.n	8002eb8 <dir_next+0xd6>
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	e055      	b.n	8002f64 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ebe:	d101      	bne.n	8002ec4 <dir_next+0xe2>
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e04f      	b.n	8002f64 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8002ec4:	68f8      	ldr	r0, [r7, #12]
 8002ec6:	f7ff fb4d 	bl	8002564 <sync_window>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <dir_next+0xf2>
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e047      	b.n	8002f64 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	3330      	adds	r3, #48	; 0x30
 8002ed8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002edc:	2100      	movs	r1, #0
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7ff f977 	bl	80021d2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	613b      	str	r3, [r7, #16]
 8002ee8:	6979      	ldr	r1, [r7, #20]
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f7ff fc1a 	bl	8002724 <clust2sect>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	62da      	str	r2, [r3, #44]	; 0x2c
 8002ef6:	e012      	b.n	8002f1e <dir_next+0x13c>
						fs->wflag = 1;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2201      	movs	r2, #1
 8002efc:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	f7ff fb30 	bl	8002564 <sync_window>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <dir_next+0x12c>
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e02a      	b.n	8002f64 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	3301      	adds	r3, #1
 8002f12:	613b      	str	r3, [r7, #16]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f18:	1c5a      	adds	r2, r3, #1
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	895b      	ldrh	r3, [r3, #10]
 8002f22:	461a      	mov	r2, r3
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d3e6      	bcc.n	8002ef8 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	1ad2      	subs	r2, r2, r3
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8002f3c:	6979      	ldr	r1, [r7, #20]
 8002f3e:	68f8      	ldr	r0, [r7, #12]
 8002f40:	f7ff fbf0 	bl	8002724 <clust2sect>
 8002f44:	4602      	mov	r2, r0
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	68ba      	ldr	r2, [r7, #8]
 8002f4e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f5c:	441a      	add	r2, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8002f62:	2300      	movs	r3, #0
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3718      	adds	r7, #24
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b086      	sub	sp, #24
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f7ff feb4 	bl	8002cec <dir_sdi>
 8002f84:	4603      	mov	r3, r0
 8002f86:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8002f88:	7dfb      	ldrb	r3, [r7, #23]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d12b      	bne.n	8002fe6 <dir_alloc+0x7a>
		n = 0;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	69db      	ldr	r3, [r3, #28]
 8002f96:	4619      	mov	r1, r3
 8002f98:	68f8      	ldr	r0, [r7, #12]
 8002f9a:	f7ff fb27 	bl	80025ec <move_window>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8002fa2:	7dfb      	ldrb	r3, [r7, #23]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d11d      	bne.n	8002fe4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a1b      	ldr	r3, [r3, #32]
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	2be5      	cmp	r3, #229	; 0xe5
 8002fb0:	d004      	beq.n	8002fbc <dir_alloc+0x50>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a1b      	ldr	r3, [r3, #32]
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d107      	bne.n	8002fcc <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	613b      	str	r3, [r7, #16]
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d102      	bne.n	8002fd0 <dir_alloc+0x64>
 8002fca:	e00c      	b.n	8002fe6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8002fcc:	2300      	movs	r3, #0
 8002fce:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8002fd0:	2101      	movs	r1, #1
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f7ff ff05 	bl	8002de2 <dir_next>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8002fdc:	7dfb      	ldrb	r3, [r7, #23]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d0d7      	beq.n	8002f92 <dir_alloc+0x26>
 8002fe2:	e000      	b.n	8002fe6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8002fe4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8002fe6:	7dfb      	ldrb	r3, [r7, #23]
 8002fe8:	2b04      	cmp	r3, #4
 8002fea:	d101      	bne.n	8002ff0 <dir_alloc+0x84>
 8002fec:	2307      	movs	r3, #7
 8002fee:	75fb      	strb	r3, [r7, #23]
	return res;
 8002ff0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3718      	adds	r7, #24
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b084      	sub	sp, #16
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]
 8003002:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	331a      	adds	r3, #26
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff f83f 	bl	800208c <ld_word>
 800300e:	4603      	mov	r3, r0
 8003010:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	2b03      	cmp	r3, #3
 8003018:	d109      	bne.n	800302e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	3314      	adds	r3, #20
 800301e:	4618      	mov	r0, r3
 8003020:	f7ff f834 	bl	800208c <ld_word>
 8003024:	4603      	mov	r3, r0
 8003026:	041b      	lsls	r3, r3, #16
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	4313      	orrs	r3, r2
 800302c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800302e:	68fb      	ldr	r3, [r7, #12]
}
 8003030:	4618      	mov	r0, r3
 8003032:	3710      	adds	r7, #16
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	331a      	adds	r3, #26
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	b292      	uxth	r2, r2
 800304c:	4611      	mov	r1, r2
 800304e:	4618      	mov	r0, r3
 8003050:	f7ff f857 	bl	8002102 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	2b03      	cmp	r3, #3
 800305a:	d109      	bne.n	8003070 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	f103 0214 	add.w	r2, r3, #20
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	0c1b      	lsrs	r3, r3, #16
 8003066:	b29b      	uxth	r3, r3
 8003068:	4619      	mov	r1, r3
 800306a:	4610      	mov	r0, r2
 800306c:	f7ff f849 	bl	8002102 <st_word>
	}
}
 8003070:	bf00      	nop
 8003072:	3710      	adds	r7, #16
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}

08003078 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b086      	sub	sp, #24
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8003082:	2304      	movs	r3, #4
 8003084:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800308c:	e03c      	b.n	8003108 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69db      	ldr	r3, [r3, #28]
 8003092:	4619      	mov	r1, r3
 8003094:	6938      	ldr	r0, [r7, #16]
 8003096:	f7ff faa9 	bl	80025ec <move_window>
 800309a:	4603      	mov	r3, r0
 800309c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800309e:	7dfb      	ldrb	r3, [r7, #23]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d136      	bne.n	8003112 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 80030ac:	7bfb      	ldrb	r3, [r7, #15]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d102      	bne.n	80030b8 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80030b2:	2304      	movs	r3, #4
 80030b4:	75fb      	strb	r3, [r7, #23]
 80030b6:	e031      	b.n	800311c <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a1b      	ldr	r3, [r3, #32]
 80030bc:	330b      	adds	r3, #11
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030c4:	73bb      	strb	r3, [r7, #14]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	7bba      	ldrb	r2, [r7, #14]
 80030ca:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 80030cc:	7bfb      	ldrb	r3, [r7, #15]
 80030ce:	2be5      	cmp	r3, #229	; 0xe5
 80030d0:	d011      	beq.n	80030f6 <dir_read+0x7e>
 80030d2:	7bfb      	ldrb	r3, [r7, #15]
 80030d4:	2b2e      	cmp	r3, #46	; 0x2e
 80030d6:	d00e      	beq.n	80030f6 <dir_read+0x7e>
 80030d8:	7bbb      	ldrb	r3, [r7, #14]
 80030da:	2b0f      	cmp	r3, #15
 80030dc:	d00b      	beq.n	80030f6 <dir_read+0x7e>
 80030de:	7bbb      	ldrb	r3, [r7, #14]
 80030e0:	f023 0320 	bic.w	r3, r3, #32
 80030e4:	2b08      	cmp	r3, #8
 80030e6:	bf0c      	ite	eq
 80030e8:	2301      	moveq	r3, #1
 80030ea:	2300      	movne	r3, #0
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	461a      	mov	r2, r3
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d00f      	beq.n	8003116 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 80030f6:	2100      	movs	r1, #0
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f7ff fe72 	bl	8002de2 <dir_next>
 80030fe:	4603      	mov	r3, r0
 8003100:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8003102:	7dfb      	ldrb	r3, [r7, #23]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d108      	bne.n	800311a <dir_read+0xa2>
	while (dp->sect) {
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	69db      	ldr	r3, [r3, #28]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1be      	bne.n	800308e <dir_read+0x16>
 8003110:	e004      	b.n	800311c <dir_read+0xa4>
		if (res != FR_OK) break;
 8003112:	bf00      	nop
 8003114:	e002      	b.n	800311c <dir_read+0xa4>
				break;
 8003116:	bf00      	nop
 8003118:	e000      	b.n	800311c <dir_read+0xa4>
		if (res != FR_OK) break;
 800311a:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800311c:	7dfb      	ldrb	r3, [r7, #23]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d002      	beq.n	8003128 <dir_read+0xb0>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	61da      	str	r2, [r3, #28]
	return res;
 8003128:	7dfb      	ldrb	r3, [r7, #23]
}
 800312a:	4618      	mov	r0, r3
 800312c:	3718      	adds	r7, #24
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b086      	sub	sp, #24
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8003140:	2100      	movs	r1, #0
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f7ff fdd2 	bl	8002cec <dir_sdi>
 8003148:	4603      	mov	r3, r0
 800314a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800314c:	7dfb      	ldrb	r3, [r7, #23]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <dir_find+0x24>
 8003152:	7dfb      	ldrb	r3, [r7, #23]
 8003154:	e03e      	b.n	80031d4 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	69db      	ldr	r3, [r3, #28]
 800315a:	4619      	mov	r1, r3
 800315c:	6938      	ldr	r0, [r7, #16]
 800315e:	f7ff fa45 	bl	80025ec <move_window>
 8003162:	4603      	mov	r3, r0
 8003164:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8003166:	7dfb      	ldrb	r3, [r7, #23]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d12f      	bne.n	80031cc <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6a1b      	ldr	r3, [r3, #32]
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8003174:	7bfb      	ldrb	r3, [r7, #15]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d102      	bne.n	8003180 <dir_find+0x4e>
 800317a:	2304      	movs	r3, #4
 800317c:	75fb      	strb	r3, [r7, #23]
 800317e:	e028      	b.n	80031d2 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	330b      	adds	r3, #11
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800318c:	b2da      	uxtb	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a1b      	ldr	r3, [r3, #32]
 8003196:	330b      	adds	r3, #11
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	f003 0308 	and.w	r3, r3, #8
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d10a      	bne.n	80031b8 <dir_find+0x86>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a18      	ldr	r0, [r3, #32]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	3324      	adds	r3, #36	; 0x24
 80031aa:	220b      	movs	r2, #11
 80031ac:	4619      	mov	r1, r3
 80031ae:	f7ff f82b 	bl	8002208 <mem_cmp>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d00b      	beq.n	80031d0 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80031b8:	2100      	movs	r1, #0
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f7ff fe11 	bl	8002de2 <dir_next>
 80031c0:	4603      	mov	r3, r0
 80031c2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80031c4:	7dfb      	ldrb	r3, [r7, #23]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d0c5      	beq.n	8003156 <dir_find+0x24>
 80031ca:	e002      	b.n	80031d2 <dir_find+0xa0>
		if (res != FR_OK) break;
 80031cc:	bf00      	nop
 80031ce:	e000      	b.n	80031d2 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80031d0:	bf00      	nop

	return res;
 80031d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3718      	adds	r7, #24
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}

080031dc <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80031ea:	2101      	movs	r1, #1
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f7ff febd 	bl	8002f6c <dir_alloc>
 80031f2:	4603      	mov	r3, r0
 80031f4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80031f6:	7bfb      	ldrb	r3, [r7, #15]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d11c      	bne.n	8003236 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	69db      	ldr	r3, [r3, #28]
 8003200:	4619      	mov	r1, r3
 8003202:	68b8      	ldr	r0, [r7, #8]
 8003204:	f7ff f9f2 	bl	80025ec <move_window>
 8003208:	4603      	mov	r3, r0
 800320a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800320c:	7bfb      	ldrb	r3, [r7, #15]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d111      	bne.n	8003236 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a1b      	ldr	r3, [r3, #32]
 8003216:	2220      	movs	r2, #32
 8003218:	2100      	movs	r1, #0
 800321a:	4618      	mov	r0, r3
 800321c:	f7fe ffd9 	bl	80021d2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a18      	ldr	r0, [r3, #32]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	3324      	adds	r3, #36	; 0x24
 8003228:	220b      	movs	r2, #11
 800322a:	4619      	mov	r1, r3
 800322c:	f7fe ffb0 	bl	8002190 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	2201      	movs	r2, #1
 8003234:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8003236:	7bfb      	ldrb	r3, [r7, #15]
}
 8003238:	4618      	mov	r0, r3
 800323a:	3710      	adds	r7, #16
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b086      	sub	sp, #24
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	2200      	movs	r2, #0
 800324e:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	69db      	ldr	r3, [r3, #28]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d04e      	beq.n	80032f6 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8003258:	2300      	movs	r3, #0
 800325a:	613b      	str	r3, [r7, #16]
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8003260:	e021      	b.n	80032a6 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a1a      	ldr	r2, [r3, #32]
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	1c59      	adds	r1, r3, #1
 800326a:	6179      	str	r1, [r7, #20]
 800326c:	4413      	add	r3, r2
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 8003272:	7bfb      	ldrb	r3, [r7, #15]
 8003274:	2b20      	cmp	r3, #32
 8003276:	d100      	bne.n	800327a <get_fileinfo+0x3a>
 8003278:	e015      	b.n	80032a6 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800327a:	7bfb      	ldrb	r3, [r7, #15]
 800327c:	2b05      	cmp	r3, #5
 800327e:	d101      	bne.n	8003284 <get_fileinfo+0x44>
 8003280:	23e5      	movs	r3, #229	; 0xe5
 8003282:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	2b09      	cmp	r3, #9
 8003288:	d106      	bne.n	8003298 <get_fileinfo+0x58>
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	1c5a      	adds	r2, r3, #1
 800328e:	613a      	str	r2, [r7, #16]
 8003290:	683a      	ldr	r2, [r7, #0]
 8003292:	4413      	add	r3, r2
 8003294:	222e      	movs	r2, #46	; 0x2e
 8003296:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1c5a      	adds	r2, r3, #1
 800329c:	613a      	str	r2, [r7, #16]
 800329e:	683a      	ldr	r2, [r7, #0]
 80032a0:	4413      	add	r3, r2
 80032a2:	7bfa      	ldrb	r2, [r7, #15]
 80032a4:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	2b0a      	cmp	r3, #10
 80032aa:	d9da      	bls.n	8003262 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 80032ac:	683a      	ldr	r2, [r7, #0]
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	4413      	add	r3, r2
 80032b2:	3309      	adds	r3, #9
 80032b4:	2200      	movs	r2, #0
 80032b6:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a1b      	ldr	r3, [r3, #32]
 80032bc:	7ada      	ldrb	r2, [r3, #11]
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a1b      	ldr	r3, [r3, #32]
 80032c6:	331c      	adds	r3, #28
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7fe fef7 	bl	80020bc <ld_dword>
 80032ce:	4602      	mov	r2, r0
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a1b      	ldr	r3, [r3, #32]
 80032d8:	3316      	adds	r3, #22
 80032da:	4618      	mov	r0, r3
 80032dc:	f7fe feee 	bl	80020bc <ld_dword>
 80032e0:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	b29a      	uxth	r2, r3
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	80da      	strh	r2, [r3, #6]
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	0c1b      	lsrs	r3, r3, #16
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	809a      	strh	r2, [r3, #4]
 80032f4:	e000      	b.n	80032f8 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80032f6:	bf00      	nop
}
 80032f8:	3718      	adds	r7, #24
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
	...

08003300 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b088      	sub	sp, #32
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	60fb      	str	r3, [r7, #12]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3324      	adds	r3, #36	; 0x24
 8003314:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8003316:	220b      	movs	r2, #11
 8003318:	2120      	movs	r1, #32
 800331a:	68b8      	ldr	r0, [r7, #8]
 800331c:	f7fe ff59 	bl	80021d2 <mem_set>
	si = i = 0; ni = 8;
 8003320:	2300      	movs	r3, #0
 8003322:	613b      	str	r3, [r7, #16]
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	61fb      	str	r3, [r7, #28]
 8003328:	2308      	movs	r3, #8
 800332a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	1c5a      	adds	r2, r3, #1
 8003330:	61fa      	str	r2, [r7, #28]
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	4413      	add	r3, r2
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800333a:	7efb      	ldrb	r3, [r7, #27]
 800333c:	2b20      	cmp	r3, #32
 800333e:	d94e      	bls.n	80033de <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8003340:	7efb      	ldrb	r3, [r7, #27]
 8003342:	2b2f      	cmp	r3, #47	; 0x2f
 8003344:	d006      	beq.n	8003354 <create_name+0x54>
 8003346:	7efb      	ldrb	r3, [r7, #27]
 8003348:	2b5c      	cmp	r3, #92	; 0x5c
 800334a:	d110      	bne.n	800336e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800334c:	e002      	b.n	8003354 <create_name+0x54>
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	3301      	adds	r3, #1
 8003352:	61fb      	str	r3, [r7, #28]
 8003354:	68fa      	ldr	r2, [r7, #12]
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	4413      	add	r3, r2
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	2b2f      	cmp	r3, #47	; 0x2f
 800335e:	d0f6      	beq.n	800334e <create_name+0x4e>
 8003360:	68fa      	ldr	r2, [r7, #12]
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	4413      	add	r3, r2
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	2b5c      	cmp	r3, #92	; 0x5c
 800336a:	d0f0      	beq.n	800334e <create_name+0x4e>
			break;
 800336c:	e038      	b.n	80033e0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800336e:	7efb      	ldrb	r3, [r7, #27]
 8003370:	2b2e      	cmp	r3, #46	; 0x2e
 8003372:	d003      	beq.n	800337c <create_name+0x7c>
 8003374:	693a      	ldr	r2, [r7, #16]
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	429a      	cmp	r2, r3
 800337a:	d30c      	bcc.n	8003396 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	2b0b      	cmp	r3, #11
 8003380:	d002      	beq.n	8003388 <create_name+0x88>
 8003382:	7efb      	ldrb	r3, [r7, #27]
 8003384:	2b2e      	cmp	r3, #46	; 0x2e
 8003386:	d001      	beq.n	800338c <create_name+0x8c>
 8003388:	2306      	movs	r3, #6
 800338a:	e044      	b.n	8003416 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800338c:	2308      	movs	r3, #8
 800338e:	613b      	str	r3, [r7, #16]
 8003390:	230b      	movs	r3, #11
 8003392:	617b      	str	r3, [r7, #20]
			continue;
 8003394:	e022      	b.n	80033dc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8003396:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800339a:	2b00      	cmp	r3, #0
 800339c:	da04      	bge.n	80033a8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800339e:	7efb      	ldrb	r3, [r7, #27]
 80033a0:	3b80      	subs	r3, #128	; 0x80
 80033a2:	4a1f      	ldr	r2, [pc, #124]	; (8003420 <create_name+0x120>)
 80033a4:	5cd3      	ldrb	r3, [r2, r3]
 80033a6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80033a8:	7efb      	ldrb	r3, [r7, #27]
 80033aa:	4619      	mov	r1, r3
 80033ac:	481d      	ldr	r0, [pc, #116]	; (8003424 <create_name+0x124>)
 80033ae:	f7fe ff52 	bl	8002256 <chk_chr>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d001      	beq.n	80033bc <create_name+0xbc>
 80033b8:	2306      	movs	r3, #6
 80033ba:	e02c      	b.n	8003416 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80033bc:	7efb      	ldrb	r3, [r7, #27]
 80033be:	2b60      	cmp	r3, #96	; 0x60
 80033c0:	d905      	bls.n	80033ce <create_name+0xce>
 80033c2:	7efb      	ldrb	r3, [r7, #27]
 80033c4:	2b7a      	cmp	r3, #122	; 0x7a
 80033c6:	d802      	bhi.n	80033ce <create_name+0xce>
 80033c8:	7efb      	ldrb	r3, [r7, #27]
 80033ca:	3b20      	subs	r3, #32
 80033cc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	1c5a      	adds	r2, r3, #1
 80033d2:	613a      	str	r2, [r7, #16]
 80033d4:	68ba      	ldr	r2, [r7, #8]
 80033d6:	4413      	add	r3, r2
 80033d8:	7efa      	ldrb	r2, [r7, #27]
 80033da:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80033dc:	e7a6      	b.n	800332c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80033de:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80033e0:	68fa      	ldr	r2, [r7, #12]
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	441a      	add	r2, r3
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d101      	bne.n	80033f4 <create_name+0xf4>
 80033f0:	2306      	movs	r3, #6
 80033f2:	e010      	b.n	8003416 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	2be5      	cmp	r3, #229	; 0xe5
 80033fa:	d102      	bne.n	8003402 <create_name+0x102>
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	2205      	movs	r2, #5
 8003400:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8003402:	7efb      	ldrb	r3, [r7, #27]
 8003404:	2b20      	cmp	r3, #32
 8003406:	d801      	bhi.n	800340c <create_name+0x10c>
 8003408:	2204      	movs	r2, #4
 800340a:	e000      	b.n	800340e <create_name+0x10e>
 800340c:	2200      	movs	r2, #0
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	330b      	adds	r3, #11
 8003412:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8003414:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8003416:	4618      	mov	r0, r3
 8003418:	3720      	adds	r7, #32
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	08013464 	.word	0x08013464
 8003424:	08013094 	.word	0x08013094

08003428 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b086      	sub	sp, #24
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800343c:	e002      	b.n	8003444 <follow_path+0x1c>
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	3301      	adds	r3, #1
 8003442:	603b      	str	r3, [r7, #0]
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	2b2f      	cmp	r3, #47	; 0x2f
 800344a:	d0f8      	beq.n	800343e <follow_path+0x16>
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	2b5c      	cmp	r3, #92	; 0x5c
 8003452:	d0f4      	beq.n	800343e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	2200      	movs	r2, #0
 8003458:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	2b1f      	cmp	r3, #31
 8003460:	d80a      	bhi.n	8003478 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2280      	movs	r2, #128	; 0x80
 8003466:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800346a:	2100      	movs	r1, #0
 800346c:	6878      	ldr	r0, [r7, #4]
 800346e:	f7ff fc3d 	bl	8002cec <dir_sdi>
 8003472:	4603      	mov	r3, r0
 8003474:	75fb      	strb	r3, [r7, #23]
 8003476:	e043      	b.n	8003500 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8003478:	463b      	mov	r3, r7
 800347a:	4619      	mov	r1, r3
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f7ff ff3f 	bl	8003300 <create_name>
 8003482:	4603      	mov	r3, r0
 8003484:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8003486:	7dfb      	ldrb	r3, [r7, #23]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d134      	bne.n	80034f6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f7ff fe50 	bl	8003132 <dir_find>
 8003492:	4603      	mov	r3, r0
 8003494:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800349c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800349e:	7dfb      	ldrb	r3, [r7, #23]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00a      	beq.n	80034ba <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80034a4:	7dfb      	ldrb	r3, [r7, #23]
 80034a6:	2b04      	cmp	r3, #4
 80034a8:	d127      	bne.n	80034fa <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80034aa:	7afb      	ldrb	r3, [r7, #11]
 80034ac:	f003 0304 	and.w	r3, r3, #4
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d122      	bne.n	80034fa <follow_path+0xd2>
 80034b4:	2305      	movs	r3, #5
 80034b6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80034b8:	e01f      	b.n	80034fa <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80034ba:	7afb      	ldrb	r3, [r7, #11]
 80034bc:	f003 0304 	and.w	r3, r3, #4
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d11c      	bne.n	80034fe <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	799b      	ldrb	r3, [r3, #6]
 80034c8:	f003 0310 	and.w	r3, r3, #16
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d102      	bne.n	80034d6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80034d0:	2305      	movs	r3, #5
 80034d2:	75fb      	strb	r3, [r7, #23]
 80034d4:	e014      	b.n	8003500 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	695b      	ldr	r3, [r3, #20]
 80034e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034e4:	4413      	add	r3, r2
 80034e6:	4619      	mov	r1, r3
 80034e8:	68f8      	ldr	r0, [r7, #12]
 80034ea:	f7ff fd86 	bl	8002ffa <ld_clust>
 80034ee:	4602      	mov	r2, r0
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80034f4:	e7c0      	b.n	8003478 <follow_path+0x50>
			if (res != FR_OK) break;
 80034f6:	bf00      	nop
 80034f8:	e002      	b.n	8003500 <follow_path+0xd8>
				break;
 80034fa:	bf00      	nop
 80034fc:	e000      	b.n	8003500 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80034fe:	bf00      	nop
			}
		}
	}

	return res;
 8003500:	7dfb      	ldrb	r3, [r7, #23]
}
 8003502:	4618      	mov	r0, r3
 8003504:	3718      	adds	r7, #24
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}

0800350a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800350a:	b480      	push	{r7}
 800350c:	b087      	sub	sp, #28
 800350e:	af00      	add	r7, sp, #0
 8003510:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8003512:	f04f 33ff 	mov.w	r3, #4294967295
 8003516:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d031      	beq.n	8003584 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	e002      	b.n	800352e <get_ldnumber+0x24>
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	3301      	adds	r3, #1
 800352c:	617b      	str	r3, [r7, #20]
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	2b20      	cmp	r3, #32
 8003534:	d903      	bls.n	800353e <get_ldnumber+0x34>
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	2b3a      	cmp	r3, #58	; 0x3a
 800353c:	d1f4      	bne.n	8003528 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	2b3a      	cmp	r3, #58	; 0x3a
 8003544:	d11c      	bne.n	8003580 <get_ldnumber+0x76>
			tp = *path;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	1c5a      	adds	r2, r3, #1
 8003550:	60fa      	str	r2, [r7, #12]
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	3b30      	subs	r3, #48	; 0x30
 8003556:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	2b09      	cmp	r3, #9
 800355c:	d80e      	bhi.n	800357c <get_ldnumber+0x72>
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	429a      	cmp	r2, r3
 8003564:	d10a      	bne.n	800357c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d107      	bne.n	800357c <get_ldnumber+0x72>
					vol = (int)i;
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	3301      	adds	r3, #1
 8003574:	617b      	str	r3, [r7, #20]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	697a      	ldr	r2, [r7, #20]
 800357a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	e002      	b.n	8003586 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8003580:	2300      	movs	r3, #0
 8003582:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8003584:	693b      	ldr	r3, [r7, #16]
}
 8003586:	4618      	mov	r0, r3
 8003588:	371c      	adds	r7, #28
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
	...

08003594 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	70da      	strb	r2, [r3, #3]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f04f 32ff 	mov.w	r2, #4294967295
 80035aa:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80035ac:	6839      	ldr	r1, [r7, #0]
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f7ff f81c 	bl	80025ec <move_window>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <check_fs+0x2a>
 80035ba:	2304      	movs	r3, #4
 80035bc:	e038      	b.n	8003630 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	3330      	adds	r3, #48	; 0x30
 80035c2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7fe fd60 	bl	800208c <ld_word>
 80035cc:	4603      	mov	r3, r0
 80035ce:	461a      	mov	r2, r3
 80035d0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d001      	beq.n	80035dc <check_fs+0x48>
 80035d8:	2303      	movs	r3, #3
 80035da:	e029      	b.n	8003630 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035e2:	2be9      	cmp	r3, #233	; 0xe9
 80035e4:	d009      	beq.n	80035fa <check_fs+0x66>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035ec:	2beb      	cmp	r3, #235	; 0xeb
 80035ee:	d11e      	bne.n	800362e <check_fs+0x9a>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80035f6:	2b90      	cmp	r3, #144	; 0x90
 80035f8:	d119      	bne.n	800362e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	3330      	adds	r3, #48	; 0x30
 80035fe:	3336      	adds	r3, #54	; 0x36
 8003600:	4618      	mov	r0, r3
 8003602:	f7fe fd5b 	bl	80020bc <ld_dword>
 8003606:	4603      	mov	r3, r0
 8003608:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800360c:	4a0a      	ldr	r2, [pc, #40]	; (8003638 <check_fs+0xa4>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d101      	bne.n	8003616 <check_fs+0x82>
 8003612:	2300      	movs	r3, #0
 8003614:	e00c      	b.n	8003630 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	3330      	adds	r3, #48	; 0x30
 800361a:	3352      	adds	r3, #82	; 0x52
 800361c:	4618      	mov	r0, r3
 800361e:	f7fe fd4d 	bl	80020bc <ld_dword>
 8003622:	4603      	mov	r3, r0
 8003624:	4a05      	ldr	r2, [pc, #20]	; (800363c <check_fs+0xa8>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d101      	bne.n	800362e <check_fs+0x9a>
 800362a:	2300      	movs	r3, #0
 800362c:	e000      	b.n	8003630 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800362e:	2302      	movs	r3, #2
}
 8003630:	4618      	mov	r0, r3
 8003632:	3708      	adds	r7, #8
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}
 8003638:	00544146 	.word	0x00544146
 800363c:	33544146 	.word	0x33544146

08003640 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b096      	sub	sp, #88	; 0x58
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	4613      	mov	r3, r2
 800364c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	2200      	movs	r2, #0
 8003652:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f7ff ff58 	bl	800350a <get_ldnumber>
 800365a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800365c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800365e:	2b00      	cmp	r3, #0
 8003660:	da01      	bge.n	8003666 <find_volume+0x26>
 8003662:	230b      	movs	r3, #11
 8003664:	e22e      	b.n	8003ac4 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8003666:	4aa8      	ldr	r2, [pc, #672]	; (8003908 <find_volume+0x2c8>)
 8003668:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800366a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800366e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8003670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <find_volume+0x3a>
 8003676:	230c      	movs	r3, #12
 8003678:	e224      	b.n	8003ac4 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800367e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8003680:	79fb      	ldrb	r3, [r7, #7]
 8003682:	f023 0301 	bic.w	r3, r3, #1
 8003686:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8003688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d01a      	beq.n	80036c6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8003690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003692:	785b      	ldrb	r3, [r3, #1]
 8003694:	4618      	mov	r0, r3
 8003696:	f7fe fc37 	bl	8001f08 <disk_status>
 800369a:	4603      	mov	r3, r0
 800369c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80036a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80036a4:	f003 0301 	and.w	r3, r3, #1
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d10c      	bne.n	80036c6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80036ac:	79fb      	ldrb	r3, [r7, #7]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d007      	beq.n	80036c2 <find_volume+0x82>
 80036b2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80036b6:	f003 0304 	and.w	r3, r3, #4
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80036be:	230a      	movs	r3, #10
 80036c0:	e200      	b.n	8003ac4 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 80036c2:	2300      	movs	r3, #0
 80036c4:	e1fe      	b.n	8003ac4 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80036c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036c8:	2200      	movs	r2, #0
 80036ca:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80036cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036ce:	b2da      	uxtb	r2, r3
 80036d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036d2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80036d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036d6:	785b      	ldrb	r3, [r3, #1]
 80036d8:	4618      	mov	r0, r3
 80036da:	f7fe fc2f 	bl	8001f3c <disk_initialize>
 80036de:	4603      	mov	r3, r0
 80036e0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80036e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80036e8:	f003 0301 	and.w	r3, r3, #1
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d001      	beq.n	80036f4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80036f0:	2303      	movs	r3, #3
 80036f2:	e1e7      	b.n	8003ac4 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80036f4:	79fb      	ldrb	r3, [r7, #7]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d007      	beq.n	800370a <find_volume+0xca>
 80036fa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80036fe:	f003 0304 	and.w	r3, r3, #4
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8003706:	230a      	movs	r3, #10
 8003708:	e1dc      	b.n	8003ac4 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800370a:	2300      	movs	r3, #0
 800370c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800370e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003710:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003712:	f7ff ff3f 	bl	8003594 <check_fs>
 8003716:	4603      	mov	r3, r0
 8003718:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800371c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003720:	2b02      	cmp	r3, #2
 8003722:	d14b      	bne.n	80037bc <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8003724:	2300      	movs	r3, #0
 8003726:	643b      	str	r3, [r7, #64]	; 0x40
 8003728:	e01f      	b.n	800376a <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800372a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800372c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003730:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003732:	011b      	lsls	r3, r3, #4
 8003734:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8003738:	4413      	add	r3, r2
 800373a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800373c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800373e:	3304      	adds	r3, #4
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d006      	beq.n	8003754 <find_volume+0x114>
 8003746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003748:	3308      	adds	r3, #8
 800374a:	4618      	mov	r0, r3
 800374c:	f7fe fcb6 	bl	80020bc <ld_dword>
 8003750:	4602      	mov	r2, r0
 8003752:	e000      	b.n	8003756 <find_volume+0x116>
 8003754:	2200      	movs	r2, #0
 8003756:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800375e:	440b      	add	r3, r1
 8003760:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8003764:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003766:	3301      	adds	r3, #1
 8003768:	643b      	str	r3, [r7, #64]	; 0x40
 800376a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800376c:	2b03      	cmp	r3, #3
 800376e:	d9dc      	bls.n	800372a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8003770:	2300      	movs	r3, #0
 8003772:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8003774:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003776:	2b00      	cmp	r3, #0
 8003778:	d002      	beq.n	8003780 <find_volume+0x140>
 800377a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800377c:	3b01      	subs	r3, #1
 800377e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8003780:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003788:	4413      	add	r3, r2
 800378a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800378e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8003790:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003792:	2b00      	cmp	r3, #0
 8003794:	d005      	beq.n	80037a2 <find_volume+0x162>
 8003796:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003798:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800379a:	f7ff fefb 	bl	8003594 <check_fs>
 800379e:	4603      	mov	r3, r0
 80037a0:	e000      	b.n	80037a4 <find_volume+0x164>
 80037a2:	2303      	movs	r3, #3
 80037a4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80037a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d905      	bls.n	80037bc <find_volume+0x17c>
 80037b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037b2:	3301      	adds	r3, #1
 80037b4:	643b      	str	r3, [r7, #64]	; 0x40
 80037b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037b8:	2b03      	cmp	r3, #3
 80037ba:	d9e1      	bls.n	8003780 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80037bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80037c0:	2b04      	cmp	r3, #4
 80037c2:	d101      	bne.n	80037c8 <find_volume+0x188>
 80037c4:	2301      	movs	r3, #1
 80037c6:	e17d      	b.n	8003ac4 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80037c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d901      	bls.n	80037d4 <find_volume+0x194>
 80037d0:	230d      	movs	r3, #13
 80037d2:	e177      	b.n	8003ac4 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80037d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037d6:	3330      	adds	r3, #48	; 0x30
 80037d8:	330b      	adds	r3, #11
 80037da:	4618      	mov	r0, r3
 80037dc:	f7fe fc56 	bl	800208c <ld_word>
 80037e0:	4603      	mov	r3, r0
 80037e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037e6:	d001      	beq.n	80037ec <find_volume+0x1ac>
 80037e8:	230d      	movs	r3, #13
 80037ea:	e16b      	b.n	8003ac4 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80037ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037ee:	3330      	adds	r3, #48	; 0x30
 80037f0:	3316      	adds	r3, #22
 80037f2:	4618      	mov	r0, r3
 80037f4:	f7fe fc4a 	bl	800208c <ld_word>
 80037f8:	4603      	mov	r3, r0
 80037fa:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80037fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d106      	bne.n	8003810 <find_volume+0x1d0>
 8003802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003804:	3330      	adds	r3, #48	; 0x30
 8003806:	3324      	adds	r3, #36	; 0x24
 8003808:	4618      	mov	r0, r3
 800380a:	f7fe fc57 	bl	80020bc <ld_dword>
 800380e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8003810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003812:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003814:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8003816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003818:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800381c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800381e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8003820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003822:	789b      	ldrb	r3, [r3, #2]
 8003824:	2b01      	cmp	r3, #1
 8003826:	d005      	beq.n	8003834 <find_volume+0x1f4>
 8003828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800382a:	789b      	ldrb	r3, [r3, #2]
 800382c:	2b02      	cmp	r3, #2
 800382e:	d001      	beq.n	8003834 <find_volume+0x1f4>
 8003830:	230d      	movs	r3, #13
 8003832:	e147      	b.n	8003ac4 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8003834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003836:	789b      	ldrb	r3, [r3, #2]
 8003838:	461a      	mov	r2, r3
 800383a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800383c:	fb02 f303 	mul.w	r3, r2, r3
 8003840:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8003842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003848:	b29a      	uxth	r2, r3
 800384a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800384c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800384e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003850:	895b      	ldrh	r3, [r3, #10]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d008      	beq.n	8003868 <find_volume+0x228>
 8003856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003858:	895b      	ldrh	r3, [r3, #10]
 800385a:	461a      	mov	r2, r3
 800385c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800385e:	895b      	ldrh	r3, [r3, #10]
 8003860:	3b01      	subs	r3, #1
 8003862:	4013      	ands	r3, r2
 8003864:	2b00      	cmp	r3, #0
 8003866:	d001      	beq.n	800386c <find_volume+0x22c>
 8003868:	230d      	movs	r3, #13
 800386a:	e12b      	b.n	8003ac4 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800386c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800386e:	3330      	adds	r3, #48	; 0x30
 8003870:	3311      	adds	r3, #17
 8003872:	4618      	mov	r0, r3
 8003874:	f7fe fc0a 	bl	800208c <ld_word>
 8003878:	4603      	mov	r3, r0
 800387a:	461a      	mov	r2, r3
 800387c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800387e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8003880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003882:	891b      	ldrh	r3, [r3, #8]
 8003884:	f003 030f 	and.w	r3, r3, #15
 8003888:	b29b      	uxth	r3, r3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <find_volume+0x252>
 800388e:	230d      	movs	r3, #13
 8003890:	e118      	b.n	8003ac4 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8003892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003894:	3330      	adds	r3, #48	; 0x30
 8003896:	3313      	adds	r3, #19
 8003898:	4618      	mov	r0, r3
 800389a:	f7fe fbf7 	bl	800208c <ld_word>
 800389e:	4603      	mov	r3, r0
 80038a0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80038a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d106      	bne.n	80038b6 <find_volume+0x276>
 80038a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038aa:	3330      	adds	r3, #48	; 0x30
 80038ac:	3320      	adds	r3, #32
 80038ae:	4618      	mov	r0, r3
 80038b0:	f7fe fc04 	bl	80020bc <ld_dword>
 80038b4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80038b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038b8:	3330      	adds	r3, #48	; 0x30
 80038ba:	330e      	adds	r3, #14
 80038bc:	4618      	mov	r0, r3
 80038be:	f7fe fbe5 	bl	800208c <ld_word>
 80038c2:	4603      	mov	r3, r0
 80038c4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80038c6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <find_volume+0x290>
 80038cc:	230d      	movs	r3, #13
 80038ce:	e0f9      	b.n	8003ac4 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80038d0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80038d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038d4:	4413      	add	r3, r2
 80038d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80038d8:	8912      	ldrh	r2, [r2, #8]
 80038da:	0912      	lsrs	r2, r2, #4
 80038dc:	b292      	uxth	r2, r2
 80038de:	4413      	add	r3, r2
 80038e0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80038e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80038e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d201      	bcs.n	80038ee <find_volume+0x2ae>
 80038ea:	230d      	movs	r3, #13
 80038ec:	e0ea      	b.n	8003ac4 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80038ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80038f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80038f6:	8952      	ldrh	r2, [r2, #10]
 80038f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80038fc:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80038fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003900:	2b00      	cmp	r3, #0
 8003902:	d103      	bne.n	800390c <find_volume+0x2cc>
 8003904:	230d      	movs	r3, #13
 8003906:	e0dd      	b.n	8003ac4 <find_volume+0x484>
 8003908:	20000310 	.word	0x20000310
		fmt = FS_FAT32;
 800390c:	2303      	movs	r3, #3
 800390e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8003912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003914:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8003918:	4293      	cmp	r3, r2
 800391a:	d802      	bhi.n	8003922 <find_volume+0x2e2>
 800391c:	2302      	movs	r3, #2
 800391e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8003922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003924:	f640 72f5 	movw	r2, #4085	; 0xff5
 8003928:	4293      	cmp	r3, r2
 800392a:	d802      	bhi.n	8003932 <find_volume+0x2f2>
 800392c:	2301      	movs	r3, #1
 800392e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8003932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003934:	1c9a      	adds	r2, r3, #2
 8003936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003938:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800393a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800393c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800393e:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8003940:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8003942:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003944:	441a      	add	r2, r3
 8003946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003948:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800394a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800394c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800394e:	441a      	add	r2, r3
 8003950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003952:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8003954:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003958:	2b03      	cmp	r3, #3
 800395a:	d11e      	bne.n	800399a <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800395c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800395e:	3330      	adds	r3, #48	; 0x30
 8003960:	332a      	adds	r3, #42	; 0x2a
 8003962:	4618      	mov	r0, r3
 8003964:	f7fe fb92 	bl	800208c <ld_word>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d001      	beq.n	8003972 <find_volume+0x332>
 800396e:	230d      	movs	r3, #13
 8003970:	e0a8      	b.n	8003ac4 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8003972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003974:	891b      	ldrh	r3, [r3, #8]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <find_volume+0x33e>
 800397a:	230d      	movs	r3, #13
 800397c:	e0a2      	b.n	8003ac4 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800397e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003980:	3330      	adds	r3, #48	; 0x30
 8003982:	332c      	adds	r3, #44	; 0x2c
 8003984:	4618      	mov	r0, r3
 8003986:	f7fe fb99 	bl	80020bc <ld_dword>
 800398a:	4602      	mov	r2, r0
 800398c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800398e:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8003990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003992:	695b      	ldr	r3, [r3, #20]
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	647b      	str	r3, [r7, #68]	; 0x44
 8003998:	e01f      	b.n	80039da <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800399a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800399c:	891b      	ldrh	r3, [r3, #8]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <find_volume+0x366>
 80039a2:	230d      	movs	r3, #13
 80039a4:	e08e      	b.n	8003ac4 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80039a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039a8:	6a1a      	ldr	r2, [r3, #32]
 80039aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039ac:	441a      	add	r2, r3
 80039ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039b0:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80039b2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d103      	bne.n	80039c2 <find_volume+0x382>
 80039ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	005b      	lsls	r3, r3, #1
 80039c0:	e00a      	b.n	80039d8 <find_volume+0x398>
 80039c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039c4:	695a      	ldr	r2, [r3, #20]
 80039c6:	4613      	mov	r3, r2
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	4413      	add	r3, r2
 80039cc:	085a      	lsrs	r2, r3, #1
 80039ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	f003 0301 	and.w	r3, r3, #1
 80039d6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80039d8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80039da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039dc:	699a      	ldr	r2, [r3, #24]
 80039de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039e0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80039e4:	0a5b      	lsrs	r3, r3, #9
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d201      	bcs.n	80039ee <find_volume+0x3ae>
 80039ea:	230d      	movs	r3, #13
 80039ec:	e06a      	b.n	8003ac4 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80039ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f0:	f04f 32ff 	mov.w	r2, #4294967295
 80039f4:	611a      	str	r2, [r3, #16]
 80039f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f8:	691a      	ldr	r2, [r3, #16]
 80039fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039fc:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80039fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a00:	2280      	movs	r2, #128	; 0x80
 8003a02:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8003a04:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003a08:	2b03      	cmp	r3, #3
 8003a0a:	d149      	bne.n	8003aa0 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8003a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a0e:	3330      	adds	r3, #48	; 0x30
 8003a10:	3330      	adds	r3, #48	; 0x30
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7fe fb3a 	bl	800208c <ld_word>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d140      	bne.n	8003aa0 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8003a1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a20:	3301      	adds	r3, #1
 8003a22:	4619      	mov	r1, r3
 8003a24:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003a26:	f7fe fde1 	bl	80025ec <move_window>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d137      	bne.n	8003aa0 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8003a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a32:	2200      	movs	r2, #0
 8003a34:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8003a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a38:	3330      	adds	r3, #48	; 0x30
 8003a3a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f7fe fb24 	bl	800208c <ld_word>
 8003a44:	4603      	mov	r3, r0
 8003a46:	461a      	mov	r2, r3
 8003a48:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d127      	bne.n	8003aa0 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8003a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a52:	3330      	adds	r3, #48	; 0x30
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7fe fb31 	bl	80020bc <ld_dword>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	4a1b      	ldr	r2, [pc, #108]	; (8003acc <find_volume+0x48c>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d11e      	bne.n	8003aa0 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8003a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a64:	3330      	adds	r3, #48	; 0x30
 8003a66:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7fe fb26 	bl	80020bc <ld_dword>
 8003a70:	4603      	mov	r3, r0
 8003a72:	4a17      	ldr	r2, [pc, #92]	; (8003ad0 <find_volume+0x490>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d113      	bne.n	8003aa0 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8003a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a7a:	3330      	adds	r3, #48	; 0x30
 8003a7c:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7fe fb1b 	bl	80020bc <ld_dword>
 8003a86:	4602      	mov	r2, r0
 8003a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a8a:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8003a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a8e:	3330      	adds	r3, #48	; 0x30
 8003a90:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7fe fb11 	bl	80020bc <ld_dword>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a9e:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8003aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aa2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8003aa6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8003aa8:	4b0a      	ldr	r3, [pc, #40]	; (8003ad4 <find_volume+0x494>)
 8003aaa:	881b      	ldrh	r3, [r3, #0]
 8003aac:	3301      	adds	r3, #1
 8003aae:	b29a      	uxth	r2, r3
 8003ab0:	4b08      	ldr	r3, [pc, #32]	; (8003ad4 <find_volume+0x494>)
 8003ab2:	801a      	strh	r2, [r3, #0]
 8003ab4:	4b07      	ldr	r3, [pc, #28]	; (8003ad4 <find_volume+0x494>)
 8003ab6:	881a      	ldrh	r2, [r3, #0]
 8003ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aba:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8003abc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003abe:	f7fe fd2d 	bl	800251c <clear_lock>
#endif
	return FR_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3758      	adds	r7, #88	; 0x58
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	41615252 	.word	0x41615252
 8003ad0:	61417272 	.word	0x61417272
 8003ad4:	20000314 	.word	0x20000314

08003ad8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8003ae2:	2309      	movs	r3, #9
 8003ae4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d01c      	beq.n	8003b26 <validate+0x4e>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d018      	beq.n	8003b26 <validate+0x4e>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	781b      	ldrb	r3, [r3, #0]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d013      	beq.n	8003b26 <validate+0x4e>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	889a      	ldrh	r2, [r3, #4]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	88db      	ldrh	r3, [r3, #6]
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d10c      	bne.n	8003b26 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	785b      	ldrb	r3, [r3, #1]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fe f9f8 	bl	8001f08 <disk_status>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <validate+0x4e>
			res = FR_OK;
 8003b22:	2300      	movs	r3, #0
 8003b24:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8003b26:	7bfb      	ldrb	r3, [r7, #15]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d102      	bne.n	8003b32 <validate+0x5a>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	e000      	b.n	8003b34 <validate+0x5c>
 8003b32:	2300      	movs	r3, #0
 8003b34:	683a      	ldr	r2, [r7, #0]
 8003b36:	6013      	str	r3, [r2, #0]
	return res;
 8003b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3710      	adds	r7, #16
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
	...

08003b44 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b088      	sub	sp, #32
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8003b56:	f107 0310 	add.w	r3, r7, #16
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7ff fcd5 	bl	800350a <get_ldnumber>
 8003b60:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	da01      	bge.n	8003b6c <f_mount+0x28>
 8003b68:	230b      	movs	r3, #11
 8003b6a:	e02b      	b.n	8003bc4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8003b6c:	4a17      	ldr	r2, [pc, #92]	; (8003bcc <f_mount+0x88>)
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b74:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d005      	beq.n	8003b88 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8003b7c:	69b8      	ldr	r0, [r7, #24]
 8003b7e:	f7fe fccd 	bl	800251c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8003b82:	69bb      	ldr	r3, [r7, #24]
 8003b84:	2200      	movs	r2, #0
 8003b86:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d002      	beq.n	8003b94 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	490d      	ldr	r1, [pc, #52]	; (8003bcc <f_mount+0x88>)
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d002      	beq.n	8003baa <f_mount+0x66>
 8003ba4:	79fb      	ldrb	r3, [r7, #7]
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d001      	beq.n	8003bae <f_mount+0x6a>
 8003baa:	2300      	movs	r3, #0
 8003bac:	e00a      	b.n	8003bc4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8003bae:	f107 010c 	add.w	r1, r7, #12
 8003bb2:	f107 0308 	add.w	r3, r7, #8
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff fd41 	bl	8003640 <find_volume>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8003bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3720      	adds	r7, #32
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	20000310 	.word	0x20000310

08003bd0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b098      	sub	sp, #96	; 0x60
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	60b9      	str	r1, [r7, #8]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d101      	bne.n	8003be8 <f_open+0x18>
 8003be4:	2309      	movs	r3, #9
 8003be6:	e1ac      	b.n	8003f42 <f_open+0x372>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8003be8:	79fb      	ldrb	r3, [r7, #7]
 8003bea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bee:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8003bf0:	79fa      	ldrb	r2, [r7, #7]
 8003bf2:	f107 0110 	add.w	r1, r7, #16
 8003bf6:	f107 0308 	add.w	r3, r7, #8
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7ff fd20 	bl	8003640 <find_volume>
 8003c00:	4603      	mov	r3, r0
 8003c02:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8003c06:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	f040 8190 	bne.w	8003f30 <f_open+0x360>
		dj.obj.fs = fs;
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8003c14:	68ba      	ldr	r2, [r7, #8]
 8003c16:	f107 0314 	add.w	r3, r7, #20
 8003c1a:	4611      	mov	r1, r2
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7ff fc03 	bl	8003428 <follow_path>
 8003c22:	4603      	mov	r3, r0
 8003c24:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8003c28:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d11a      	bne.n	8003c66 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8003c30:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8003c34:	b25b      	sxtb	r3, r3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	da03      	bge.n	8003c42 <f_open+0x72>
				res = FR_INVALID_NAME;
 8003c3a:	2306      	movs	r3, #6
 8003c3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003c40:	e011      	b.n	8003c66 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003c42:	79fb      	ldrb	r3, [r7, #7]
 8003c44:	f023 0301 	bic.w	r3, r3, #1
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	bf14      	ite	ne
 8003c4c:	2301      	movne	r3, #1
 8003c4e:	2300      	moveq	r3, #0
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	461a      	mov	r2, r3
 8003c54:	f107 0314 	add.w	r3, r7, #20
 8003c58:	4611      	mov	r1, r2
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7fe fb16 	bl	800228c <chk_lock>
 8003c60:	4603      	mov	r3, r0
 8003c62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8003c66:	79fb      	ldrb	r3, [r7, #7]
 8003c68:	f003 031c 	and.w	r3, r3, #28
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d07e      	beq.n	8003d6e <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 8003c70:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d017      	beq.n	8003ca8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8003c78:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003c7c:	2b04      	cmp	r3, #4
 8003c7e:	d10e      	bne.n	8003c9e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8003c80:	f7fe fb60 	bl	8002344 <enq_lock>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d006      	beq.n	8003c98 <f_open+0xc8>
 8003c8a:	f107 0314 	add.w	r3, r7, #20
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7ff faa4 	bl	80031dc <dir_register>
 8003c94:	4603      	mov	r3, r0
 8003c96:	e000      	b.n	8003c9a <f_open+0xca>
 8003c98:	2312      	movs	r3, #18
 8003c9a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8003c9e:	79fb      	ldrb	r3, [r7, #7]
 8003ca0:	f043 0308 	orr.w	r3, r3, #8
 8003ca4:	71fb      	strb	r3, [r7, #7]
 8003ca6:	e010      	b.n	8003cca <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8003ca8:	7ebb      	ldrb	r3, [r7, #26]
 8003caa:	f003 0311 	and.w	r3, r3, #17
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d003      	beq.n	8003cba <f_open+0xea>
					res = FR_DENIED;
 8003cb2:	2307      	movs	r3, #7
 8003cb4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003cb8:	e007      	b.n	8003cca <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8003cba:	79fb      	ldrb	r3, [r7, #7]
 8003cbc:	f003 0304 	and.w	r3, r3, #4
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d002      	beq.n	8003cca <f_open+0xfa>
 8003cc4:	2308      	movs	r3, #8
 8003cc6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8003cca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d167      	bne.n	8003da2 <f_open+0x1d2>
 8003cd2:	79fb      	ldrb	r3, [r7, #7]
 8003cd4:	f003 0308 	and.w	r3, r3, #8
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d062      	beq.n	8003da2 <f_open+0x1d2>
				dw = GET_FATTIME();
 8003cdc:	4b9b      	ldr	r3, [pc, #620]	; (8003f4c <f_open+0x37c>)
 8003cde:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8003ce0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ce2:	330e      	adds	r3, #14
 8003ce4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7fe fa26 	bl	8002138 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8003cec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cee:	3316      	adds	r3, #22
 8003cf0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7fe fa20 	bl	8002138 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8003cf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cfa:	330b      	adds	r3, #11
 8003cfc:	2220      	movs	r2, #32
 8003cfe:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d04:	4611      	mov	r1, r2
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7ff f977 	bl	8002ffa <ld_clust>
 8003d0c:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003d12:	2200      	movs	r2, #0
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7ff f98f 	bl	8003038 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8003d1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d1c:	331c      	adds	r3, #28
 8003d1e:	2100      	movs	r1, #0
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7fe fa09 	bl	8002138 <st_dword>
					fs->wflag = 1;
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8003d2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d037      	beq.n	8003da2 <f_open+0x1d2>
						dw = fs->winsect;
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d36:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8003d38:	f107 0314 	add.w	r3, r7, #20
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7fe fea2 	bl	8002a8a <remove_chain>
 8003d46:	4603      	mov	r3, r0
 8003d48:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8003d4c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d126      	bne.n	8003da2 <f_open+0x1d2>
							res = move_window(fs, dw);
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7fe fc47 	bl	80025ec <move_window>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003d68:	3a01      	subs	r2, #1
 8003d6a:	60da      	str	r2, [r3, #12]
 8003d6c:	e019      	b.n	8003da2 <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8003d6e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d115      	bne.n	8003da2 <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8003d76:	7ebb      	ldrb	r3, [r7, #26]
 8003d78:	f003 0310 	and.w	r3, r3, #16
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d003      	beq.n	8003d88 <f_open+0x1b8>
					res = FR_NO_FILE;
 8003d80:	2304      	movs	r3, #4
 8003d82:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003d86:	e00c      	b.n	8003da2 <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8003d88:	79fb      	ldrb	r3, [r7, #7]
 8003d8a:	f003 0302 	and.w	r3, r3, #2
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d007      	beq.n	8003da2 <f_open+0x1d2>
 8003d92:	7ebb      	ldrb	r3, [r7, #26]
 8003d94:	f003 0301 	and.w	r3, r3, #1
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d002      	beq.n	8003da2 <f_open+0x1d2>
						res = FR_DENIED;
 8003d9c:	2307      	movs	r3, #7
 8003d9e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8003da2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d128      	bne.n	8003dfc <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8003daa:	79fb      	ldrb	r3, [r7, #7]
 8003dac:	f003 0308 	and.w	r3, r3, #8
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d003      	beq.n	8003dbc <f_open+0x1ec>
				mode |= FA_MODIFIED;
 8003db4:	79fb      	ldrb	r3, [r7, #7]
 8003db6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dba:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8003dc4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003dca:	79fb      	ldrb	r3, [r7, #7]
 8003dcc:	f023 0301 	bic.w	r3, r3, #1
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	bf14      	ite	ne
 8003dd4:	2301      	movne	r3, #1
 8003dd6:	2300      	moveq	r3, #0
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	461a      	mov	r2, r3
 8003ddc:	f107 0314 	add.w	r3, r7, #20
 8003de0:	4611      	mov	r1, r2
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7fe fad0 	bl	8002388 <inc_lock>
 8003de8:	4602      	mov	r2, r0
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d102      	bne.n	8003dfc <f_open+0x22c>
 8003df6:	2302      	movs	r3, #2
 8003df8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8003dfc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f040 8095 	bne.w	8003f30 <f_open+0x360>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e0a:	4611      	mov	r1, r2
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7ff f8f4 	bl	8002ffa <ld_clust>
 8003e12:	4602      	mov	r2, r0
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8003e18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e1a:	331c      	adds	r3, #28
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7fe f94d 	bl	80020bc <ld_dword>
 8003e22:	4602      	mov	r2, r0
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8003e2e:	693a      	ldr	r2, [r7, #16]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	88da      	ldrh	r2, [r3, #6]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	79fa      	ldrb	r2, [r7, #7]
 8003e40:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2200      	movs	r2, #0
 8003e46:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2200      	movs	r2, #0
 8003e52:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	3330      	adds	r3, #48	; 0x30
 8003e58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e5c:	2100      	movs	r1, #0
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f7fe f9b7 	bl	80021d2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	f003 0320 	and.w	r3, r3, #32
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d060      	beq.n	8003f30 <f_open+0x360>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d05c      	beq.n	8003f30 <f_open+0x360>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	68da      	ldr	r2, [r3, #12]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	895b      	ldrh	r3, [r3, #10]
 8003e82:	025b      	lsls	r3, r3, #9
 8003e84:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	657b      	str	r3, [r7, #84]	; 0x54
 8003e92:	e016      	b.n	8003ec2 <f_open+0x2f2>
					clst = get_fat(&fp->obj, clst);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f7fe fc62 	bl	8002762 <get_fat>
 8003e9e:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8003ea0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d802      	bhi.n	8003eac <f_open+0x2dc>
 8003ea6:	2302      	movs	r3, #2
 8003ea8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8003eac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eb2:	d102      	bne.n	8003eba <f_open+0x2ea>
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8003eba:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003ebc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	657b      	str	r3, [r7, #84]	; 0x54
 8003ec2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d103      	bne.n	8003ed2 <f_open+0x302>
 8003eca:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003ecc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d8e0      	bhi.n	8003e94 <f_open+0x2c4>
				}
				fp->clust = clst;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003ed6:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8003ed8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d127      	bne.n	8003f30 <f_open+0x360>
 8003ee0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d022      	beq.n	8003f30 <f_open+0x360>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f7fe fc18 	bl	8002724 <clust2sect>
 8003ef4:	6478      	str	r0, [r7, #68]	; 0x44
 8003ef6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d103      	bne.n	8003f04 <f_open+0x334>
						res = FR_INT_ERR;
 8003efc:	2302      	movs	r3, #2
 8003efe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003f02:	e015      	b.n	8003f30 <f_open+0x360>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8003f04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f06:	0a5a      	lsrs	r2, r3, #9
 8003f08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f0a:	441a      	add	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	7858      	ldrb	r0, [r3, #1]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6a1a      	ldr	r2, [r3, #32]
 8003f1e:	2301      	movs	r3, #1
 8003f20:	f7fe f832 	bl	8001f88 <disk_read>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d002      	beq.n	8003f30 <f_open+0x360>
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8003f30:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d002      	beq.n	8003f3e <f_open+0x36e>
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8003f3e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3760      	adds	r7, #96	; 0x60
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	50640000 	.word	0x50640000

08003f50 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b08e      	sub	sp, #56	; 0x38
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	607a      	str	r2, [r7, #4]
 8003f5c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	2200      	movs	r2, #0
 8003f66:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f107 0214 	add.w	r2, r7, #20
 8003f6e:	4611      	mov	r1, r2
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7ff fdb1 	bl	8003ad8 <validate>
 8003f76:	4603      	mov	r3, r0
 8003f78:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8003f7c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d107      	bne.n	8003f94 <f_read+0x44>
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	7d5b      	ldrb	r3, [r3, #21]
 8003f88:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8003f8c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d002      	beq.n	8003f9a <f_read+0x4a>
 8003f94:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003f98:	e115      	b.n	80041c6 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	7d1b      	ldrb	r3, [r3, #20]
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <f_read+0x5a>
 8003fa6:	2307      	movs	r3, #7
 8003fa8:	e10d      	b.n	80041c6 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	68da      	ldr	r2, [r3, #12]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	699b      	ldr	r3, [r3, #24]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	6a3b      	ldr	r3, [r7, #32]
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	f240 80fe 	bls.w	80041bc <f_read+0x26c>
 8003fc0:	6a3b      	ldr	r3, [r7, #32]
 8003fc2:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8003fc4:	e0fa      	b.n	80041bc <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	699b      	ldr	r3, [r3, #24]
 8003fca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	f040 80c6 	bne.w	8004160 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	699b      	ldr	r3, [r3, #24]
 8003fd8:	0a5b      	lsrs	r3, r3, #9
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	8952      	ldrh	r2, [r2, #10]
 8003fde:	3a01      	subs	r2, #1
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d12f      	bne.n	800404a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	699b      	ldr	r3, [r3, #24]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d103      	bne.n	8003ffa <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	633b      	str	r3, [r7, #48]	; 0x30
 8003ff8:	e013      	b.n	8004022 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d007      	beq.n	8004012 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	4619      	mov	r1, r3
 8004008:	68f8      	ldr	r0, [r7, #12]
 800400a:	f7fe fe3b 	bl	8002c84 <clmt_clust>
 800400e:	6338      	str	r0, [r7, #48]	; 0x30
 8004010:	e007      	b.n	8004022 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	69db      	ldr	r3, [r3, #28]
 8004018:	4619      	mov	r1, r3
 800401a:	4610      	mov	r0, r2
 800401c:	f7fe fba1 	bl	8002762 <get_fat>
 8004020:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8004022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004024:	2b01      	cmp	r3, #1
 8004026:	d804      	bhi.n	8004032 <f_read+0xe2>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2202      	movs	r2, #2
 800402c:	755a      	strb	r2, [r3, #21]
 800402e:	2302      	movs	r3, #2
 8004030:	e0c9      	b.n	80041c6 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8004032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004038:	d104      	bne.n	8004044 <f_read+0xf4>
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2201      	movs	r2, #1
 800403e:	755a      	strb	r2, [r3, #21]
 8004040:	2301      	movs	r3, #1
 8004042:	e0c0      	b.n	80041c6 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004048:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800404a:	697a      	ldr	r2, [r7, #20]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	69db      	ldr	r3, [r3, #28]
 8004050:	4619      	mov	r1, r3
 8004052:	4610      	mov	r0, r2
 8004054:	f7fe fb66 	bl	8002724 <clust2sect>
 8004058:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d104      	bne.n	800406a <f_read+0x11a>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2202      	movs	r2, #2
 8004064:	755a      	strb	r2, [r3, #21]
 8004066:	2302      	movs	r3, #2
 8004068:	e0ad      	b.n	80041c6 <f_read+0x276>
			sect += csect;
 800406a:	69ba      	ldr	r2, [r7, #24]
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	4413      	add	r3, r2
 8004070:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	0a5b      	lsrs	r3, r3, #9
 8004076:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8004078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800407a:	2b00      	cmp	r3, #0
 800407c:	d039      	beq.n	80040f2 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800407e:	69fa      	ldr	r2, [r7, #28]
 8004080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004082:	4413      	add	r3, r2
 8004084:	697a      	ldr	r2, [r7, #20]
 8004086:	8952      	ldrh	r2, [r2, #10]
 8004088:	4293      	cmp	r3, r2
 800408a:	d905      	bls.n	8004098 <f_read+0x148>
					cc = fs->csize - csect;
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	895b      	ldrh	r3, [r3, #10]
 8004090:	461a      	mov	r2, r3
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	7858      	ldrb	r0, [r3, #1]
 800409c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800409e:	69ba      	ldr	r2, [r7, #24]
 80040a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80040a2:	f7fd ff71 	bl	8001f88 <disk_read>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d004      	beq.n	80040b6 <f_read+0x166>
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2201      	movs	r2, #1
 80040b0:	755a      	strb	r2, [r3, #21]
 80040b2:	2301      	movs	r3, #1
 80040b4:	e087      	b.n	80041c6 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	7d1b      	ldrb	r3, [r3, #20]
 80040ba:	b25b      	sxtb	r3, r3
 80040bc:	2b00      	cmp	r3, #0
 80040be:	da14      	bge.n	80040ea <f_read+0x19a>
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6a1a      	ldr	r2, [r3, #32]
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	1ad3      	subs	r3, r2, r3
 80040c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d90d      	bls.n	80040ea <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6a1a      	ldr	r2, [r3, #32]
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	025b      	lsls	r3, r3, #9
 80040d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040da:	18d0      	adds	r0, r2, r3
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	3330      	adds	r3, #48	; 0x30
 80040e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040e4:	4619      	mov	r1, r3
 80040e6:	f7fe f853 	bl	8002190 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80040ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ec:	025b      	lsls	r3, r3, #9
 80040ee:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 80040f0:	e050      	b.n	8004194 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6a1b      	ldr	r3, [r3, #32]
 80040f6:	69ba      	ldr	r2, [r7, #24]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d02e      	beq.n	800415a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	7d1b      	ldrb	r3, [r3, #20]
 8004100:	b25b      	sxtb	r3, r3
 8004102:	2b00      	cmp	r3, #0
 8004104:	da18      	bge.n	8004138 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	7858      	ldrb	r0, [r3, #1]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6a1a      	ldr	r2, [r3, #32]
 8004114:	2301      	movs	r3, #1
 8004116:	f7fd ff57 	bl	8001fc8 <disk_write>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d004      	beq.n	800412a <f_read+0x1da>
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2201      	movs	r2, #1
 8004124:	755a      	strb	r2, [r3, #21]
 8004126:	2301      	movs	r3, #1
 8004128:	e04d      	b.n	80041c6 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	7d1b      	ldrb	r3, [r3, #20]
 800412e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004132:	b2da      	uxtb	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	7858      	ldrb	r0, [r3, #1]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8004142:	2301      	movs	r3, #1
 8004144:	69ba      	ldr	r2, [r7, #24]
 8004146:	f7fd ff1f 	bl	8001f88 <disk_read>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d004      	beq.n	800415a <f_read+0x20a>
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2201      	movs	r2, #1
 8004154:	755a      	strb	r2, [r3, #21]
 8004156:	2301      	movs	r3, #1
 8004158:	e035      	b.n	80041c6 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	69ba      	ldr	r2, [r7, #24]
 800415e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004168:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800416c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800416e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	429a      	cmp	r2, r3
 8004174:	d901      	bls.n	800417a <f_read+0x22a>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004188:	4413      	add	r3, r2
 800418a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800418c:	4619      	mov	r1, r3
 800418e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004190:	f7fd fffe 	bl	8002190 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8004194:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004198:	4413      	add	r3, r2
 800419a:	627b      	str	r3, [r7, #36]	; 0x24
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	699a      	ldr	r2, [r3, #24]
 80041a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041a2:	441a      	add	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	619a      	str	r2, [r3, #24]
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041ae:	441a      	add	r2, r3
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	601a      	str	r2, [r3, #0]
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	f47f af01 	bne.w	8003fc6 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3738      	adds	r7, #56	; 0x38
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}

080041ce <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80041ce:	b580      	push	{r7, lr}
 80041d0:	b08c      	sub	sp, #48	; 0x30
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	60f8      	str	r0, [r7, #12]
 80041d6:	60b9      	str	r1, [r7, #8]
 80041d8:	607a      	str	r2, [r7, #4]
 80041da:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	2200      	movs	r2, #0
 80041e4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f107 0210 	add.w	r2, r7, #16
 80041ec:	4611      	mov	r1, r2
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7ff fc72 	bl	8003ad8 <validate>
 80041f4:	4603      	mov	r3, r0
 80041f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80041fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d107      	bne.n	8004212 <f_write+0x44>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	7d5b      	ldrb	r3, [r3, #21]
 8004206:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800420a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800420e:	2b00      	cmp	r3, #0
 8004210:	d002      	beq.n	8004218 <f_write+0x4a>
 8004212:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004216:	e14b      	b.n	80044b0 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	7d1b      	ldrb	r3, [r3, #20]
 800421c:	f003 0302 	and.w	r3, r3, #2
 8004220:	2b00      	cmp	r3, #0
 8004222:	d101      	bne.n	8004228 <f_write+0x5a>
 8004224:	2307      	movs	r3, #7
 8004226:	e143      	b.n	80044b0 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	699a      	ldr	r2, [r3, #24]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	441a      	add	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	429a      	cmp	r2, r3
 8004236:	f080 812d 	bcs.w	8004494 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	43db      	mvns	r3, r3
 8004240:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8004242:	e127      	b.n	8004494 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800424c:	2b00      	cmp	r3, #0
 800424e:	f040 80e3 	bne.w	8004418 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	0a5b      	lsrs	r3, r3, #9
 8004258:	693a      	ldr	r2, [r7, #16]
 800425a:	8952      	ldrh	r2, [r2, #10]
 800425c:	3a01      	subs	r2, #1
 800425e:	4013      	ands	r3, r2
 8004260:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8004262:	69bb      	ldr	r3, [r7, #24]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d143      	bne.n	80042f0 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d10c      	bne.n	800428a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8004276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004278:	2b00      	cmp	r3, #0
 800427a:	d11a      	bne.n	80042b2 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2100      	movs	r1, #0
 8004280:	4618      	mov	r0, r3
 8004282:	f7fe fc67 	bl	8002b54 <create_chain>
 8004286:	62b8      	str	r0, [r7, #40]	; 0x28
 8004288:	e013      	b.n	80042b2 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800428e:	2b00      	cmp	r3, #0
 8004290:	d007      	beq.n	80042a2 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	4619      	mov	r1, r3
 8004298:	68f8      	ldr	r0, [r7, #12]
 800429a:	f7fe fcf3 	bl	8002c84 <clmt_clust>
 800429e:	62b8      	str	r0, [r7, #40]	; 0x28
 80042a0:	e007      	b.n	80042b2 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80042a2:	68fa      	ldr	r2, [r7, #12]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	69db      	ldr	r3, [r3, #28]
 80042a8:	4619      	mov	r1, r3
 80042aa:	4610      	mov	r0, r2
 80042ac:	f7fe fc52 	bl	8002b54 <create_chain>
 80042b0:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80042b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f000 80f2 	beq.w	800449e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80042ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d104      	bne.n	80042ca <f_write+0xfc>
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2202      	movs	r2, #2
 80042c4:	755a      	strb	r2, [r3, #21]
 80042c6:	2302      	movs	r3, #2
 80042c8:	e0f2      	b.n	80044b0 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80042ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042d0:	d104      	bne.n	80042dc <f_write+0x10e>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2201      	movs	r2, #1
 80042d6:	755a      	strb	r2, [r3, #21]
 80042d8:	2301      	movs	r3, #1
 80042da:	e0e9      	b.n	80044b0 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80042e0:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d102      	bne.n	80042f0 <f_write+0x122>
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80042ee:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	7d1b      	ldrb	r3, [r3, #20]
 80042f4:	b25b      	sxtb	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	da18      	bge.n	800432c <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	7858      	ldrb	r0, [r3, #1]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6a1a      	ldr	r2, [r3, #32]
 8004308:	2301      	movs	r3, #1
 800430a:	f7fd fe5d 	bl	8001fc8 <disk_write>
 800430e:	4603      	mov	r3, r0
 8004310:	2b00      	cmp	r3, #0
 8004312:	d004      	beq.n	800431e <f_write+0x150>
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2201      	movs	r2, #1
 8004318:	755a      	strb	r2, [r3, #21]
 800431a:	2301      	movs	r3, #1
 800431c:	e0c8      	b.n	80044b0 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	7d1b      	ldrb	r3, [r3, #20]
 8004322:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004326:	b2da      	uxtb	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800432c:	693a      	ldr	r2, [r7, #16]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	69db      	ldr	r3, [r3, #28]
 8004332:	4619      	mov	r1, r3
 8004334:	4610      	mov	r0, r2
 8004336:	f7fe f9f5 	bl	8002724 <clust2sect>
 800433a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d104      	bne.n	800434c <f_write+0x17e>
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2202      	movs	r2, #2
 8004346:	755a      	strb	r2, [r3, #21]
 8004348:	2302      	movs	r3, #2
 800434a:	e0b1      	b.n	80044b0 <f_write+0x2e2>
			sect += csect;
 800434c:	697a      	ldr	r2, [r7, #20]
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	4413      	add	r3, r2
 8004352:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	0a5b      	lsrs	r3, r3, #9
 8004358:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800435a:	6a3b      	ldr	r3, [r7, #32]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d03c      	beq.n	80043da <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8004360:	69ba      	ldr	r2, [r7, #24]
 8004362:	6a3b      	ldr	r3, [r7, #32]
 8004364:	4413      	add	r3, r2
 8004366:	693a      	ldr	r2, [r7, #16]
 8004368:	8952      	ldrh	r2, [r2, #10]
 800436a:	4293      	cmp	r3, r2
 800436c:	d905      	bls.n	800437a <f_write+0x1ac>
					cc = fs->csize - csect;
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	895b      	ldrh	r3, [r3, #10]
 8004372:	461a      	mov	r2, r3
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	7858      	ldrb	r0, [r3, #1]
 800437e:	6a3b      	ldr	r3, [r7, #32]
 8004380:	697a      	ldr	r2, [r7, #20]
 8004382:	69f9      	ldr	r1, [r7, #28]
 8004384:	f7fd fe20 	bl	8001fc8 <disk_write>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d004      	beq.n	8004398 <f_write+0x1ca>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2201      	movs	r2, #1
 8004392:	755a      	strb	r2, [r3, #21]
 8004394:	2301      	movs	r3, #1
 8004396:	e08b      	b.n	80044b0 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6a1a      	ldr	r2, [r3, #32]
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	6a3a      	ldr	r2, [r7, #32]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d915      	bls.n	80043d2 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6a1a      	ldr	r2, [r3, #32]
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	025b      	lsls	r3, r3, #9
 80043b6:	69fa      	ldr	r2, [r7, #28]
 80043b8:	4413      	add	r3, r2
 80043ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043be:	4619      	mov	r1, r3
 80043c0:	f7fd fee6 	bl	8002190 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	7d1b      	ldrb	r3, [r3, #20]
 80043c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043cc:	b2da      	uxtb	r2, r3
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80043d2:	6a3b      	ldr	r3, [r7, #32]
 80043d4:	025b      	lsls	r3, r3, #9
 80043d6:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80043d8:	e03f      	b.n	800445a <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	697a      	ldr	r2, [r7, #20]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d016      	beq.n	8004412 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	699a      	ldr	r2, [r3, #24]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d210      	bcs.n	8004412 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	7858      	ldrb	r0, [r3, #1]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80043fa:	2301      	movs	r3, #1
 80043fc:	697a      	ldr	r2, [r7, #20]
 80043fe:	f7fd fdc3 	bl	8001f88 <disk_read>
 8004402:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8004404:	2b00      	cmp	r3, #0
 8004406:	d004      	beq.n	8004412 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2201      	movs	r2, #1
 800440c:	755a      	strb	r2, [r3, #21]
 800440e:	2301      	movs	r3, #1
 8004410:	e04e      	b.n	80044b0 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	697a      	ldr	r2, [r7, #20]
 8004416:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	699b      	ldr	r3, [r3, #24]
 800441c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004420:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8004424:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8004426:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	429a      	cmp	r2, r3
 800442c:	d901      	bls.n	8004432 <f_write+0x264>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004440:	4413      	add	r3, r2
 8004442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004444:	69f9      	ldr	r1, [r7, #28]
 8004446:	4618      	mov	r0, r3
 8004448:	f7fd fea2 	bl	8002190 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	7d1b      	ldrb	r3, [r3, #20]
 8004450:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004454:	b2da      	uxtb	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800445a:	69fa      	ldr	r2, [r7, #28]
 800445c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445e:	4413      	add	r3, r2
 8004460:	61fb      	str	r3, [r7, #28]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	699a      	ldr	r2, [r3, #24]
 8004466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004468:	441a      	add	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	619a      	str	r2, [r3, #24]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	68da      	ldr	r2, [r3, #12]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	699b      	ldr	r3, [r3, #24]
 8004476:	429a      	cmp	r2, r3
 8004478:	bf38      	it	cc
 800447a:	461a      	movcc	r2, r3
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	60da      	str	r2, [r3, #12]
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004486:	441a      	add	r2, r3
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	601a      	str	r2, [r3, #0]
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2b00      	cmp	r3, #0
 8004498:	f47f aed4 	bne.w	8004244 <f_write+0x76>
 800449c:	e000      	b.n	80044a0 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800449e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	7d1b      	ldrb	r3, [r3, #20]
 80044a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044a8:	b2da      	uxtb	r2, r3
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3730      	adds	r7, #48	; 0x30
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b086      	sub	sp, #24
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f107 0208 	add.w	r2, r7, #8
 80044c6:	4611      	mov	r1, r2
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7ff fb05 	bl	8003ad8 <validate>
 80044ce:	4603      	mov	r3, r0
 80044d0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80044d2:	7dfb      	ldrb	r3, [r7, #23]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d167      	bne.n	80045a8 <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	7d1b      	ldrb	r3, [r3, #20]
 80044dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d061      	beq.n	80045a8 <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	7d1b      	ldrb	r3, [r3, #20]
 80044e8:	b25b      	sxtb	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	da15      	bge.n	800451a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	7858      	ldrb	r0, [r3, #1]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a1a      	ldr	r2, [r3, #32]
 80044fc:	2301      	movs	r3, #1
 80044fe:	f7fd fd63 	bl	8001fc8 <disk_write>
 8004502:	4603      	mov	r3, r0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d001      	beq.n	800450c <f_sync+0x54>
 8004508:	2301      	movs	r3, #1
 800450a:	e04e      	b.n	80045aa <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	7d1b      	ldrb	r3, [r3, #20]
 8004510:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004514:	b2da      	uxtb	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800451a:	4b26      	ldr	r3, [pc, #152]	; (80045b4 <f_sync+0xfc>)
 800451c:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004524:	4619      	mov	r1, r3
 8004526:	4610      	mov	r0, r2
 8004528:	f7fe f860 	bl	80025ec <move_window>
 800452c:	4603      	mov	r3, r0
 800452e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8004530:	7dfb      	ldrb	r3, [r7, #23]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d138      	bne.n	80045a8 <f_sync+0xf0>
					dir = fp->dir_ptr;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800453a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	330b      	adds	r3, #11
 8004540:	781a      	ldrb	r2, [r3, #0]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	330b      	adds	r3, #11
 8004546:	f042 0220 	orr.w	r2, r2, #32
 800454a:	b2d2      	uxtb	r2, r2
 800454c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6818      	ldr	r0, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	461a      	mov	r2, r3
 8004558:	68f9      	ldr	r1, [r7, #12]
 800455a:	f7fe fd6d 	bl	8003038 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f103 021c 	add.w	r2, r3, #28
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	4619      	mov	r1, r3
 800456a:	4610      	mov	r0, r2
 800456c:	f7fd fde4 	bl	8002138 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	3316      	adds	r3, #22
 8004574:	6939      	ldr	r1, [r7, #16]
 8004576:	4618      	mov	r0, r3
 8004578:	f7fd fdde 	bl	8002138 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	3312      	adds	r3, #18
 8004580:	2100      	movs	r1, #0
 8004582:	4618      	mov	r0, r3
 8004584:	f7fd fdbd 	bl	8002102 <st_word>
					fs->wflag = 1;
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	2201      	movs	r2, #1
 800458c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	4618      	mov	r0, r3
 8004592:	f7fe f859 	bl	8002648 <sync_fs>
 8004596:	4603      	mov	r3, r0
 8004598:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	7d1b      	ldrb	r3, [r3, #20]
 800459e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045a2:	b2da      	uxtb	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80045a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	50640000 	.word	0x50640000

080045b8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f7ff ff79 	bl	80044b8 <f_sync>
 80045c6:	4603      	mov	r3, r0
 80045c8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80045ca:	7bfb      	ldrb	r3, [r7, #15]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d118      	bne.n	8004602 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f107 0208 	add.w	r2, r7, #8
 80045d6:	4611      	mov	r1, r2
 80045d8:	4618      	mov	r0, r3
 80045da:	f7ff fa7d 	bl	8003ad8 <validate>
 80045de:	4603      	mov	r3, r0
 80045e0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80045e2:	7bfb      	ldrb	r3, [r7, #15]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d10c      	bne.n	8004602 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	691b      	ldr	r3, [r3, #16]
 80045ec:	4618      	mov	r0, r3
 80045ee:	f7fd ff59 	bl	80024a4 <dec_lock>
 80045f2:	4603      	mov	r3, r0
 80045f4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80045f6:	7bfb      	ldrb	r3, [r7, #15]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d102      	bne.n	8004602 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8004602:	7bfb      	ldrb	r3, [r7, #15]
}
 8004604:	4618      	mov	r0, r3
 8004606:	3710      	adds	r7, #16
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b090      	sub	sp, #64	; 0x40
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f107 0208 	add.w	r2, r7, #8
 800461c:	4611      	mov	r1, r2
 800461e:	4618      	mov	r0, r3
 8004620:	f7ff fa5a 	bl	8003ad8 <validate>
 8004624:	4603      	mov	r3, r0
 8004626:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800462a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800462e:	2b00      	cmp	r3, #0
 8004630:	d103      	bne.n	800463a <f_lseek+0x2e>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	7d5b      	ldrb	r3, [r3, #21]
 8004636:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800463a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800463e:	2b00      	cmp	r3, #0
 8004640:	d002      	beq.n	8004648 <f_lseek+0x3c>
 8004642:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004646:	e1e6      	b.n	8004a16 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800464c:	2b00      	cmp	r3, #0
 800464e:	f000 80d1 	beq.w	80047f4 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004658:	d15a      	bne.n	8004710 <f_lseek+0x104>
			tbl = fp->cltbl;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800465e:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8004660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004662:	1d1a      	adds	r2, r3, #4
 8004664:	627a      	str	r2, [r7, #36]	; 0x24
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	617b      	str	r3, [r7, #20]
 800466a:	2302      	movs	r3, #2
 800466c:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8004674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004676:	2b00      	cmp	r3, #0
 8004678:	d03a      	beq.n	80046f0 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800467a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800467c:	613b      	str	r3, [r7, #16]
 800467e:	2300      	movs	r3, #0
 8004680:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004684:	3302      	adds	r3, #2
 8004686:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8004688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800468a:	60fb      	str	r3, [r7, #12]
 800468c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800468e:	3301      	adds	r3, #1
 8004690:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004696:	4618      	mov	r0, r3
 8004698:	f7fe f863 	bl	8002762 <get_fat>
 800469c:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800469e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d804      	bhi.n	80046ae <f_lseek+0xa2>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2202      	movs	r2, #2
 80046a8:	755a      	strb	r2, [r3, #21]
 80046aa:	2302      	movs	r3, #2
 80046ac:	e1b3      	b.n	8004a16 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80046ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b4:	d104      	bne.n	80046c0 <f_lseek+0xb4>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2201      	movs	r2, #1
 80046ba:	755a      	strb	r2, [r3, #21]
 80046bc:	2301      	movs	r3, #1
 80046be:	e1aa      	b.n	8004a16 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	3301      	adds	r3, #1
 80046c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d0de      	beq.n	8004688 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80046ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d809      	bhi.n	80046e6 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80046d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d4:	1d1a      	adds	r2, r3, #4
 80046d6:	627a      	str	r2, [r7, #36]	; 0x24
 80046d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046da:	601a      	str	r2, [r3, #0]
 80046dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046de:	1d1a      	adds	r2, r3, #4
 80046e0:	627a      	str	r2, [r7, #36]	; 0x24
 80046e2:	693a      	ldr	r2, [r7, #16]
 80046e4:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d3c4      	bcc.n	800467a <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80046f6:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80046f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d803      	bhi.n	8004708 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8004700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004702:	2200      	movs	r2, #0
 8004704:	601a      	str	r2, [r3, #0]
 8004706:	e184      	b.n	8004a12 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8004708:	2311      	movs	r3, #17
 800470a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800470e:	e180      	b.n	8004a12 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	683a      	ldr	r2, [r7, #0]
 8004716:	429a      	cmp	r2, r3
 8004718:	d902      	bls.n	8004720 <f_lseek+0x114>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	68db      	ldr	r3, [r3, #12]
 800471e:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	683a      	ldr	r2, [r7, #0]
 8004724:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	2b00      	cmp	r3, #0
 800472a:	f000 8172 	beq.w	8004a12 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	3b01      	subs	r3, #1
 8004732:	4619      	mov	r1, r3
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f7fe faa5 	bl	8002c84 <clmt_clust>
 800473a:	4602      	mov	r2, r0
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8004740:	68ba      	ldr	r2, [r7, #8]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	69db      	ldr	r3, [r3, #28]
 8004746:	4619      	mov	r1, r3
 8004748:	4610      	mov	r0, r2
 800474a:	f7fd ffeb 	bl	8002724 <clust2sect>
 800474e:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d104      	bne.n	8004760 <f_lseek+0x154>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2202      	movs	r2, #2
 800475a:	755a      	strb	r2, [r3, #21]
 800475c:	2302      	movs	r3, #2
 800475e:	e15a      	b.n	8004a16 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	3b01      	subs	r3, #1
 8004764:	0a5b      	lsrs	r3, r3, #9
 8004766:	68ba      	ldr	r2, [r7, #8]
 8004768:	8952      	ldrh	r2, [r2, #10]
 800476a:	3a01      	subs	r2, #1
 800476c:	4013      	ands	r3, r2
 800476e:	69ba      	ldr	r2, [r7, #24]
 8004770:	4413      	add	r3, r2
 8004772:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800477c:	2b00      	cmp	r3, #0
 800477e:	f000 8148 	beq.w	8004a12 <f_lseek+0x406>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6a1b      	ldr	r3, [r3, #32]
 8004786:	69ba      	ldr	r2, [r7, #24]
 8004788:	429a      	cmp	r2, r3
 800478a:	f000 8142 	beq.w	8004a12 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	7d1b      	ldrb	r3, [r3, #20]
 8004792:	b25b      	sxtb	r3, r3
 8004794:	2b00      	cmp	r3, #0
 8004796:	da18      	bge.n	80047ca <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	7858      	ldrb	r0, [r3, #1]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a1a      	ldr	r2, [r3, #32]
 80047a6:	2301      	movs	r3, #1
 80047a8:	f7fd fc0e 	bl	8001fc8 <disk_write>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d004      	beq.n	80047bc <f_lseek+0x1b0>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2201      	movs	r2, #1
 80047b6:	755a      	strb	r2, [r3, #21]
 80047b8:	2301      	movs	r3, #1
 80047ba:	e12c      	b.n	8004a16 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	7d1b      	ldrb	r3, [r3, #20]
 80047c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047c4:	b2da      	uxtb	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	7858      	ldrb	r0, [r3, #1]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80047d4:	2301      	movs	r3, #1
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	f7fd fbd6 	bl	8001f88 <disk_read>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d004      	beq.n	80047ec <f_lseek+0x1e0>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2201      	movs	r2, #1
 80047e6:	755a      	strb	r2, [r3, #21]
 80047e8:	2301      	movs	r3, #1
 80047ea:	e114      	b.n	8004a16 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	69ba      	ldr	r2, [r7, #24]
 80047f0:	621a      	str	r2, [r3, #32]
 80047f2:	e10e      	b.n	8004a12 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	683a      	ldr	r2, [r7, #0]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d908      	bls.n	8004810 <f_lseek+0x204>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	7d1b      	ldrb	r3, [r3, #20]
 8004802:	f003 0302 	and.w	r3, r3, #2
 8004806:	2b00      	cmp	r3, #0
 8004808:	d102      	bne.n	8004810 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8004816:	2300      	movs	r3, #0
 8004818:	637b      	str	r3, [r7, #52]	; 0x34
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800481e:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	2b00      	cmp	r3, #0
 8004824:	f000 80a7 	beq.w	8004976 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	895b      	ldrh	r3, [r3, #10]
 800482c:	025b      	lsls	r3, r3, #9
 800482e:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8004830:	6a3b      	ldr	r3, [r7, #32]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d01b      	beq.n	800486e <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	1e5a      	subs	r2, r3, #1
 800483a:	69fb      	ldr	r3, [r7, #28]
 800483c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004840:	6a3b      	ldr	r3, [r7, #32]
 8004842:	1e59      	subs	r1, r3, #1
 8004844:	69fb      	ldr	r3, [r7, #28]
 8004846:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800484a:	429a      	cmp	r2, r3
 800484c:	d30f      	bcc.n	800486e <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800484e:	6a3b      	ldr	r3, [r7, #32]
 8004850:	1e5a      	subs	r2, r3, #1
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	425b      	negs	r3, r3
 8004856:	401a      	ands	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	683a      	ldr	r2, [r7, #0]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	69db      	ldr	r3, [r3, #28]
 800486a:	63bb      	str	r3, [r7, #56]	; 0x38
 800486c:	e022      	b.n	80048b4 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8004874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004876:	2b00      	cmp	r3, #0
 8004878:	d119      	bne.n	80048ae <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2100      	movs	r1, #0
 800487e:	4618      	mov	r0, r3
 8004880:	f7fe f968 	bl	8002b54 <create_chain>
 8004884:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8004886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004888:	2b01      	cmp	r3, #1
 800488a:	d104      	bne.n	8004896 <f_lseek+0x28a>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	755a      	strb	r2, [r3, #21]
 8004892:	2302      	movs	r3, #2
 8004894:	e0bf      	b.n	8004a16 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8004896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800489c:	d104      	bne.n	80048a8 <f_lseek+0x29c>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2201      	movs	r2, #1
 80048a2:	755a      	strb	r2, [r3, #21]
 80048a4:	2301      	movs	r3, #1
 80048a6:	e0b6      	b.n	8004a16 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80048ac:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80048b2:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80048b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d05d      	beq.n	8004976 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 80048ba:	e03a      	b.n	8004932 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 80048bc:	683a      	ldr	r2, [r7, #0]
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	603b      	str	r3, [r7, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	699a      	ldr	r2, [r3, #24]
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	441a      	add	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	7d1b      	ldrb	r3, [r3, #20]
 80048d4:	f003 0302 	and.w	r3, r3, #2
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00b      	beq.n	80048f4 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80048e0:	4618      	mov	r0, r3
 80048e2:	f7fe f937 	bl	8002b54 <create_chain>
 80048e6:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80048e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d108      	bne.n	8004900 <f_lseek+0x2f4>
							ofs = 0; break;
 80048ee:	2300      	movs	r3, #0
 80048f0:	603b      	str	r3, [r7, #0]
 80048f2:	e022      	b.n	800493a <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80048f8:	4618      	mov	r0, r3
 80048fa:	f7fd ff32 	bl	8002762 <get_fat>
 80048fe:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8004900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004906:	d104      	bne.n	8004912 <f_lseek+0x306>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	755a      	strb	r2, [r3, #21]
 800490e:	2301      	movs	r3, #1
 8004910:	e081      	b.n	8004a16 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8004912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004914:	2b01      	cmp	r3, #1
 8004916:	d904      	bls.n	8004922 <f_lseek+0x316>
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	695b      	ldr	r3, [r3, #20]
 800491c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800491e:	429a      	cmp	r2, r3
 8004920:	d304      	bcc.n	800492c <f_lseek+0x320>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2202      	movs	r2, #2
 8004926:	755a      	strb	r2, [r3, #21]
 8004928:	2302      	movs	r3, #2
 800492a:	e074      	b.n	8004a16 <f_lseek+0x40a>
					fp->clust = clst;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004930:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8004932:	683a      	ldr	r2, [r7, #0]
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	429a      	cmp	r2, r3
 8004938:	d8c0      	bhi.n	80048bc <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	699a      	ldr	r2, [r3, #24]
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	441a      	add	r2, r3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800494c:	2b00      	cmp	r3, #0
 800494e:	d012      	beq.n	8004976 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004954:	4618      	mov	r0, r3
 8004956:	f7fd fee5 	bl	8002724 <clust2sect>
 800495a:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800495c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800495e:	2b00      	cmp	r3, #0
 8004960:	d104      	bne.n	800496c <f_lseek+0x360>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2202      	movs	r2, #2
 8004966:	755a      	strb	r2, [r3, #21]
 8004968:	2302      	movs	r3, #2
 800496a:	e054      	b.n	8004a16 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	0a5b      	lsrs	r3, r3, #9
 8004970:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004972:	4413      	add	r3, r2
 8004974:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	699a      	ldr	r2, [r3, #24]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	429a      	cmp	r2, r3
 8004980:	d90a      	bls.n	8004998 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	699a      	ldr	r2, [r3, #24]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	7d1b      	ldrb	r3, [r3, #20]
 800498e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004992:	b2da      	uxtb	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	699b      	ldr	r3, [r3, #24]
 800499c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d036      	beq.n	8004a12 <f_lseek+0x406>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a1b      	ldr	r3, [r3, #32]
 80049a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d031      	beq.n	8004a12 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	7d1b      	ldrb	r3, [r3, #20]
 80049b2:	b25b      	sxtb	r3, r3
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	da18      	bge.n	80049ea <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	7858      	ldrb	r0, [r3, #1]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6a1a      	ldr	r2, [r3, #32]
 80049c6:	2301      	movs	r3, #1
 80049c8:	f7fd fafe 	bl	8001fc8 <disk_write>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d004      	beq.n	80049dc <f_lseek+0x3d0>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2201      	movs	r2, #1
 80049d6:	755a      	strb	r2, [r3, #21]
 80049d8:	2301      	movs	r3, #1
 80049da:	e01c      	b.n	8004a16 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	7d1b      	ldrb	r3, [r3, #20]
 80049e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	7858      	ldrb	r0, [r3, #1]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80049f4:	2301      	movs	r3, #1
 80049f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049f8:	f7fd fac6 	bl	8001f88 <disk_read>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d004      	beq.n	8004a0c <f_lseek+0x400>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2201      	movs	r2, #1
 8004a06:	755a      	strb	r2, [r3, #21]
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e004      	b.n	8004a16 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a10:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8004a12:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3740      	adds	r7, #64	; 0x40
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8004a1e:	b580      	push	{r7, lr}
 8004a20:	b086      	sub	sp, #24
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
 8004a26:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <f_opendir+0x14>
 8004a2e:	2309      	movs	r3, #9
 8004a30:	e064      	b.n	8004afc <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8004a36:	f107 010c 	add.w	r1, r7, #12
 8004a3a:	463b      	mov	r3, r7
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7fe fdfe 	bl	8003640 <find_volume>
 8004a44:	4603      	mov	r3, r0
 8004a46:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8004a48:	7dfb      	ldrb	r3, [r7, #23]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d14f      	bne.n	8004aee <f_opendir+0xd0>
		obj->fs = fs;
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	4619      	mov	r1, r3
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f7fe fce5 	bl	8003428 <follow_path>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8004a62:	7dfb      	ldrb	r3, [r7, #23]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d13d      	bne.n	8004ae4 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8004a6e:	b25b      	sxtb	r3, r3
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	db12      	blt.n	8004a9a <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	799b      	ldrb	r3, [r3, #6]
 8004a78:	f003 0310 	and.w	r3, r3, #16
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00a      	beq.n	8004a96 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	4619      	mov	r1, r3
 8004a88:	4610      	mov	r0, r2
 8004a8a:	f7fe fab6 	bl	8002ffa <ld_clust>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	609a      	str	r2, [r3, #8]
 8004a94:	e001      	b.n	8004a9a <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8004a96:	2305      	movs	r3, #5
 8004a98:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8004a9a:	7dfb      	ldrb	r3, [r7, #23]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d121      	bne.n	8004ae4 <f_opendir+0xc6>
				obj->id = fs->id;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	88da      	ldrh	r2, [r3, #6]
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8004aa8:	2100      	movs	r1, #0
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7fe f91e 	bl	8002cec <dir_sdi>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8004ab4:	7dfb      	ldrb	r3, [r7, #23]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d114      	bne.n	8004ae4 <f_opendir+0xc6>
					if (obj->sclust) {
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00d      	beq.n	8004ade <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8004ac2:	2100      	movs	r1, #0
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f7fd fc5f 	bl	8002388 <inc_lock>
 8004aca:	4602      	mov	r2, r0
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	691b      	ldr	r3, [r3, #16]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d105      	bne.n	8004ae4 <f_opendir+0xc6>
 8004ad8:	2312      	movs	r3, #18
 8004ada:	75fb      	strb	r3, [r7, #23]
 8004adc:	e002      	b.n	8004ae4 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8004ae4:	7dfb      	ldrb	r3, [r7, #23]
 8004ae6:	2b04      	cmp	r3, #4
 8004ae8:	d101      	bne.n	8004aee <f_opendir+0xd0>
 8004aea:	2305      	movs	r3, #5
 8004aec:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8004aee:	7dfb      	ldrb	r3, [r7, #23]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d002      	beq.n	8004afa <f_opendir+0xdc>
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	2200      	movs	r2, #0
 8004af8:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8004afa:	7dfb      	ldrb	r3, [r7, #23]
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3718      	adds	r7, #24
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f107 0208 	add.w	r2, r7, #8
 8004b12:	4611      	mov	r1, r2
 8004b14:	4618      	mov	r0, r3
 8004b16:	f7fe ffdf 	bl	8003ad8 <validate>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8004b1e:	7bfb      	ldrb	r3, [r7, #15]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d110      	bne.n	8004b46 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	691b      	ldr	r3, [r3, #16]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d006      	beq.n	8004b3a <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	691b      	ldr	r3, [r3, #16]
 8004b30:	4618      	mov	r0, r3
 8004b32:	f7fd fcb7 	bl	80024a4 <dec_lock>
 8004b36:	4603      	mov	r3, r0
 8004b38:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8004b3a:	7bfb      	ldrb	r3, [r7, #15]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d102      	bne.n	8004b46 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8004b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3710      	adds	r7, #16
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}

08004b50 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f107 0208 	add.w	r2, r7, #8
 8004b60:	4611      	mov	r1, r2
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7fe ffb8 	bl	8003ad8 <validate>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8004b6c:	7bfb      	ldrb	r3, [r7, #15]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d126      	bne.n	8004bc0 <f_readdir+0x70>
		if (!fno) {
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d106      	bne.n	8004b86 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8004b78:	2100      	movs	r1, #0
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f7fe f8b6 	bl	8002cec <dir_sdi>
 8004b80:	4603      	mov	r3, r0
 8004b82:	73fb      	strb	r3, [r7, #15]
 8004b84:	e01c      	b.n	8004bc0 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8004b86:	2100      	movs	r1, #0
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f7fe fa75 	bl	8003078 <dir_read>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8004b92:	7bfb      	ldrb	r3, [r7, #15]
 8004b94:	2b04      	cmp	r3, #4
 8004b96:	d101      	bne.n	8004b9c <f_readdir+0x4c>
 8004b98:	2300      	movs	r3, #0
 8004b9a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8004b9c:	7bfb      	ldrb	r3, [r7, #15]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d10e      	bne.n	8004bc0 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8004ba2:	6839      	ldr	r1, [r7, #0]
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f7fe fb4b 	bl	8003240 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8004baa:	2100      	movs	r1, #0
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f7fe f918 	bl	8002de2 <dir_next>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8004bb6:	7bfb      	ldrb	r3, [r7, #15]
 8004bb8:	2b04      	cmp	r3, #4
 8004bba:	d101      	bne.n	8004bc0 <f_readdir+0x70>
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8004bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3710      	adds	r7, #16
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}

08004bca <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8004bca:	b580      	push	{r7, lr}
 8004bcc:	b092      	sub	sp, #72	; 0x48
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	60f8      	str	r0, [r7, #12]
 8004bd2:	60b9      	str	r1, [r7, #8]
 8004bd4:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8004bd6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8004bda:	f107 030c 	add.w	r3, r7, #12
 8004bde:	2200      	movs	r2, #0
 8004be0:	4618      	mov	r0, r3
 8004be2:	f7fe fd2d 	bl	8003640 <find_volume>
 8004be6:	4603      	mov	r3, r0
 8004be8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8004bec:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	f040 8099 	bne.w	8004d28 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8004bf6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8004bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bfe:	691a      	ldr	r2, [r3, #16]
 8004c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c02:	695b      	ldr	r3, [r3, #20]
 8004c04:	3b02      	subs	r3, #2
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d804      	bhi.n	8004c14 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8004c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0c:	691a      	ldr	r2, [r3, #16]
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	601a      	str	r2, [r3, #0]
 8004c12:	e089      	b.n	8004d28 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8004c14:	2300      	movs	r3, #0
 8004c16:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8004c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c1a:	781b      	ldrb	r3, [r3, #0]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d128      	bne.n	8004c72 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8004c20:	2302      	movs	r3, #2
 8004c22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c26:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8004c28:	f107 0314 	add.w	r3, r7, #20
 8004c2c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f7fd fd97 	bl	8002762 <get_fat>
 8004c34:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8004c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c3c:	d103      	bne.n	8004c46 <f_getfree+0x7c>
 8004c3e:	2301      	movs	r3, #1
 8004c40:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8004c44:	e063      	b.n	8004d0e <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8004c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d103      	bne.n	8004c54 <f_getfree+0x8a>
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8004c52:	e05c      	b.n	8004d0e <f_getfree+0x144>
					if (stat == 0) nfree++;
 8004c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d102      	bne.n	8004c60 <f_getfree+0x96>
 8004c5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8004c60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c62:	3301      	adds	r3, #1
 8004c64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c68:	695b      	ldr	r3, [r3, #20]
 8004c6a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d3db      	bcc.n	8004c28 <f_getfree+0x5e>
 8004c70:	e04d      	b.n	8004d0e <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8004c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c7a:	6a1b      	ldr	r3, [r3, #32]
 8004c7c:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	637b      	str	r3, [r7, #52]	; 0x34
 8004c82:	2300      	movs	r3, #0
 8004c84:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 8004c86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d113      	bne.n	8004cb4 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8004c8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c90:	1c5a      	adds	r2, r3, #1
 8004c92:	63ba      	str	r2, [r7, #56]	; 0x38
 8004c94:	4619      	mov	r1, r3
 8004c96:	f7fd fca9 	bl	80025ec <move_window>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 8004ca0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d131      	bne.n	8004d0c <f_getfree+0x142>
							p = fs->win;
 8004ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004caa:	3330      	adds	r3, #48	; 0x30
 8004cac:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 8004cae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cb2:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8004cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cb6:	781b      	ldrb	r3, [r3, #0]
 8004cb8:	2b02      	cmp	r3, #2
 8004cba:	d10f      	bne.n	8004cdc <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8004cbc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004cbe:	f7fd f9e5 	bl	800208c <ld_word>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d102      	bne.n	8004cce <f_getfree+0x104>
 8004cc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cca:	3301      	adds	r3, #1
 8004ccc:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 8004cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cd0:	3302      	adds	r3, #2
 8004cd2:	633b      	str	r3, [r7, #48]	; 0x30
 8004cd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cd6:	3b02      	subs	r3, #2
 8004cd8:	637b      	str	r3, [r7, #52]	; 0x34
 8004cda:	e010      	b.n	8004cfe <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8004cdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004cde:	f7fd f9ed 	bl	80020bc <ld_dword>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d102      	bne.n	8004cf2 <f_getfree+0x128>
 8004cec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cee:	3301      	adds	r3, #1
 8004cf0:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 8004cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf4:	3304      	adds	r3, #4
 8004cf6:	633b      	str	r3, [r7, #48]	; 0x30
 8004cf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cfa:	3b04      	subs	r3, #4
 8004cfc:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 8004cfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d00:	3b01      	subs	r3, #1
 8004d02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d1bd      	bne.n	8004c86 <f_getfree+0xbc>
 8004d0a:	e000      	b.n	8004d0e <f_getfree+0x144>
							if (res != FR_OK) break;
 8004d0c:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004d12:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8004d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d16:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004d18:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8004d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d1c:	791a      	ldrb	r2, [r3, #4]
 8004d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d20:	f042 0201 	orr.w	r2, r2, #1
 8004d24:	b2d2      	uxtb	r2, r2
 8004d26:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8004d28:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3748      	adds	r7, #72	; 0x48
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b087      	sub	sp, #28
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	4613      	mov	r3, r2
 8004d40:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8004d42:	2301      	movs	r3, #1
 8004d44:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8004d46:	2300      	movs	r3, #0
 8004d48:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8004d4a:	4b1f      	ldr	r3, [pc, #124]	; (8004dc8 <FATFS_LinkDriverEx+0x94>)
 8004d4c:	7a5b      	ldrb	r3, [r3, #9]
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d831      	bhi.n	8004db8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8004d54:	4b1c      	ldr	r3, [pc, #112]	; (8004dc8 <FATFS_LinkDriverEx+0x94>)
 8004d56:	7a5b      	ldrb	r3, [r3, #9]
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	4b1a      	ldr	r3, [pc, #104]	; (8004dc8 <FATFS_LinkDriverEx+0x94>)
 8004d5e:	2100      	movs	r1, #0
 8004d60:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8004d62:	4b19      	ldr	r3, [pc, #100]	; (8004dc8 <FATFS_LinkDriverEx+0x94>)
 8004d64:	7a5b      	ldrb	r3, [r3, #9]
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	4a17      	ldr	r2, [pc, #92]	; (8004dc8 <FATFS_LinkDriverEx+0x94>)
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	4413      	add	r3, r2
 8004d6e:	68fa      	ldr	r2, [r7, #12]
 8004d70:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8004d72:	4b15      	ldr	r3, [pc, #84]	; (8004dc8 <FATFS_LinkDriverEx+0x94>)
 8004d74:	7a5b      	ldrb	r3, [r3, #9]
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	461a      	mov	r2, r3
 8004d7a:	4b13      	ldr	r3, [pc, #76]	; (8004dc8 <FATFS_LinkDriverEx+0x94>)
 8004d7c:	4413      	add	r3, r2
 8004d7e:	79fa      	ldrb	r2, [r7, #7]
 8004d80:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8004d82:	4b11      	ldr	r3, [pc, #68]	; (8004dc8 <FATFS_LinkDriverEx+0x94>)
 8004d84:	7a5b      	ldrb	r3, [r3, #9]
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	1c5a      	adds	r2, r3, #1
 8004d8a:	b2d1      	uxtb	r1, r2
 8004d8c:	4a0e      	ldr	r2, [pc, #56]	; (8004dc8 <FATFS_LinkDriverEx+0x94>)
 8004d8e:	7251      	strb	r1, [r2, #9]
 8004d90:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8004d92:	7dbb      	ldrb	r3, [r7, #22]
 8004d94:	3330      	adds	r3, #48	; 0x30
 8004d96:	b2da      	uxtb	r2, r3
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	3301      	adds	r3, #1
 8004da0:	223a      	movs	r2, #58	; 0x3a
 8004da2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	3302      	adds	r3, #2
 8004da8:	222f      	movs	r2, #47	; 0x2f
 8004daa:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	3303      	adds	r3, #3
 8004db0:	2200      	movs	r2, #0
 8004db2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8004db4:	2300      	movs	r3, #0
 8004db6:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8004db8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	371c      	adds	r7, #28
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr
 8004dc6:	bf00      	nop
 8004dc8:	20000328 	.word	0x20000328

08004dcc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	6839      	ldr	r1, [r7, #0]
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f7ff ffaa 	bl	8004d34 <FATFS_LinkDriverEx>
 8004de0:	4603      	mov	r3, r0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3708      	adds	r7, #8
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
	...

08004dec <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
int __io_putchar(int ch)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  // How to print in the console in Lab2...
	HAL_UART_Transmit(&huart4, (uint8_t *)&ch, 1, 0xFFFF);
 8004df4:	1d39      	adds	r1, r7, #4
 8004df6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	4803      	ldr	r0, [pc, #12]	; (8004e0c <__io_putchar+0x20>)
 8004dfe:	f006 fc62 	bl	800b6c6 <HAL_UART_Transmit>
  return ch;
 8004e02:	687b      	ldr	r3, [r7, #4]
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3708      	adds	r7, #8
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}
 8004e0c:	200141c8 	.word	0x200141c8

08004e10 <exf_getfree>:

#include "fops.h"
#include "printf.h"
//#include "printf.h"
void exf_getfree(void)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
    FATFS *fs;
    DWORD fre_clust, fre_sect, tot_sect;

    if(f_getfree(USERPath, &fre_clust, &fs) == FR_OK)
 8004e16:	1d3a      	adds	r2, r7, #4
 8004e18:	463b      	mov	r3, r7
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	4813      	ldr	r0, [pc, #76]	; (8004e6c <exf_getfree+0x5c>)
 8004e1e:	f7ff fed4 	bl	8004bca <f_getfree>
 8004e22:	4603      	mov	r3, r0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d11c      	bne.n	8004e62 <exf_getfree+0x52>
    {
        tot_sect = (fs->n_fatent - 2) * fs->csize;		// 
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	695b      	ldr	r3, [r3, #20]
 8004e2c:	3b02      	subs	r3, #2
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	8952      	ldrh	r2, [r2, #10]
 8004e32:	fb02 f303 	mul.w	r3, r2, r3
 8004e36:	60fb      	str	r3, [r7, #12]
        fre_sect = fre_clust * fs->csize;				// 
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	895b      	ldrh	r3, [r3, #10]
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	fb03 f302 	mul.w	r3, r3, r2
 8004e44:	60bb      	str	r3, [r7, #8]

        tot_sect >>= 11;		// MB
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	0adb      	lsrs	r3, r3, #11
 8004e4a:	60fb      	str	r3, [r7, #12]
        fre_sect >>= 11;		// MB
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	0adb      	lsrs	r3, r3, #11
 8004e50:	60bb      	str	r3, [r7, #8]

        printf("# SD Card Total Size:%ldMB\r\n", tot_sect);
 8004e52:	68f9      	ldr	r1, [r7, #12]
 8004e54:	4806      	ldr	r0, [pc, #24]	; (8004e70 <exf_getfree+0x60>)
 8004e56:	f00a fa9f 	bl	800f398 <iprintf>
        printf("# SD Card Free  Size:%ldMB\r\n", fre_sect);
 8004e5a:	68b9      	ldr	r1, [r7, #8]
 8004e5c:	4805      	ldr	r0, [pc, #20]	; (8004e74 <exf_getfree+0x64>)
 8004e5e:	f00a fa9b 	bl	800f398 <iprintf>
    }
}
 8004e62:	bf00      	nop
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	2001427c 	.word	0x2001427c
 8004e70:	080130d8 	.word	0x080130d8
 8004e74:	080130f8 	.word	0x080130f8

08004e78 <exf_mount>:

void exf_mount(void)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	af00      	add	r7, sp, #0
    printf("# SD Card Mount %s!\r\n", f_mount(&USERFatFS, USERPath, 1) == FR_OK ? "Successfullly" : "Failed");
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	4908      	ldr	r1, [pc, #32]	; (8004ea0 <exf_mount+0x28>)
 8004e80:	4808      	ldr	r0, [pc, #32]	; (8004ea4 <exf_mount+0x2c>)
 8004e82:	f7fe fe5f 	bl	8003b44 <f_mount>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d101      	bne.n	8004e90 <exf_mount+0x18>
 8004e8c:	4b06      	ldr	r3, [pc, #24]	; (8004ea8 <exf_mount+0x30>)
 8004e8e:	e000      	b.n	8004e92 <exf_mount+0x1a>
 8004e90:	4b06      	ldr	r3, [pc, #24]	; (8004eac <exf_mount+0x34>)
 8004e92:	4619      	mov	r1, r3
 8004e94:	4806      	ldr	r0, [pc, #24]	; (8004eb0 <exf_mount+0x38>)
 8004e96:	f00a fa7f 	bl	800f398 <iprintf>
}
 8004e9a:	bf00      	nop
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	2001427c 	.word	0x2001427c
 8004ea4:	200144b4 	.word	0x200144b4
 8004ea8:	08013118 	.word	0x08013118
 8004eac:	08013128 	.word	0x08013128
 8004eb0:	08013130 	.word	0x08013130

08004eb4 <exf_open>:

uint8_t exf_open(const void* filename, BYTE mode)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b082      	sub	sp, #8
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	70fb      	strb	r3, [r7, #3]
    return f_open(&USERFile, filename, mode) == FR_OK ? 0 : 1;
 8004ec0:	78fb      	ldrb	r3, [r7, #3]
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	6879      	ldr	r1, [r7, #4]
 8004ec6:	4806      	ldr	r0, [pc, #24]	; (8004ee0 <exf_open+0x2c>)
 8004ec8:	f7fe fe82 	bl	8003bd0 <f_open>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	bf14      	ite	ne
 8004ed2:	2301      	movne	r3, #1
 8004ed4:	2300      	moveq	r3, #0
 8004ed6:	b2db      	uxtb	r3, r3
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3708      	adds	r7, #8
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	20014284 	.word	0x20014284

08004ee4 <exf_write>:

uint8_t exf_write(const void* filename, const void* buf, uint32_t len)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b086      	sub	sp, #24
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	607a      	str	r2, [r7, #4]
    uint32_t btw = 0;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	617b      	str	r3, [r7, #20]
    return f_write(&USERFile, buf, len, &btw) == FR_OK ? 0 : 1;
 8004ef4:	f107 0314 	add.w	r3, r7, #20
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	68b9      	ldr	r1, [r7, #8]
 8004efc:	4806      	ldr	r0, [pc, #24]	; (8004f18 <exf_write+0x34>)
 8004efe:	f7ff f966 	bl	80041ce <f_write>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	bf14      	ite	ne
 8004f08:	2301      	movne	r3, #1
 8004f0a:	2300      	moveq	r3, #0
 8004f0c:	b2db      	uxtb	r3, r3
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3718      	adds	r7, #24
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	20014284 	.word	0x20014284

08004f1c <exf_read>:

uint8_t exf_read(const void* filename, void* buf, uint32_t len)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b086      	sub	sp, #24
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	607a      	str	r2, [r7, #4]
    uint32_t btr = 0;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	617b      	str	r3, [r7, #20]
    return f_read(&USERFile, buf, len, &btr) == FR_OK ? 0 : 1;
 8004f2c:	f107 0314 	add.w	r3, r7, #20
 8004f30:	687a      	ldr	r2, [r7, #4]
 8004f32:	68b9      	ldr	r1, [r7, #8]
 8004f34:	4806      	ldr	r0, [pc, #24]	; (8004f50 <exf_read+0x34>)
 8004f36:	f7ff f80b 	bl	8003f50 <f_read>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	bf14      	ite	ne
 8004f40:	2301      	movne	r3, #1
 8004f42:	2300      	moveq	r3, #0
 8004f44:	b2db      	uxtb	r3, r3
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3718      	adds	r7, #24
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	20014284 	.word	0x20014284

08004f54 <exf_lseek>:

uint8_t exf_lseek(DWORD offset)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
    return f_lseek(&USERFile, offset) == FR_OK ? 0 : 1;
 8004f5c:	6879      	ldr	r1, [r7, #4]
 8004f5e:	4806      	ldr	r0, [pc, #24]	; (8004f78 <exf_lseek+0x24>)
 8004f60:	f7ff fb54 	bl	800460c <f_lseek>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	bf14      	ite	ne
 8004f6a:	2301      	movne	r3, #1
 8004f6c:	2300      	moveq	r3, #0
 8004f6e:	b2db      	uxtb	r3, r3
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3708      	adds	r7, #8
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}
 8004f78:	20014284 	.word	0x20014284

08004f7c <exf_close>:

void exf_close(void)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	af00      	add	r7, sp, #0
    f_close(&USERFile);
 8004f80:	4802      	ldr	r0, [pc, #8]	; (8004f8c <exf_close+0x10>)
 8004f82:	f7ff fb19 	bl	80045b8 <f_close>
}
 8004f86:	bf00      	nop
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	20014284 	.word	0x20014284

08004f90 <FATFS_RdWrTest>:

void FATFS_RdWrTest(void)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b088      	sub	sp, #32
 8004f94:	af00      	add	r7, sp, #0
    char* filename = "test.txt";
 8004f96:	4b26      	ldr	r3, [pc, #152]	; (8005030 <FATFS_RdWrTest+0xa0>)
 8004f98:	61fb      	str	r3, [r7, #28]
    uint8_t bufw[10] = "HelloWorld";
 8004f9a:	4a26      	ldr	r2, [pc, #152]	; (8005034 <FATFS_RdWrTest+0xa4>)
 8004f9c:	f107 0310 	add.w	r3, r7, #16
 8004fa0:	ca07      	ldmia	r2, {r0, r1, r2}
 8004fa2:	c303      	stmia	r3!, {r0, r1}
 8004fa4:	801a      	strh	r2, [r3, #0]
    uint8_t bufr[10];

    if(exf_open(filename, FA_OPEN_ALWAYS | FA_WRITE | FA_READ) != 0)
 8004fa6:	2113      	movs	r1, #19
 8004fa8:	69f8      	ldr	r0, [r7, #28]
 8004faa:	f7ff ff83 	bl	8004eb4 <exf_open>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d004      	beq.n	8004fbe <FATFS_RdWrTest+0x2e>
    {
        printf("##[Error]: open %s failed!\r\n", filename);
 8004fb4:	69f9      	ldr	r1, [r7, #28]
 8004fb6:	4820      	ldr	r0, [pc, #128]	; (8005038 <FATFS_RdWrTest+0xa8>)
 8004fb8:	f00a f9ee 	bl	800f398 <iprintf>
        return;
 8004fbc:	e034      	b.n	8005028 <FATFS_RdWrTest+0x98>
    }

    if(exf_write(filename, bufw, sizeof(bufw)) != 0)
 8004fbe:	f107 0310 	add.w	r3, r7, #16
 8004fc2:	220a      	movs	r2, #10
 8004fc4:	4619      	mov	r1, r3
 8004fc6:	69f8      	ldr	r0, [r7, #28]
 8004fc8:	f7ff ff8c 	bl	8004ee4 <exf_write>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d004      	beq.n	8004fdc <FATFS_RdWrTest+0x4c>
    {
        printf("##[Error]: write %s failed!\r\n", filename);
 8004fd2:	69f9      	ldr	r1, [r7, #28]
 8004fd4:	4819      	ldr	r0, [pc, #100]	; (800503c <FATFS_RdWrTest+0xac>)
 8004fd6:	f00a f9df 	bl	800f398 <iprintf>
        goto __exit;
 8004fda:	e022      	b.n	8005022 <FATFS_RdWrTest+0x92>
    }

    exf_lseek(0);
 8004fdc:	2000      	movs	r0, #0
 8004fde:	f7ff ffb9 	bl	8004f54 <exf_lseek>

    if(exf_read(filename, bufr, 10) != 0)
 8004fe2:	1d3b      	adds	r3, r7, #4
 8004fe4:	220a      	movs	r2, #10
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	69f8      	ldr	r0, [r7, #28]
 8004fea:	f7ff ff97 	bl	8004f1c <exf_read>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d004      	beq.n	8004ffe <FATFS_RdWrTest+0x6e>
    {
        printf("##[Error]: read %s failed!\r\n", filename);
 8004ff4:	69f9      	ldr	r1, [r7, #28]
 8004ff6:	4812      	ldr	r0, [pc, #72]	; (8005040 <FATFS_RdWrTest+0xb0>)
 8004ff8:	f00a f9ce 	bl	800f398 <iprintf>
        goto __exit;
 8004ffc:	e011      	b.n	8005022 <FATFS_RdWrTest+0x92>
    }

    printf("# FatFs Read & Write Test %s!\r\n", memcmp(bufr, bufw, sizeof(bufw)) == 0 ? "Successfully" : "Failed");
 8004ffe:	f107 0110 	add.w	r1, r7, #16
 8005002:	1d3b      	adds	r3, r7, #4
 8005004:	220a      	movs	r2, #10
 8005006:	4618      	mov	r0, r3
 8005008:	f009 fb28 	bl	800e65c <memcmp>
 800500c:	4603      	mov	r3, r0
 800500e:	2b00      	cmp	r3, #0
 8005010:	d101      	bne.n	8005016 <FATFS_RdWrTest+0x86>
 8005012:	4b0c      	ldr	r3, [pc, #48]	; (8005044 <FATFS_RdWrTest+0xb4>)
 8005014:	e000      	b.n	8005018 <FATFS_RdWrTest+0x88>
 8005016:	4b0c      	ldr	r3, [pc, #48]	; (8005048 <FATFS_RdWrTest+0xb8>)
 8005018:	4619      	mov	r1, r3
 800501a:	480c      	ldr	r0, [pc, #48]	; (800504c <FATFS_RdWrTest+0xbc>)
 800501c:	f00a f9bc 	bl	800f398 <iprintf>

    goto __exit;
 8005020:	bf00      	nop

__exit:
    exf_close();
 8005022:	f7ff ffab 	bl	8004f7c <exf_close>
    return;
 8005026:	bf00      	nop
}
 8005028:	3720      	adds	r7, #32
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	08013148 	.word	0x08013148
 8005034:	080131e4 	.word	0x080131e4
 8005038:	08013154 	.word	0x08013154
 800503c:	08013174 	.word	0x08013174
 8005040:	08013194 	.word	0x08013194
 8005044:	080131b4 	.word	0x080131b4
 8005048:	08013128 	.word	0x08013128
 800504c:	080131c4 	.word	0x080131c4

08005050 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint64_t CardSize = 0;
 8005056:	f04f 0200 	mov.w	r2, #0
 800505a:	f04f 0300 	mov.w	r3, #0
 800505e:	e9c7 2300 	strd	r2, r3, [r7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005062:	f001 fc17 	bl	8006894 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005066:	f000 f85d 	bl	8005124 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800506a:	f000 f9b9 	bl	80053e0 <MX_GPIO_Init>
  MX_DMA_Init();
 800506e:	f000 f997 	bl	80053a0 <MX_DMA_Init>
  MX_SPI1_Init();
 8005072:	f000 f935 	bl	80052e0 <MX_SPI1_Init>
  MX_I2C1_Init();
 8005076:	f000 f8d7 	bl	8005228 <MX_I2C1_Init>
  MX_I2S3_Init();
 800507a:	f000 f903 	bl	8005284 <MX_I2S3_Init>
  MX_USART2_UART_Init();
 800507e:	f000 f965 	bl	800534c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	CardSize = SD_GetSectorCount();
 8005082:	f000 fc64 	bl	800594e <SD_GetSectorCount>
 8005086:	4603      	mov	r3, r0
 8005088:	461a      	mov	r2, r3
 800508a:	f04f 0300 	mov.w	r3, #0
 800508e:	e9c7 2300 	strd	r2, r3, [r7]

	CardSize = CardSize * SD_SECTOR_SIZE / 1024 / 1024;
 8005092:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005096:	f04f 0200 	mov.w	r2, #0
 800509a:	f04f 0300 	mov.w	r3, #0
 800509e:	024b      	lsls	r3, r1, #9
 80050a0:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 80050a4:	0242      	lsls	r2, r0, #9
 80050a6:	f04f 0000 	mov.w	r0, #0
 80050aa:	f04f 0100 	mov.w	r1, #0
 80050ae:	0d10      	lsrs	r0, r2, #20
 80050b0:	ea40 3003 	orr.w	r0, r0, r3, lsl #12
 80050b4:	0d19      	lsrs	r1, r3, #20
 80050b6:	e9c7 0100 	strd	r0, r1, [r7]

	printf("# SD Card Type:0x%02X\r\n", SD_Type);
 80050ba:	4b14      	ldr	r3, [pc, #80]	; (800510c <main+0xbc>)
 80050bc:	781b      	ldrb	r3, [r3, #0]
 80050be:	4619      	mov	r1, r3
 80050c0:	4813      	ldr	r0, [pc, #76]	; (8005110 <main+0xc0>)
 80050c2:	f00a f969 	bl	800f398 <iprintf>
	printf("# SD Card Size:%luMB\r\n", (uint32_t) CardSize);
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	4619      	mov	r1, r3
 80050ca:	4812      	ldr	r0, [pc, #72]	; (8005114 <main+0xc4>)
 80050cc:	f00a f964 	bl	800f398 <iprintf>
	HAL_Delay(1000);
 80050d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80050d4:	f001 fc20 	bl	8006918 <HAL_Delay>



	printf(
 80050d8:	480f      	ldr	r0, [pc, #60]	; (8005118 <main+0xc8>)
 80050da:	f00a f9e3 	bl	800f4a4 <puts>
			"\r\n\r\n####################### HAL Libary SD Card SPI FATFS Demo ################################\r\n");
	MX_FATFS_Init();
 80050de:	f7fc ffb1 	bl	8002044 <MX_FATFS_Init>
	exf_mount();
 80050e2:	f7ff fec9 	bl	8004e78 <exf_mount>
	exf_getfree();
 80050e6:	f7ff fe93 	bl	8004e10 <exf_getfree>
	FATFS_RdWrTest();
 80050ea:	f7ff ff51 	bl	8004f90 <FATFS_RdWrTest>

	xTaskCreate(Task3, "task3", 500, NULL, 1, NULL);
 80050ee:	2300      	movs	r3, #0
 80050f0:	9301      	str	r3, [sp, #4]
 80050f2:	2301      	movs	r3, #1
 80050f4:	9300      	str	r3, [sp, #0]
 80050f6:	2300      	movs	r3, #0
 80050f8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80050fc:	4907      	ldr	r1, [pc, #28]	; (800511c <main+0xcc>)
 80050fe:	4808      	ldr	r0, [pc, #32]	; (8005120 <main+0xd0>)
 8005100:	f007 fece 	bl	800cea0 <xTaskCreate>
//	xSemaphore = xSemaphoreCreateBinary();
//	xSemaphoreGive(xSemaphore);      // it must give a xSemaphorefirst to let a task run first
//	xTaskCreate(Task1, "task1", 500, NULL, 1, NULL);
//	xTaskCreate(Task2, "task2", 500, NULL, 1, NULL);

	vTaskStartScheduler();
 8005104:	f008 f80a 	bl	800d11c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {
 8005108:	e7fe      	b.n	8005108 <main+0xb8>
 800510a:	bf00      	nop
 800510c:	20000334 	.word	0x20000334
 8005110:	0801322c 	.word	0x0801322c
 8005114:	08013244 	.word	0x08013244
 8005118:	0801325c 	.word	0x0801325c
 800511c:	080132bc 	.word	0x080132bc
 8005120:	08005535 	.word	0x08005535

08005124 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b098      	sub	sp, #96	; 0x60
 8005128:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800512a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800512e:	2230      	movs	r2, #48	; 0x30
 8005130:	2100      	movs	r1, #0
 8005132:	4618      	mov	r0, r3
 8005134:	f009 faae 	bl	800e694 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005138:	f107 031c 	add.w	r3, r7, #28
 800513c:	2200      	movs	r2, #0
 800513e:	601a      	str	r2, [r3, #0]
 8005140:	605a      	str	r2, [r3, #4]
 8005142:	609a      	str	r2, [r3, #8]
 8005144:	60da      	str	r2, [r3, #12]
 8005146:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005148:	f107 030c 	add.w	r3, r7, #12
 800514c:	2200      	movs	r2, #0
 800514e:	601a      	str	r2, [r3, #0]
 8005150:	605a      	str	r2, [r3, #4]
 8005152:	609a      	str	r2, [r3, #8]
 8005154:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005156:	2300      	movs	r3, #0
 8005158:	60bb      	str	r3, [r7, #8]
 800515a:	4b31      	ldr	r3, [pc, #196]	; (8005220 <SystemClock_Config+0xfc>)
 800515c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800515e:	4a30      	ldr	r2, [pc, #192]	; (8005220 <SystemClock_Config+0xfc>)
 8005160:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005164:	6413      	str	r3, [r2, #64]	; 0x40
 8005166:	4b2e      	ldr	r3, [pc, #184]	; (8005220 <SystemClock_Config+0xfc>)
 8005168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800516e:	60bb      	str	r3, [r7, #8]
 8005170:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005172:	2300      	movs	r3, #0
 8005174:	607b      	str	r3, [r7, #4]
 8005176:	4b2b      	ldr	r3, [pc, #172]	; (8005224 <SystemClock_Config+0x100>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a2a      	ldr	r2, [pc, #168]	; (8005224 <SystemClock_Config+0x100>)
 800517c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005180:	6013      	str	r3, [r2, #0]
 8005182:	4b28      	ldr	r3, [pc, #160]	; (8005224 <SystemClock_Config+0x100>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800518a:	607b      	str	r3, [r7, #4]
 800518c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800518e:	2301      	movs	r3, #1
 8005190:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005192:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005196:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005198:	2302      	movs	r3, #2
 800519a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800519c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80051a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80051a2:	2308      	movs	r3, #8
 80051a4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 80051a6:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80051aa:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80051ac:	2302      	movs	r3, #2
 80051ae:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80051b0:	2304      	movs	r3, #4
 80051b2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80051b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051b8:	4618      	mov	r0, r3
 80051ba:	f004 fc73 	bl	8009aa4 <HAL_RCC_OscConfig>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d001      	beq.n	80051c8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80051c4:	f000 fa28 	bl	8005618 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80051c8:	230f      	movs	r3, #15
 80051ca:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80051cc:	2302      	movs	r3, #2
 80051ce:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80051d0:	2300      	movs	r3, #0
 80051d2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80051d4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80051d8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80051da:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80051de:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80051e0:	f107 031c 	add.w	r3, r7, #28
 80051e4:	2105      	movs	r1, #5
 80051e6:	4618      	mov	r0, r3
 80051e8:	f004 fecc 	bl	8009f84 <HAL_RCC_ClockConfig>
 80051ec:	4603      	mov	r3, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d001      	beq.n	80051f6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80051f2:	f000 fa11 	bl	8005618 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80051f6:	2301      	movs	r3, #1
 80051f8:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 271;
 80051fa:	f240 130f 	movw	r3, #271	; 0x10f
 80051fe:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 6;
 8005200:	2306      	movs	r3, #6
 8005202:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005204:	f107 030c 	add.w	r3, r7, #12
 8005208:	4618      	mov	r0, r3
 800520a:	f005 f8e9 	bl	800a3e0 <HAL_RCCEx_PeriphCLKConfig>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d001      	beq.n	8005218 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8005214:	f000 fa00 	bl	8005618 <Error_Handler>
  }
}
 8005218:	bf00      	nop
 800521a:	3760      	adds	r7, #96	; 0x60
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}
 8005220:	40023800 	.word	0x40023800
 8005224:	40007000 	.word	0x40007000

08005228 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800522c:	4b12      	ldr	r3, [pc, #72]	; (8005278 <MX_I2C1_Init+0x50>)
 800522e:	4a13      	ldr	r2, [pc, #76]	; (800527c <MX_I2C1_Init+0x54>)
 8005230:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8005232:	4b11      	ldr	r3, [pc, #68]	; (8005278 <MX_I2C1_Init+0x50>)
 8005234:	4a12      	ldr	r2, [pc, #72]	; (8005280 <MX_I2C1_Init+0x58>)
 8005236:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005238:	4b0f      	ldr	r3, [pc, #60]	; (8005278 <MX_I2C1_Init+0x50>)
 800523a:	2200      	movs	r2, #0
 800523c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800523e:	4b0e      	ldr	r3, [pc, #56]	; (8005278 <MX_I2C1_Init+0x50>)
 8005240:	2200      	movs	r2, #0
 8005242:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005244:	4b0c      	ldr	r3, [pc, #48]	; (8005278 <MX_I2C1_Init+0x50>)
 8005246:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800524a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800524c:	4b0a      	ldr	r3, [pc, #40]	; (8005278 <MX_I2C1_Init+0x50>)
 800524e:	2200      	movs	r2, #0
 8005250:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005252:	4b09      	ldr	r3, [pc, #36]	; (8005278 <MX_I2C1_Init+0x50>)
 8005254:	2200      	movs	r2, #0
 8005256:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005258:	4b07      	ldr	r3, [pc, #28]	; (8005278 <MX_I2C1_Init+0x50>)
 800525a:	2200      	movs	r2, #0
 800525c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800525e:	4b06      	ldr	r3, [pc, #24]	; (8005278 <MX_I2C1_Init+0x50>)
 8005260:	2200      	movs	r2, #0
 8005262:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005264:	4804      	ldr	r0, [pc, #16]	; (8005278 <MX_I2C1_Init+0x50>)
 8005266:	f002 fb7f 	bl	8007968 <HAL_I2C_Init>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d001      	beq.n	8005274 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005270:	f000 f9d2 	bl	8005618 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005274:	bf00      	nop
 8005276:	bd80      	pop	{r7, pc}
 8005278:	200146e4 	.word	0x200146e4
 800527c:	40005400 	.word	0x40005400
 8005280:	000186a0 	.word	0x000186a0

08005284 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8005288:	4b13      	ldr	r3, [pc, #76]	; (80052d8 <MX_I2S3_Init+0x54>)
 800528a:	4a14      	ldr	r2, [pc, #80]	; (80052dc <MX_I2S3_Init+0x58>)
 800528c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800528e:	4b12      	ldr	r3, [pc, #72]	; (80052d8 <MX_I2S3_Init+0x54>)
 8005290:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005294:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8005296:	4b10      	ldr	r3, [pc, #64]	; (80052d8 <MX_I2S3_Init+0x54>)
 8005298:	2200      	movs	r2, #0
 800529a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800529c:	4b0e      	ldr	r3, [pc, #56]	; (80052d8 <MX_I2S3_Init+0x54>)
 800529e:	2200      	movs	r2, #0
 80052a0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80052a2:	4b0d      	ldr	r3, [pc, #52]	; (80052d8 <MX_I2S3_Init+0x54>)
 80052a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052a8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 80052aa:	4b0b      	ldr	r3, [pc, #44]	; (80052d8 <MX_I2S3_Init+0x54>)
 80052ac:	f64a 4244 	movw	r2, #44100	; 0xac44
 80052b0:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80052b2:	4b09      	ldr	r3, [pc, #36]	; (80052d8 <MX_I2S3_Init+0x54>)
 80052b4:	2200      	movs	r2, #0
 80052b6:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80052b8:	4b07      	ldr	r3, [pc, #28]	; (80052d8 <MX_I2S3_Init+0x54>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80052be:	4b06      	ldr	r3, [pc, #24]	; (80052d8 <MX_I2S3_Init+0x54>)
 80052c0:	2200      	movs	r2, #0
 80052c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80052c4:	4804      	ldr	r0, [pc, #16]	; (80052d8 <MX_I2S3_Init+0x54>)
 80052c6:	f003 fb4d 	bl	8008964 <HAL_I2S_Init>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 80052d0:	f000 f9a2 	bl	8005618 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80052d4:	bf00      	nop
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	200147dc 	.word	0x200147dc
 80052dc:	40003c00 	.word	0x40003c00

080052e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80052e4:	4b17      	ldr	r3, [pc, #92]	; (8005344 <MX_SPI1_Init+0x64>)
 80052e6:	4a18      	ldr	r2, [pc, #96]	; (8005348 <MX_SPI1_Init+0x68>)
 80052e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80052ea:	4b16      	ldr	r3, [pc, #88]	; (8005344 <MX_SPI1_Init+0x64>)
 80052ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80052f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80052f2:	4b14      	ldr	r3, [pc, #80]	; (8005344 <MX_SPI1_Init+0x64>)
 80052f4:	2200      	movs	r2, #0
 80052f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80052f8:	4b12      	ldr	r3, [pc, #72]	; (8005344 <MX_SPI1_Init+0x64>)
 80052fa:	2200      	movs	r2, #0
 80052fc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80052fe:	4b11      	ldr	r3, [pc, #68]	; (8005344 <MX_SPI1_Init+0x64>)
 8005300:	2200      	movs	r2, #0
 8005302:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005304:	4b0f      	ldr	r3, [pc, #60]	; (8005344 <MX_SPI1_Init+0x64>)
 8005306:	2200      	movs	r2, #0
 8005308:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800530a:	4b0e      	ldr	r3, [pc, #56]	; (8005344 <MX_SPI1_Init+0x64>)
 800530c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005310:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005312:	4b0c      	ldr	r3, [pc, #48]	; (8005344 <MX_SPI1_Init+0x64>)
 8005314:	2200      	movs	r2, #0
 8005316:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005318:	4b0a      	ldr	r3, [pc, #40]	; (8005344 <MX_SPI1_Init+0x64>)
 800531a:	2200      	movs	r2, #0
 800531c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800531e:	4b09      	ldr	r3, [pc, #36]	; (8005344 <MX_SPI1_Init+0x64>)
 8005320:	2200      	movs	r2, #0
 8005322:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005324:	4b07      	ldr	r3, [pc, #28]	; (8005344 <MX_SPI1_Init+0x64>)
 8005326:	2200      	movs	r2, #0
 8005328:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800532a:	4b06      	ldr	r3, [pc, #24]	; (8005344 <MX_SPI1_Init+0x64>)
 800532c:	220a      	movs	r2, #10
 800532e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005330:	4804      	ldr	r0, [pc, #16]	; (8005344 <MX_SPI1_Init+0x64>)
 8005332:	f005 f9c1 	bl	800a6b8 <HAL_SPI_Init>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d001      	beq.n	8005340 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800533c:	f000 f96c 	bl	8005618 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005340:	bf00      	nop
 8005342:	bd80      	pop	{r7, pc}
 8005344:	2001420c 	.word	0x2001420c
 8005348:	40013000 	.word	0x40013000

0800534c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005350:	4b11      	ldr	r3, [pc, #68]	; (8005398 <MX_USART2_UART_Init+0x4c>)
 8005352:	4a12      	ldr	r2, [pc, #72]	; (800539c <MX_USART2_UART_Init+0x50>)
 8005354:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005356:	4b10      	ldr	r3, [pc, #64]	; (8005398 <MX_USART2_UART_Init+0x4c>)
 8005358:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800535c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800535e:	4b0e      	ldr	r3, [pc, #56]	; (8005398 <MX_USART2_UART_Init+0x4c>)
 8005360:	2200      	movs	r2, #0
 8005362:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005364:	4b0c      	ldr	r3, [pc, #48]	; (8005398 <MX_USART2_UART_Init+0x4c>)
 8005366:	2200      	movs	r2, #0
 8005368:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800536a:	4b0b      	ldr	r3, [pc, #44]	; (8005398 <MX_USART2_UART_Init+0x4c>)
 800536c:	2200      	movs	r2, #0
 800536e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005370:	4b09      	ldr	r3, [pc, #36]	; (8005398 <MX_USART2_UART_Init+0x4c>)
 8005372:	220c      	movs	r2, #12
 8005374:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005376:	4b08      	ldr	r3, [pc, #32]	; (8005398 <MX_USART2_UART_Init+0x4c>)
 8005378:	2200      	movs	r2, #0
 800537a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800537c:	4b06      	ldr	r3, [pc, #24]	; (8005398 <MX_USART2_UART_Init+0x4c>)
 800537e:	2200      	movs	r2, #0
 8005380:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005382:	4805      	ldr	r0, [pc, #20]	; (8005398 <MX_USART2_UART_Init+0x4c>)
 8005384:	f006 f952 	bl	800b62c <HAL_UART_Init>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d001      	beq.n	8005392 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800538e:	f000 f943 	bl	8005618 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005392:	bf00      	nop
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	2001479c 	.word	0x2001479c
 800539c:	40004400 	.word	0x40004400

080053a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80053a6:	2300      	movs	r3, #0
 80053a8:	607b      	str	r3, [r7, #4]
 80053aa:	4b0c      	ldr	r3, [pc, #48]	; (80053dc <MX_DMA_Init+0x3c>)
 80053ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ae:	4a0b      	ldr	r2, [pc, #44]	; (80053dc <MX_DMA_Init+0x3c>)
 80053b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80053b4:	6313      	str	r3, [r2, #48]	; 0x30
 80053b6:	4b09      	ldr	r3, [pc, #36]	; (80053dc <MX_DMA_Init+0x3c>)
 80053b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053be:	607b      	str	r3, [r7, #4]
 80053c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80053c2:	2200      	movs	r2, #0
 80053c4:	2100      	movs	r1, #0
 80053c6:	2010      	movs	r0, #16
 80053c8:	f001 fb82 	bl	8006ad0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80053cc:	2010      	movs	r0, #16
 80053ce:	f001 fb9b 	bl	8006b08 <HAL_NVIC_EnableIRQ>

}
 80053d2:	bf00      	nop
 80053d4:	3708      	adds	r7, #8
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	40023800 	.word	0x40023800

080053e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b08c      	sub	sp, #48	; 0x30
 80053e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053e6:	f107 031c 	add.w	r3, r7, #28
 80053ea:	2200      	movs	r2, #0
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	605a      	str	r2, [r3, #4]
 80053f0:	609a      	str	r2, [r3, #8]
 80053f2:	60da      	str	r2, [r3, #12]
 80053f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80053f6:	2300      	movs	r3, #0
 80053f8:	61bb      	str	r3, [r7, #24]
 80053fa:	4b49      	ldr	r3, [pc, #292]	; (8005520 <MX_GPIO_Init+0x140>)
 80053fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053fe:	4a48      	ldr	r2, [pc, #288]	; (8005520 <MX_GPIO_Init+0x140>)
 8005400:	f043 0310 	orr.w	r3, r3, #16
 8005404:	6313      	str	r3, [r2, #48]	; 0x30
 8005406:	4b46      	ldr	r3, [pc, #280]	; (8005520 <MX_GPIO_Init+0x140>)
 8005408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800540a:	f003 0310 	and.w	r3, r3, #16
 800540e:	61bb      	str	r3, [r7, #24]
 8005410:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005412:	2300      	movs	r3, #0
 8005414:	617b      	str	r3, [r7, #20]
 8005416:	4b42      	ldr	r3, [pc, #264]	; (8005520 <MX_GPIO_Init+0x140>)
 8005418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800541a:	4a41      	ldr	r2, [pc, #260]	; (8005520 <MX_GPIO_Init+0x140>)
 800541c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005420:	6313      	str	r3, [r2, #48]	; 0x30
 8005422:	4b3f      	ldr	r3, [pc, #252]	; (8005520 <MX_GPIO_Init+0x140>)
 8005424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005426:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800542a:	617b      	str	r3, [r7, #20]
 800542c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800542e:	2300      	movs	r3, #0
 8005430:	613b      	str	r3, [r7, #16]
 8005432:	4b3b      	ldr	r3, [pc, #236]	; (8005520 <MX_GPIO_Init+0x140>)
 8005434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005436:	4a3a      	ldr	r2, [pc, #232]	; (8005520 <MX_GPIO_Init+0x140>)
 8005438:	f043 0301 	orr.w	r3, r3, #1
 800543c:	6313      	str	r3, [r2, #48]	; 0x30
 800543e:	4b38      	ldr	r3, [pc, #224]	; (8005520 <MX_GPIO_Init+0x140>)
 8005440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	613b      	str	r3, [r7, #16]
 8005448:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800544a:	2300      	movs	r3, #0
 800544c:	60fb      	str	r3, [r7, #12]
 800544e:	4b34      	ldr	r3, [pc, #208]	; (8005520 <MX_GPIO_Init+0x140>)
 8005450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005452:	4a33      	ldr	r2, [pc, #204]	; (8005520 <MX_GPIO_Init+0x140>)
 8005454:	f043 0308 	orr.w	r3, r3, #8
 8005458:	6313      	str	r3, [r2, #48]	; 0x30
 800545a:	4b31      	ldr	r3, [pc, #196]	; (8005520 <MX_GPIO_Init+0x140>)
 800545c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800545e:	f003 0308 	and.w	r3, r3, #8
 8005462:	60fb      	str	r3, [r7, #12]
 8005464:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005466:	2300      	movs	r3, #0
 8005468:	60bb      	str	r3, [r7, #8]
 800546a:	4b2d      	ldr	r3, [pc, #180]	; (8005520 <MX_GPIO_Init+0x140>)
 800546c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800546e:	4a2c      	ldr	r2, [pc, #176]	; (8005520 <MX_GPIO_Init+0x140>)
 8005470:	f043 0304 	orr.w	r3, r3, #4
 8005474:	6313      	str	r3, [r2, #48]	; 0x30
 8005476:	4b2a      	ldr	r3, [pc, #168]	; (8005520 <MX_GPIO_Init+0x140>)
 8005478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800547a:	f003 0304 	and.w	r3, r3, #4
 800547e:	60bb      	str	r3, [r7, #8]
 8005480:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005482:	2300      	movs	r3, #0
 8005484:	607b      	str	r3, [r7, #4]
 8005486:	4b26      	ldr	r3, [pc, #152]	; (8005520 <MX_GPIO_Init+0x140>)
 8005488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800548a:	4a25      	ldr	r2, [pc, #148]	; (8005520 <MX_GPIO_Init+0x140>)
 800548c:	f043 0302 	orr.w	r3, r3, #2
 8005490:	6313      	str	r3, [r2, #48]	; 0x30
 8005492:	4b23      	ldr	r3, [pc, #140]	; (8005520 <MX_GPIO_Init+0x140>)
 8005494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005496:	f003 0302 	and.w	r3, r3, #2
 800549a:	607b      	str	r3, [r7, #4]
 800549c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 800549e:	2200      	movs	r2, #0
 80054a0:	2110      	movs	r1, #16
 80054a2:	4820      	ldr	r0, [pc, #128]	; (8005524 <MX_GPIO_Init+0x144>)
 80054a4:	f002 fa14 	bl	80078d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80054a8:	2200      	movs	r2, #0
 80054aa:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 80054ae:	481e      	ldr	r0, [pc, #120]	; (8005528 <MX_GPIO_Init+0x148>)
 80054b0:	f002 fa0e 	bl	80078d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80054b4:	2310      	movs	r3, #16
 80054b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80054b8:	2301      	movs	r3, #1
 80054ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054bc:	2300      	movs	r3, #0
 80054be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054c0:	2300      	movs	r3, #0
 80054c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80054c4:	f107 031c 	add.w	r3, r7, #28
 80054c8:	4619      	mov	r1, r3
 80054ca:	4816      	ldr	r0, [pc, #88]	; (8005524 <MX_GPIO_Init+0x144>)
 80054cc:	f001 ff68 	bl	80073a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80054d0:	2301      	movs	r3, #1
 80054d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80054d4:	4b15      	ldr	r3, [pc, #84]	; (800552c <MX_GPIO_Init+0x14c>)
 80054d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054d8:	2300      	movs	r3, #0
 80054da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054dc:	f107 031c 	add.w	r3, r7, #28
 80054e0:	4619      	mov	r1, r3
 80054e2:	4813      	ldr	r0, [pc, #76]	; (8005530 <MX_GPIO_Init+0x150>)
 80054e4:	f001 ff5c 	bl	80073a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80054e8:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80054ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80054ee:	2301      	movs	r3, #1
 80054f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054f2:	2300      	movs	r3, #0
 80054f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054f6:	2300      	movs	r3, #0
 80054f8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80054fa:	f107 031c 	add.w	r3, r7, #28
 80054fe:	4619      	mov	r1, r3
 8005500:	4809      	ldr	r0, [pc, #36]	; (8005528 <MX_GPIO_Init+0x148>)
 8005502:	f001 ff4d 	bl	80073a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 8005506:	2200      	movs	r2, #0
 8005508:	210f      	movs	r1, #15
 800550a:	2006      	movs	r0, #6
 800550c:	f001 fae0 	bl	8006ad0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8005510:	2006      	movs	r0, #6
 8005512:	f001 faf9 	bl	8006b08 <HAL_NVIC_EnableIRQ>

}
 8005516:	bf00      	nop
 8005518:	3730      	adds	r7, #48	; 0x30
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	40023800 	.word	0x40023800
 8005524:	40021000 	.word	0x40021000
 8005528:	40020c00 	.word	0x40020c00
 800552c:	10110000 	.word	0x10110000
 8005530:	40020000 	.word	0x40020000

08005534 <Task3>:
		}
		vTaskDelay(1);
	}
}

void Task3(void *pvParameters) {
 8005534:	b580      	push	{r7, lr}
 8005536:	b084      	sub	sp, #16
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
	for (;;) {
		int isFinished = 0;
 800553c:	2300      	movs	r3, #0
 800553e:	60fb      	str	r3, [r7, #12]
		AUDIO_PLAYER_Start(0);
 8005540:	2000      	movs	r0, #0
 8005542:	f000 ffd7 	bl	80064f4 <AUDIO_PLAYER_Start>

		while(!isFinished){
 8005546:	e008      	b.n	800555a <Task3+0x26>
			AUDIO_PLAYER_Process(pdTRUE);
 8005548:	2001      	movs	r0, #1
 800554a:	f001 f833 	bl	80065b4 <AUDIO_PLAYER_Process>

			if(AudioState == AUDIO_STATE_STOP){
 800554e:	4b05      	ldr	r3, [pc, #20]	; (8005564 <Task3+0x30>)
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	2b09      	cmp	r3, #9
 8005554:	d101      	bne.n	800555a <Task3+0x26>
				isFinished = 1;
 8005556:	2301      	movs	r3, #1
 8005558:	60fb      	str	r3, [r7, #12]
		while(!isFinished){
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d0f3      	beq.n	8005548 <Task3+0x14>
	for (;;) {
 8005560:	e7ec      	b.n	800553c <Task3+0x8>
 8005562:	bf00      	nop
 8005564:	20014864 	.word	0x20014864

08005568 <HAL_GPIO_EXTI_Callback>:
	}

}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	4603      	mov	r3, r0
 8005570:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken;
	if (GPIO_Pin == GPIO_PIN_0) {
 8005572:	88fb      	ldrh	r3, [r7, #6]
 8005574:	2b01      	cmp	r3, #1
 8005576:	d12e      	bne.n	80055d6 <HAL_GPIO_EXTI_Callback+0x6e>
		xHigherPriorityTaskWoken = pdFALSE;
 8005578:	2300      	movs	r3, #0
 800557a:	60fb      	str	r3, [r7, #12]
		AudioState = AUDIO_STATE_NEXT;
 800557c:	4b18      	ldr	r3, [pc, #96]	; (80055e0 <HAL_GPIO_EXTI_Callback+0x78>)
 800557e:	2205      	movs	r2, #5
 8005580:	701a      	strb	r2, [r3, #0]
//		if (flag == pdTRUE) {
//			xSemaphoreGiveFromISR(xSemaphore, &xHigherPriorityTaskWoken);
//		} else {
//			//do nothing
//		}
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8005582:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005586:	4817      	ldr	r0, [pc, #92]	; (80055e4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8005588:	f002 f9bb 	bl	8007902 <HAL_GPIO_TogglePin>
		uint8_t data_1 = 0x5f | 0x80;
 800558c:	23df      	movs	r3, #223	; 0xdf
 800558e:	72fb      	strb	r3, [r7, #11]
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8005590:	2200      	movs	r2, #0
 8005592:	2108      	movs	r1, #8
 8005594:	4814      	ldr	r0, [pc, #80]	; (80055e8 <HAL_GPIO_EXTI_Callback+0x80>)
 8005596:	f002 f99b 	bl	80078d0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &data_1, 1, 10);
 800559a:	f107 010b 	add.w	r1, r7, #11
 800559e:	230a      	movs	r3, #10
 80055a0:	2201      	movs	r2, #1
 80055a2:	4812      	ldr	r0, [pc, #72]	; (80055ec <HAL_GPIO_EXTI_Callback+0x84>)
 80055a4:	f005 f914 	bl	800a7d0 <HAL_SPI_Transmit>
		////	HAL_Delay(10);
		HAL_SPI_Receive(&hspi1, &data_1, 1, 10);
 80055a8:	f107 010b 	add.w	r1, r7, #11
 80055ac:	230a      	movs	r3, #10
 80055ae:	2201      	movs	r2, #1
 80055b0:	480e      	ldr	r0, [pc, #56]	; (80055ec <HAL_GPIO_EXTI_Callback+0x84>)
 80055b2:	f005 fa41 	bl	800aa38 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 80055b6:	2201      	movs	r2, #1
 80055b8:	2108      	movs	r1, #8
 80055ba:	480b      	ldr	r0, [pc, #44]	; (80055e8 <HAL_GPIO_EXTI_Callback+0x80>)
 80055bc:	f002 f988 	bl	80078d0 <HAL_GPIO_WritePin>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d007      	beq.n	80055d6 <HAL_GPIO_EXTI_Callback+0x6e>
 80055c6:	4b0a      	ldr	r3, [pc, #40]	; (80055f0 <HAL_GPIO_EXTI_Callback+0x88>)
 80055c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055cc:	601a      	str	r2, [r3, #0]
 80055ce:	f3bf 8f4f 	dsb	sy
 80055d2:	f3bf 8f6f 	isb	sy
	}

}
 80055d6:	bf00      	nop
 80055d8:	3710      	adds	r7, #16
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	20014864 	.word	0x20014864
 80055e4:	40020c00 	.word	0x40020c00
 80055e8:	40021000 	.word	0x40021000
 80055ec:	2001420c 	.word	0x2001420c
 80055f0:	e000ed04 	.word	0xe000ed04

080055f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b082      	sub	sp, #8
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a04      	ldr	r2, [pc, #16]	; (8005614 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d101      	bne.n	800560a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8005606:	f001 f967 	bl	80068d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800560a:	bf00      	nop
 800560c:	3708      	adds	r7, #8
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	40001000 	.word	0x40001000

08005618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005618:	b480      	push	{r7}
 800561a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800561c:	b672      	cpsid	i
}
 800561e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8005620:	e7fe      	b.n	8005620 <Error_Handler+0x8>
	...

08005624 <SPI1_Error>:

///////////////////////////////////////////////////////  //////////////////////////////////////////////////////////


void SPI1_Error(void)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	af00      	add	r7, sp, #0
	__HAL_SPI_DISABLE(&hspi1);
 8005628:	4b0b      	ldr	r3, [pc, #44]	; (8005658 <SPI1_Error+0x34>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	4b0a      	ldr	r3, [pc, #40]	; (8005658 <SPI1_Error+0x34>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005636:	601a      	str	r2, [r3, #0]
    HAL_SPI_DeInit(&hspi1);
 8005638:	4807      	ldr	r0, [pc, #28]	; (8005658 <SPI1_Error+0x34>)
 800563a:	f005 f8a1 	bl	800a780 <HAL_SPI_DeInit>
    MX_SPI1_Init();
 800563e:	f7ff fe4f 	bl	80052e0 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 8005642:	4b05      	ldr	r3, [pc, #20]	; (8005658 <SPI1_Error+0x34>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	4b03      	ldr	r3, [pc, #12]	; (8005658 <SPI1_Error+0x34>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005650:	601a      	str	r2, [r3, #0]
}
 8005652:	bf00      	nop
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	2001420c 	.word	0x2001420c

0800565c <SPI1_ReadWriteByte>:

uint8_t SPI1_ReadWriteByte(uint8_t TxDate)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b086      	sub	sp, #24
 8005660:	af02      	add	r7, sp, #8
 8005662:	4603      	mov	r3, r0
 8005664:	71fb      	strb	r3, [r7, #7]
    uint8_t RxData = 0;
 8005666:	2300      	movs	r3, #0
 8005668:	73fb      	strb	r3, [r7, #15]
    if(HAL_SPI_TransmitReceive(&hspi1, &TxDate, &RxData, 1, 1000) != HAL_OK)
 800566a:	f107 020f 	add.w	r2, r7, #15
 800566e:	1df9      	adds	r1, r7, #7
 8005670:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005674:	9300      	str	r3, [sp, #0]
 8005676:	2301      	movs	r3, #1
 8005678:	4806      	ldr	r0, [pc, #24]	; (8005694 <SPI1_ReadWriteByte+0x38>)
 800567a:	f005 fae6 	bl	800ac4a <HAL_SPI_TransmitReceive>
 800567e:	4603      	mov	r3, r0
 8005680:	2b00      	cmp	r3, #0
 8005682:	d001      	beq.n	8005688 <SPI1_ReadWriteByte+0x2c>
    {
        SPI1_Error();
 8005684:	f7ff ffce 	bl	8005624 <SPI1_Error>
    }
    return RxData;
 8005688:	7bfb      	ldrb	r3, [r7, #15]
}
 800568a:	4618      	mov	r0, r3
 800568c:	3710      	adds	r7, #16
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	2001420c 	.word	0x2001420c

08005698 <SD_SPI_ReadWriteByte>:
 * SDSPI
 * @param  TxData 
 * @return        SPI
 */
uint8_t SD_SPI_ReadWriteByte(uint8_t TxData)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
 800569e:	4603      	mov	r3, r0
 80056a0:	71fb      	strb	r3, [r7, #7]
    return SPI1_ReadWriteByte(TxData);
 80056a2:	79fb      	ldrb	r3, [r7, #7]
 80056a4:	4618      	mov	r0, r3
 80056a6:	f7ff ffd9 	bl	800565c <SPI1_ReadWriteByte>
 80056aa:	4603      	mov	r3, r0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3708      	adds	r7, #8
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <SD_SPI_Init>:

/// SPI
void SD_SPI_Init(void)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	af00      	add	r7, sp, #0
    MX_SPI1_Init();
 80056b8:	f7ff fe12 	bl	80052e0 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 80056bc:	4b08      	ldr	r3, [pc, #32]	; (80056e0 <SD_SPI_Init+0x2c>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	4b07      	ldr	r3, [pc, #28]	; (80056e0 <SD_SPI_Init+0x2c>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056ca:	601a      	str	r2, [r3, #0]
    SD_SPI_ReadWriteByte(0xFF);
 80056cc:	20ff      	movs	r0, #255	; 0xff
 80056ce:	f7ff ffe3 	bl	8005698 <SD_SPI_ReadWriteByte>
    SD_CS_H();
 80056d2:	2201      	movs	r2, #1
 80056d4:	2110      	movs	r1, #16
 80056d6:	4803      	ldr	r0, [pc, #12]	; (80056e4 <SD_SPI_Init+0x30>)
 80056d8:	f002 f8fa 	bl	80078d0 <HAL_GPIO_WritePin>
}
 80056dc:	bf00      	nop
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	2001420c 	.word	0x2001420c
 80056e4:	40021000 	.word	0x40021000

080056e8 <SD_DisSelect>:

////////////////////////////////////////////////////////  SD SPI   /////////////////////////////////////////////////////////////

//,SPI
void SD_DisSelect(void)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	af00      	add	r7, sp, #0
    SD_CS_H();
 80056ec:	2201      	movs	r2, #1
 80056ee:	2110      	movs	r1, #16
 80056f0:	4803      	ldr	r0, [pc, #12]	; (8005700 <SD_DisSelect+0x18>)
 80056f2:	f002 f8ed 	bl	80078d0 <HAL_GPIO_WritePin>
    SD_SPI_ReadWriteByte(0xff);//8
 80056f6:	20ff      	movs	r0, #255	; 0xff
 80056f8:	f7ff ffce 	bl	8005698 <SD_SPI_ReadWriteByte>
}
 80056fc:	bf00      	nop
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	40021000 	.word	0x40021000

08005704 <SD_Select>:
/**
 * SD
 * @return  0  1
 */
uint8_t SD_Select(void)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	af00      	add	r7, sp, #0
    SD_CS_L();
 8005708:	2200      	movs	r2, #0
 800570a:	2110      	movs	r1, #16
 800570c:	4807      	ldr	r0, [pc, #28]	; (800572c <SD_Select+0x28>)
 800570e:	f002 f8df 	bl	80078d0 <HAL_GPIO_WritePin>
    if (SD_WaitReady() == 0)return 0; //
 8005712:	f000 f80d 	bl	8005730 <SD_WaitReady>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d101      	bne.n	8005720 <SD_Select+0x1c>
 800571c:	2300      	movs	r3, #0
 800571e:	e002      	b.n	8005726 <SD_Select+0x22>
    SD_DisSelect();
 8005720:	f7ff ffe2 	bl	80056e8 <SD_DisSelect>
    return 1;//
 8005724:	2301      	movs	r3, #1
}
 8005726:	4618      	mov	r0, r3
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	40021000 	.word	0x40021000

08005730 <SD_WaitReady>:
/**
 * SD
 * @return  0  other
 */
uint8_t SD_WaitReady(void)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b082      	sub	sp, #8
 8005734:	af00      	add	r7, sp, #0
    uint32_t t = 0;
 8005736:	2300      	movs	r3, #0
 8005738:	607b      	str	r3, [r7, #4]
    do
    {
        if (SD_SPI_ReadWriteByte(0XFF) == 0XFF)return 0; //OK
 800573a:	20ff      	movs	r0, #255	; 0xff
 800573c:	f7ff ffac 	bl	8005698 <SD_SPI_ReadWriteByte>
 8005740:	4603      	mov	r3, r0
 8005742:	2bff      	cmp	r3, #255	; 0xff
 8005744:	d101      	bne.n	800574a <SD_WaitReady+0x1a>
 8005746:	2300      	movs	r3, #0
 8005748:	e008      	b.n	800575c <SD_WaitReady+0x2c>
        t++;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	3301      	adds	r3, #1
 800574e:	607b      	str	r3, [r7, #4]
    }
    while (t < 0xFFFFFF); //
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8005756:	4293      	cmp	r3, r2
 8005758:	d3ef      	bcc.n	800573a <SD_WaitReady+0xa>
    return 1;
 800575a:	2301      	movs	r3, #1
}
 800575c:	4618      	mov	r0, r3
 800575e:	3708      	adds	r7, #8
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <SD_GetResponse>:
 * SD
 * @param  Response 
 * @return          0  other
 */
uint8_t SD_GetResponse(uint8_t Response)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	4603      	mov	r3, r0
 800576c:	71fb      	strb	r3, [r7, #7]
    uint16_t Count = 0xFFF; //
 800576e:	f640 73ff 	movw	r3, #4095	; 0xfff
 8005772:	81fb      	strh	r3, [r7, #14]
    while ((SD_SPI_ReadWriteByte(0XFF) != Response) && Count)Count--; //
 8005774:	e002      	b.n	800577c <SD_GetResponse+0x18>
 8005776:	89fb      	ldrh	r3, [r7, #14]
 8005778:	3b01      	subs	r3, #1
 800577a:	81fb      	strh	r3, [r7, #14]
 800577c:	20ff      	movs	r0, #255	; 0xff
 800577e:	f7ff ff8b 	bl	8005698 <SD_SPI_ReadWriteByte>
 8005782:	4603      	mov	r3, r0
 8005784:	461a      	mov	r2, r3
 8005786:	79fb      	ldrb	r3, [r7, #7]
 8005788:	4293      	cmp	r3, r2
 800578a:	d002      	beq.n	8005792 <SD_GetResponse+0x2e>
 800578c:	89fb      	ldrh	r3, [r7, #14]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d1f1      	bne.n	8005776 <SD_GetResponse+0x12>
    if (Count == 0)return MSD_RESPONSE_FAILURE; //
 8005792:	89fb      	ldrh	r3, [r7, #14]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d101      	bne.n	800579c <SD_GetResponse+0x38>
 8005798:	23ff      	movs	r3, #255	; 0xff
 800579a:	e000      	b.n	800579e <SD_GetResponse+0x3a>
    else return MSD_RESPONSE_NO_ERROR;//
 800579c:	2300      	movs	r3, #0
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3710      	adds	r7, #16
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}

080057a6 <SD_RecvData>:
 * @param  buf 
 * @param  len 
 * @return     0  other
 */
uint8_t SD_RecvData(uint8_t*buf, uint16_t len)
{
 80057a6:	b580      	push	{r7, lr}
 80057a8:	b082      	sub	sp, #8
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
 80057ae:	460b      	mov	r3, r1
 80057b0:	807b      	strh	r3, [r7, #2]
    if (SD_GetResponse(0xFE))return 1; //SD0xFE
 80057b2:	20fe      	movs	r0, #254	; 0xfe
 80057b4:	f7ff ffd6 	bl	8005764 <SD_GetResponse>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00b      	beq.n	80057d6 <SD_RecvData+0x30>
 80057be:	2301      	movs	r3, #1
 80057c0:	e015      	b.n	80057ee <SD_RecvData+0x48>
    while (len--) //
    {
        *buf = SD_SPI_ReadWriteByte(0xFF);
 80057c2:	20ff      	movs	r0, #255	; 0xff
 80057c4:	f7ff ff68 	bl	8005698 <SD_SPI_ReadWriteByte>
 80057c8:	4603      	mov	r3, r0
 80057ca:	461a      	mov	r2, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	701a      	strb	r2, [r3, #0]
        buf++;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	3301      	adds	r3, #1
 80057d4:	607b      	str	r3, [r7, #4]
    while (len--) //
 80057d6:	887b      	ldrh	r3, [r7, #2]
 80057d8:	1e5a      	subs	r2, r3, #1
 80057da:	807a      	strh	r2, [r7, #2]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d1f0      	bne.n	80057c2 <SD_RecvData+0x1c>
    }
    //2CRCdummy CRC
    SD_SPI_ReadWriteByte(0xFF);
 80057e0:	20ff      	movs	r0, #255	; 0xff
 80057e2:	f7ff ff59 	bl	8005698 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(0xFF);
 80057e6:	20ff      	movs	r0, #255	; 0xff
 80057e8:	f7ff ff56 	bl	8005698 <SD_SPI_ReadWriteByte>
    return 0;//
 80057ec:	2300      	movs	r3, #0
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3708      	adds	r7, #8
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <SD_SendBlock>:
 * @param  buf size=512
 * @param  cmd 
 * @return     0  other
 */
uint8_t SD_SendBlock(uint8_t*buf, uint8_t cmd)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b084      	sub	sp, #16
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
 80057fe:	460b      	mov	r3, r1
 8005800:	70fb      	strb	r3, [r7, #3]
    uint16_t t;
    if (SD_WaitReady())return 1; //
 8005802:	f7ff ff95 	bl	8005730 <SD_WaitReady>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d001      	beq.n	8005810 <SD_SendBlock+0x1a>
 800580c:	2301      	movs	r3, #1
 800580e:	e02a      	b.n	8005866 <SD_SendBlock+0x70>
    SD_SPI_ReadWriteByte(cmd);
 8005810:	78fb      	ldrb	r3, [r7, #3]
 8005812:	4618      	mov	r0, r3
 8005814:	f7ff ff40 	bl	8005698 <SD_SPI_ReadWriteByte>
    if (cmd != 0XFD) //
 8005818:	78fb      	ldrb	r3, [r7, #3]
 800581a:	2bfd      	cmp	r3, #253	; 0xfd
 800581c:	d022      	beq.n	8005864 <SD_SendBlock+0x6e>
    {
        for (t = 0; t < 512; t++)SD_SPI_ReadWriteByte(buf[t]); //,
 800581e:	2300      	movs	r3, #0
 8005820:	81fb      	strh	r3, [r7, #14]
 8005822:	e009      	b.n	8005838 <SD_SendBlock+0x42>
 8005824:	89fb      	ldrh	r3, [r7, #14]
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	4413      	add	r3, r2
 800582a:	781b      	ldrb	r3, [r3, #0]
 800582c:	4618      	mov	r0, r3
 800582e:	f7ff ff33 	bl	8005698 <SD_SPI_ReadWriteByte>
 8005832:	89fb      	ldrh	r3, [r7, #14]
 8005834:	3301      	adds	r3, #1
 8005836:	81fb      	strh	r3, [r7, #14]
 8005838:	89fb      	ldrh	r3, [r7, #14]
 800583a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800583e:	d3f1      	bcc.n	8005824 <SD_SendBlock+0x2e>
        SD_SPI_ReadWriteByte(0xFF);//crc
 8005840:	20ff      	movs	r0, #255	; 0xff
 8005842:	f7ff ff29 	bl	8005698 <SD_SPI_ReadWriteByte>
        SD_SPI_ReadWriteByte(0xFF);
 8005846:	20ff      	movs	r0, #255	; 0xff
 8005848:	f7ff ff26 	bl	8005698 <SD_SPI_ReadWriteByte>
        t = SD_SPI_ReadWriteByte(0xFF); //
 800584c:	20ff      	movs	r0, #255	; 0xff
 800584e:	f7ff ff23 	bl	8005698 <SD_SPI_ReadWriteByte>
 8005852:	4603      	mov	r3, r0
 8005854:	81fb      	strh	r3, [r7, #14]
        if ((t & 0x1F) != 0x05)return 2; //
 8005856:	89fb      	ldrh	r3, [r7, #14]
 8005858:	f003 031f 	and.w	r3, r3, #31
 800585c:	2b05      	cmp	r3, #5
 800585e:	d001      	beq.n	8005864 <SD_SendBlock+0x6e>
 8005860:	2302      	movs	r3, #2
 8005862:	e000      	b.n	8005866 <SD_SendBlock+0x70>
    }
    return 0;//
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3710      	adds	r7, #16
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}

0800586e <SD_SendCmd>:
 * @param  arg 
 * @param  crc crc
 * @return     SD
 */
uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)
{
 800586e:	b580      	push	{r7, lr}
 8005870:	b084      	sub	sp, #16
 8005872:	af00      	add	r7, sp, #0
 8005874:	4603      	mov	r3, r0
 8005876:	6039      	str	r1, [r7, #0]
 8005878:	71fb      	strb	r3, [r7, #7]
 800587a:	4613      	mov	r3, r2
 800587c:	71bb      	strb	r3, [r7, #6]
    uint8_t r1;
    uint8_t Retry = 0;
 800587e:	2300      	movs	r3, #0
 8005880:	73fb      	strb	r3, [r7, #15]
    SD_DisSelect();//
 8005882:	f7ff ff31 	bl	80056e8 <SD_DisSelect>
    if (SD_Select())return 0XFF; //
 8005886:	f7ff ff3d 	bl	8005704 <SD_Select>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d001      	beq.n	8005894 <SD_SendCmd+0x26>
 8005890:	23ff      	movs	r3, #255	; 0xff
 8005892:	e038      	b.n	8005906 <SD_SendCmd+0x98>
    //
    SD_SPI_ReadWriteByte(cmd | 0x40);//
 8005894:	79fb      	ldrb	r3, [r7, #7]
 8005896:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800589a:	b2db      	uxtb	r3, r3
 800589c:	4618      	mov	r0, r3
 800589e:	f7ff fefb 	bl	8005698 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 24);
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	0e1b      	lsrs	r3, r3, #24
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	4618      	mov	r0, r3
 80058aa:	f7ff fef5 	bl	8005698 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 16);
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	0c1b      	lsrs	r3, r3, #16
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	4618      	mov	r0, r3
 80058b6:	f7ff feef 	bl	8005698 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 8);
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	0a1b      	lsrs	r3, r3, #8
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	4618      	mov	r0, r3
 80058c2:	f7ff fee9 	bl	8005698 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg);
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7ff fee4 	bl	8005698 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(crc);
 80058d0:	79bb      	ldrb	r3, [r7, #6]
 80058d2:	4618      	mov	r0, r3
 80058d4:	f7ff fee0 	bl	8005698 <SD_SPI_ReadWriteByte>
    if (cmd == CMD12)SD_SPI_ReadWriteByte(0xff); //Skip a stuff byte when stop reading
 80058d8:	79fb      	ldrb	r3, [r7, #7]
 80058da:	2b0c      	cmp	r3, #12
 80058dc:	d102      	bne.n	80058e4 <SD_SendCmd+0x76>
 80058de:	20ff      	movs	r0, #255	; 0xff
 80058e0:	f7ff feda 	bl	8005698 <SD_SPI_ReadWriteByte>
    //
    Retry = 0X1F;
 80058e4:	231f      	movs	r3, #31
 80058e6:	73fb      	strb	r3, [r7, #15]
    do
    {
        r1 = SD_SPI_ReadWriteByte(0xFF);
 80058e8:	20ff      	movs	r0, #255	; 0xff
 80058ea:	f7ff fed5 	bl	8005698 <SD_SPI_ReadWriteByte>
 80058ee:	4603      	mov	r3, r0
 80058f0:	73bb      	strb	r3, [r7, #14]
    }
    while ((r1 & 0X80) && Retry--);
 80058f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	da04      	bge.n	8005904 <SD_SendCmd+0x96>
 80058fa:	7bfb      	ldrb	r3, [r7, #15]
 80058fc:	1e5a      	subs	r2, r3, #1
 80058fe:	73fa      	strb	r2, [r7, #15]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1f1      	bne.n	80058e8 <SD_SendCmd+0x7a>
    //
    return r1;
 8005904:	7bbb      	ldrb	r3, [r7, #14]
}
 8005906:	4618      	mov	r0, r3
 8005908:	3710      	adds	r7, #16
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}

0800590e <SD_GetCSD>:
 * SDCID
 * @param  csd_data CID16
 * @return          0  1
 */
uint8_t SD_GetCSD(uint8_t *csd_data)
{
 800590e:	b580      	push	{r7, lr}
 8005910:	b084      	sub	sp, #16
 8005912:	af00      	add	r7, sp, #0
 8005914:	6078      	str	r0, [r7, #4]
    uint8_t r1;
    r1 = SD_SendCmd(CMD9, 0, 0x01); //CMD9CSD
 8005916:	2201      	movs	r2, #1
 8005918:	2100      	movs	r1, #0
 800591a:	2009      	movs	r0, #9
 800591c:	f7ff ffa7 	bl	800586e <SD_SendCmd>
 8005920:	4603      	mov	r3, r0
 8005922:	73fb      	strb	r3, [r7, #15]
    if (r1 == 0)
 8005924:	7bfb      	ldrb	r3, [r7, #15]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d105      	bne.n	8005936 <SD_GetCSD+0x28>
    {
        r1 = SD_RecvData(csd_data, 16); //16
 800592a:	2110      	movs	r1, #16
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f7ff ff3a 	bl	80057a6 <SD_RecvData>
 8005932:	4603      	mov	r3, r0
 8005934:	73fb      	strb	r3, [r7, #15]
    }
    SD_DisSelect();//
 8005936:	f7ff fed7 	bl	80056e8 <SD_DisSelect>
    if (r1)return 1;
 800593a:	7bfb      	ldrb	r3, [r7, #15]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d001      	beq.n	8005944 <SD_GetCSD+0x36>
 8005940:	2301      	movs	r3, #1
 8005942:	e000      	b.n	8005946 <SD_GetCSD+0x38>
    else return 0;
 8005944:	2300      	movs	r3, #0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3710      	adds	r7, #16
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}

0800594e <SD_GetSectorCount>:
/**
 * SD
 * @return  0  otherSD
 */
uint32_t SD_GetSectorCount(void)
{
 800594e:	b580      	push	{r7, lr}
 8005950:	b086      	sub	sp, #24
 8005952:	af00      	add	r7, sp, #0
    uint8_t csd[16];
    uint32_t Capacity;
    uint8_t n;
    uint16_t csize;
    //CSD0
    if (SD_GetCSD(csd) != 0) return 0;
 8005954:	463b      	mov	r3, r7
 8005956:	4618      	mov	r0, r3
 8005958:	f7ff ffd9 	bl	800590e <SD_GetCSD>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	d001      	beq.n	8005966 <SD_GetSectorCount+0x18>
 8005962:	2300      	movs	r3, #0
 8005964:	e040      	b.n	80059e8 <SD_GetSectorCount+0x9a>
    //SDHC
    if ((csd[0] & 0xC0) == 0x40)	 //V2.00
 8005966:	783b      	ldrb	r3, [r7, #0]
 8005968:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800596c:	2b40      	cmp	r3, #64	; 0x40
 800596e:	d10d      	bne.n	800598c <SD_GetSectorCount+0x3e>
    {
        csize = csd[9] + ((uint16_t)csd[8] << 8) + 1;
 8005970:	7a7b      	ldrb	r3, [r7, #9]
 8005972:	b29a      	uxth	r2, r3
 8005974:	7a3b      	ldrb	r3, [r7, #8]
 8005976:	b29b      	uxth	r3, r3
 8005978:	021b      	lsls	r3, r3, #8
 800597a:	b29b      	uxth	r3, r3
 800597c:	4413      	add	r3, r2
 800597e:	b29b      	uxth	r3, r3
 8005980:	3301      	adds	r3, #1
 8005982:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << 10;//
 8005984:	8a3b      	ldrh	r3, [r7, #16]
 8005986:	029b      	lsls	r3, r3, #10
 8005988:	617b      	str	r3, [r7, #20]
 800598a:	e02c      	b.n	80059e6 <SD_GetSectorCount+0x98>
    }
    else //V1.XX
    {
        n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800598c:	797b      	ldrb	r3, [r7, #5]
 800598e:	f003 030f 	and.w	r3, r3, #15
 8005992:	b2da      	uxtb	r2, r3
 8005994:	7abb      	ldrb	r3, [r7, #10]
 8005996:	09db      	lsrs	r3, r3, #7
 8005998:	b2db      	uxtb	r3, r3
 800599a:	4413      	add	r3, r2
 800599c:	b2da      	uxtb	r2, r3
 800599e:	7a7b      	ldrb	r3, [r7, #9]
 80059a0:	005b      	lsls	r3, r3, #1
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	f003 0306 	and.w	r3, r3, #6
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	4413      	add	r3, r2
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	3302      	adds	r3, #2
 80059b0:	74fb      	strb	r3, [r7, #19]
        csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 80059b2:	7a3b      	ldrb	r3, [r7, #8]
 80059b4:	099b      	lsrs	r3, r3, #6
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	b29a      	uxth	r2, r3
 80059ba:	79fb      	ldrb	r3, [r7, #7]
 80059bc:	b29b      	uxth	r3, r3
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	4413      	add	r3, r2
 80059c4:	b29a      	uxth	r2, r3
 80059c6:	79bb      	ldrb	r3, [r7, #6]
 80059c8:	029b      	lsls	r3, r3, #10
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80059d0:	b29b      	uxth	r3, r3
 80059d2:	4413      	add	r3, r2
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	3301      	adds	r3, #1
 80059d8:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << (n - 9); //
 80059da:	8a3a      	ldrh	r2, [r7, #16]
 80059dc:	7cfb      	ldrb	r3, [r7, #19]
 80059de:	3b09      	subs	r3, #9
 80059e0:	fa02 f303 	lsl.w	r3, r2, r3
 80059e4:	617b      	str	r3, [r7, #20]
    }
    return Capacity;
 80059e6:	697b      	ldr	r3, [r7, #20]
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3718      	adds	r7, #24
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <SD_Initialize>:
    if (retry == 200)return 1; //
    return 0;//
}
/// SD
uint8_t SD_Initialize(void)
{
 80059f0:	b590      	push	{r4, r7, lr}
 80059f2:	b085      	sub	sp, #20
 80059f4:	af00      	add	r7, sp, #0
    uint8_t r1;      // SD
    uint16_t retry;  // 
    uint8_t buf[4];
    uint16_t i;

    SD_SPI_Init();		//IO
 80059f6:	f7ff fe5d 	bl	80056b4 <SD_SPI_Init>
	//for(i=0;i<0xf00;i++);//SD
//    SD_Select();
    for (i = 0; i < 10; i++)SD_SPI_ReadWriteByte(0XFF); //74
 80059fa:	2300      	movs	r3, #0
 80059fc:	817b      	strh	r3, [r7, #10]
 80059fe:	e005      	b.n	8005a0c <SD_Initialize+0x1c>
 8005a00:	20ff      	movs	r0, #255	; 0xff
 8005a02:	f7ff fe49 	bl	8005698 <SD_SPI_ReadWriteByte>
 8005a06:	897b      	ldrh	r3, [r7, #10]
 8005a08:	3301      	adds	r3, #1
 8005a0a:	817b      	strh	r3, [r7, #10]
 8005a0c:	897b      	ldrh	r3, [r7, #10]
 8005a0e:	2b09      	cmp	r3, #9
 8005a10:	d9f6      	bls.n	8005a00 <SD_Initialize+0x10>
    retry = 20;
 8005a12:	2314      	movs	r3, #20
 8005a14:	81bb      	strh	r3, [r7, #12]
    do
    {
        r1 = SD_SendCmd(CMD0, 0, 0x95); //IDLE
 8005a16:	2295      	movs	r2, #149	; 0x95
 8005a18:	2100      	movs	r1, #0
 8005a1a:	2000      	movs	r0, #0
 8005a1c:	f7ff ff27 	bl	800586e <SD_SendCmd>
 8005a20:	4603      	mov	r3, r0
 8005a22:	73fb      	strb	r3, [r7, #15]
    }
    while ((r1 != 0X01) && retry--);
 8005a24:	7bfb      	ldrb	r3, [r7, #15]
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d004      	beq.n	8005a34 <SD_Initialize+0x44>
 8005a2a:	89bb      	ldrh	r3, [r7, #12]
 8005a2c:	1e5a      	subs	r2, r3, #1
 8005a2e:	81ba      	strh	r2, [r7, #12]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d1f0      	bne.n	8005a16 <SD_Initialize+0x26>
    SD_Type = 0; //
 8005a34:	4b67      	ldr	r3, [pc, #412]	; (8005bd4 <SD_Initialize+0x1e4>)
 8005a36:	2200      	movs	r2, #0
 8005a38:	701a      	strb	r2, [r3, #0]
    if (r1 == 0X01)
 8005a3a:	7bfb      	ldrb	r3, [r7, #15]
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	f040 80b7 	bne.w	8005bb0 <SD_Initialize+0x1c0>
    {
        if (SD_SendCmd(CMD8, 0x1AA, 0x87) == 1) //SD V2.0
 8005a42:	2287      	movs	r2, #135	; 0x87
 8005a44:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005a48:	2008      	movs	r0, #8
 8005a4a:	f7ff ff10 	bl	800586e <SD_SendCmd>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d15f      	bne.n	8005b14 <SD_Initialize+0x124>
        {
            for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF);	//Get trailing return value of R7 resp
 8005a54:	2300      	movs	r3, #0
 8005a56:	817b      	strh	r3, [r7, #10]
 8005a58:	e00d      	b.n	8005a76 <SD_Initialize+0x86>
 8005a5a:	897c      	ldrh	r4, [r7, #10]
 8005a5c:	20ff      	movs	r0, #255	; 0xff
 8005a5e:	f7ff fe1b 	bl	8005698 <SD_SPI_ReadWriteByte>
 8005a62:	4603      	mov	r3, r0
 8005a64:	461a      	mov	r2, r3
 8005a66:	f107 0310 	add.w	r3, r7, #16
 8005a6a:	4423      	add	r3, r4
 8005a6c:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8005a70:	897b      	ldrh	r3, [r7, #10]
 8005a72:	3301      	adds	r3, #1
 8005a74:	817b      	strh	r3, [r7, #10]
 8005a76:	897b      	ldrh	r3, [r7, #10]
 8005a78:	2b03      	cmp	r3, #3
 8005a7a:	d9ee      	bls.n	8005a5a <SD_Initialize+0x6a>
            if (buf[2] == 0X01 && buf[3] == 0XAA) //2.7~3.6V
 8005a7c:	79bb      	ldrb	r3, [r7, #6]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	f040 8096 	bne.w	8005bb0 <SD_Initialize+0x1c0>
 8005a84:	79fb      	ldrb	r3, [r7, #7]
 8005a86:	2baa      	cmp	r3, #170	; 0xaa
 8005a88:	f040 8092 	bne.w	8005bb0 <SD_Initialize+0x1c0>
            {
                retry = 0XFFFE;
 8005a8c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8005a90:	81bb      	strh	r3, [r7, #12]
                do
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//CMD55
 8005a92:	2201      	movs	r2, #1
 8005a94:	2100      	movs	r1, #0
 8005a96:	2037      	movs	r0, #55	; 0x37
 8005a98:	f7ff fee9 	bl	800586e <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0x40000000, 0X01); //CMD41
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005aa2:	2029      	movs	r0, #41	; 0x29
 8005aa4:	f7ff fee3 	bl	800586e <SD_SendCmd>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8005aac:	7bfb      	ldrb	r3, [r7, #15]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d004      	beq.n	8005abc <SD_Initialize+0xcc>
 8005ab2:	89bb      	ldrh	r3, [r7, #12]
 8005ab4:	1e5a      	subs	r2, r3, #1
 8005ab6:	81ba      	strh	r2, [r7, #12]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1ea      	bne.n	8005a92 <SD_Initialize+0xa2>
                if (retry && SD_SendCmd(CMD58, 0, 0X01) == 0) //SD2.0
 8005abc:	89bb      	ldrh	r3, [r7, #12]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d076      	beq.n	8005bb0 <SD_Initialize+0x1c0>
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	2100      	movs	r1, #0
 8005ac6:	203a      	movs	r0, #58	; 0x3a
 8005ac8:	f7ff fed1 	bl	800586e <SD_SendCmd>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d16e      	bne.n	8005bb0 <SD_Initialize+0x1c0>
                {
                    for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF); //OCR
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	817b      	strh	r3, [r7, #10]
 8005ad6:	e00d      	b.n	8005af4 <SD_Initialize+0x104>
 8005ad8:	897c      	ldrh	r4, [r7, #10]
 8005ada:	20ff      	movs	r0, #255	; 0xff
 8005adc:	f7ff fddc 	bl	8005698 <SD_SPI_ReadWriteByte>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	f107 0310 	add.w	r3, r7, #16
 8005ae8:	4423      	add	r3, r4
 8005aea:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8005aee:	897b      	ldrh	r3, [r7, #10]
 8005af0:	3301      	adds	r3, #1
 8005af2:	817b      	strh	r3, [r7, #10]
 8005af4:	897b      	ldrh	r3, [r7, #10]
 8005af6:	2b03      	cmp	r3, #3
 8005af8:	d9ee      	bls.n	8005ad8 <SD_Initialize+0xe8>
                    if (buf[0] & 0x40)SD_Type = SD_TYPE_V2HC; //CCS
 8005afa:	793b      	ldrb	r3, [r7, #4]
 8005afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d003      	beq.n	8005b0c <SD_Initialize+0x11c>
 8005b04:	4b33      	ldr	r3, [pc, #204]	; (8005bd4 <SD_Initialize+0x1e4>)
 8005b06:	2206      	movs	r2, #6
 8005b08:	701a      	strb	r2, [r3, #0]
 8005b0a:	e051      	b.n	8005bb0 <SD_Initialize+0x1c0>
                    else SD_Type = SD_TYPE_V2;
 8005b0c:	4b31      	ldr	r3, [pc, #196]	; (8005bd4 <SD_Initialize+0x1e4>)
 8005b0e:	2204      	movs	r2, #4
 8005b10:	701a      	strb	r2, [r3, #0]
 8005b12:	e04d      	b.n	8005bb0 <SD_Initialize+0x1c0>
                }
            }
        }
        else //SD V1.x/ MMC	V3
        {
            SD_SendCmd(CMD55, 0, 0X01);		//CMD55
 8005b14:	2201      	movs	r2, #1
 8005b16:	2100      	movs	r1, #0
 8005b18:	2037      	movs	r0, #55	; 0x37
 8005b1a:	f7ff fea8 	bl	800586e <SD_SendCmd>
            r1 = SD_SendCmd(CMD41, 0, 0X01);	//CMD41
 8005b1e:	2201      	movs	r2, #1
 8005b20:	2100      	movs	r1, #0
 8005b22:	2029      	movs	r0, #41	; 0x29
 8005b24:	f7ff fea3 	bl	800586e <SD_SendCmd>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	73fb      	strb	r3, [r7, #15]
            if (r1 <= 1)
 8005b2c:	7bfb      	ldrb	r3, [r7, #15]
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d81a      	bhi.n	8005b68 <SD_Initialize+0x178>
            {
                SD_Type = SD_TYPE_V1;
 8005b32:	4b28      	ldr	r3, [pc, #160]	; (8005bd4 <SD_Initialize+0x1e4>)
 8005b34:	2202      	movs	r2, #2
 8005b36:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 8005b38:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8005b3c:	81bb      	strh	r3, [r7, #12]
                do //IDLE
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//CMD55
 8005b3e:	2201      	movs	r2, #1
 8005b40:	2100      	movs	r1, #0
 8005b42:	2037      	movs	r0, #55	; 0x37
 8005b44:	f7ff fe93 	bl	800586e <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0, 0X01); //CMD41
 8005b48:	2201      	movs	r2, #1
 8005b4a:	2100      	movs	r1, #0
 8005b4c:	2029      	movs	r0, #41	; 0x29
 8005b4e:	f7ff fe8e 	bl	800586e <SD_SendCmd>
 8005b52:	4603      	mov	r3, r0
 8005b54:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8005b56:	7bfb      	ldrb	r3, [r7, #15]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d01a      	beq.n	8005b92 <SD_Initialize+0x1a2>
 8005b5c:	89bb      	ldrh	r3, [r7, #12]
 8005b5e:	1e5a      	subs	r2, r3, #1
 8005b60:	81ba      	strh	r2, [r7, #12]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d1eb      	bne.n	8005b3e <SD_Initialize+0x14e>
 8005b66:	e014      	b.n	8005b92 <SD_Initialize+0x1a2>
            }
            else
            {
                SD_Type = SD_TYPE_MMC; //MMC V3
 8005b68:	4b1a      	ldr	r3, [pc, #104]	; (8005bd4 <SD_Initialize+0x1e4>)
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 8005b6e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8005b72:	81bb      	strh	r3, [r7, #12]
                do //IDLE
                {
                    r1 = SD_SendCmd(CMD1, 0, 0X01); //CMD1
 8005b74:	2201      	movs	r2, #1
 8005b76:	2100      	movs	r1, #0
 8005b78:	2001      	movs	r0, #1
 8005b7a:	f7ff fe78 	bl	800586e <SD_SendCmd>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8005b82:	7bfb      	ldrb	r3, [r7, #15]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d004      	beq.n	8005b92 <SD_Initialize+0x1a2>
 8005b88:	89bb      	ldrh	r3, [r7, #12]
 8005b8a:	1e5a      	subs	r2, r3, #1
 8005b8c:	81ba      	strh	r2, [r7, #12]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1f0      	bne.n	8005b74 <SD_Initialize+0x184>
            }
            if (retry == 0 || SD_SendCmd(CMD16, 512, 0X01) != 0)SD_Type = SD_TYPE_ERR; //
 8005b92:	89bb      	ldrh	r3, [r7, #12]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d008      	beq.n	8005baa <SD_Initialize+0x1ba>
 8005b98:	2201      	movs	r2, #1
 8005b9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005b9e:	2010      	movs	r0, #16
 8005ba0:	f7ff fe65 	bl	800586e <SD_SendCmd>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d002      	beq.n	8005bb0 <SD_Initialize+0x1c0>
 8005baa:	4b0a      	ldr	r3, [pc, #40]	; (8005bd4 <SD_Initialize+0x1e4>)
 8005bac:	2200      	movs	r2, #0
 8005bae:	701a      	strb	r2, [r3, #0]
        }
    }
    SD_DisSelect();//
 8005bb0:	f7ff fd9a 	bl	80056e8 <SD_DisSelect>
    if (SD_Type)return 0;
 8005bb4:	4b07      	ldr	r3, [pc, #28]	; (8005bd4 <SD_Initialize+0x1e4>)
 8005bb6:	781b      	ldrb	r3, [r3, #0]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d001      	beq.n	8005bc0 <SD_Initialize+0x1d0>
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	e005      	b.n	8005bcc <SD_Initialize+0x1dc>
    else if (r1)return r1;
 8005bc0:	7bfb      	ldrb	r3, [r7, #15]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d001      	beq.n	8005bca <SD_Initialize+0x1da>
 8005bc6:	7bfb      	ldrb	r3, [r7, #15]
 8005bc8:	e000      	b.n	8005bcc <SD_Initialize+0x1dc>
    return 0xaa;//
 8005bca:	23aa      	movs	r3, #170	; 0xaa
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3714      	adds	r7, #20
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd90      	pop	{r4, r7, pc}
 8005bd4:	20000334 	.word	0x20000334

08005bd8 <SD_ReadDisk>:
 * @param  sector 
 * @param  cnt    
 * @return        0  other
 */
uint8_t SD_ReadDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b086      	sub	sp, #24
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	4613      	mov	r3, r2
 8005be4:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector <<= 9; //
 8005be6:	4b21      	ldr	r3, [pc, #132]	; (8005c6c <SD_ReadDisk+0x94>)
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	2b06      	cmp	r3, #6
 8005bec:	d002      	beq.n	8005bf4 <SD_ReadDisk+0x1c>
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	025b      	lsls	r3, r3, #9
 8005bf2:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 8005bf4:	79fb      	ldrb	r3, [r7, #7]
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d111      	bne.n	8005c1e <SD_ReadDisk+0x46>
    {
        r1 = SD_SendCmd(CMD17, sector, 0X01); //
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	68b9      	ldr	r1, [r7, #8]
 8005bfe:	2011      	movs	r0, #17
 8005c00:	f7ff fe35 	bl	800586e <SD_SendCmd>
 8005c04:	4603      	mov	r3, r0
 8005c06:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //
 8005c08:	7dfb      	ldrb	r3, [r7, #23]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d127      	bne.n	8005c5e <SD_ReadDisk+0x86>
        {
            r1 = SD_RecvData(buf, 512); //512
 8005c0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	f7ff fdc7 	bl	80057a6 <SD_RecvData>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	75fb      	strb	r3, [r7, #23]
 8005c1c:	e01f      	b.n	8005c5e <SD_ReadDisk+0x86>
        }
    }
    else
    {
        r1 = SD_SendCmd(CMD18, sector, 0X01); //
 8005c1e:	2201      	movs	r2, #1
 8005c20:	68b9      	ldr	r1, [r7, #8]
 8005c22:	2012      	movs	r0, #18
 8005c24:	f7ff fe23 	bl	800586e <SD_SendCmd>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	75fb      	strb	r3, [r7, #23]
        do
        {
            r1 = SD_RecvData(buf, 512); //512
 8005c2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005c30:	68f8      	ldr	r0, [r7, #12]
 8005c32:	f7ff fdb8 	bl	80057a6 <SD_RecvData>
 8005c36:	4603      	mov	r3, r0
 8005c38:	75fb      	strb	r3, [r7, #23]
            buf += 512;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005c40:	60fb      	str	r3, [r7, #12]
        }
        while (--cnt && r1 == 0);
 8005c42:	79fb      	ldrb	r3, [r7, #7]
 8005c44:	3b01      	subs	r3, #1
 8005c46:	71fb      	strb	r3, [r7, #7]
 8005c48:	79fb      	ldrb	r3, [r7, #7]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d002      	beq.n	8005c54 <SD_ReadDisk+0x7c>
 8005c4e:	7dfb      	ldrb	r3, [r7, #23]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d0eb      	beq.n	8005c2c <SD_ReadDisk+0x54>
        SD_SendCmd(CMD12, 0, 0X01);	//
 8005c54:	2201      	movs	r2, #1
 8005c56:	2100      	movs	r1, #0
 8005c58:	200c      	movs	r0, #12
 8005c5a:	f7ff fe08 	bl	800586e <SD_SendCmd>
    }
    SD_DisSelect();//
 8005c5e:	f7ff fd43 	bl	80056e8 <SD_DisSelect>
    return r1;//
 8005c62:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3718      	adds	r7, #24
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}
 8005c6c:	20000334 	.word	0x20000334

08005c70 <SD_WriteDisk>:
 * @param  sector 
 * @param  cnt    
 * @return        0  other
 */
uint8_t SD_WriteDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b086      	sub	sp, #24
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	60f8      	str	r0, [r7, #12]
 8005c78:	60b9      	str	r1, [r7, #8]
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector *= 512; //
 8005c7e:	4b2a      	ldr	r3, [pc, #168]	; (8005d28 <SD_WriteDisk+0xb8>)
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	2b06      	cmp	r3, #6
 8005c84:	d002      	beq.n	8005c8c <SD_WriteDisk+0x1c>
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	025b      	lsls	r3, r3, #9
 8005c8a:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 8005c8c:	79fb      	ldrb	r3, [r7, #7]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d110      	bne.n	8005cb4 <SD_WriteDisk+0x44>
    {
        r1 = SD_SendCmd(CMD24, sector, 0X01); //
 8005c92:	2201      	movs	r2, #1
 8005c94:	68b9      	ldr	r1, [r7, #8]
 8005c96:	2018      	movs	r0, #24
 8005c98:	f7ff fde9 	bl	800586e <SD_SendCmd>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //
 8005ca0:	7dfb      	ldrb	r3, [r7, #23]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d138      	bne.n	8005d18 <SD_WriteDisk+0xa8>
        {
            r1 = SD_SendBlock(buf, 0xFE); //512
 8005ca6:	21fe      	movs	r1, #254	; 0xfe
 8005ca8:	68f8      	ldr	r0, [r7, #12]
 8005caa:	f7ff fda4 	bl	80057f6 <SD_SendBlock>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	75fb      	strb	r3, [r7, #23]
 8005cb2:	e031      	b.n	8005d18 <SD_WriteDisk+0xa8>
        }
    }
    else
    {
        if (SD_Type != SD_TYPE_MMC)
 8005cb4:	4b1c      	ldr	r3, [pc, #112]	; (8005d28 <SD_WriteDisk+0xb8>)
 8005cb6:	781b      	ldrb	r3, [r3, #0]
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d00a      	beq.n	8005cd2 <SD_WriteDisk+0x62>
        {
            SD_SendCmd(CMD55, 0, 0X01);
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	2100      	movs	r1, #0
 8005cc0:	2037      	movs	r0, #55	; 0x37
 8005cc2:	f7ff fdd4 	bl	800586e <SD_SendCmd>
            SD_SendCmd(CMD23, cnt, 0X01); //
 8005cc6:	79fb      	ldrb	r3, [r7, #7]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	4619      	mov	r1, r3
 8005ccc:	2017      	movs	r0, #23
 8005cce:	f7ff fdce 	bl	800586e <SD_SendCmd>
        }
        r1 = SD_SendCmd(CMD25, sector, 0X01); //
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	68b9      	ldr	r1, [r7, #8]
 8005cd6:	2019      	movs	r0, #25
 8005cd8:	f7ff fdc9 	bl	800586e <SD_SendCmd>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0)
 8005ce0:	7dfb      	ldrb	r3, [r7, #23]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d118      	bne.n	8005d18 <SD_WriteDisk+0xa8>
        {
            do
            {
                r1 = SD_SendBlock(buf, 0xFC); //512
 8005ce6:	21fc      	movs	r1, #252	; 0xfc
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	f7ff fd84 	bl	80057f6 <SD_SendBlock>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	75fb      	strb	r3, [r7, #23]
                buf += 512;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005cf8:	60fb      	str	r3, [r7, #12]
            }
            while (--cnt && r1 == 0);
 8005cfa:	79fb      	ldrb	r3, [r7, #7]
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	71fb      	strb	r3, [r7, #7]
 8005d00:	79fb      	ldrb	r3, [r7, #7]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d002      	beq.n	8005d0c <SD_WriteDisk+0x9c>
 8005d06:	7dfb      	ldrb	r3, [r7, #23]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d0ec      	beq.n	8005ce6 <SD_WriteDisk+0x76>
            r1 = SD_SendBlock(0, 0xFD); //512
 8005d0c:	21fd      	movs	r1, #253	; 0xfd
 8005d0e:	2000      	movs	r0, #0
 8005d10:	f7ff fd71 	bl	80057f6 <SD_SendBlock>
 8005d14:	4603      	mov	r3, r0
 8005d16:	75fb      	strb	r3, [r7, #23]
        }
    }
    SD_DisSelect();//
 8005d18:	f7ff fce6 	bl	80056e8 <SD_DisSelect>
    return r1;//
 8005d1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3718      	adds	r7, #24
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop
 8005d28:	20000334 	.word	0x20000334

08005d2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d32:	2300      	movs	r3, #0
 8005d34:	607b      	str	r3, [r7, #4]
 8005d36:	4b10      	ldr	r3, [pc, #64]	; (8005d78 <HAL_MspInit+0x4c>)
 8005d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d3a:	4a0f      	ldr	r2, [pc, #60]	; (8005d78 <HAL_MspInit+0x4c>)
 8005d3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005d40:	6453      	str	r3, [r2, #68]	; 0x44
 8005d42:	4b0d      	ldr	r3, [pc, #52]	; (8005d78 <HAL_MspInit+0x4c>)
 8005d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d4a:	607b      	str	r3, [r7, #4]
 8005d4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005d4e:	2300      	movs	r3, #0
 8005d50:	603b      	str	r3, [r7, #0]
 8005d52:	4b09      	ldr	r3, [pc, #36]	; (8005d78 <HAL_MspInit+0x4c>)
 8005d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d56:	4a08      	ldr	r2, [pc, #32]	; (8005d78 <HAL_MspInit+0x4c>)
 8005d58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d5c:	6413      	str	r3, [r2, #64]	; 0x40
 8005d5e:	4b06      	ldr	r3, [pc, #24]	; (8005d78 <HAL_MspInit+0x4c>)
 8005d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d66:	603b      	str	r3, [r7, #0]
 8005d68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005d6a:	bf00      	nop
 8005d6c:	370c      	adds	r7, #12
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	40023800 	.word	0x40023800

08005d7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b08a      	sub	sp, #40	; 0x28
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d84:	f107 0314 	add.w	r3, r7, #20
 8005d88:	2200      	movs	r2, #0
 8005d8a:	601a      	str	r2, [r3, #0]
 8005d8c:	605a      	str	r2, [r3, #4]
 8005d8e:	609a      	str	r2, [r3, #8]
 8005d90:	60da      	str	r2, [r3, #12]
 8005d92:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a19      	ldr	r2, [pc, #100]	; (8005e00 <HAL_I2C_MspInit+0x84>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d12c      	bne.n	8005df8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d9e:	2300      	movs	r3, #0
 8005da0:	613b      	str	r3, [r7, #16]
 8005da2:	4b18      	ldr	r3, [pc, #96]	; (8005e04 <HAL_I2C_MspInit+0x88>)
 8005da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da6:	4a17      	ldr	r2, [pc, #92]	; (8005e04 <HAL_I2C_MspInit+0x88>)
 8005da8:	f043 0302 	orr.w	r3, r3, #2
 8005dac:	6313      	str	r3, [r2, #48]	; 0x30
 8005dae:	4b15      	ldr	r3, [pc, #84]	; (8005e04 <HAL_I2C_MspInit+0x88>)
 8005db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db2:	f003 0302 	and.w	r3, r3, #2
 8005db6:	613b      	str	r3, [r7, #16]
 8005db8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8005dba:	f44f 7310 	mov.w	r3, #576	; 0x240
 8005dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005dc0:	2312      	movs	r3, #18
 8005dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005dcc:	2304      	movs	r3, #4
 8005dce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005dd0:	f107 0314 	add.w	r3, r7, #20
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	480c      	ldr	r0, [pc, #48]	; (8005e08 <HAL_I2C_MspInit+0x8c>)
 8005dd8:	f001 fae2 	bl	80073a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005ddc:	2300      	movs	r3, #0
 8005dde:	60fb      	str	r3, [r7, #12]
 8005de0:	4b08      	ldr	r3, [pc, #32]	; (8005e04 <HAL_I2C_MspInit+0x88>)
 8005de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de4:	4a07      	ldr	r2, [pc, #28]	; (8005e04 <HAL_I2C_MspInit+0x88>)
 8005de6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005dea:	6413      	str	r3, [r2, #64]	; 0x40
 8005dec:	4b05      	ldr	r3, [pc, #20]	; (8005e04 <HAL_I2C_MspInit+0x88>)
 8005dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005df4:	60fb      	str	r3, [r7, #12]
 8005df6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005df8:	bf00      	nop
 8005dfa:	3728      	adds	r7, #40	; 0x28
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}
 8005e00:	40005400 	.word	0x40005400
 8005e04:	40023800 	.word	0x40023800
 8005e08:	40020400 	.word	0x40020400

08005e0c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a0a      	ldr	r2, [pc, #40]	; (8005e44 <HAL_I2C_MspDeInit+0x38>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d10e      	bne.n	8005e3c <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8005e1e:	4b0a      	ldr	r3, [pc, #40]	; (8005e48 <HAL_I2C_MspDeInit+0x3c>)
 8005e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e22:	4a09      	ldr	r2, [pc, #36]	; (8005e48 <HAL_I2C_MspDeInit+0x3c>)
 8005e24:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005e28:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8005e2a:	2140      	movs	r1, #64	; 0x40
 8005e2c:	4807      	ldr	r0, [pc, #28]	; (8005e4c <HAL_I2C_MspDeInit+0x40>)
 8005e2e:	f001 fc53 	bl	80076d8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8005e32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005e36:	4805      	ldr	r0, [pc, #20]	; (8005e4c <HAL_I2C_MspDeInit+0x40>)
 8005e38:	f001 fc4e 	bl	80076d8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8005e3c:	bf00      	nop
 8005e3e:	3708      	adds	r7, #8
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	40005400 	.word	0x40005400
 8005e48:	40023800 	.word	0x40023800
 8005e4c:	40020400 	.word	0x40020400

08005e50 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b08a      	sub	sp, #40	; 0x28
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e58:	f107 0314 	add.w	r3, r7, #20
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	601a      	str	r2, [r3, #0]
 8005e60:	605a      	str	r2, [r3, #4]
 8005e62:	609a      	str	r2, [r3, #8]
 8005e64:	60da      	str	r2, [r3, #12]
 8005e66:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a45      	ldr	r2, [pc, #276]	; (8005f84 <HAL_I2S_MspInit+0x134>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	f040 8084 	bne.w	8005f7c <HAL_I2S_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005e74:	2300      	movs	r3, #0
 8005e76:	613b      	str	r3, [r7, #16]
 8005e78:	4b43      	ldr	r3, [pc, #268]	; (8005f88 <HAL_I2S_MspInit+0x138>)
 8005e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e7c:	4a42      	ldr	r2, [pc, #264]	; (8005f88 <HAL_I2S_MspInit+0x138>)
 8005e7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e82:	6413      	str	r3, [r2, #64]	; 0x40
 8005e84:	4b40      	ldr	r3, [pc, #256]	; (8005f88 <HAL_I2S_MspInit+0x138>)
 8005e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e8c:	613b      	str	r3, [r7, #16]
 8005e8e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e90:	2300      	movs	r3, #0
 8005e92:	60fb      	str	r3, [r7, #12]
 8005e94:	4b3c      	ldr	r3, [pc, #240]	; (8005f88 <HAL_I2S_MspInit+0x138>)
 8005e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e98:	4a3b      	ldr	r2, [pc, #236]	; (8005f88 <HAL_I2S_MspInit+0x138>)
 8005e9a:	f043 0301 	orr.w	r3, r3, #1
 8005e9e:	6313      	str	r3, [r2, #48]	; 0x30
 8005ea0:	4b39      	ldr	r3, [pc, #228]	; (8005f88 <HAL_I2S_MspInit+0x138>)
 8005ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	60fb      	str	r3, [r7, #12]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005eac:	2300      	movs	r3, #0
 8005eae:	60bb      	str	r3, [r7, #8]
 8005eb0:	4b35      	ldr	r3, [pc, #212]	; (8005f88 <HAL_I2S_MspInit+0x138>)
 8005eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb4:	4a34      	ldr	r2, [pc, #208]	; (8005f88 <HAL_I2S_MspInit+0x138>)
 8005eb6:	f043 0304 	orr.w	r3, r3, #4
 8005eba:	6313      	str	r3, [r2, #48]	; 0x30
 8005ebc:	4b32      	ldr	r3, [pc, #200]	; (8005f88 <HAL_I2S_MspInit+0x138>)
 8005ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ec0:	f003 0304 	and.w	r3, r3, #4
 8005ec4:	60bb      	str	r3, [r7, #8]
 8005ec6:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005ec8:	2310      	movs	r3, #16
 8005eca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ecc:	2302      	movs	r3, #2
 8005ece:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005ed8:	2306      	movs	r3, #6
 8005eda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005edc:	f107 0314 	add.w	r3, r7, #20
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	482a      	ldr	r0, [pc, #168]	; (8005f8c <HAL_I2S_MspInit+0x13c>)
 8005ee4:	f001 fa5c 	bl	80073a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8005ee8:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8005eec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005eee:	2302      	movs	r3, #2
 8005ef0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005efa:	2306      	movs	r3, #6
 8005efc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005efe:	f107 0314 	add.w	r3, r7, #20
 8005f02:	4619      	mov	r1, r3
 8005f04:	4822      	ldr	r0, [pc, #136]	; (8005f90 <HAL_I2S_MspInit+0x140>)
 8005f06:	f001 fa4b 	bl	80073a0 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8005f0a:	4b22      	ldr	r3, [pc, #136]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f0c:	4a22      	ldr	r2, [pc, #136]	; (8005f98 <HAL_I2S_MspInit+0x148>)
 8005f0e:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8005f10:	4b20      	ldr	r3, [pc, #128]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f12:	2200      	movs	r2, #0
 8005f14:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005f16:	4b1f      	ldr	r3, [pc, #124]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f18:	2240      	movs	r2, #64	; 0x40
 8005f1a:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f1c:	4b1d      	ldr	r3, [pc, #116]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f1e:	2200      	movs	r2, #0
 8005f20:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005f22:	4b1c      	ldr	r3, [pc, #112]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005f28:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005f2a:	4b1a      	ldr	r3, [pc, #104]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f30:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005f32:	4b18      	ldr	r3, [pc, #96]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f34:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005f38:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8005f3a:	4b16      	ldr	r3, [pc, #88]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f3c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005f40:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005f42:	4b14      	ldr	r3, [pc, #80]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f44:	2200      	movs	r2, #0
 8005f46:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005f48:	4b12      	ldr	r3, [pc, #72]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f4a:	2204      	movs	r2, #4
 8005f4c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005f4e:	4b11      	ldr	r3, [pc, #68]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f50:	2203      	movs	r2, #3
 8005f52:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8005f54:	4b0f      	ldr	r3, [pc, #60]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f56:	2200      	movs	r2, #0
 8005f58:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005f5a:	4b0e      	ldr	r3, [pc, #56]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005f60:	480c      	ldr	r0, [pc, #48]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f62:	f000 fddf 	bl	8006b24 <HAL_DMA_Init>
 8005f66:	4603      	mov	r3, r0
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d001      	beq.n	8005f70 <HAL_I2S_MspInit+0x120>
    {
      Error_Handler();
 8005f6c:	f7ff fb54 	bl	8005618 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a08      	ldr	r2, [pc, #32]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f74:	639a      	str	r2, [r3, #56]	; 0x38
 8005f76:	4a07      	ldr	r2, [pc, #28]	; (8005f94 <HAL_I2S_MspInit+0x144>)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005f7c:	bf00      	nop
 8005f7e:	3728      	adds	r7, #40	; 0x28
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	40003c00 	.word	0x40003c00
 8005f88:	40023800 	.word	0x40023800
 8005f8c:	40020000 	.word	0x40020000
 8005f90:	40020800 	.word	0x40020800
 8005f94:	2001473c 	.word	0x2001473c
 8005f98:	40026088 	.word	0x40026088

08005f9c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b08a      	sub	sp, #40	; 0x28
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fa4:	f107 0314 	add.w	r3, r7, #20
 8005fa8:	2200      	movs	r2, #0
 8005faa:	601a      	str	r2, [r3, #0]
 8005fac:	605a      	str	r2, [r3, #4]
 8005fae:	609a      	str	r2, [r3, #8]
 8005fb0:	60da      	str	r2, [r3, #12]
 8005fb2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a19      	ldr	r2, [pc, #100]	; (8006020 <HAL_SPI_MspInit+0x84>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d12b      	bne.n	8006016 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	613b      	str	r3, [r7, #16]
 8005fc2:	4b18      	ldr	r3, [pc, #96]	; (8006024 <HAL_SPI_MspInit+0x88>)
 8005fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fc6:	4a17      	ldr	r2, [pc, #92]	; (8006024 <HAL_SPI_MspInit+0x88>)
 8005fc8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005fcc:	6453      	str	r3, [r2, #68]	; 0x44
 8005fce:	4b15      	ldr	r3, [pc, #84]	; (8006024 <HAL_SPI_MspInit+0x88>)
 8005fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fd2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005fd6:	613b      	str	r3, [r7, #16]
 8005fd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fda:	2300      	movs	r3, #0
 8005fdc:	60fb      	str	r3, [r7, #12]
 8005fde:	4b11      	ldr	r3, [pc, #68]	; (8006024 <HAL_SPI_MspInit+0x88>)
 8005fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe2:	4a10      	ldr	r2, [pc, #64]	; (8006024 <HAL_SPI_MspInit+0x88>)
 8005fe4:	f043 0301 	orr.w	r3, r3, #1
 8005fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8005fea:	4b0e      	ldr	r3, [pc, #56]	; (8006024 <HAL_SPI_MspInit+0x88>)
 8005fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fee:	f003 0301 	and.w	r3, r3, #1
 8005ff2:	60fb      	str	r3, [r7, #12]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005ff6:	23e0      	movs	r3, #224	; 0xe0
 8005ff8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ffa:	2302      	movs	r3, #2
 8005ffc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ffe:	2300      	movs	r3, #0
 8006000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006002:	2303      	movs	r3, #3
 8006004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006006:	2305      	movs	r3, #5
 8006008:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800600a:	f107 0314 	add.w	r3, r7, #20
 800600e:	4619      	mov	r1, r3
 8006010:	4805      	ldr	r0, [pc, #20]	; (8006028 <HAL_SPI_MspInit+0x8c>)
 8006012:	f001 f9c5 	bl	80073a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8006016:	bf00      	nop
 8006018:	3728      	adds	r7, #40	; 0x28
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	40013000 	.word	0x40013000
 8006024:	40023800 	.word	0x40023800
 8006028:	40020000 	.word	0x40020000

0800602c <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b082      	sub	sp, #8
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a08      	ldr	r2, [pc, #32]	; (800605c <HAL_SPI_MspDeInit+0x30>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d109      	bne.n	8006052 <HAL_SPI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800603e:	4b08      	ldr	r3, [pc, #32]	; (8006060 <HAL_SPI_MspDeInit+0x34>)
 8006040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006042:	4a07      	ldr	r2, [pc, #28]	; (8006060 <HAL_SPI_MspDeInit+0x34>)
 8006044:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006048:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 800604a:	21e0      	movs	r1, #224	; 0xe0
 800604c:	4805      	ldr	r0, [pc, #20]	; (8006064 <HAL_SPI_MspDeInit+0x38>)
 800604e:	f001 fb43 	bl	80076d8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8006052:	bf00      	nop
 8006054:	3708      	adds	r7, #8
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	40013000 	.word	0x40013000
 8006060:	40023800 	.word	0x40023800
 8006064:	40020000 	.word	0x40020000

08006068 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b08a      	sub	sp, #40	; 0x28
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006070:	f107 0314 	add.w	r3, r7, #20
 8006074:	2200      	movs	r2, #0
 8006076:	601a      	str	r2, [r3, #0]
 8006078:	605a      	str	r2, [r3, #4]
 800607a:	609a      	str	r2, [r3, #8]
 800607c:	60da      	str	r2, [r3, #12]
 800607e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a19      	ldr	r2, [pc, #100]	; (80060ec <HAL_UART_MspInit+0x84>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d12b      	bne.n	80060e2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800608a:	2300      	movs	r3, #0
 800608c:	613b      	str	r3, [r7, #16]
 800608e:	4b18      	ldr	r3, [pc, #96]	; (80060f0 <HAL_UART_MspInit+0x88>)
 8006090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006092:	4a17      	ldr	r2, [pc, #92]	; (80060f0 <HAL_UART_MspInit+0x88>)
 8006094:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006098:	6413      	str	r3, [r2, #64]	; 0x40
 800609a:	4b15      	ldr	r3, [pc, #84]	; (80060f0 <HAL_UART_MspInit+0x88>)
 800609c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800609e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060a2:	613b      	str	r3, [r7, #16]
 80060a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80060a6:	2300      	movs	r3, #0
 80060a8:	60fb      	str	r3, [r7, #12]
 80060aa:	4b11      	ldr	r3, [pc, #68]	; (80060f0 <HAL_UART_MspInit+0x88>)
 80060ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ae:	4a10      	ldr	r2, [pc, #64]	; (80060f0 <HAL_UART_MspInit+0x88>)
 80060b0:	f043 0301 	orr.w	r3, r3, #1
 80060b4:	6313      	str	r3, [r2, #48]	; 0x30
 80060b6:	4b0e      	ldr	r3, [pc, #56]	; (80060f0 <HAL_UART_MspInit+0x88>)
 80060b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ba:	f003 0301 	and.w	r3, r3, #1
 80060be:	60fb      	str	r3, [r7, #12]
 80060c0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80060c2:	230c      	movs	r3, #12
 80060c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060c6:	2302      	movs	r3, #2
 80060c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060ca:	2300      	movs	r3, #0
 80060cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060ce:	2303      	movs	r3, #3
 80060d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80060d2:	2307      	movs	r3, #7
 80060d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060d6:	f107 0314 	add.w	r3, r7, #20
 80060da:	4619      	mov	r1, r3
 80060dc:	4805      	ldr	r0, [pc, #20]	; (80060f4 <HAL_UART_MspInit+0x8c>)
 80060de:	f001 f95f 	bl	80073a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80060e2:	bf00      	nop
 80060e4:	3728      	adds	r7, #40	; 0x28
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	40004400 	.word	0x40004400
 80060f0:	40023800 	.word	0x40023800
 80060f4:	40020000 	.word	0x40020000

080060f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b08c      	sub	sp, #48	; 0x30
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8006100:	2300      	movs	r3, #0
 8006102:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8006104:	2300      	movs	r3, #0
 8006106:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8006108:	2200      	movs	r2, #0
 800610a:	6879      	ldr	r1, [r7, #4]
 800610c:	2036      	movs	r0, #54	; 0x36
 800610e:	f000 fcdf 	bl	8006ad0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006112:	2036      	movs	r0, #54	; 0x36
 8006114:	f000 fcf8 	bl	8006b08 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8006118:	2300      	movs	r3, #0
 800611a:	60fb      	str	r3, [r7, #12]
 800611c:	4b1f      	ldr	r3, [pc, #124]	; (800619c <HAL_InitTick+0xa4>)
 800611e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006120:	4a1e      	ldr	r2, [pc, #120]	; (800619c <HAL_InitTick+0xa4>)
 8006122:	f043 0310 	orr.w	r3, r3, #16
 8006126:	6413      	str	r3, [r2, #64]	; 0x40
 8006128:	4b1c      	ldr	r3, [pc, #112]	; (800619c <HAL_InitTick+0xa4>)
 800612a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800612c:	f003 0310 	and.w	r3, r3, #16
 8006130:	60fb      	str	r3, [r7, #12]
 8006132:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006134:	f107 0210 	add.w	r2, r7, #16
 8006138:	f107 0314 	add.w	r3, r7, #20
 800613c:	4611      	mov	r1, r2
 800613e:	4618      	mov	r0, r3
 8006140:	f004 f91c 	bl	800a37c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8006144:	f004 f8f2 	bl	800a32c <HAL_RCC_GetPCLK1Freq>
 8006148:	4603      	mov	r3, r0
 800614a:	005b      	lsls	r3, r3, #1
 800614c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800614e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006150:	4a13      	ldr	r2, [pc, #76]	; (80061a0 <HAL_InitTick+0xa8>)
 8006152:	fba2 2303 	umull	r2, r3, r2, r3
 8006156:	0c9b      	lsrs	r3, r3, #18
 8006158:	3b01      	subs	r3, #1
 800615a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800615c:	4b11      	ldr	r3, [pc, #68]	; (80061a4 <HAL_InitTick+0xac>)
 800615e:	4a12      	ldr	r2, [pc, #72]	; (80061a8 <HAL_InitTick+0xb0>)
 8006160:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8006162:	4b10      	ldr	r3, [pc, #64]	; (80061a4 <HAL_InitTick+0xac>)
 8006164:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006168:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800616a:	4a0e      	ldr	r2, [pc, #56]	; (80061a4 <HAL_InitTick+0xac>)
 800616c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800616e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8006170:	4b0c      	ldr	r3, [pc, #48]	; (80061a4 <HAL_InitTick+0xac>)
 8006172:	2200      	movs	r2, #0
 8006174:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006176:	4b0b      	ldr	r3, [pc, #44]	; (80061a4 <HAL_InitTick+0xac>)
 8006178:	2200      	movs	r2, #0
 800617a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800617c:	4809      	ldr	r0, [pc, #36]	; (80061a4 <HAL_InitTick+0xac>)
 800617e:	f005 f817 	bl	800b1b0 <HAL_TIM_Base_Init>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	d104      	bne.n	8006192 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8006188:	4806      	ldr	r0, [pc, #24]	; (80061a4 <HAL_InitTick+0xac>)
 800618a:	f005 f846 	bl	800b21a <HAL_TIM_Base_Start_IT>
 800618e:	4603      	mov	r3, r0
 8006190:	e000      	b.n	8006194 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
}
 8006194:	4618      	mov	r0, r3
 8006196:	3730      	adds	r7, #48	; 0x30
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}
 800619c:	40023800 	.word	0x40023800
 80061a0:	431bde83 	.word	0x431bde83
 80061a4:	20014824 	.word	0x20014824
 80061a8:	40001000 	.word	0x40001000

080061ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80061ac:	b480      	push	{r7}
 80061ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80061b0:	e7fe      	b.n	80061b0 <NMI_Handler+0x4>

080061b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80061b2:	b480      	push	{r7}
 80061b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80061b6:	e7fe      	b.n	80061b6 <HardFault_Handler+0x4>

080061b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80061b8:	b480      	push	{r7}
 80061ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80061bc:	e7fe      	b.n	80061bc <MemManage_Handler+0x4>

080061be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80061be:	b480      	push	{r7}
 80061c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80061c2:	e7fe      	b.n	80061c2 <BusFault_Handler+0x4>

080061c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80061c4:	b480      	push	{r7}
 80061c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80061c8:	e7fe      	b.n	80061c8 <UsageFault_Handler+0x4>

080061ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80061ca:	b480      	push	{r7}
 80061cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80061ce:	bf00      	nop
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80061dc:	2001      	movs	r0, #1
 80061de:	f001 fbab 	bl	8007938 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80061e2:	bf00      	nop
 80061e4:	bd80      	pop	{r7, pc}
	...

080061e8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80061ec:	4802      	ldr	r0, [pc, #8]	; (80061f8 <DMA1_Stream5_IRQHandler+0x10>)
 80061ee:	f000 fe6d 	bl	8006ecc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80061f2:	bf00      	nop
 80061f4:	bd80      	pop	{r7, pc}
 80061f6:	bf00      	nop
 80061f8:	2001473c 	.word	0x2001473c

080061fc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006200:	4802      	ldr	r0, [pc, #8]	; (800620c <TIM6_DAC_IRQHandler+0x10>)
 8006202:	f005 f82e 	bl	800b262 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8006206:	bf00      	nop
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	20014824 	.word	0x20014824

08006210 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006210:	b480      	push	{r7}
 8006212:	af00      	add	r7, sp, #0
	return 1;
 8006214:	2301      	movs	r3, #1
}
 8006216:	4618      	mov	r0, r3
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr

08006220 <_kill>:

int _kill(int pid, int sig)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800622a:	f008 f9ed 	bl	800e608 <__errno>
 800622e:	4603      	mov	r3, r0
 8006230:	2216      	movs	r2, #22
 8006232:	601a      	str	r2, [r3, #0]
	return -1;
 8006234:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006238:	4618      	mov	r0, r3
 800623a:	3708      	adds	r7, #8
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}

08006240 <_exit>:

void _exit (int status)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b082      	sub	sp, #8
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006248:	f04f 31ff 	mov.w	r1, #4294967295
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f7ff ffe7 	bl	8006220 <_kill>
	while (1) {}		/* Make sure we hang here */
 8006252:	e7fe      	b.n	8006252 <_exit+0x12>

08006254 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b086      	sub	sp, #24
 8006258:	af00      	add	r7, sp, #0
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006260:	2300      	movs	r3, #0
 8006262:	617b      	str	r3, [r7, #20]
 8006264:	e00a      	b.n	800627c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006266:	f3af 8000 	nop.w
 800626a:	4601      	mov	r1, r0
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	1c5a      	adds	r2, r3, #1
 8006270:	60ba      	str	r2, [r7, #8]
 8006272:	b2ca      	uxtb	r2, r1
 8006274:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	3301      	adds	r3, #1
 800627a:	617b      	str	r3, [r7, #20]
 800627c:	697a      	ldr	r2, [r7, #20]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	429a      	cmp	r2, r3
 8006282:	dbf0      	blt.n	8006266 <_read+0x12>
	}

return len;
 8006284:	687b      	ldr	r3, [r7, #4]
}
 8006286:	4618      	mov	r0, r3
 8006288:	3718      	adds	r7, #24
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}

0800628e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800628e:	b580      	push	{r7, lr}
 8006290:	b086      	sub	sp, #24
 8006292:	af00      	add	r7, sp, #0
 8006294:	60f8      	str	r0, [r7, #12]
 8006296:	60b9      	str	r1, [r7, #8]
 8006298:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800629a:	2300      	movs	r3, #0
 800629c:	617b      	str	r3, [r7, #20]
 800629e:	e009      	b.n	80062b4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	1c5a      	adds	r2, r3, #1
 80062a4:	60ba      	str	r2, [r7, #8]
 80062a6:	781b      	ldrb	r3, [r3, #0]
 80062a8:	4618      	mov	r0, r3
 80062aa:	f7fe fd9f 	bl	8004dec <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	3301      	adds	r3, #1
 80062b2:	617b      	str	r3, [r7, #20]
 80062b4:	697a      	ldr	r2, [r7, #20]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	dbf1      	blt.n	80062a0 <_write+0x12>
	}
	return len;
 80062bc:	687b      	ldr	r3, [r7, #4]
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3718      	adds	r7, #24
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}

080062c6 <_close>:

int _close(int file)
{
 80062c6:	b480      	push	{r7}
 80062c8:	b083      	sub	sp, #12
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	6078      	str	r0, [r7, #4]
	return -1;
 80062ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	370c      	adds	r7, #12
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr

080062de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80062de:	b480      	push	{r7}
 80062e0:	b083      	sub	sp, #12
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
 80062e6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80062ee:	605a      	str	r2, [r3, #4]
	return 0;
 80062f0:	2300      	movs	r3, #0
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	370c      	adds	r7, #12
 80062f6:	46bd      	mov	sp, r7
 80062f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fc:	4770      	bx	lr

080062fe <_isatty>:

int _isatty(int file)
{
 80062fe:	b480      	push	{r7}
 8006300:	b083      	sub	sp, #12
 8006302:	af00      	add	r7, sp, #0
 8006304:	6078      	str	r0, [r7, #4]
	return 1;
 8006306:	2301      	movs	r3, #1
}
 8006308:	4618      	mov	r0, r3
 800630a:	370c      	adds	r7, #12
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006314:	b480      	push	{r7}
 8006316:	b085      	sub	sp, #20
 8006318:	af00      	add	r7, sp, #0
 800631a:	60f8      	str	r0, [r7, #12]
 800631c:	60b9      	str	r1, [r7, #8]
 800631e:	607a      	str	r2, [r7, #4]
	return 0;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3714      	adds	r7, #20
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
	...

08006330 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b086      	sub	sp, #24
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006338:	4a14      	ldr	r2, [pc, #80]	; (800638c <_sbrk+0x5c>)
 800633a:	4b15      	ldr	r3, [pc, #84]	; (8006390 <_sbrk+0x60>)
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006344:	4b13      	ldr	r3, [pc, #76]	; (8006394 <_sbrk+0x64>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d102      	bne.n	8006352 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800634c:	4b11      	ldr	r3, [pc, #68]	; (8006394 <_sbrk+0x64>)
 800634e:	4a12      	ldr	r2, [pc, #72]	; (8006398 <_sbrk+0x68>)
 8006350:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006352:	4b10      	ldr	r3, [pc, #64]	; (8006394 <_sbrk+0x64>)
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4413      	add	r3, r2
 800635a:	693a      	ldr	r2, [r7, #16]
 800635c:	429a      	cmp	r2, r3
 800635e:	d207      	bcs.n	8006370 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006360:	f008 f952 	bl	800e608 <__errno>
 8006364:	4603      	mov	r3, r0
 8006366:	220c      	movs	r2, #12
 8006368:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800636a:	f04f 33ff 	mov.w	r3, #4294967295
 800636e:	e009      	b.n	8006384 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006370:	4b08      	ldr	r3, [pc, #32]	; (8006394 <_sbrk+0x64>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006376:	4b07      	ldr	r3, [pc, #28]	; (8006394 <_sbrk+0x64>)
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4413      	add	r3, r2
 800637e:	4a05      	ldr	r2, [pc, #20]	; (8006394 <_sbrk+0x64>)
 8006380:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006382:	68fb      	ldr	r3, [r7, #12]
}
 8006384:	4618      	mov	r0, r3
 8006386:	3718      	adds	r7, #24
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}
 800638c:	20020000 	.word	0x20020000
 8006390:	00000400 	.word	0x00000400
 8006394:	20000338 	.word	0x20000338
 8006398:	20014ef8 	.word	0x20014ef8

0800639c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800639c:	b480      	push	{r7}
 800639e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80063a0:	4b08      	ldr	r3, [pc, #32]	; (80063c4 <SystemInit+0x28>)
 80063a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063a6:	4a07      	ldr	r2, [pc, #28]	; (80063c4 <SystemInit+0x28>)
 80063a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80063ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80063b0:	4b04      	ldr	r3, [pc, #16]	; (80063c4 <SystemInit+0x28>)
 80063b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80063b6:	609a      	str	r2, [r3, #8]
#endif
}
 80063b8:	bf00      	nop
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr
 80063c2:	bf00      	nop
 80063c4:	e000ed00 	.word	0xe000ed00

080063c8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
    BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b082      	sub	sp, #8
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	4603      	mov	r3, r0
 80063d0:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 80063d2:	4b10      	ldr	r3, [pc, #64]	; (8006414 <USER_initialize+0x4c>)
 80063d4:	2201      	movs	r2, #1
 80063d6:	701a      	strb	r2, [r3, #0]

    printf("# SD Card Init ");
 80063d8:	480f      	ldr	r0, [pc, #60]	; (8006418 <USER_initialize+0x50>)
 80063da:	f008 ffdd 	bl	800f398 <iprintf>
    if(SD_Initialize() == 0)
 80063de:	f7ff fb07 	bl	80059f0 <SD_Initialize>
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d102      	bne.n	80063ee <USER_initialize+0x26>
    {
        Stat = RES_OK;
 80063e8:	4b0a      	ldr	r3, [pc, #40]	; (8006414 <USER_initialize+0x4c>)
 80063ea:	2200      	movs	r2, #0
 80063ec:	701a      	strb	r2, [r3, #0]
    }
    printf("%s!\r\n", Stat == RES_OK ? "Successfully" : "Failed");
 80063ee:	4b09      	ldr	r3, [pc, #36]	; (8006414 <USER_initialize+0x4c>)
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d101      	bne.n	80063fc <USER_initialize+0x34>
 80063f8:	4b08      	ldr	r3, [pc, #32]	; (800641c <USER_initialize+0x54>)
 80063fa:	e000      	b.n	80063fe <USER_initialize+0x36>
 80063fc:	4b08      	ldr	r3, [pc, #32]	; (8006420 <USER_initialize+0x58>)
 80063fe:	4619      	mov	r1, r3
 8006400:	4808      	ldr	r0, [pc, #32]	; (8006424 <USER_initialize+0x5c>)
 8006402:	f008 ffc9 	bl	800f398 <iprintf>

    return Stat;
 8006406:	4b03      	ldr	r3, [pc, #12]	; (8006414 <USER_initialize+0x4c>)
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	b2db      	uxtb	r3, r3
    /* USER CODE END INIT */
}
 800640c:	4618      	mov	r0, r3
 800640e:	3708      	adds	r7, #8
 8006410:	46bd      	mov	sp, r7
 8006412:	bd80      	pop	{r7, pc}
 8006414:	2000003c 	.word	0x2000003c
 8006418:	08013368 	.word	0x08013368
 800641c:	08013378 	.word	0x08013378
 8006420:	08013388 	.word	0x08013388
 8006424:	08013390 	.word	0x08013390

08006428 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
    BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	4603      	mov	r3, r0
 8006430:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN STATUS */
    return RES_OK;
 8006432:	2300      	movs	r3, #0
    /* USER CODE END STATUS */
}
 8006434:	4618      	mov	r0, r3
 8006436:	370c      	adds	r7, #12
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr

08006440 <USER_read>:
    BYTE pdrv,      /* Physical drive nmuber to identify the drive */
    BYTE *buff,     /* Data buffer to store read data */
    DWORD sector,   /* Sector address in LBA */
    UINT count      /* Number of sectors to read */
)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
 8006446:	60b9      	str	r1, [r7, #8]
 8006448:	607a      	str	r2, [r7, #4]
 800644a:	603b      	str	r3, [r7, #0]
 800644c:	4603      	mov	r3, r0
 800644e:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN READ */
    return SD_ReadDisk(buff, sector, count) == 0 ? RES_OK : RES_ERROR;
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	b2db      	uxtb	r3, r3
 8006454:	461a      	mov	r2, r3
 8006456:	6879      	ldr	r1, [r7, #4]
 8006458:	68b8      	ldr	r0, [r7, #8]
 800645a:	f7ff fbbd 	bl	8005bd8 <SD_ReadDisk>
 800645e:	4603      	mov	r3, r0
 8006460:	2b00      	cmp	r3, #0
 8006462:	bf14      	ite	ne
 8006464:	2301      	movne	r3, #1
 8006466:	2300      	moveq	r3, #0
 8006468:	b2db      	uxtb	r3, r3
    /* USER CODE END READ */
}
 800646a:	4618      	mov	r0, r3
 800646c:	3710      	adds	r7, #16
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}

08006472 <USER_write>:
    BYTE pdrv,          /* Physical drive nmuber to identify the drive */
    const BYTE *buff,   /* Data to be written */
    DWORD sector,       /* Sector address in LBA */
    UINT count          /* Number of sectors to write */
)
{
 8006472:	b580      	push	{r7, lr}
 8006474:	b084      	sub	sp, #16
 8006476:	af00      	add	r7, sp, #0
 8006478:	60b9      	str	r1, [r7, #8]
 800647a:	607a      	str	r2, [r7, #4]
 800647c:	603b      	str	r3, [r7, #0]
 800647e:	4603      	mov	r3, r0
 8006480:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN WRITE */
    /* USER CODE HERE */
    return SD_WriteDisk((uint8_t *)buff, sector, count) == 0 ? RES_OK : RES_ERROR;;
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	b2db      	uxtb	r3, r3
 8006486:	461a      	mov	r2, r3
 8006488:	6879      	ldr	r1, [r7, #4]
 800648a:	68b8      	ldr	r0, [r7, #8]
 800648c:	f7ff fbf0 	bl	8005c70 <SD_WriteDisk>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	bf14      	ite	ne
 8006496:	2301      	movne	r3, #1
 8006498:	2300      	moveq	r3, #0
 800649a:	b2db      	uxtb	r3, r3
    /* USER CODE END WRITE */
}
 800649c:	4618      	mov	r0, r3
 800649e:	3710      	adds	r7, #16
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <USER_ioctl>:
DRESULT USER_ioctl (
    BYTE pdrv,      /* Physical drive nmuber (0..) */
    BYTE cmd,       /* Control code */
    void *buff      /* Buffer to send/receive control data */
)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b083      	sub	sp, #12
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	4603      	mov	r3, r0
 80064ac:	603a      	str	r2, [r7, #0]
 80064ae:	71fb      	strb	r3, [r7, #7]
 80064b0:	460b      	mov	r3, r1
 80064b2:	71bb      	strb	r3, [r7, #6]
    /* USER CODE BEGIN IOCTL */
    return RES_OK;
 80064b4:	2300      	movs	r3, #0
    /* USER CODE END IOCTL */
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	370c      	adds	r7, #12
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr
	...

080064c4 <PlayerInit>:

FIL WavFile;

/* Private function prototypes -----------------------------------------------*/
uint8_t PlayerInit(uint32_t AudioFreq)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b082      	sub	sp, #8
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
	/* Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) */
	if(AUDIO_OUT_Init(OUTPUT_DEVICE_BOTH, uwVolume, AudioFreq) != 0)
 80064cc:	4b08      	ldr	r3, [pc, #32]	; (80064f0 <PlayerInit+0x2c>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	4619      	mov	r1, r3
 80064d6:	2003      	movs	r0, #3
 80064d8:	f7fa fd88 	bl	8000fec <AUDIO_OUT_Init>
 80064dc:	4603      	mov	r3, r0
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d001      	beq.n	80064e6 <PlayerInit+0x22>
	{
		return 1;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e000      	b.n	80064e8 <PlayerInit+0x24>
	}
	else
	{
		return 0;
 80064e6:	2300      	movs	r3, #0
	}
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3708      	adds	r7, #8
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}
 80064f0:	20000054 	.word	0x20000054

080064f4 <AUDIO_PLAYER_Start>:
  * @brief  Starts Audio streaming.    
  * @param  idx: File index
  * @retval Audio error
  */ 
AUDIO_ErrorTypeDef AUDIO_PLAYER_Start(uint8_t idx)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b084      	sub	sp, #16
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	4603      	mov	r3, r0
 80064fc:	71fb      	strb	r3, [r7, #7]
  uint bytesread;

  f_close(&WavFile);
 80064fe:	4828      	ldr	r0, [pc, #160]	; (80065a0 <AUDIO_PLAYER_Start+0xac>)
 8006500:	f7fe f85a 	bl	80045b8 <f_close>
  if(AUDIO_GetWavObjectNumber() > idx)
 8006504:	f7fb f9c2 	bl	800188c <AUDIO_GetWavObjectNumber>
 8006508:	4603      	mov	r3, r0
 800650a:	461a      	mov	r2, r3
 800650c:	79fb      	ldrb	r3, [r7, #7]
 800650e:	b29b      	uxth	r3, r3
 8006510:	429a      	cmp	r2, r3
 8006512:	d940      	bls.n	8006596 <AUDIO_PLAYER_Start+0xa2>
  {

    //Open WAV file
    f_open(&WavFile, (char *)FileList.file[idx].name, FA_READ);
 8006514:	79fa      	ldrb	r2, [r7, #7]
 8006516:	4613      	mov	r3, r2
 8006518:	009b      	lsls	r3, r3, #2
 800651a:	4413      	add	r3, r2
 800651c:	00db      	lsls	r3, r3, #3
 800651e:	4413      	add	r3, r2
 8006520:	4a20      	ldr	r2, [pc, #128]	; (80065a4 <AUDIO_PLAYER_Start+0xb0>)
 8006522:	4413      	add	r3, r2
 8006524:	3301      	adds	r3, #1
 8006526:	2201      	movs	r2, #1
 8006528:	4619      	mov	r1, r3
 800652a:	481d      	ldr	r0, [pc, #116]	; (80065a0 <AUDIO_PLAYER_Start+0xac>)
 800652c:	f7fd fb50 	bl	8003bd0 <f_open>
    //Read WAV file Header
    f_read(&WavFile, &WaveFormat, sizeof(WaveFormat), &bytesread);
 8006530:	f107 030c 	add.w	r3, r7, #12
 8006534:	222c      	movs	r2, #44	; 0x2c
 8006536:	491c      	ldr	r1, [pc, #112]	; (80065a8 <AUDIO_PLAYER_Start+0xb4>)
 8006538:	4819      	ldr	r0, [pc, #100]	; (80065a0 <AUDIO_PLAYER_Start+0xac>)
 800653a:	f7fd fd09 	bl	8003f50 <f_read>
    
    /*Adjust the Audio frequency */
    PlayerInit(WaveFormat.SampleRate);
 800653e:	4b1a      	ldr	r3, [pc, #104]	; (80065a8 <AUDIO_PLAYER_Start+0xb4>)
 8006540:	699b      	ldr	r3, [r3, #24]
 8006542:	4618      	mov	r0, r3
 8006544:	f7ff ffbe 	bl	80064c4 <PlayerInit>
    
    BufferCtl.state = BUFFER_OFFSET_NONE;
 8006548:	4b18      	ldr	r3, [pc, #96]	; (80065ac <AUDIO_PLAYER_Start+0xb8>)
 800654a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800654e:	2200      	movs	r2, #0
 8006550:	701a      	strb	r2, [r3, #0]
    
    /* Get Data from USB Flash Disk */
    f_lseek(&WavFile, 0);
 8006552:	2100      	movs	r1, #0
 8006554:	4812      	ldr	r0, [pc, #72]	; (80065a0 <AUDIO_PLAYER_Start+0xac>)
 8006556:	f7fe f859 	bl	800460c <f_lseek>
    
    /* Fill whole buffer at first time */
    if(f_read(&WavFile,&BufferCtl.buff[0],AUDIO_OUT_BUFFER_SIZE,(void *)&bytesread) == FR_OK)
 800655a:	f107 030c 	add.w	r3, r7, #12
 800655e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006562:	4912      	ldr	r1, [pc, #72]	; (80065ac <AUDIO_PLAYER_Start+0xb8>)
 8006564:	480e      	ldr	r0, [pc, #56]	; (80065a0 <AUDIO_PLAYER_Start+0xac>)
 8006566:	f7fd fcf3 	bl	8003f50 <f_read>
 800656a:	4603      	mov	r3, r0
 800656c:	2b00      	cmp	r3, #0
 800656e:	d112      	bne.n	8006596 <AUDIO_PLAYER_Start+0xa2>
    {
      AudioState = AUDIO_STATE_PLAY;
 8006570:	4b0f      	ldr	r3, [pc, #60]	; (80065b0 <AUDIO_PLAYER_Start+0xbc>)
 8006572:	2203      	movs	r2, #3
 8006574:	701a      	strb	r2, [r3, #0]
        if(bytesread != 0)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00c      	beq.n	8006596 <AUDIO_PLAYER_Start+0xa2>
        {
          AUDIO_OUT_Play((uint16_t*)&BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE);
 800657c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006580:	480a      	ldr	r0, [pc, #40]	; (80065ac <AUDIO_PLAYER_Start+0xb8>)
 8006582:	f7fa fd81 	bl	8001088 <AUDIO_OUT_Play>
          BufferCtl.fptr = bytesread;
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	4b08      	ldr	r3, [pc, #32]	; (80065ac <AUDIO_PLAYER_Start+0xb8>)
 800658a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800658e:	3304      	adds	r3, #4
 8006590:	601a      	str	r2, [r3, #0]
          return AUDIO_ERROR_NONE;
 8006592:	2300      	movs	r3, #0
 8006594:	e000      	b.n	8006598 <AUDIO_PLAYER_Start+0xa4>
        }
      }
  }
  return AUDIO_ERROR_IO;
 8006596:	2301      	movs	r3, #1
}
 8006598:	4618      	mov	r0, r3
 800659a:	3710      	adds	r7, #16
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}
 80065a0:	20014c70 	.word	0x20014c70
 80065a4:	20014894 	.word	0x20014894
 80065a8:	20014868 	.word	0x20014868
 80065ac:	2000033c 	.word	0x2000033c
 80065b0:	20014864 	.word	0x20014864

080065b4 <AUDIO_PLAYER_Process>:
  * @brief  Manages Audio process. 
  * @param  None
  * @retval Audio error
  */
AUDIO_ErrorTypeDef AUDIO_PLAYER_Process(bool isLoop)
{
 80065b4:	b590      	push	{r4, r7, lr}
 80065b6:	b085      	sub	sp, #20
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	4603      	mov	r3, r0
 80065bc:	71fb      	strb	r3, [r7, #7]
  uint32_t bytesread;
  AUDIO_ErrorTypeDef audio_error = AUDIO_ERROR_NONE;
 80065be:	2300      	movs	r3, #0
 80065c0:	73fb      	strb	r3, [r7, #15]
  
  switch(AudioState)
 80065c2:	4b84      	ldr	r3, [pc, #528]	; (80067d4 <AUDIO_PLAYER_Process+0x220>)
 80065c4:	781b      	ldrb	r3, [r3, #0]
 80065c6:	3b03      	subs	r3, #3
 80065c8:	2b0a      	cmp	r3, #10
 80065ca:	f200 80fb 	bhi.w	80067c4 <AUDIO_PLAYER_Process+0x210>
 80065ce:	a201      	add	r2, pc, #4	; (adr r2, 80065d4 <AUDIO_PLAYER_Process+0x20>)
 80065d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065d4:	08006601 	.word	0x08006601
 80065d8:	080067c5 	.word	0x080067c5
 80065dc:	080066d1 	.word	0x080066d1
 80065e0:	0800671f 	.word	0x0800671f
 80065e4:	080067c5 	.word	0x080067c5
 80065e8:	080067c5 	.word	0x080067c5
 80065ec:	080066bf 	.word	0x080066bf
 80065f0:	08006761 	.word	0x08006761
 80065f4:	0800676d 	.word	0x0800676d
 80065f8:	08006779 	.word	0x08006779
 80065fc:	0800679f 	.word	0x0800679f
  {
  case AUDIO_STATE_PLAY:
    if(BufferCtl.fptr >= WaveFormat.FileSize)
 8006600:	4b75      	ldr	r3, [pc, #468]	; (80067d8 <AUDIO_PLAYER_Process+0x224>)
 8006602:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006606:	3304      	adds	r3, #4
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	4b74      	ldr	r3, [pc, #464]	; (80067dc <AUDIO_PLAYER_Process+0x228>)
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	429a      	cmp	r2, r3
 8006610:	d305      	bcc.n	800661e <AUDIO_PLAYER_Process+0x6a>
    {
      AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8006612:	2002      	movs	r0, #2
 8006614:	f7fa fd8e 	bl	8001134 <AUDIO_OUT_Stop>
      AudioState = AUDIO_STATE_NEXT;
 8006618:	4b6e      	ldr	r3, [pc, #440]	; (80067d4 <AUDIO_PLAYER_Process+0x220>)
 800661a:	2205      	movs	r2, #5
 800661c:	701a      	strb	r2, [r3, #0]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_HALF)
 800661e:	4b6e      	ldr	r3, [pc, #440]	; (80067d8 <AUDIO_PLAYER_Process+0x224>)
 8006620:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006624:	781b      	ldrb	r3, [r3, #0]
 8006626:	2b01      	cmp	r3, #1
 8006628:	d120      	bne.n	800666c <AUDIO_PLAYER_Process+0xb8>
    {
      if(f_read(&WavFile, &BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 800662a:	f107 0308 	add.w	r3, r7, #8
 800662e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006632:	4969      	ldr	r1, [pc, #420]	; (80067d8 <AUDIO_PLAYER_Process+0x224>)
 8006634:	486a      	ldr	r0, [pc, #424]	; (80067e0 <AUDIO_PLAYER_Process+0x22c>)
 8006636:	f7fd fc8b 	bl	8003f50 <f_read>
 800663a:	4603      	mov	r3, r0
 800663c:	2b00      	cmp	r3, #0
 800663e:	d004      	beq.n	800664a <AUDIO_PLAYER_Process+0x96>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8006640:	2002      	movs	r0, #2
 8006642:	f7fa fd77 	bl	8001134 <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 8006646:	2301      	movs	r3, #1
 8006648:	e0c0      	b.n	80067cc <AUDIO_PLAYER_Process+0x218>
      } 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 800664a:	4b63      	ldr	r3, [pc, #396]	; (80067d8 <AUDIO_PLAYER_Process+0x224>)
 800664c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006650:	2200      	movs	r2, #0
 8006652:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8006654:	4b60      	ldr	r3, [pc, #384]	; (80067d8 <AUDIO_PLAYER_Process+0x224>)
 8006656:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800665a:	3304      	adds	r3, #4
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	441a      	add	r2, r3
 8006662:	4b5d      	ldr	r3, [pc, #372]	; (80067d8 <AUDIO_PLAYER_Process+0x224>)
 8006664:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006668:	3304      	adds	r3, #4
 800666a:	601a      	str	r2, [r3, #0]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_FULL)
 800666c:	4b5a      	ldr	r3, [pc, #360]	; (80067d8 <AUDIO_PLAYER_Process+0x224>)
 800666e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006672:	781b      	ldrb	r3, [r3, #0]
 8006674:	2b02      	cmp	r3, #2
 8006676:	f040 80a7 	bne.w	80067c8 <AUDIO_PLAYER_Process+0x214>
    {
      if(f_read(&WavFile, &BufferCtl.buff[AUDIO_OUT_BUFFER_SIZE /2], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 800667a:	f107 0308 	add.w	r3, r7, #8
 800667e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006682:	4958      	ldr	r1, [pc, #352]	; (80067e4 <AUDIO_PLAYER_Process+0x230>)
 8006684:	4856      	ldr	r0, [pc, #344]	; (80067e0 <AUDIO_PLAYER_Process+0x22c>)
 8006686:	f7fd fc63 	bl	8003f50 <f_read>
 800668a:	4603      	mov	r3, r0
 800668c:	2b00      	cmp	r3, #0
 800668e:	d004      	beq.n	800669a <AUDIO_PLAYER_Process+0xe6>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8006690:	2002      	movs	r0, #2
 8006692:	f7fa fd4f 	bl	8001134 <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 8006696:	2301      	movs	r3, #1
 8006698:	e098      	b.n	80067cc <AUDIO_PLAYER_Process+0x218>
      } 
 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 800669a:	4b4f      	ldr	r3, [pc, #316]	; (80067d8 <AUDIO_PLAYER_Process+0x224>)
 800669c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066a0:	2200      	movs	r2, #0
 80066a2:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 80066a4:	4b4c      	ldr	r3, [pc, #304]	; (80067d8 <AUDIO_PLAYER_Process+0x224>)
 80066a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066aa:	3304      	adds	r3, #4
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	441a      	add	r2, r3
 80066b2:	4b49      	ldr	r3, [pc, #292]	; (80067d8 <AUDIO_PLAYER_Process+0x224>)
 80066b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066b8:	3304      	adds	r3, #4
 80066ba:	601a      	str	r2, [r3, #0]
    }
    break;
 80066bc:	e084      	b.n	80067c8 <AUDIO_PLAYER_Process+0x214>
    
  case AUDIO_STATE_STOP:
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 80066be:	2002      	movs	r0, #2
 80066c0:	f7fa fd38 	bl	8001134 <AUDIO_OUT_Stop>
    AudioState = AUDIO_STATE_IDLE; 
 80066c4:	4b43      	ldr	r3, [pc, #268]	; (80067d4 <AUDIO_PLAYER_Process+0x220>)
 80066c6:	2200      	movs	r2, #0
 80066c8:	701a      	strb	r2, [r3, #0]
    audio_error = AUDIO_ERROR_IO;
 80066ca:	2301      	movs	r3, #1
 80066cc:	73fb      	strb	r3, [r7, #15]
    break;
 80066ce:	e07c      	b.n	80067ca <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_NEXT:
    if(++FilePos >= AUDIO_GetWavObjectNumber())
 80066d0:	4b45      	ldr	r3, [pc, #276]	; (80067e8 <AUDIO_PLAYER_Process+0x234>)
 80066d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	3301      	adds	r3, #1
 80066da:	b29b      	uxth	r3, r3
 80066dc:	b21a      	sxth	r2, r3
 80066de:	4b42      	ldr	r3, [pc, #264]	; (80067e8 <AUDIO_PLAYER_Process+0x234>)
 80066e0:	801a      	strh	r2, [r3, #0]
 80066e2:	4b41      	ldr	r3, [pc, #260]	; (80067e8 <AUDIO_PLAYER_Process+0x234>)
 80066e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80066e8:	461c      	mov	r4, r3
 80066ea:	f7fb f8cf 	bl	800188c <AUDIO_GetWavObjectNumber>
 80066ee:	4603      	mov	r3, r0
 80066f0:	429c      	cmp	r4, r3
 80066f2:	db09      	blt.n	8006708 <AUDIO_PLAYER_Process+0x154>
    {
    	if (isLoop)
 80066f4:	79fb      	ldrb	r3, [r7, #7]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d003      	beq.n	8006702 <AUDIO_PLAYER_Process+0x14e>
    	{
    		FilePos = 0;
 80066fa:	4b3b      	ldr	r3, [pc, #236]	; (80067e8 <AUDIO_PLAYER_Process+0x234>)
 80066fc:	2200      	movs	r2, #0
 80066fe:	801a      	strh	r2, [r3, #0]
 8006700:	e002      	b.n	8006708 <AUDIO_PLAYER_Process+0x154>
    	}
    	else
    	{
    		AudioState =AUDIO_STATE_STOP;
 8006702:	4b34      	ldr	r3, [pc, #208]	; (80067d4 <AUDIO_PLAYER_Process+0x220>)
 8006704:	2209      	movs	r2, #9
 8006706:	701a      	strb	r2, [r3, #0]
    	}
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8006708:	2002      	movs	r0, #2
 800670a:	f7fa fd13 	bl	8001134 <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 800670e:	4b36      	ldr	r3, [pc, #216]	; (80067e8 <AUDIO_PLAYER_Process+0x234>)
 8006710:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006714:	b2db      	uxtb	r3, r3
 8006716:	4618      	mov	r0, r3
 8006718:	f7ff feec 	bl	80064f4 <AUDIO_PLAYER_Start>
    break;    
 800671c:	e055      	b.n	80067ca <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_PREVIOUS:
    if(--FilePos < 0)
 800671e:	4b32      	ldr	r3, [pc, #200]	; (80067e8 <AUDIO_PLAYER_Process+0x234>)
 8006720:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006724:	b29b      	uxth	r3, r3
 8006726:	3b01      	subs	r3, #1
 8006728:	b29b      	uxth	r3, r3
 800672a:	b21a      	sxth	r2, r3
 800672c:	4b2e      	ldr	r3, [pc, #184]	; (80067e8 <AUDIO_PLAYER_Process+0x234>)
 800672e:	801a      	strh	r2, [r3, #0]
 8006730:	4b2d      	ldr	r3, [pc, #180]	; (80067e8 <AUDIO_PLAYER_Process+0x234>)
 8006732:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006736:	2b00      	cmp	r3, #0
 8006738:	da07      	bge.n	800674a <AUDIO_PLAYER_Process+0x196>
    {
      FilePos = AUDIO_GetWavObjectNumber() - 1;
 800673a:	f7fb f8a7 	bl	800188c <AUDIO_GetWavObjectNumber>
 800673e:	4603      	mov	r3, r0
 8006740:	3b01      	subs	r3, #1
 8006742:	b29b      	uxth	r3, r3
 8006744:	b21a      	sxth	r2, r3
 8006746:	4b28      	ldr	r3, [pc, #160]	; (80067e8 <AUDIO_PLAYER_Process+0x234>)
 8006748:	801a      	strh	r2, [r3, #0]
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 800674a:	2002      	movs	r0, #2
 800674c:	f7fa fcf2 	bl	8001134 <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 8006750:	4b25      	ldr	r3, [pc, #148]	; (80067e8 <AUDIO_PLAYER_Process+0x234>)
 8006752:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006756:	b2db      	uxtb	r3, r3
 8006758:	4618      	mov	r0, r3
 800675a:	f7ff fecb 	bl	80064f4 <AUDIO_PLAYER_Start>
    break;   
 800675e:	e034      	b.n	80067ca <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_PAUSE:
    AUDIO_OUT_Pause();
 8006760:	f7fa fcbc 	bl	80010dc <AUDIO_OUT_Pause>
    AudioState = AUDIO_STATE_WAIT;
 8006764:	4b1b      	ldr	r3, [pc, #108]	; (80067d4 <AUDIO_PLAYER_Process+0x220>)
 8006766:	2201      	movs	r2, #1
 8006768:	701a      	strb	r2, [r3, #0]
    break;
 800676a:	e02e      	b.n	80067ca <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_RESUME:
    AUDIO_OUT_Resume();
 800676c:	f7fa fccc 	bl	8001108 <AUDIO_OUT_Resume>
    AudioState = AUDIO_STATE_PLAY;
 8006770:	4b18      	ldr	r3, [pc, #96]	; (80067d4 <AUDIO_PLAYER_Process+0x220>)
 8006772:	2203      	movs	r2, #3
 8006774:	701a      	strb	r2, [r3, #0]
    break;
 8006776:	e028      	b.n	80067ca <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_VOLUME_UP: 
    if( uwVolume <= 90)
 8006778:	4b1c      	ldr	r3, [pc, #112]	; (80067ec <AUDIO_PLAYER_Process+0x238>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	2b5a      	cmp	r3, #90	; 0x5a
 800677e:	d804      	bhi.n	800678a <AUDIO_PLAYER_Process+0x1d6>
    {
      uwVolume += 10;
 8006780:	4b1a      	ldr	r3, [pc, #104]	; (80067ec <AUDIO_PLAYER_Process+0x238>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	330a      	adds	r3, #10
 8006786:	4a19      	ldr	r2, [pc, #100]	; (80067ec <AUDIO_PLAYER_Process+0x238>)
 8006788:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 800678a:	4b18      	ldr	r3, [pc, #96]	; (80067ec <AUDIO_PLAYER_Process+0x238>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	b2db      	uxtb	r3, r3
 8006790:	4618      	mov	r0, r3
 8006792:	f7fa fcf7 	bl	8001184 <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 8006796:	4b0f      	ldr	r3, [pc, #60]	; (80067d4 <AUDIO_PLAYER_Process+0x220>)
 8006798:	2203      	movs	r2, #3
 800679a:	701a      	strb	r2, [r3, #0]
    break;
 800679c:	e015      	b.n	80067ca <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_VOLUME_DOWN:    
    if( uwVolume >= 10)
 800679e:	4b13      	ldr	r3, [pc, #76]	; (80067ec <AUDIO_PLAYER_Process+0x238>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	2b09      	cmp	r3, #9
 80067a4:	d904      	bls.n	80067b0 <AUDIO_PLAYER_Process+0x1fc>
    {
      uwVolume -= 10;
 80067a6:	4b11      	ldr	r3, [pc, #68]	; (80067ec <AUDIO_PLAYER_Process+0x238>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	3b0a      	subs	r3, #10
 80067ac:	4a0f      	ldr	r2, [pc, #60]	; (80067ec <AUDIO_PLAYER_Process+0x238>)
 80067ae:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 80067b0:	4b0e      	ldr	r3, [pc, #56]	; (80067ec <AUDIO_PLAYER_Process+0x238>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	4618      	mov	r0, r3
 80067b8:	f7fa fce4 	bl	8001184 <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 80067bc:	4b05      	ldr	r3, [pc, #20]	; (80067d4 <AUDIO_PLAYER_Process+0x220>)
 80067be:	2203      	movs	r2, #3
 80067c0:	701a      	strb	r2, [r3, #0]
    break;
 80067c2:	e002      	b.n	80067ca <AUDIO_PLAYER_Process+0x216>
  case AUDIO_STATE_WAIT:
  case AUDIO_STATE_IDLE:
  case AUDIO_STATE_INIT:    
  default:
    /* Do Nothing */
    break;
 80067c4:	bf00      	nop
 80067c6:	e000      	b.n	80067ca <AUDIO_PLAYER_Process+0x216>
    break;
 80067c8:	bf00      	nop
  }
  return audio_error;
 80067ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3714      	adds	r7, #20
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd90      	pop	{r4, r7, pc}
 80067d4:	20014864 	.word	0x20014864
 80067d8:	2000033c 	.word	0x2000033c
 80067dc:	20014868 	.word	0x20014868
 80067e0:	20014c70 	.word	0x20014c70
 80067e4:	20000b3c 	.word	0x20000b3c
 80067e8:	20001344 	.word	0x20001344
 80067ec:	20000054 	.word	0x20000054

080067f0 <AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_TransferComplete_CallBack(void)
{
 80067f0:	b480      	push	{r7}
 80067f2:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 80067f4:	4b06      	ldr	r3, [pc, #24]	; (8006810 <AUDIO_OUT_TransferComplete_CallBack+0x20>)
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	2b03      	cmp	r3, #3
 80067fa:	d104      	bne.n	8006806 <AUDIO_OUT_TransferComplete_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_FULL;
 80067fc:	4b05      	ldr	r3, [pc, #20]	; (8006814 <AUDIO_OUT_TransferComplete_CallBack+0x24>)
 80067fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006802:	2202      	movs	r2, #2
 8006804:	701a      	strb	r2, [r3, #0]
  }
}
 8006806:	bf00      	nop
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr
 8006810:	20014864 	.word	0x20014864
 8006814:	2000033c 	.word	0x2000033c

08006818 <AUDIO_OUT_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8006818:	b480      	push	{r7}
 800681a:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 800681c:	4b06      	ldr	r3, [pc, #24]	; (8006838 <AUDIO_OUT_HalfTransfer_CallBack+0x20>)
 800681e:	781b      	ldrb	r3, [r3, #0]
 8006820:	2b03      	cmp	r3, #3
 8006822:	d104      	bne.n	800682e <AUDIO_OUT_HalfTransfer_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_HALF;
 8006824:	4b05      	ldr	r3, [pc, #20]	; (800683c <AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 8006826:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800682a:	2201      	movs	r2, #1
 800682c:	701a      	strb	r2, [r3, #0]
  }
}
 800682e:	bf00      	nop
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr
 8006838:	20014864 	.word	0x20014864
 800683c:	2000033c 	.word	0x2000033c

08006840 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006840:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006878 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006844:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006846:	e003      	b.n	8006850 <LoopCopyDataInit>

08006848 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006848:	4b0c      	ldr	r3, [pc, #48]	; (800687c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800684a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800684c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800684e:	3104      	adds	r1, #4

08006850 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006850:	480b      	ldr	r0, [pc, #44]	; (8006880 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006852:	4b0c      	ldr	r3, [pc, #48]	; (8006884 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006854:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006856:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006858:	d3f6      	bcc.n	8006848 <CopyDataInit>
  ldr  r2, =_sbss
 800685a:	4a0b      	ldr	r2, [pc, #44]	; (8006888 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800685c:	e002      	b.n	8006864 <LoopFillZerobss>

0800685e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800685e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006860:	f842 3b04 	str.w	r3, [r2], #4

08006864 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006864:	4b09      	ldr	r3, [pc, #36]	; (800688c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006866:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006868:	d3f9      	bcc.n	800685e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800686a:	f7ff fd97 	bl	800639c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800686e:	f007 fed1 	bl	800e614 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006872:	f7fe fbed 	bl	8005050 <main>
  bx  lr    
 8006876:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006878:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800687c:	080139cc 	.word	0x080139cc
  ldr  r0, =_sdata
 8006880:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006884:	20000238 	.word	0x20000238
  ldr  r2, =_sbss
 8006888:	20000238 	.word	0x20000238
  ldr  r3, = _ebss
 800688c:	20014ef4 	.word	0x20014ef4

08006890 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006890:	e7fe      	b.n	8006890 <ADC_IRQHandler>
	...

08006894 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006898:	4b0e      	ldr	r3, [pc, #56]	; (80068d4 <HAL_Init+0x40>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a0d      	ldr	r2, [pc, #52]	; (80068d4 <HAL_Init+0x40>)
 800689e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80068a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80068a4:	4b0b      	ldr	r3, [pc, #44]	; (80068d4 <HAL_Init+0x40>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a0a      	ldr	r2, [pc, #40]	; (80068d4 <HAL_Init+0x40>)
 80068aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80068ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80068b0:	4b08      	ldr	r3, [pc, #32]	; (80068d4 <HAL_Init+0x40>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a07      	ldr	r2, [pc, #28]	; (80068d4 <HAL_Init+0x40>)
 80068b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80068bc:	2003      	movs	r0, #3
 80068be:	f000 f8fc 	bl	8006aba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80068c2:	2000      	movs	r0, #0
 80068c4:	f7ff fc18 	bl	80060f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80068c8:	f7ff fa30 	bl	8005d2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	40023c00 	.word	0x40023c00

080068d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80068d8:	b480      	push	{r7}
 80068da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80068dc:	4b06      	ldr	r3, [pc, #24]	; (80068f8 <HAL_IncTick+0x20>)
 80068de:	781b      	ldrb	r3, [r3, #0]
 80068e0:	461a      	mov	r2, r3
 80068e2:	4b06      	ldr	r3, [pc, #24]	; (80068fc <HAL_IncTick+0x24>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4413      	add	r3, r2
 80068e8:	4a04      	ldr	r2, [pc, #16]	; (80068fc <HAL_IncTick+0x24>)
 80068ea:	6013      	str	r3, [r2, #0]
}
 80068ec:	bf00      	nop
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop
 80068f8:	2000005c 	.word	0x2000005c
 80068fc:	20014ea0 	.word	0x20014ea0

08006900 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006900:	b480      	push	{r7}
 8006902:	af00      	add	r7, sp, #0
  return uwTick;
 8006904:	4b03      	ldr	r3, [pc, #12]	; (8006914 <HAL_GetTick+0x14>)
 8006906:	681b      	ldr	r3, [r3, #0]
}
 8006908:	4618      	mov	r0, r3
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr
 8006912:	bf00      	nop
 8006914:	20014ea0 	.word	0x20014ea0

08006918 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b084      	sub	sp, #16
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006920:	f7ff ffee 	bl	8006900 <HAL_GetTick>
 8006924:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006930:	d005      	beq.n	800693e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006932:	4b0a      	ldr	r3, [pc, #40]	; (800695c <HAL_Delay+0x44>)
 8006934:	781b      	ldrb	r3, [r3, #0]
 8006936:	461a      	mov	r2, r3
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	4413      	add	r3, r2
 800693c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800693e:	bf00      	nop
 8006940:	f7ff ffde 	bl	8006900 <HAL_GetTick>
 8006944:	4602      	mov	r2, r0
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	68fa      	ldr	r2, [r7, #12]
 800694c:	429a      	cmp	r2, r3
 800694e:	d8f7      	bhi.n	8006940 <HAL_Delay+0x28>
  {
  }
}
 8006950:	bf00      	nop
 8006952:	bf00      	nop
 8006954:	3710      	adds	r7, #16
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	2000005c 	.word	0x2000005c

08006960 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006960:	b480      	push	{r7}
 8006962:	b085      	sub	sp, #20
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f003 0307 	and.w	r3, r3, #7
 800696e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006970:	4b0c      	ldr	r3, [pc, #48]	; (80069a4 <__NVIC_SetPriorityGrouping+0x44>)
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006976:	68ba      	ldr	r2, [r7, #8]
 8006978:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800697c:	4013      	ands	r3, r2
 800697e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006988:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800698c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006990:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006992:	4a04      	ldr	r2, [pc, #16]	; (80069a4 <__NVIC_SetPriorityGrouping+0x44>)
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	60d3      	str	r3, [r2, #12]
}
 8006998:	bf00      	nop
 800699a:	3714      	adds	r7, #20
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr
 80069a4:	e000ed00 	.word	0xe000ed00

080069a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80069a8:	b480      	push	{r7}
 80069aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80069ac:	4b04      	ldr	r3, [pc, #16]	; (80069c0 <__NVIC_GetPriorityGrouping+0x18>)
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	0a1b      	lsrs	r3, r3, #8
 80069b2:	f003 0307 	and.w	r3, r3, #7
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr
 80069c0:	e000ed00 	.word	0xe000ed00

080069c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	4603      	mov	r3, r0
 80069cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80069ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	db0b      	blt.n	80069ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80069d6:	79fb      	ldrb	r3, [r7, #7]
 80069d8:	f003 021f 	and.w	r2, r3, #31
 80069dc:	4907      	ldr	r1, [pc, #28]	; (80069fc <__NVIC_EnableIRQ+0x38>)
 80069de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069e2:	095b      	lsrs	r3, r3, #5
 80069e4:	2001      	movs	r0, #1
 80069e6:	fa00 f202 	lsl.w	r2, r0, r2
 80069ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80069ee:	bf00      	nop
 80069f0:	370c      	adds	r7, #12
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr
 80069fa:	bf00      	nop
 80069fc:	e000e100 	.word	0xe000e100

08006a00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	4603      	mov	r3, r0
 8006a08:	6039      	str	r1, [r7, #0]
 8006a0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	db0a      	blt.n	8006a2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	b2da      	uxtb	r2, r3
 8006a18:	490c      	ldr	r1, [pc, #48]	; (8006a4c <__NVIC_SetPriority+0x4c>)
 8006a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a1e:	0112      	lsls	r2, r2, #4
 8006a20:	b2d2      	uxtb	r2, r2
 8006a22:	440b      	add	r3, r1
 8006a24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006a28:	e00a      	b.n	8006a40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	b2da      	uxtb	r2, r3
 8006a2e:	4908      	ldr	r1, [pc, #32]	; (8006a50 <__NVIC_SetPriority+0x50>)
 8006a30:	79fb      	ldrb	r3, [r7, #7]
 8006a32:	f003 030f 	and.w	r3, r3, #15
 8006a36:	3b04      	subs	r3, #4
 8006a38:	0112      	lsls	r2, r2, #4
 8006a3a:	b2d2      	uxtb	r2, r2
 8006a3c:	440b      	add	r3, r1
 8006a3e:	761a      	strb	r2, [r3, #24]
}
 8006a40:	bf00      	nop
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr
 8006a4c:	e000e100 	.word	0xe000e100
 8006a50:	e000ed00 	.word	0xe000ed00

08006a54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b089      	sub	sp, #36	; 0x24
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	60f8      	str	r0, [r7, #12]
 8006a5c:	60b9      	str	r1, [r7, #8]
 8006a5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f003 0307 	and.w	r3, r3, #7
 8006a66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006a68:	69fb      	ldr	r3, [r7, #28]
 8006a6a:	f1c3 0307 	rsb	r3, r3, #7
 8006a6e:	2b04      	cmp	r3, #4
 8006a70:	bf28      	it	cs
 8006a72:	2304      	movcs	r3, #4
 8006a74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006a76:	69fb      	ldr	r3, [r7, #28]
 8006a78:	3304      	adds	r3, #4
 8006a7a:	2b06      	cmp	r3, #6
 8006a7c:	d902      	bls.n	8006a84 <NVIC_EncodePriority+0x30>
 8006a7e:	69fb      	ldr	r3, [r7, #28]
 8006a80:	3b03      	subs	r3, #3
 8006a82:	e000      	b.n	8006a86 <NVIC_EncodePriority+0x32>
 8006a84:	2300      	movs	r3, #0
 8006a86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a88:	f04f 32ff 	mov.w	r2, #4294967295
 8006a8c:	69bb      	ldr	r3, [r7, #24]
 8006a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a92:	43da      	mvns	r2, r3
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	401a      	ands	r2, r3
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006a9c:	f04f 31ff 	mov.w	r1, #4294967295
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8006aa6:	43d9      	mvns	r1, r3
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006aac:	4313      	orrs	r3, r2
         );
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3724      	adds	r7, #36	; 0x24
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr

08006aba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006aba:	b580      	push	{r7, lr}
 8006abc:	b082      	sub	sp, #8
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f7ff ff4c 	bl	8006960 <__NVIC_SetPriorityGrouping>
}
 8006ac8:	bf00      	nop
 8006aca:	3708      	adds	r7, #8
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}

08006ad0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b086      	sub	sp, #24
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	60b9      	str	r1, [r7, #8]
 8006ada:	607a      	str	r2, [r7, #4]
 8006adc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006ae2:	f7ff ff61 	bl	80069a8 <__NVIC_GetPriorityGrouping>
 8006ae6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	68b9      	ldr	r1, [r7, #8]
 8006aec:	6978      	ldr	r0, [r7, #20]
 8006aee:	f7ff ffb1 	bl	8006a54 <NVIC_EncodePriority>
 8006af2:	4602      	mov	r2, r0
 8006af4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006af8:	4611      	mov	r1, r2
 8006afa:	4618      	mov	r0, r3
 8006afc:	f7ff ff80 	bl	8006a00 <__NVIC_SetPriority>
}
 8006b00:	bf00      	nop
 8006b02:	3718      	adds	r7, #24
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b082      	sub	sp, #8
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	4603      	mov	r3, r0
 8006b10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b16:	4618      	mov	r0, r3
 8006b18:	f7ff ff54 	bl	80069c4 <__NVIC_EnableIRQ>
}
 8006b1c:	bf00      	nop
 8006b1e:	3708      	adds	r7, #8
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b086      	sub	sp, #24
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006b30:	f7ff fee6 	bl	8006900 <HAL_GetTick>
 8006b34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d101      	bne.n	8006b40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e099      	b.n	8006c74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2200      	movs	r2, #0
 8006b44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2202      	movs	r2, #2
 8006b4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f022 0201 	bic.w	r2, r2, #1
 8006b5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006b60:	e00f      	b.n	8006b82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006b62:	f7ff fecd 	bl	8006900 <HAL_GetTick>
 8006b66:	4602      	mov	r2, r0
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	1ad3      	subs	r3, r2, r3
 8006b6c:	2b05      	cmp	r3, #5
 8006b6e:	d908      	bls.n	8006b82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2220      	movs	r2, #32
 8006b74:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2203      	movs	r2, #3
 8006b7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006b7e:	2303      	movs	r3, #3
 8006b80:	e078      	b.n	8006c74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 0301 	and.w	r3, r3, #1
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1e8      	bne.n	8006b62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006b98:	697a      	ldr	r2, [r7, #20]
 8006b9a:	4b38      	ldr	r3, [pc, #224]	; (8006c7c <HAL_DMA_Init+0x158>)
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	685a      	ldr	r2, [r3, #4]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006bae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	691b      	ldr	r3, [r3, #16]
 8006bb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006bba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	699b      	ldr	r3, [r3, #24]
 8006bc0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006bc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6a1b      	ldr	r3, [r3, #32]
 8006bcc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006bce:	697a      	ldr	r2, [r7, #20]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd8:	2b04      	cmp	r3, #4
 8006bda:	d107      	bne.n	8006bec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006be4:	4313      	orrs	r3, r2
 8006be6:	697a      	ldr	r2, [r7, #20]
 8006be8:	4313      	orrs	r3, r2
 8006bea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	697a      	ldr	r2, [r7, #20]
 8006bf2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	695b      	ldr	r3, [r3, #20]
 8006bfa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	f023 0307 	bic.w	r3, r3, #7
 8006c02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c08:	697a      	ldr	r2, [r7, #20]
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c12:	2b04      	cmp	r3, #4
 8006c14:	d117      	bne.n	8006c46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c1a:	697a      	ldr	r2, [r7, #20]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d00e      	beq.n	8006c46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 fb3d 	bl	80072a8 <DMA_CheckFifoParam>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d008      	beq.n	8006c46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2240      	movs	r2, #64	; 0x40
 8006c38:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006c42:	2301      	movs	r3, #1
 8006c44:	e016      	b.n	8006c74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	697a      	ldr	r2, [r7, #20]
 8006c4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 faf4 	bl	800723c <DMA_CalcBaseAndBitshift>
 8006c54:	4603      	mov	r3, r0
 8006c56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c5c:	223f      	movs	r2, #63	; 0x3f
 8006c5e:	409a      	lsls	r2, r3
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006c72:	2300      	movs	r3, #0
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3718      	adds	r7, #24
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}
 8006c7c:	f010803f 	.word	0xf010803f

08006c80 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b084      	sub	sp, #16
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d101      	bne.n	8006c92 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e050      	b.n	8006d34 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	2b02      	cmp	r3, #2
 8006c9c:	d101      	bne.n	8006ca2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8006c9e:	2302      	movs	r3, #2
 8006ca0:	e048      	b.n	8006d34 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f022 0201 	bic.w	r2, r2, #1
 8006cb0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	2221      	movs	r2, #33	; 0x21
 8006ce0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f000 faaa 	bl	800723c <DMA_CalcBaseAndBitshift>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2200      	movs	r2, #0
 8006d02:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2200      	movs	r2, #0
 8006d08:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d14:	223f      	movs	r2, #63	; 0x3f
 8006d16:	409a      	lsls	r2, r3
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3710      	adds	r7, #16
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}

08006d3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b086      	sub	sp, #24
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	607a      	str	r2, [r7, #4]
 8006d48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d52:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d101      	bne.n	8006d62 <HAL_DMA_Start_IT+0x26>
 8006d5e:	2302      	movs	r3, #2
 8006d60:	e040      	b.n	8006de4 <HAL_DMA_Start_IT+0xa8>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2201      	movs	r2, #1
 8006d66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006d70:	b2db      	uxtb	r3, r3
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d12f      	bne.n	8006dd6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2202      	movs	r2, #2
 8006d7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2200      	movs	r2, #0
 8006d82:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	68b9      	ldr	r1, [r7, #8]
 8006d8a:	68f8      	ldr	r0, [r7, #12]
 8006d8c:	f000 fa28 	bl	80071e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d94:	223f      	movs	r2, #63	; 0x3f
 8006d96:	409a      	lsls	r2, r3
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f042 0216 	orr.w	r2, r2, #22
 8006daa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d007      	beq.n	8006dc4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f042 0208 	orr.w	r2, r2, #8
 8006dc2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f042 0201 	orr.w	r2, r2, #1
 8006dd2:	601a      	str	r2, [r3, #0]
 8006dd4:	e005      	b.n	8006de2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006dde:	2302      	movs	r3, #2
 8006de0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006de2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3718      	adds	r7, #24
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b084      	sub	sp, #16
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006df8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006dfa:	f7ff fd81 	bl	8006900 <HAL_GetTick>
 8006dfe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006e06:	b2db      	uxtb	r3, r3
 8006e08:	2b02      	cmp	r3, #2
 8006e0a:	d008      	beq.n	8006e1e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2280      	movs	r2, #128	; 0x80
 8006e10:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e052      	b.n	8006ec4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f022 0216 	bic.w	r2, r2, #22
 8006e2c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	695a      	ldr	r2, [r3, #20]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e3c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d103      	bne.n	8006e4e <HAL_DMA_Abort+0x62>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d007      	beq.n	8006e5e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f022 0208 	bic.w	r2, r2, #8
 8006e5c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	681a      	ldr	r2, [r3, #0]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f022 0201 	bic.w	r2, r2, #1
 8006e6c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e6e:	e013      	b.n	8006e98 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006e70:	f7ff fd46 	bl	8006900 <HAL_GetTick>
 8006e74:	4602      	mov	r2, r0
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	1ad3      	subs	r3, r2, r3
 8006e7a:	2b05      	cmp	r3, #5
 8006e7c:	d90c      	bls.n	8006e98 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2220      	movs	r2, #32
 8006e82:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2200      	movs	r2, #0
 8006e88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2203      	movs	r2, #3
 8006e90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8006e94:	2303      	movs	r3, #3
 8006e96:	e015      	b.n	8006ec4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 0301 	and.w	r3, r3, #1
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d1e4      	bne.n	8006e70 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006eaa:	223f      	movs	r2, #63	; 0x3f
 8006eac:	409a      	lsls	r2, r3
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8006ec2:	2300      	movs	r3, #0
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3710      	adds	r7, #16
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}

08006ecc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b086      	sub	sp, #24
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006ed8:	4b92      	ldr	r3, [pc, #584]	; (8007124 <HAL_DMA_IRQHandler+0x258>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a92      	ldr	r2, [pc, #584]	; (8007128 <HAL_DMA_IRQHandler+0x25c>)
 8006ede:	fba2 2303 	umull	r2, r3, r2, r3
 8006ee2:	0a9b      	lsrs	r3, r3, #10
 8006ee4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ef6:	2208      	movs	r2, #8
 8006ef8:	409a      	lsls	r2, r3
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	4013      	ands	r3, r2
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d01a      	beq.n	8006f38 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f003 0304 	and.w	r3, r3, #4
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d013      	beq.n	8006f38 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f022 0204 	bic.w	r2, r2, #4
 8006f1e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f24:	2208      	movs	r2, #8
 8006f26:	409a      	lsls	r2, r3
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f30:	f043 0201 	orr.w	r2, r3, #1
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	409a      	lsls	r2, r3
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	4013      	ands	r3, r2
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d012      	beq.n	8006f6e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	695b      	ldr	r3, [r3, #20]
 8006f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d00b      	beq.n	8006f6e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	409a      	lsls	r2, r3
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f66:	f043 0202 	orr.w	r2, r3, #2
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f72:	2204      	movs	r2, #4
 8006f74:	409a      	lsls	r2, r3
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	4013      	ands	r3, r2
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d012      	beq.n	8006fa4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 0302 	and.w	r3, r3, #2
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d00b      	beq.n	8006fa4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f90:	2204      	movs	r2, #4
 8006f92:	409a      	lsls	r2, r3
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f9c:	f043 0204 	orr.w	r2, r3, #4
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fa8:	2210      	movs	r2, #16
 8006faa:	409a      	lsls	r2, r3
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	4013      	ands	r3, r2
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d043      	beq.n	800703c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f003 0308 	and.w	r3, r3, #8
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d03c      	beq.n	800703c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fc6:	2210      	movs	r2, #16
 8006fc8:	409a      	lsls	r2, r3
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d018      	beq.n	800700e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d108      	bne.n	8006ffc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d024      	beq.n	800703c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	4798      	blx	r3
 8006ffa:	e01f      	b.n	800703c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007000:	2b00      	cmp	r3, #0
 8007002:	d01b      	beq.n	800703c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	4798      	blx	r3
 800700c:	e016      	b.n	800703c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007018:	2b00      	cmp	r3, #0
 800701a:	d107      	bne.n	800702c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f022 0208 	bic.w	r2, r2, #8
 800702a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007030:	2b00      	cmp	r3, #0
 8007032:	d003      	beq.n	800703c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007040:	2220      	movs	r2, #32
 8007042:	409a      	lsls	r2, r3
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	4013      	ands	r3, r2
 8007048:	2b00      	cmp	r3, #0
 800704a:	f000 808e 	beq.w	800716a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f003 0310 	and.w	r3, r3, #16
 8007058:	2b00      	cmp	r3, #0
 800705a:	f000 8086 	beq.w	800716a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007062:	2220      	movs	r2, #32
 8007064:	409a      	lsls	r2, r3
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007070:	b2db      	uxtb	r3, r3
 8007072:	2b05      	cmp	r3, #5
 8007074:	d136      	bne.n	80070e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	681a      	ldr	r2, [r3, #0]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f022 0216 	bic.w	r2, r2, #22
 8007084:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	695a      	ldr	r2, [r3, #20]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007094:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800709a:	2b00      	cmp	r3, #0
 800709c:	d103      	bne.n	80070a6 <HAL_DMA_IRQHandler+0x1da>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d007      	beq.n	80070b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f022 0208 	bic.w	r2, r2, #8
 80070b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070ba:	223f      	movs	r2, #63	; 0x3f
 80070bc:	409a      	lsls	r2, r3
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2201      	movs	r2, #1
 80070ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d07d      	beq.n	80071d6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	4798      	blx	r3
        }
        return;
 80070e2:	e078      	b.n	80071d6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d01c      	beq.n	800712c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d108      	bne.n	8007112 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007104:	2b00      	cmp	r3, #0
 8007106:	d030      	beq.n	800716a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	4798      	blx	r3
 8007110:	e02b      	b.n	800716a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007116:	2b00      	cmp	r3, #0
 8007118:	d027      	beq.n	800716a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	4798      	blx	r3
 8007122:	e022      	b.n	800716a <HAL_DMA_IRQHandler+0x29e>
 8007124:	20000038 	.word	0x20000038
 8007128:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007136:	2b00      	cmp	r3, #0
 8007138:	d10f      	bne.n	800715a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f022 0210 	bic.w	r2, r2, #16
 8007148:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2200      	movs	r2, #0
 800714e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2201      	movs	r2, #1
 8007156:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800715e:	2b00      	cmp	r3, #0
 8007160:	d003      	beq.n	800716a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800716e:	2b00      	cmp	r3, #0
 8007170:	d032      	beq.n	80071d8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007176:	f003 0301 	and.w	r3, r3, #1
 800717a:	2b00      	cmp	r3, #0
 800717c:	d022      	beq.n	80071c4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2205      	movs	r2, #5
 8007182:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f022 0201 	bic.w	r2, r2, #1
 8007194:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	3301      	adds	r3, #1
 800719a:	60bb      	str	r3, [r7, #8]
 800719c:	697a      	ldr	r2, [r7, #20]
 800719e:	429a      	cmp	r2, r3
 80071a0:	d307      	bcc.n	80071b2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f003 0301 	and.w	r3, r3, #1
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1f2      	bne.n	8007196 <HAL_DMA_IRQHandler+0x2ca>
 80071b0:	e000      	b.n	80071b4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80071b2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2200      	movs	r2, #0
 80071b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d005      	beq.n	80071d8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	4798      	blx	r3
 80071d4:	e000      	b.n	80071d8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80071d6:	bf00      	nop
    }
  }
}
 80071d8:	3718      	adds	r7, #24
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}
 80071de:	bf00      	nop

080071e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b085      	sub	sp, #20
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	60f8      	str	r0, [r7, #12]
 80071e8:	60b9      	str	r1, [r7, #8]
 80071ea:	607a      	str	r2, [r7, #4]
 80071ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80071fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	683a      	ldr	r2, [r7, #0]
 8007204:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	2b40      	cmp	r3, #64	; 0x40
 800720c:	d108      	bne.n	8007220 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68ba      	ldr	r2, [r7, #8]
 800721c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800721e:	e007      	b.n	8007230 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	68ba      	ldr	r2, [r7, #8]
 8007226:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	60da      	str	r2, [r3, #12]
}
 8007230:	bf00      	nop
 8007232:	3714      	adds	r7, #20
 8007234:	46bd      	mov	sp, r7
 8007236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723a:	4770      	bx	lr

0800723c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800723c:	b480      	push	{r7}
 800723e:	b085      	sub	sp, #20
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	b2db      	uxtb	r3, r3
 800724a:	3b10      	subs	r3, #16
 800724c:	4a14      	ldr	r2, [pc, #80]	; (80072a0 <DMA_CalcBaseAndBitshift+0x64>)
 800724e:	fba2 2303 	umull	r2, r3, r2, r3
 8007252:	091b      	lsrs	r3, r3, #4
 8007254:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007256:	4a13      	ldr	r2, [pc, #76]	; (80072a4 <DMA_CalcBaseAndBitshift+0x68>)
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	4413      	add	r3, r2
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	461a      	mov	r2, r3
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2b03      	cmp	r3, #3
 8007268:	d909      	bls.n	800727e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007272:	f023 0303 	bic.w	r3, r3, #3
 8007276:	1d1a      	adds	r2, r3, #4
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	659a      	str	r2, [r3, #88]	; 0x58
 800727c:	e007      	b.n	800728e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007286:	f023 0303 	bic.w	r3, r3, #3
 800728a:	687a      	ldr	r2, [r7, #4]
 800728c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007292:	4618      	mov	r0, r3
 8007294:	3714      	adds	r7, #20
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr
 800729e:	bf00      	nop
 80072a0:	aaaaaaab 	.word	0xaaaaaaab
 80072a4:	080134fc 	.word	0x080134fc

080072a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b085      	sub	sp, #20
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072b0:	2300      	movs	r3, #0
 80072b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	699b      	ldr	r3, [r3, #24]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d11f      	bne.n	8007302 <DMA_CheckFifoParam+0x5a>
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	2b03      	cmp	r3, #3
 80072c6:	d856      	bhi.n	8007376 <DMA_CheckFifoParam+0xce>
 80072c8:	a201      	add	r2, pc, #4	; (adr r2, 80072d0 <DMA_CheckFifoParam+0x28>)
 80072ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ce:	bf00      	nop
 80072d0:	080072e1 	.word	0x080072e1
 80072d4:	080072f3 	.word	0x080072f3
 80072d8:	080072e1 	.word	0x080072e1
 80072dc:	08007377 	.word	0x08007377
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d046      	beq.n	800737a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80072ec:	2301      	movs	r3, #1
 80072ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80072f0:	e043      	b.n	800737a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072f6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80072fa:	d140      	bne.n	800737e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80072fc:	2301      	movs	r3, #1
 80072fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007300:	e03d      	b.n	800737e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	699b      	ldr	r3, [r3, #24]
 8007306:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800730a:	d121      	bne.n	8007350 <DMA_CheckFifoParam+0xa8>
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	2b03      	cmp	r3, #3
 8007310:	d837      	bhi.n	8007382 <DMA_CheckFifoParam+0xda>
 8007312:	a201      	add	r2, pc, #4	; (adr r2, 8007318 <DMA_CheckFifoParam+0x70>)
 8007314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007318:	08007329 	.word	0x08007329
 800731c:	0800732f 	.word	0x0800732f
 8007320:	08007329 	.word	0x08007329
 8007324:	08007341 	.word	0x08007341
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	73fb      	strb	r3, [r7, #15]
      break;
 800732c:	e030      	b.n	8007390 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007332:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007336:	2b00      	cmp	r3, #0
 8007338:	d025      	beq.n	8007386 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800733a:	2301      	movs	r3, #1
 800733c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800733e:	e022      	b.n	8007386 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007344:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007348:	d11f      	bne.n	800738a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800734e:	e01c      	b.n	800738a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	2b02      	cmp	r3, #2
 8007354:	d903      	bls.n	800735e <DMA_CheckFifoParam+0xb6>
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	2b03      	cmp	r3, #3
 800735a:	d003      	beq.n	8007364 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800735c:	e018      	b.n	8007390 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	73fb      	strb	r3, [r7, #15]
      break;
 8007362:	e015      	b.n	8007390 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007368:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800736c:	2b00      	cmp	r3, #0
 800736e:	d00e      	beq.n	800738e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	73fb      	strb	r3, [r7, #15]
      break;
 8007374:	e00b      	b.n	800738e <DMA_CheckFifoParam+0xe6>
      break;
 8007376:	bf00      	nop
 8007378:	e00a      	b.n	8007390 <DMA_CheckFifoParam+0xe8>
      break;
 800737a:	bf00      	nop
 800737c:	e008      	b.n	8007390 <DMA_CheckFifoParam+0xe8>
      break;
 800737e:	bf00      	nop
 8007380:	e006      	b.n	8007390 <DMA_CheckFifoParam+0xe8>
      break;
 8007382:	bf00      	nop
 8007384:	e004      	b.n	8007390 <DMA_CheckFifoParam+0xe8>
      break;
 8007386:	bf00      	nop
 8007388:	e002      	b.n	8007390 <DMA_CheckFifoParam+0xe8>
      break;   
 800738a:	bf00      	nop
 800738c:	e000      	b.n	8007390 <DMA_CheckFifoParam+0xe8>
      break;
 800738e:	bf00      	nop
    }
  } 
  
  return status; 
 8007390:	7bfb      	ldrb	r3, [r7, #15]
}
 8007392:	4618      	mov	r0, r3
 8007394:	3714      	adds	r7, #20
 8007396:	46bd      	mov	sp, r7
 8007398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop

080073a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b089      	sub	sp, #36	; 0x24
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80073aa:	2300      	movs	r3, #0
 80073ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80073ae:	2300      	movs	r3, #0
 80073b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80073b2:	2300      	movs	r3, #0
 80073b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80073b6:	2300      	movs	r3, #0
 80073b8:	61fb      	str	r3, [r7, #28]
 80073ba:	e16b      	b.n	8007694 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80073bc:	2201      	movs	r2, #1
 80073be:	69fb      	ldr	r3, [r7, #28]
 80073c0:	fa02 f303 	lsl.w	r3, r2, r3
 80073c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	697a      	ldr	r2, [r7, #20]
 80073cc:	4013      	ands	r3, r2
 80073ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80073d0:	693a      	ldr	r2, [r7, #16]
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	429a      	cmp	r2, r3
 80073d6:	f040 815a 	bne.w	800768e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	2b01      	cmp	r3, #1
 80073e0:	d00b      	beq.n	80073fa <HAL_GPIO_Init+0x5a>
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	2b02      	cmp	r3, #2
 80073e8:	d007      	beq.n	80073fa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80073ee:	2b11      	cmp	r3, #17
 80073f0:	d003      	beq.n	80073fa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	2b12      	cmp	r3, #18
 80073f8:	d130      	bne.n	800745c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	689b      	ldr	r3, [r3, #8]
 80073fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007400:	69fb      	ldr	r3, [r7, #28]
 8007402:	005b      	lsls	r3, r3, #1
 8007404:	2203      	movs	r2, #3
 8007406:	fa02 f303 	lsl.w	r3, r2, r3
 800740a:	43db      	mvns	r3, r3
 800740c:	69ba      	ldr	r2, [r7, #24]
 800740e:	4013      	ands	r3, r2
 8007410:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	68da      	ldr	r2, [r3, #12]
 8007416:	69fb      	ldr	r3, [r7, #28]
 8007418:	005b      	lsls	r3, r3, #1
 800741a:	fa02 f303 	lsl.w	r3, r2, r3
 800741e:	69ba      	ldr	r2, [r7, #24]
 8007420:	4313      	orrs	r3, r2
 8007422:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	69ba      	ldr	r2, [r7, #24]
 8007428:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007430:	2201      	movs	r2, #1
 8007432:	69fb      	ldr	r3, [r7, #28]
 8007434:	fa02 f303 	lsl.w	r3, r2, r3
 8007438:	43db      	mvns	r3, r3
 800743a:	69ba      	ldr	r2, [r7, #24]
 800743c:	4013      	ands	r3, r2
 800743e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	091b      	lsrs	r3, r3, #4
 8007446:	f003 0201 	and.w	r2, r3, #1
 800744a:	69fb      	ldr	r3, [r7, #28]
 800744c:	fa02 f303 	lsl.w	r3, r2, r3
 8007450:	69ba      	ldr	r2, [r7, #24]
 8007452:	4313      	orrs	r3, r2
 8007454:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	69ba      	ldr	r2, [r7, #24]
 800745a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	68db      	ldr	r3, [r3, #12]
 8007460:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007462:	69fb      	ldr	r3, [r7, #28]
 8007464:	005b      	lsls	r3, r3, #1
 8007466:	2203      	movs	r2, #3
 8007468:	fa02 f303 	lsl.w	r3, r2, r3
 800746c:	43db      	mvns	r3, r3
 800746e:	69ba      	ldr	r2, [r7, #24]
 8007470:	4013      	ands	r3, r2
 8007472:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	689a      	ldr	r2, [r3, #8]
 8007478:	69fb      	ldr	r3, [r7, #28]
 800747a:	005b      	lsls	r3, r3, #1
 800747c:	fa02 f303 	lsl.w	r3, r2, r3
 8007480:	69ba      	ldr	r2, [r7, #24]
 8007482:	4313      	orrs	r3, r2
 8007484:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	69ba      	ldr	r2, [r7, #24]
 800748a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	2b02      	cmp	r3, #2
 8007492:	d003      	beq.n	800749c <HAL_GPIO_Init+0xfc>
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	2b12      	cmp	r3, #18
 800749a:	d123      	bne.n	80074e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800749c:	69fb      	ldr	r3, [r7, #28]
 800749e:	08da      	lsrs	r2, r3, #3
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	3208      	adds	r2, #8
 80074a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80074aa:	69fb      	ldr	r3, [r7, #28]
 80074ac:	f003 0307 	and.w	r3, r3, #7
 80074b0:	009b      	lsls	r3, r3, #2
 80074b2:	220f      	movs	r2, #15
 80074b4:	fa02 f303 	lsl.w	r3, r2, r3
 80074b8:	43db      	mvns	r3, r3
 80074ba:	69ba      	ldr	r2, [r7, #24]
 80074bc:	4013      	ands	r3, r2
 80074be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	691a      	ldr	r2, [r3, #16]
 80074c4:	69fb      	ldr	r3, [r7, #28]
 80074c6:	f003 0307 	and.w	r3, r3, #7
 80074ca:	009b      	lsls	r3, r3, #2
 80074cc:	fa02 f303 	lsl.w	r3, r2, r3
 80074d0:	69ba      	ldr	r2, [r7, #24]
 80074d2:	4313      	orrs	r3, r2
 80074d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80074d6:	69fb      	ldr	r3, [r7, #28]
 80074d8:	08da      	lsrs	r2, r3, #3
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	3208      	adds	r2, #8
 80074de:	69b9      	ldr	r1, [r7, #24]
 80074e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80074ea:	69fb      	ldr	r3, [r7, #28]
 80074ec:	005b      	lsls	r3, r3, #1
 80074ee:	2203      	movs	r2, #3
 80074f0:	fa02 f303 	lsl.w	r3, r2, r3
 80074f4:	43db      	mvns	r3, r3
 80074f6:	69ba      	ldr	r2, [r7, #24]
 80074f8:	4013      	ands	r3, r2
 80074fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	f003 0203 	and.w	r2, r3, #3
 8007504:	69fb      	ldr	r3, [r7, #28]
 8007506:	005b      	lsls	r3, r3, #1
 8007508:	fa02 f303 	lsl.w	r3, r2, r3
 800750c:	69ba      	ldr	r2, [r7, #24]
 800750e:	4313      	orrs	r3, r2
 8007510:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	69ba      	ldr	r2, [r7, #24]
 8007516:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007520:	2b00      	cmp	r3, #0
 8007522:	f000 80b4 	beq.w	800768e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007526:	2300      	movs	r3, #0
 8007528:	60fb      	str	r3, [r7, #12]
 800752a:	4b60      	ldr	r3, [pc, #384]	; (80076ac <HAL_GPIO_Init+0x30c>)
 800752c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800752e:	4a5f      	ldr	r2, [pc, #380]	; (80076ac <HAL_GPIO_Init+0x30c>)
 8007530:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007534:	6453      	str	r3, [r2, #68]	; 0x44
 8007536:	4b5d      	ldr	r3, [pc, #372]	; (80076ac <HAL_GPIO_Init+0x30c>)
 8007538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800753a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800753e:	60fb      	str	r3, [r7, #12]
 8007540:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007542:	4a5b      	ldr	r2, [pc, #364]	; (80076b0 <HAL_GPIO_Init+0x310>)
 8007544:	69fb      	ldr	r3, [r7, #28]
 8007546:	089b      	lsrs	r3, r3, #2
 8007548:	3302      	adds	r3, #2
 800754a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800754e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007550:	69fb      	ldr	r3, [r7, #28]
 8007552:	f003 0303 	and.w	r3, r3, #3
 8007556:	009b      	lsls	r3, r3, #2
 8007558:	220f      	movs	r2, #15
 800755a:	fa02 f303 	lsl.w	r3, r2, r3
 800755e:	43db      	mvns	r3, r3
 8007560:	69ba      	ldr	r2, [r7, #24]
 8007562:	4013      	ands	r3, r2
 8007564:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	4a52      	ldr	r2, [pc, #328]	; (80076b4 <HAL_GPIO_Init+0x314>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d02b      	beq.n	80075c6 <HAL_GPIO_Init+0x226>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	4a51      	ldr	r2, [pc, #324]	; (80076b8 <HAL_GPIO_Init+0x318>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d025      	beq.n	80075c2 <HAL_GPIO_Init+0x222>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	4a50      	ldr	r2, [pc, #320]	; (80076bc <HAL_GPIO_Init+0x31c>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d01f      	beq.n	80075be <HAL_GPIO_Init+0x21e>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	4a4f      	ldr	r2, [pc, #316]	; (80076c0 <HAL_GPIO_Init+0x320>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d019      	beq.n	80075ba <HAL_GPIO_Init+0x21a>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	4a4e      	ldr	r2, [pc, #312]	; (80076c4 <HAL_GPIO_Init+0x324>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d013      	beq.n	80075b6 <HAL_GPIO_Init+0x216>
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	4a4d      	ldr	r2, [pc, #308]	; (80076c8 <HAL_GPIO_Init+0x328>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d00d      	beq.n	80075b2 <HAL_GPIO_Init+0x212>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	4a4c      	ldr	r2, [pc, #304]	; (80076cc <HAL_GPIO_Init+0x32c>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d007      	beq.n	80075ae <HAL_GPIO_Init+0x20e>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	4a4b      	ldr	r2, [pc, #300]	; (80076d0 <HAL_GPIO_Init+0x330>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d101      	bne.n	80075aa <HAL_GPIO_Init+0x20a>
 80075a6:	2307      	movs	r3, #7
 80075a8:	e00e      	b.n	80075c8 <HAL_GPIO_Init+0x228>
 80075aa:	2308      	movs	r3, #8
 80075ac:	e00c      	b.n	80075c8 <HAL_GPIO_Init+0x228>
 80075ae:	2306      	movs	r3, #6
 80075b0:	e00a      	b.n	80075c8 <HAL_GPIO_Init+0x228>
 80075b2:	2305      	movs	r3, #5
 80075b4:	e008      	b.n	80075c8 <HAL_GPIO_Init+0x228>
 80075b6:	2304      	movs	r3, #4
 80075b8:	e006      	b.n	80075c8 <HAL_GPIO_Init+0x228>
 80075ba:	2303      	movs	r3, #3
 80075bc:	e004      	b.n	80075c8 <HAL_GPIO_Init+0x228>
 80075be:	2302      	movs	r3, #2
 80075c0:	e002      	b.n	80075c8 <HAL_GPIO_Init+0x228>
 80075c2:	2301      	movs	r3, #1
 80075c4:	e000      	b.n	80075c8 <HAL_GPIO_Init+0x228>
 80075c6:	2300      	movs	r3, #0
 80075c8:	69fa      	ldr	r2, [r7, #28]
 80075ca:	f002 0203 	and.w	r2, r2, #3
 80075ce:	0092      	lsls	r2, r2, #2
 80075d0:	4093      	lsls	r3, r2
 80075d2:	69ba      	ldr	r2, [r7, #24]
 80075d4:	4313      	orrs	r3, r2
 80075d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80075d8:	4935      	ldr	r1, [pc, #212]	; (80076b0 <HAL_GPIO_Init+0x310>)
 80075da:	69fb      	ldr	r3, [r7, #28]
 80075dc:	089b      	lsrs	r3, r3, #2
 80075de:	3302      	adds	r3, #2
 80075e0:	69ba      	ldr	r2, [r7, #24]
 80075e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80075e6:	4b3b      	ldr	r3, [pc, #236]	; (80076d4 <HAL_GPIO_Init+0x334>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	43db      	mvns	r3, r3
 80075f0:	69ba      	ldr	r2, [r7, #24]
 80075f2:	4013      	ands	r3, r2
 80075f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	685b      	ldr	r3, [r3, #4]
 80075fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d003      	beq.n	800760a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007602:	69ba      	ldr	r2, [r7, #24]
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	4313      	orrs	r3, r2
 8007608:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800760a:	4a32      	ldr	r2, [pc, #200]	; (80076d4 <HAL_GPIO_Init+0x334>)
 800760c:	69bb      	ldr	r3, [r7, #24]
 800760e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8007610:	4b30      	ldr	r3, [pc, #192]	; (80076d4 <HAL_GPIO_Init+0x334>)
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	43db      	mvns	r3, r3
 800761a:	69ba      	ldr	r2, [r7, #24]
 800761c:	4013      	ands	r3, r2
 800761e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007628:	2b00      	cmp	r3, #0
 800762a:	d003      	beq.n	8007634 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800762c:	69ba      	ldr	r2, [r7, #24]
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	4313      	orrs	r3, r2
 8007632:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007634:	4a27      	ldr	r2, [pc, #156]	; (80076d4 <HAL_GPIO_Init+0x334>)
 8007636:	69bb      	ldr	r3, [r7, #24]
 8007638:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800763a:	4b26      	ldr	r3, [pc, #152]	; (80076d4 <HAL_GPIO_Init+0x334>)
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	43db      	mvns	r3, r3
 8007644:	69ba      	ldr	r2, [r7, #24]
 8007646:	4013      	ands	r3, r2
 8007648:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007652:	2b00      	cmp	r3, #0
 8007654:	d003      	beq.n	800765e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007656:	69ba      	ldr	r2, [r7, #24]
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	4313      	orrs	r3, r2
 800765c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800765e:	4a1d      	ldr	r2, [pc, #116]	; (80076d4 <HAL_GPIO_Init+0x334>)
 8007660:	69bb      	ldr	r3, [r7, #24]
 8007662:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007664:	4b1b      	ldr	r3, [pc, #108]	; (80076d4 <HAL_GPIO_Init+0x334>)
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800766a:	693b      	ldr	r3, [r7, #16]
 800766c:	43db      	mvns	r3, r3
 800766e:	69ba      	ldr	r2, [r7, #24]
 8007670:	4013      	ands	r3, r2
 8007672:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800767c:	2b00      	cmp	r3, #0
 800767e:	d003      	beq.n	8007688 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007680:	69ba      	ldr	r2, [r7, #24]
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	4313      	orrs	r3, r2
 8007686:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007688:	4a12      	ldr	r2, [pc, #72]	; (80076d4 <HAL_GPIO_Init+0x334>)
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	3301      	adds	r3, #1
 8007692:	61fb      	str	r3, [r7, #28]
 8007694:	69fb      	ldr	r3, [r7, #28]
 8007696:	2b0f      	cmp	r3, #15
 8007698:	f67f ae90 	bls.w	80073bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800769c:	bf00      	nop
 800769e:	bf00      	nop
 80076a0:	3724      	adds	r7, #36	; 0x24
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr
 80076aa:	bf00      	nop
 80076ac:	40023800 	.word	0x40023800
 80076b0:	40013800 	.word	0x40013800
 80076b4:	40020000 	.word	0x40020000
 80076b8:	40020400 	.word	0x40020400
 80076bc:	40020800 	.word	0x40020800
 80076c0:	40020c00 	.word	0x40020c00
 80076c4:	40021000 	.word	0x40021000
 80076c8:	40021400 	.word	0x40021400
 80076cc:	40021800 	.word	0x40021800
 80076d0:	40021c00 	.word	0x40021c00
 80076d4:	40013c00 	.word	0x40013c00

080076d8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80076d8:	b480      	push	{r7}
 80076da:	b087      	sub	sp, #28
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80076e2:	2300      	movs	r3, #0
 80076e4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80076e6:	2300      	movs	r3, #0
 80076e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80076ea:	2300      	movs	r3, #0
 80076ec:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80076ee:	2300      	movs	r3, #0
 80076f0:	617b      	str	r3, [r7, #20]
 80076f2:	e0cd      	b.n	8007890 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80076f4:	2201      	movs	r2, #1
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	fa02 f303 	lsl.w	r3, r2, r3
 80076fc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80076fe:	683a      	ldr	r2, [r7, #0]
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	4013      	ands	r3, r2
 8007704:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8007706:	68fa      	ldr	r2, [r7, #12]
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	429a      	cmp	r2, r3
 800770c:	f040 80bd 	bne.w	800788a <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007710:	4a65      	ldr	r2, [pc, #404]	; (80078a8 <HAL_GPIO_DeInit+0x1d0>)
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	089b      	lsrs	r3, r3, #2
 8007716:	3302      	adds	r3, #2
 8007718:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800771c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	f003 0303 	and.w	r3, r3, #3
 8007724:	009b      	lsls	r3, r3, #2
 8007726:	220f      	movs	r2, #15
 8007728:	fa02 f303 	lsl.w	r3, r2, r3
 800772c:	68ba      	ldr	r2, [r7, #8]
 800772e:	4013      	ands	r3, r2
 8007730:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	4a5d      	ldr	r2, [pc, #372]	; (80078ac <HAL_GPIO_DeInit+0x1d4>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d02b      	beq.n	8007792 <HAL_GPIO_DeInit+0xba>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a5c      	ldr	r2, [pc, #368]	; (80078b0 <HAL_GPIO_DeInit+0x1d8>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d025      	beq.n	800778e <HAL_GPIO_DeInit+0xb6>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a5b      	ldr	r2, [pc, #364]	; (80078b4 <HAL_GPIO_DeInit+0x1dc>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d01f      	beq.n	800778a <HAL_GPIO_DeInit+0xb2>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a5a      	ldr	r2, [pc, #360]	; (80078b8 <HAL_GPIO_DeInit+0x1e0>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d019      	beq.n	8007786 <HAL_GPIO_DeInit+0xae>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	4a59      	ldr	r2, [pc, #356]	; (80078bc <HAL_GPIO_DeInit+0x1e4>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d013      	beq.n	8007782 <HAL_GPIO_DeInit+0xaa>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	4a58      	ldr	r2, [pc, #352]	; (80078c0 <HAL_GPIO_DeInit+0x1e8>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d00d      	beq.n	800777e <HAL_GPIO_DeInit+0xa6>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	4a57      	ldr	r2, [pc, #348]	; (80078c4 <HAL_GPIO_DeInit+0x1ec>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d007      	beq.n	800777a <HAL_GPIO_DeInit+0xa2>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	4a56      	ldr	r2, [pc, #344]	; (80078c8 <HAL_GPIO_DeInit+0x1f0>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d101      	bne.n	8007776 <HAL_GPIO_DeInit+0x9e>
 8007772:	2307      	movs	r3, #7
 8007774:	e00e      	b.n	8007794 <HAL_GPIO_DeInit+0xbc>
 8007776:	2308      	movs	r3, #8
 8007778:	e00c      	b.n	8007794 <HAL_GPIO_DeInit+0xbc>
 800777a:	2306      	movs	r3, #6
 800777c:	e00a      	b.n	8007794 <HAL_GPIO_DeInit+0xbc>
 800777e:	2305      	movs	r3, #5
 8007780:	e008      	b.n	8007794 <HAL_GPIO_DeInit+0xbc>
 8007782:	2304      	movs	r3, #4
 8007784:	e006      	b.n	8007794 <HAL_GPIO_DeInit+0xbc>
 8007786:	2303      	movs	r3, #3
 8007788:	e004      	b.n	8007794 <HAL_GPIO_DeInit+0xbc>
 800778a:	2302      	movs	r3, #2
 800778c:	e002      	b.n	8007794 <HAL_GPIO_DeInit+0xbc>
 800778e:	2301      	movs	r3, #1
 8007790:	e000      	b.n	8007794 <HAL_GPIO_DeInit+0xbc>
 8007792:	2300      	movs	r3, #0
 8007794:	697a      	ldr	r2, [r7, #20]
 8007796:	f002 0203 	and.w	r2, r2, #3
 800779a:	0092      	lsls	r2, r2, #2
 800779c:	4093      	lsls	r3, r2
 800779e:	68ba      	ldr	r2, [r7, #8]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d132      	bne.n	800780a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80077a4:	4b49      	ldr	r3, [pc, #292]	; (80078cc <HAL_GPIO_DeInit+0x1f4>)
 80077a6:	681a      	ldr	r2, [r3, #0]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	43db      	mvns	r3, r3
 80077ac:	4947      	ldr	r1, [pc, #284]	; (80078cc <HAL_GPIO_DeInit+0x1f4>)
 80077ae:	4013      	ands	r3, r2
 80077b0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80077b2:	4b46      	ldr	r3, [pc, #280]	; (80078cc <HAL_GPIO_DeInit+0x1f4>)
 80077b4:	685a      	ldr	r2, [r3, #4]
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	43db      	mvns	r3, r3
 80077ba:	4944      	ldr	r1, [pc, #272]	; (80078cc <HAL_GPIO_DeInit+0x1f4>)
 80077bc:	4013      	ands	r3, r2
 80077be:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80077c0:	4b42      	ldr	r3, [pc, #264]	; (80078cc <HAL_GPIO_DeInit+0x1f4>)
 80077c2:	689a      	ldr	r2, [r3, #8]
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	43db      	mvns	r3, r3
 80077c8:	4940      	ldr	r1, [pc, #256]	; (80078cc <HAL_GPIO_DeInit+0x1f4>)
 80077ca:	4013      	ands	r3, r2
 80077cc:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80077ce:	4b3f      	ldr	r3, [pc, #252]	; (80078cc <HAL_GPIO_DeInit+0x1f4>)
 80077d0:	68da      	ldr	r2, [r3, #12]
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	43db      	mvns	r3, r3
 80077d6:	493d      	ldr	r1, [pc, #244]	; (80078cc <HAL_GPIO_DeInit+0x1f4>)
 80077d8:	4013      	ands	r3, r2
 80077da:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	f003 0303 	and.w	r3, r3, #3
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	220f      	movs	r2, #15
 80077e6:	fa02 f303 	lsl.w	r3, r2, r3
 80077ea:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80077ec:	4a2e      	ldr	r2, [pc, #184]	; (80078a8 <HAL_GPIO_DeInit+0x1d0>)
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	089b      	lsrs	r3, r3, #2
 80077f2:	3302      	adds	r3, #2
 80077f4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	43da      	mvns	r2, r3
 80077fc:	482a      	ldr	r0, [pc, #168]	; (80078a8 <HAL_GPIO_DeInit+0x1d0>)
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	089b      	lsrs	r3, r3, #2
 8007802:	400a      	ands	r2, r1
 8007804:	3302      	adds	r3, #2
 8007806:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681a      	ldr	r2, [r3, #0]
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	005b      	lsls	r3, r3, #1
 8007812:	2103      	movs	r1, #3
 8007814:	fa01 f303 	lsl.w	r3, r1, r3
 8007818:	43db      	mvns	r3, r3
 800781a:	401a      	ands	r2, r3
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	08da      	lsrs	r2, r3, #3
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	3208      	adds	r2, #8
 8007828:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	f003 0307 	and.w	r3, r3, #7
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	220f      	movs	r2, #15
 8007836:	fa02 f303 	lsl.w	r3, r2, r3
 800783a:	43db      	mvns	r3, r3
 800783c:	697a      	ldr	r2, [r7, #20]
 800783e:	08d2      	lsrs	r2, r2, #3
 8007840:	4019      	ands	r1, r3
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	3208      	adds	r2, #8
 8007846:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	68da      	ldr	r2, [r3, #12]
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	005b      	lsls	r3, r3, #1
 8007852:	2103      	movs	r1, #3
 8007854:	fa01 f303 	lsl.w	r3, r1, r3
 8007858:	43db      	mvns	r3, r3
 800785a:	401a      	ands	r2, r3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	685a      	ldr	r2, [r3, #4]
 8007864:	2101      	movs	r1, #1
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	fa01 f303 	lsl.w	r3, r1, r3
 800786c:	43db      	mvns	r3, r3
 800786e:	401a      	ands	r2, r3
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	689a      	ldr	r2, [r3, #8]
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	005b      	lsls	r3, r3, #1
 800787c:	2103      	movs	r1, #3
 800787e:	fa01 f303 	lsl.w	r3, r1, r3
 8007882:	43db      	mvns	r3, r3
 8007884:	401a      	ands	r2, r3
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	3301      	adds	r3, #1
 800788e:	617b      	str	r3, [r7, #20]
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	2b0f      	cmp	r3, #15
 8007894:	f67f af2e 	bls.w	80076f4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007898:	bf00      	nop
 800789a:	bf00      	nop
 800789c:	371c      	adds	r7, #28
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr
 80078a6:	bf00      	nop
 80078a8:	40013800 	.word	0x40013800
 80078ac:	40020000 	.word	0x40020000
 80078b0:	40020400 	.word	0x40020400
 80078b4:	40020800 	.word	0x40020800
 80078b8:	40020c00 	.word	0x40020c00
 80078bc:	40021000 	.word	0x40021000
 80078c0:	40021400 	.word	0x40021400
 80078c4:	40021800 	.word	0x40021800
 80078c8:	40021c00 	.word	0x40021c00
 80078cc:	40013c00 	.word	0x40013c00

080078d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b083      	sub	sp, #12
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
 80078d8:	460b      	mov	r3, r1
 80078da:	807b      	strh	r3, [r7, #2]
 80078dc:	4613      	mov	r3, r2
 80078de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80078e0:	787b      	ldrb	r3, [r7, #1]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d003      	beq.n	80078ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80078e6:	887a      	ldrh	r2, [r7, #2]
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80078ec:	e003      	b.n	80078f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80078ee:	887b      	ldrh	r3, [r7, #2]
 80078f0:	041a      	lsls	r2, r3, #16
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	619a      	str	r2, [r3, #24]
}
 80078f6:	bf00      	nop
 80078f8:	370c      	adds	r7, #12
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr

08007902 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007902:	b480      	push	{r7}
 8007904:	b083      	sub	sp, #12
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
 800790a:	460b      	mov	r3, r1
 800790c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	695a      	ldr	r2, [r3, #20]
 8007912:	887b      	ldrh	r3, [r7, #2]
 8007914:	401a      	ands	r2, r3
 8007916:	887b      	ldrh	r3, [r7, #2]
 8007918:	429a      	cmp	r2, r3
 800791a:	d104      	bne.n	8007926 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800791c:	887b      	ldrh	r3, [r7, #2]
 800791e:	041a      	lsls	r2, r3, #16
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8007924:	e002      	b.n	800792c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8007926:	887a      	ldrh	r2, [r7, #2]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	619a      	str	r2, [r3, #24]
}
 800792c:	bf00      	nop
 800792e:	370c      	adds	r7, #12
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr

08007938 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b082      	sub	sp, #8
 800793c:	af00      	add	r7, sp, #0
 800793e:	4603      	mov	r3, r0
 8007940:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007942:	4b08      	ldr	r3, [pc, #32]	; (8007964 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007944:	695a      	ldr	r2, [r3, #20]
 8007946:	88fb      	ldrh	r3, [r7, #6]
 8007948:	4013      	ands	r3, r2
 800794a:	2b00      	cmp	r3, #0
 800794c:	d006      	beq.n	800795c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800794e:	4a05      	ldr	r2, [pc, #20]	; (8007964 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007950:	88fb      	ldrh	r3, [r7, #6]
 8007952:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007954:	88fb      	ldrh	r3, [r7, #6]
 8007956:	4618      	mov	r0, r3
 8007958:	f7fd fe06 	bl	8005568 <HAL_GPIO_EXTI_Callback>
  }
}
 800795c:	bf00      	nop
 800795e:	3708      	adds	r7, #8
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}
 8007964:	40013c00 	.word	0x40013c00

08007968 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d101      	bne.n	800797a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	e12b      	b.n	8007bd2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007980:	b2db      	uxtb	r3, r3
 8007982:	2b00      	cmp	r3, #0
 8007984:	d106      	bne.n	8007994 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2200      	movs	r2, #0
 800798a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800798e:	6878      	ldr	r0, [r7, #4]
 8007990:	f7fe f9f4 	bl	8005d7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2224      	movs	r2, #36	; 0x24
 8007998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	681a      	ldr	r2, [r3, #0]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f022 0201 	bic.w	r2, r2, #1
 80079aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80079ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	681a      	ldr	r2, [r3, #0]
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80079ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80079cc:	f002 fcae 	bl	800a32c <HAL_RCC_GetPCLK1Freq>
 80079d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	4a81      	ldr	r2, [pc, #516]	; (8007bdc <HAL_I2C_Init+0x274>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d807      	bhi.n	80079ec <HAL_I2C_Init+0x84>
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	4a80      	ldr	r2, [pc, #512]	; (8007be0 <HAL_I2C_Init+0x278>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	bf94      	ite	ls
 80079e4:	2301      	movls	r3, #1
 80079e6:	2300      	movhi	r3, #0
 80079e8:	b2db      	uxtb	r3, r3
 80079ea:	e006      	b.n	80079fa <HAL_I2C_Init+0x92>
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	4a7d      	ldr	r2, [pc, #500]	; (8007be4 <HAL_I2C_Init+0x27c>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	bf94      	ite	ls
 80079f4:	2301      	movls	r3, #1
 80079f6:	2300      	movhi	r3, #0
 80079f8:	b2db      	uxtb	r3, r3
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d001      	beq.n	8007a02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80079fe:	2301      	movs	r3, #1
 8007a00:	e0e7      	b.n	8007bd2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	4a78      	ldr	r2, [pc, #480]	; (8007be8 <HAL_I2C_Init+0x280>)
 8007a06:	fba2 2303 	umull	r2, r3, r2, r3
 8007a0a:	0c9b      	lsrs	r3, r3, #18
 8007a0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	68ba      	ldr	r2, [r7, #8]
 8007a1e:	430a      	orrs	r2, r1
 8007a20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	6a1b      	ldr	r3, [r3, #32]
 8007a28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	4a6a      	ldr	r2, [pc, #424]	; (8007bdc <HAL_I2C_Init+0x274>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d802      	bhi.n	8007a3c <HAL_I2C_Init+0xd4>
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	3301      	adds	r3, #1
 8007a3a:	e009      	b.n	8007a50 <HAL_I2C_Init+0xe8>
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007a42:	fb02 f303 	mul.w	r3, r2, r3
 8007a46:	4a69      	ldr	r2, [pc, #420]	; (8007bec <HAL_I2C_Init+0x284>)
 8007a48:	fba2 2303 	umull	r2, r3, r2, r3
 8007a4c:	099b      	lsrs	r3, r3, #6
 8007a4e:	3301      	adds	r3, #1
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	6812      	ldr	r2, [r2, #0]
 8007a54:	430b      	orrs	r3, r1
 8007a56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	69db      	ldr	r3, [r3, #28]
 8007a5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8007a62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	495c      	ldr	r1, [pc, #368]	; (8007bdc <HAL_I2C_Init+0x274>)
 8007a6c:	428b      	cmp	r3, r1
 8007a6e:	d819      	bhi.n	8007aa4 <HAL_I2C_Init+0x13c>
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	1e59      	subs	r1, r3, #1
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	005b      	lsls	r3, r3, #1
 8007a7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8007a7e:	1c59      	adds	r1, r3, #1
 8007a80:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007a84:	400b      	ands	r3, r1
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d00a      	beq.n	8007aa0 <HAL_I2C_Init+0x138>
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	1e59      	subs	r1, r3, #1
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	005b      	lsls	r3, r3, #1
 8007a94:	fbb1 f3f3 	udiv	r3, r1, r3
 8007a98:	3301      	adds	r3, #1
 8007a9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a9e:	e051      	b.n	8007b44 <HAL_I2C_Init+0x1dc>
 8007aa0:	2304      	movs	r3, #4
 8007aa2:	e04f      	b.n	8007b44 <HAL_I2C_Init+0x1dc>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d111      	bne.n	8007ad0 <HAL_I2C_Init+0x168>
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	1e58      	subs	r0, r3, #1
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6859      	ldr	r1, [r3, #4]
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	005b      	lsls	r3, r3, #1
 8007ab8:	440b      	add	r3, r1
 8007aba:	fbb0 f3f3 	udiv	r3, r0, r3
 8007abe:	3301      	adds	r3, #1
 8007ac0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	bf0c      	ite	eq
 8007ac8:	2301      	moveq	r3, #1
 8007aca:	2300      	movne	r3, #0
 8007acc:	b2db      	uxtb	r3, r3
 8007ace:	e012      	b.n	8007af6 <HAL_I2C_Init+0x18e>
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	1e58      	subs	r0, r3, #1
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6859      	ldr	r1, [r3, #4]
 8007ad8:	460b      	mov	r3, r1
 8007ada:	009b      	lsls	r3, r3, #2
 8007adc:	440b      	add	r3, r1
 8007ade:	0099      	lsls	r1, r3, #2
 8007ae0:	440b      	add	r3, r1
 8007ae2:	fbb0 f3f3 	udiv	r3, r0, r3
 8007ae6:	3301      	adds	r3, #1
 8007ae8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	bf0c      	ite	eq
 8007af0:	2301      	moveq	r3, #1
 8007af2:	2300      	movne	r3, #0
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d001      	beq.n	8007afe <HAL_I2C_Init+0x196>
 8007afa:	2301      	movs	r3, #1
 8007afc:	e022      	b.n	8007b44 <HAL_I2C_Init+0x1dc>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	689b      	ldr	r3, [r3, #8]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d10e      	bne.n	8007b24 <HAL_I2C_Init+0x1bc>
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	1e58      	subs	r0, r3, #1
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6859      	ldr	r1, [r3, #4]
 8007b0e:	460b      	mov	r3, r1
 8007b10:	005b      	lsls	r3, r3, #1
 8007b12:	440b      	add	r3, r1
 8007b14:	fbb0 f3f3 	udiv	r3, r0, r3
 8007b18:	3301      	adds	r3, #1
 8007b1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b22:	e00f      	b.n	8007b44 <HAL_I2C_Init+0x1dc>
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	1e58      	subs	r0, r3, #1
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6859      	ldr	r1, [r3, #4]
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	009b      	lsls	r3, r3, #2
 8007b30:	440b      	add	r3, r1
 8007b32:	0099      	lsls	r1, r3, #2
 8007b34:	440b      	add	r3, r1
 8007b36:	fbb0 f3f3 	udiv	r3, r0, r3
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007b44:	6879      	ldr	r1, [r7, #4]
 8007b46:	6809      	ldr	r1, [r1, #0]
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	69da      	ldr	r2, [r3, #28]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6a1b      	ldr	r3, [r3, #32]
 8007b5e:	431a      	orrs	r2, r3
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	430a      	orrs	r2, r1
 8007b66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	689b      	ldr	r3, [r3, #8]
 8007b6e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007b72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	6911      	ldr	r1, [r2, #16]
 8007b7a:	687a      	ldr	r2, [r7, #4]
 8007b7c:	68d2      	ldr	r2, [r2, #12]
 8007b7e:	4311      	orrs	r1, r2
 8007b80:	687a      	ldr	r2, [r7, #4]
 8007b82:	6812      	ldr	r2, [r2, #0]
 8007b84:	430b      	orrs	r3, r1
 8007b86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	68db      	ldr	r3, [r3, #12]
 8007b8e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	695a      	ldr	r2, [r3, #20]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	699b      	ldr	r3, [r3, #24]
 8007b9a:	431a      	orrs	r2, r3
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	430a      	orrs	r2, r1
 8007ba2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f042 0201 	orr.w	r2, r2, #1
 8007bb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2220      	movs	r2, #32
 8007bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007bd0:	2300      	movs	r3, #0
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3710      	adds	r7, #16
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}
 8007bda:	bf00      	nop
 8007bdc:	000186a0 	.word	0x000186a0
 8007be0:	001e847f 	.word	0x001e847f
 8007be4:	003d08ff 	.word	0x003d08ff
 8007be8:	431bde83 	.word	0x431bde83
 8007bec:	10624dd3 	.word	0x10624dd3

08007bf0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b082      	sub	sp, #8
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d101      	bne.n	8007c02 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	e021      	b.n	8007c46 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2224      	movs	r2, #36	; 0x24
 8007c06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f022 0201 	bic.w	r2, r2, #1
 8007c18:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f7fe f8f6 	bl	8005e0c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2200      	movs	r2, #0
 8007c24:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2200      	movs	r2, #0
 8007c32:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2200      	movs	r2, #0
 8007c38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c44:	2300      	movs	r3, #0
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3708      	adds	r7, #8
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}
	...

08007c50 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b088      	sub	sp, #32
 8007c54:	af02      	add	r7, sp, #8
 8007c56:	60f8      	str	r0, [r7, #12]
 8007c58:	4608      	mov	r0, r1
 8007c5a:	4611      	mov	r1, r2
 8007c5c:	461a      	mov	r2, r3
 8007c5e:	4603      	mov	r3, r0
 8007c60:	817b      	strh	r3, [r7, #10]
 8007c62:	460b      	mov	r3, r1
 8007c64:	813b      	strh	r3, [r7, #8]
 8007c66:	4613      	mov	r3, r2
 8007c68:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007c6a:	f7fe fe49 	bl	8006900 <HAL_GetTick>
 8007c6e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	2b20      	cmp	r3, #32
 8007c7a:	f040 80d9 	bne.w	8007e30 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	9300      	str	r3, [sp, #0]
 8007c82:	2319      	movs	r3, #25
 8007c84:	2201      	movs	r2, #1
 8007c86:	496d      	ldr	r1, [pc, #436]	; (8007e3c <HAL_I2C_Mem_Write+0x1ec>)
 8007c88:	68f8      	ldr	r0, [r7, #12]
 8007c8a:	f000 fc8d 	bl	80085a8 <I2C_WaitOnFlagUntilTimeout>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d001      	beq.n	8007c98 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007c94:	2302      	movs	r3, #2
 8007c96:	e0cc      	b.n	8007e32 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c9e:	2b01      	cmp	r3, #1
 8007ca0:	d101      	bne.n	8007ca6 <HAL_I2C_Mem_Write+0x56>
 8007ca2:	2302      	movs	r3, #2
 8007ca4:	e0c5      	b.n	8007e32 <HAL_I2C_Mem_Write+0x1e2>
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f003 0301 	and.w	r3, r3, #1
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d007      	beq.n	8007ccc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	681a      	ldr	r2, [r3, #0]
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f042 0201 	orr.w	r2, r2, #1
 8007cca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	681a      	ldr	r2, [r3, #0]
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007cda:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2221      	movs	r2, #33	; 0x21
 8007ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2240      	movs	r2, #64	; 0x40
 8007ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	6a3a      	ldr	r2, [r7, #32]
 8007cf6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007cfc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d02:	b29a      	uxth	r2, r3
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	4a4d      	ldr	r2, [pc, #308]	; (8007e40 <HAL_I2C_Mem_Write+0x1f0>)
 8007d0c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007d0e:	88f8      	ldrh	r0, [r7, #6]
 8007d10:	893a      	ldrh	r2, [r7, #8]
 8007d12:	8979      	ldrh	r1, [r7, #10]
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	9301      	str	r3, [sp, #4]
 8007d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d1a:	9300      	str	r3, [sp, #0]
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	68f8      	ldr	r0, [r7, #12]
 8007d20:	f000 fac4 	bl	80082ac <I2C_RequestMemoryWrite>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d052      	beq.n	8007dd0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	e081      	b.n	8007e32 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d2e:	697a      	ldr	r2, [r7, #20]
 8007d30:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007d32:	68f8      	ldr	r0, [r7, #12]
 8007d34:	f000 fd0e 	bl	8008754 <I2C_WaitOnTXEFlagUntilTimeout>
 8007d38:	4603      	mov	r3, r0
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d00d      	beq.n	8007d5a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d42:	2b04      	cmp	r3, #4
 8007d44:	d107      	bne.n	8007d56 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d54:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	e06b      	b.n	8007e32 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d5e:	781a      	ldrb	r2, [r3, #0]
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6a:	1c5a      	adds	r2, r3, #1
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d74:	3b01      	subs	r3, #1
 8007d76:	b29a      	uxth	r2, r3
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	3b01      	subs	r3, #1
 8007d84:	b29a      	uxth	r2, r3
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	695b      	ldr	r3, [r3, #20]
 8007d90:	f003 0304 	and.w	r3, r3, #4
 8007d94:	2b04      	cmp	r3, #4
 8007d96:	d11b      	bne.n	8007dd0 <HAL_I2C_Mem_Write+0x180>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d017      	beq.n	8007dd0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da4:	781a      	ldrb	r2, [r3, #0]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007db0:	1c5a      	adds	r2, r3, #1
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dba:	3b01      	subs	r3, #1
 8007dbc:	b29a      	uxth	r2, r3
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	3b01      	subs	r3, #1
 8007dca:	b29a      	uxth	r2, r3
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d1aa      	bne.n	8007d2e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007dd8:	697a      	ldr	r2, [r7, #20]
 8007dda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ddc:	68f8      	ldr	r0, [r7, #12]
 8007dde:	f000 fcfa 	bl	80087d6 <I2C_WaitOnBTFFlagUntilTimeout>
 8007de2:	4603      	mov	r3, r0
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d00d      	beq.n	8007e04 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dec:	2b04      	cmp	r3, #4
 8007dee:	d107      	bne.n	8007e00 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007dfe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007e00:	2301      	movs	r3, #1
 8007e02:	e016      	b.n	8007e32 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	681a      	ldr	r2, [r3, #0]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2220      	movs	r2, #32
 8007e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	e000      	b.n	8007e32 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007e30:	2302      	movs	r3, #2
  }
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3718      	adds	r7, #24
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	00100002 	.word	0x00100002
 8007e40:	ffff0000 	.word	0xffff0000

08007e44 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b08c      	sub	sp, #48	; 0x30
 8007e48:	af02      	add	r7, sp, #8
 8007e4a:	60f8      	str	r0, [r7, #12]
 8007e4c:	4608      	mov	r0, r1
 8007e4e:	4611      	mov	r1, r2
 8007e50:	461a      	mov	r2, r3
 8007e52:	4603      	mov	r3, r0
 8007e54:	817b      	strh	r3, [r7, #10]
 8007e56:	460b      	mov	r3, r1
 8007e58:	813b      	strh	r3, [r7, #8]
 8007e5a:	4613      	mov	r3, r2
 8007e5c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007e5e:	f7fe fd4f 	bl	8006900 <HAL_GetTick>
 8007e62:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	2b20      	cmp	r3, #32
 8007e6e:	f040 8208 	bne.w	8008282 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e74:	9300      	str	r3, [sp, #0]
 8007e76:	2319      	movs	r3, #25
 8007e78:	2201      	movs	r2, #1
 8007e7a:	497b      	ldr	r1, [pc, #492]	; (8008068 <HAL_I2C_Mem_Read+0x224>)
 8007e7c:	68f8      	ldr	r0, [r7, #12]
 8007e7e:	f000 fb93 	bl	80085a8 <I2C_WaitOnFlagUntilTimeout>
 8007e82:	4603      	mov	r3, r0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d001      	beq.n	8007e8c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007e88:	2302      	movs	r3, #2
 8007e8a:	e1fb      	b.n	8008284 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d101      	bne.n	8007e9a <HAL_I2C_Mem_Read+0x56>
 8007e96:	2302      	movs	r3, #2
 8007e98:	e1f4      	b.n	8008284 <HAL_I2C_Mem_Read+0x440>
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f003 0301 	and.w	r3, r3, #1
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d007      	beq.n	8007ec0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	681a      	ldr	r2, [r3, #0]
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f042 0201 	orr.w	r2, r2, #1
 8007ebe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	681a      	ldr	r2, [r3, #0]
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007ece:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2222      	movs	r2, #34	; 0x22
 8007ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2240      	movs	r2, #64	; 0x40
 8007edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007eea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007ef0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ef6:	b29a      	uxth	r2, r3
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	4a5b      	ldr	r2, [pc, #364]	; (800806c <HAL_I2C_Mem_Read+0x228>)
 8007f00:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007f02:	88f8      	ldrh	r0, [r7, #6]
 8007f04:	893a      	ldrh	r2, [r7, #8]
 8007f06:	8979      	ldrh	r1, [r7, #10]
 8007f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0a:	9301      	str	r3, [sp, #4]
 8007f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f0e:	9300      	str	r3, [sp, #0]
 8007f10:	4603      	mov	r3, r0
 8007f12:	68f8      	ldr	r0, [r7, #12]
 8007f14:	f000 fa60 	bl	80083d8 <I2C_RequestMemoryRead>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d001      	beq.n	8007f22 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e1b0      	b.n	8008284 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d113      	bne.n	8007f52 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	623b      	str	r3, [r7, #32]
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	695b      	ldr	r3, [r3, #20]
 8007f34:	623b      	str	r3, [r7, #32]
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	699b      	ldr	r3, [r3, #24]
 8007f3c:	623b      	str	r3, [r7, #32]
 8007f3e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	681a      	ldr	r2, [r3, #0]
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f4e:	601a      	str	r2, [r3, #0]
 8007f50:	e184      	b.n	800825c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f56:	2b01      	cmp	r3, #1
 8007f58:	d11b      	bne.n	8007f92 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	681a      	ldr	r2, [r3, #0]
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f68:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	61fb      	str	r3, [r7, #28]
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	695b      	ldr	r3, [r3, #20]
 8007f74:	61fb      	str	r3, [r7, #28]
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	699b      	ldr	r3, [r3, #24]
 8007f7c:	61fb      	str	r3, [r7, #28]
 8007f7e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	681a      	ldr	r2, [r3, #0]
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f8e:	601a      	str	r2, [r3, #0]
 8007f90:	e164      	b.n	800825c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f96:	2b02      	cmp	r3, #2
 8007f98:	d11b      	bne.n	8007fd2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007fa8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	681a      	ldr	r2, [r3, #0]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007fb8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007fba:	2300      	movs	r3, #0
 8007fbc:	61bb      	str	r3, [r7, #24]
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	695b      	ldr	r3, [r3, #20]
 8007fc4:	61bb      	str	r3, [r7, #24]
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	699b      	ldr	r3, [r3, #24]
 8007fcc:	61bb      	str	r3, [r7, #24]
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	e144      	b.n	800825c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	617b      	str	r3, [r7, #20]
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	695b      	ldr	r3, [r3, #20]
 8007fdc:	617b      	str	r3, [r7, #20]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	699b      	ldr	r3, [r3, #24]
 8007fe4:	617b      	str	r3, [r7, #20]
 8007fe6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007fe8:	e138      	b.n	800825c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fee:	2b03      	cmp	r3, #3
 8007ff0:	f200 80f1 	bhi.w	80081d6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ff8:	2b01      	cmp	r3, #1
 8007ffa:	d123      	bne.n	8008044 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ffc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ffe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008000:	68f8      	ldr	r0, [r7, #12]
 8008002:	f000 fc29 	bl	8008858 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008006:	4603      	mov	r3, r0
 8008008:	2b00      	cmp	r3, #0
 800800a:	d001      	beq.n	8008010 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	e139      	b.n	8008284 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	691a      	ldr	r2, [r3, #16]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800801a:	b2d2      	uxtb	r2, r2
 800801c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008022:	1c5a      	adds	r2, r3, #1
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800802c:	3b01      	subs	r3, #1
 800802e:	b29a      	uxth	r2, r3
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008038:	b29b      	uxth	r3, r3
 800803a:	3b01      	subs	r3, #1
 800803c:	b29a      	uxth	r2, r3
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008042:	e10b      	b.n	800825c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008048:	2b02      	cmp	r3, #2
 800804a:	d14e      	bne.n	80080ea <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800804c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800804e:	9300      	str	r3, [sp, #0]
 8008050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008052:	2200      	movs	r2, #0
 8008054:	4906      	ldr	r1, [pc, #24]	; (8008070 <HAL_I2C_Mem_Read+0x22c>)
 8008056:	68f8      	ldr	r0, [r7, #12]
 8008058:	f000 faa6 	bl	80085a8 <I2C_WaitOnFlagUntilTimeout>
 800805c:	4603      	mov	r3, r0
 800805e:	2b00      	cmp	r3, #0
 8008060:	d008      	beq.n	8008074 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	e10e      	b.n	8008284 <HAL_I2C_Mem_Read+0x440>
 8008066:	bf00      	nop
 8008068:	00100002 	.word	0x00100002
 800806c:	ffff0000 	.word	0xffff0000
 8008070:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	681a      	ldr	r2, [r3, #0]
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008082:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	691a      	ldr	r2, [r3, #16]
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800808e:	b2d2      	uxtb	r2, r2
 8008090:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008096:	1c5a      	adds	r2, r3, #1
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080a0:	3b01      	subs	r3, #1
 80080a2:	b29a      	uxth	r2, r3
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080ac:	b29b      	uxth	r3, r3
 80080ae:	3b01      	subs	r3, #1
 80080b0:	b29a      	uxth	r2, r3
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	691a      	ldr	r2, [r3, #16]
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080c0:	b2d2      	uxtb	r2, r2
 80080c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080c8:	1c5a      	adds	r2, r3, #1
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080d2:	3b01      	subs	r3, #1
 80080d4:	b29a      	uxth	r2, r3
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080de:	b29b      	uxth	r3, r3
 80080e0:	3b01      	subs	r3, #1
 80080e2:	b29a      	uxth	r2, r3
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80080e8:	e0b8      	b.n	800825c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80080ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ec:	9300      	str	r3, [sp, #0]
 80080ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080f0:	2200      	movs	r2, #0
 80080f2:	4966      	ldr	r1, [pc, #408]	; (800828c <HAL_I2C_Mem_Read+0x448>)
 80080f4:	68f8      	ldr	r0, [r7, #12]
 80080f6:	f000 fa57 	bl	80085a8 <I2C_WaitOnFlagUntilTimeout>
 80080fa:	4603      	mov	r3, r0
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d001      	beq.n	8008104 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008100:	2301      	movs	r3, #1
 8008102:	e0bf      	b.n	8008284 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	681a      	ldr	r2, [r3, #0]
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008112:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	691a      	ldr	r2, [r3, #16]
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800811e:	b2d2      	uxtb	r2, r2
 8008120:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008126:	1c5a      	adds	r2, r3, #1
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008130:	3b01      	subs	r3, #1
 8008132:	b29a      	uxth	r2, r3
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800813c:	b29b      	uxth	r3, r3
 800813e:	3b01      	subs	r3, #1
 8008140:	b29a      	uxth	r2, r3
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008148:	9300      	str	r3, [sp, #0]
 800814a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800814c:	2200      	movs	r2, #0
 800814e:	494f      	ldr	r1, [pc, #316]	; (800828c <HAL_I2C_Mem_Read+0x448>)
 8008150:	68f8      	ldr	r0, [r7, #12]
 8008152:	f000 fa29 	bl	80085a8 <I2C_WaitOnFlagUntilTimeout>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d001      	beq.n	8008160 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800815c:	2301      	movs	r3, #1
 800815e:	e091      	b.n	8008284 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800816e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	691a      	ldr	r2, [r3, #16]
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800817a:	b2d2      	uxtb	r2, r2
 800817c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008182:	1c5a      	adds	r2, r3, #1
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800818c:	3b01      	subs	r3, #1
 800818e:	b29a      	uxth	r2, r3
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008198:	b29b      	uxth	r3, r3
 800819a:	3b01      	subs	r3, #1
 800819c:	b29a      	uxth	r2, r3
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	691a      	ldr	r2, [r3, #16]
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ac:	b2d2      	uxtb	r2, r2
 80081ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b4:	1c5a      	adds	r2, r3, #1
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081be:	3b01      	subs	r3, #1
 80081c0:	b29a      	uxth	r2, r3
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	3b01      	subs	r3, #1
 80081ce:	b29a      	uxth	r2, r3
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80081d4:	e042      	b.n	800825c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80081d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081d8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80081da:	68f8      	ldr	r0, [r7, #12]
 80081dc:	f000 fb3c 	bl	8008858 <I2C_WaitOnRXNEFlagUntilTimeout>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d001      	beq.n	80081ea <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	e04c      	b.n	8008284 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	691a      	ldr	r2, [r3, #16]
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f4:	b2d2      	uxtb	r2, r2
 80081f6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081fc:	1c5a      	adds	r2, r3, #1
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008206:	3b01      	subs	r3, #1
 8008208:	b29a      	uxth	r2, r3
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008212:	b29b      	uxth	r3, r3
 8008214:	3b01      	subs	r3, #1
 8008216:	b29a      	uxth	r2, r3
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	695b      	ldr	r3, [r3, #20]
 8008222:	f003 0304 	and.w	r3, r3, #4
 8008226:	2b04      	cmp	r3, #4
 8008228:	d118      	bne.n	800825c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	691a      	ldr	r2, [r3, #16]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008234:	b2d2      	uxtb	r2, r2
 8008236:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800823c:	1c5a      	adds	r2, r3, #1
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008246:	3b01      	subs	r3, #1
 8008248:	b29a      	uxth	r2, r3
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008252:	b29b      	uxth	r3, r3
 8008254:	3b01      	subs	r3, #1
 8008256:	b29a      	uxth	r2, r3
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008260:	2b00      	cmp	r3, #0
 8008262:	f47f aec2 	bne.w	8007fea <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	2220      	movs	r2, #32
 800826a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2200      	movs	r2, #0
 8008272:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	2200      	movs	r2, #0
 800827a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800827e:	2300      	movs	r3, #0
 8008280:	e000      	b.n	8008284 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008282:	2302      	movs	r3, #2
  }
}
 8008284:	4618      	mov	r0, r3
 8008286:	3728      	adds	r7, #40	; 0x28
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}
 800828c:	00010004 	.word	0x00010004

08008290 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8008290:	b480      	push	{r7}
 8008292:	b083      	sub	sp, #12
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800829e:	b2db      	uxtb	r3, r3
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	370c      	adds	r7, #12
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr

080082ac <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b088      	sub	sp, #32
 80082b0:	af02      	add	r7, sp, #8
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	4608      	mov	r0, r1
 80082b6:	4611      	mov	r1, r2
 80082b8:	461a      	mov	r2, r3
 80082ba:	4603      	mov	r3, r0
 80082bc:	817b      	strh	r3, [r7, #10]
 80082be:	460b      	mov	r3, r1
 80082c0:	813b      	strh	r3, [r7, #8]
 80082c2:	4613      	mov	r3, r2
 80082c4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80082d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80082d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082d8:	9300      	str	r3, [sp, #0]
 80082da:	6a3b      	ldr	r3, [r7, #32]
 80082dc:	2200      	movs	r2, #0
 80082de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80082e2:	68f8      	ldr	r0, [r7, #12]
 80082e4:	f000 f960 	bl	80085a8 <I2C_WaitOnFlagUntilTimeout>
 80082e8:	4603      	mov	r3, r0
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d00d      	beq.n	800830a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082fc:	d103      	bne.n	8008306 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008304:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008306:	2303      	movs	r3, #3
 8008308:	e05f      	b.n	80083ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800830a:	897b      	ldrh	r3, [r7, #10]
 800830c:	b2db      	uxtb	r3, r3
 800830e:	461a      	mov	r2, r3
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008318:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800831a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800831c:	6a3a      	ldr	r2, [r7, #32]
 800831e:	492d      	ldr	r1, [pc, #180]	; (80083d4 <I2C_RequestMemoryWrite+0x128>)
 8008320:	68f8      	ldr	r0, [r7, #12]
 8008322:	f000 f998 	bl	8008656 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008326:	4603      	mov	r3, r0
 8008328:	2b00      	cmp	r3, #0
 800832a:	d001      	beq.n	8008330 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800832c:	2301      	movs	r3, #1
 800832e:	e04c      	b.n	80083ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008330:	2300      	movs	r3, #0
 8008332:	617b      	str	r3, [r7, #20]
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	695b      	ldr	r3, [r3, #20]
 800833a:	617b      	str	r3, [r7, #20]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	699b      	ldr	r3, [r3, #24]
 8008342:	617b      	str	r3, [r7, #20]
 8008344:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008346:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008348:	6a39      	ldr	r1, [r7, #32]
 800834a:	68f8      	ldr	r0, [r7, #12]
 800834c:	f000 fa02 	bl	8008754 <I2C_WaitOnTXEFlagUntilTimeout>
 8008350:	4603      	mov	r3, r0
 8008352:	2b00      	cmp	r3, #0
 8008354:	d00d      	beq.n	8008372 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800835a:	2b04      	cmp	r3, #4
 800835c:	d107      	bne.n	800836e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800836c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800836e:	2301      	movs	r3, #1
 8008370:	e02b      	b.n	80083ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008372:	88fb      	ldrh	r3, [r7, #6]
 8008374:	2b01      	cmp	r3, #1
 8008376:	d105      	bne.n	8008384 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008378:	893b      	ldrh	r3, [r7, #8]
 800837a:	b2da      	uxtb	r2, r3
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	611a      	str	r2, [r3, #16]
 8008382:	e021      	b.n	80083c8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008384:	893b      	ldrh	r3, [r7, #8]
 8008386:	0a1b      	lsrs	r3, r3, #8
 8008388:	b29b      	uxth	r3, r3
 800838a:	b2da      	uxtb	r2, r3
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008392:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008394:	6a39      	ldr	r1, [r7, #32]
 8008396:	68f8      	ldr	r0, [r7, #12]
 8008398:	f000 f9dc 	bl	8008754 <I2C_WaitOnTXEFlagUntilTimeout>
 800839c:	4603      	mov	r3, r0
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d00d      	beq.n	80083be <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083a6:	2b04      	cmp	r3, #4
 80083a8:	d107      	bne.n	80083ba <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80083b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80083ba:	2301      	movs	r3, #1
 80083bc:	e005      	b.n	80083ca <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80083be:	893b      	ldrh	r3, [r7, #8]
 80083c0:	b2da      	uxtb	r2, r3
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80083c8:	2300      	movs	r3, #0
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	3718      	adds	r7, #24
 80083ce:	46bd      	mov	sp, r7
 80083d0:	bd80      	pop	{r7, pc}
 80083d2:	bf00      	nop
 80083d4:	00010002 	.word	0x00010002

080083d8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b088      	sub	sp, #32
 80083dc:	af02      	add	r7, sp, #8
 80083de:	60f8      	str	r0, [r7, #12]
 80083e0:	4608      	mov	r0, r1
 80083e2:	4611      	mov	r1, r2
 80083e4:	461a      	mov	r2, r3
 80083e6:	4603      	mov	r3, r0
 80083e8:	817b      	strh	r3, [r7, #10]
 80083ea:	460b      	mov	r3, r1
 80083ec:	813b      	strh	r3, [r7, #8]
 80083ee:	4613      	mov	r3, r2
 80083f0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008400:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	681a      	ldr	r2, [r3, #0]
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008410:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008414:	9300      	str	r3, [sp, #0]
 8008416:	6a3b      	ldr	r3, [r7, #32]
 8008418:	2200      	movs	r2, #0
 800841a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800841e:	68f8      	ldr	r0, [r7, #12]
 8008420:	f000 f8c2 	bl	80085a8 <I2C_WaitOnFlagUntilTimeout>
 8008424:	4603      	mov	r3, r0
 8008426:	2b00      	cmp	r3, #0
 8008428:	d00d      	beq.n	8008446 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008434:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008438:	d103      	bne.n	8008442 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008440:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008442:	2303      	movs	r3, #3
 8008444:	e0aa      	b.n	800859c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008446:	897b      	ldrh	r3, [r7, #10]
 8008448:	b2db      	uxtb	r3, r3
 800844a:	461a      	mov	r2, r3
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008454:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008458:	6a3a      	ldr	r2, [r7, #32]
 800845a:	4952      	ldr	r1, [pc, #328]	; (80085a4 <I2C_RequestMemoryRead+0x1cc>)
 800845c:	68f8      	ldr	r0, [r7, #12]
 800845e:	f000 f8fa 	bl	8008656 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008462:	4603      	mov	r3, r0
 8008464:	2b00      	cmp	r3, #0
 8008466:	d001      	beq.n	800846c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008468:	2301      	movs	r3, #1
 800846a:	e097      	b.n	800859c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800846c:	2300      	movs	r3, #0
 800846e:	617b      	str	r3, [r7, #20]
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	695b      	ldr	r3, [r3, #20]
 8008476:	617b      	str	r3, [r7, #20]
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	699b      	ldr	r3, [r3, #24]
 800847e:	617b      	str	r3, [r7, #20]
 8008480:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008482:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008484:	6a39      	ldr	r1, [r7, #32]
 8008486:	68f8      	ldr	r0, [r7, #12]
 8008488:	f000 f964 	bl	8008754 <I2C_WaitOnTXEFlagUntilTimeout>
 800848c:	4603      	mov	r3, r0
 800848e:	2b00      	cmp	r3, #0
 8008490:	d00d      	beq.n	80084ae <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008496:	2b04      	cmp	r3, #4
 8008498:	d107      	bne.n	80084aa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	681a      	ldr	r2, [r3, #0]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80084a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80084aa:	2301      	movs	r3, #1
 80084ac:	e076      	b.n	800859c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80084ae:	88fb      	ldrh	r3, [r7, #6]
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	d105      	bne.n	80084c0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80084b4:	893b      	ldrh	r3, [r7, #8]
 80084b6:	b2da      	uxtb	r2, r3
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	611a      	str	r2, [r3, #16]
 80084be:	e021      	b.n	8008504 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80084c0:	893b      	ldrh	r3, [r7, #8]
 80084c2:	0a1b      	lsrs	r3, r3, #8
 80084c4:	b29b      	uxth	r3, r3
 80084c6:	b2da      	uxtb	r2, r3
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80084ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084d0:	6a39      	ldr	r1, [r7, #32]
 80084d2:	68f8      	ldr	r0, [r7, #12]
 80084d4:	f000 f93e 	bl	8008754 <I2C_WaitOnTXEFlagUntilTimeout>
 80084d8:	4603      	mov	r3, r0
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d00d      	beq.n	80084fa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084e2:	2b04      	cmp	r3, #4
 80084e4:	d107      	bne.n	80084f6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	681a      	ldr	r2, [r3, #0]
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80084f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80084f6:	2301      	movs	r3, #1
 80084f8:	e050      	b.n	800859c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80084fa:	893b      	ldrh	r3, [r7, #8]
 80084fc:	b2da      	uxtb	r2, r3
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008504:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008506:	6a39      	ldr	r1, [r7, #32]
 8008508:	68f8      	ldr	r0, [r7, #12]
 800850a:	f000 f923 	bl	8008754 <I2C_WaitOnTXEFlagUntilTimeout>
 800850e:	4603      	mov	r3, r0
 8008510:	2b00      	cmp	r3, #0
 8008512:	d00d      	beq.n	8008530 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008518:	2b04      	cmp	r3, #4
 800851a:	d107      	bne.n	800852c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800852a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800852c:	2301      	movs	r3, #1
 800852e:	e035      	b.n	800859c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800853e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008542:	9300      	str	r3, [sp, #0]
 8008544:	6a3b      	ldr	r3, [r7, #32]
 8008546:	2200      	movs	r2, #0
 8008548:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800854c:	68f8      	ldr	r0, [r7, #12]
 800854e:	f000 f82b 	bl	80085a8 <I2C_WaitOnFlagUntilTimeout>
 8008552:	4603      	mov	r3, r0
 8008554:	2b00      	cmp	r3, #0
 8008556:	d00d      	beq.n	8008574 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008562:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008566:	d103      	bne.n	8008570 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800856e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008570:	2303      	movs	r3, #3
 8008572:	e013      	b.n	800859c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008574:	897b      	ldrh	r3, [r7, #10]
 8008576:	b2db      	uxtb	r3, r3
 8008578:	f043 0301 	orr.w	r3, r3, #1
 800857c:	b2da      	uxtb	r2, r3
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008586:	6a3a      	ldr	r2, [r7, #32]
 8008588:	4906      	ldr	r1, [pc, #24]	; (80085a4 <I2C_RequestMemoryRead+0x1cc>)
 800858a:	68f8      	ldr	r0, [r7, #12]
 800858c:	f000 f863 	bl	8008656 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008590:	4603      	mov	r3, r0
 8008592:	2b00      	cmp	r3, #0
 8008594:	d001      	beq.n	800859a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008596:	2301      	movs	r3, #1
 8008598:	e000      	b.n	800859c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800859a:	2300      	movs	r3, #0
}
 800859c:	4618      	mov	r0, r3
 800859e:	3718      	adds	r7, #24
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}
 80085a4:	00010002 	.word	0x00010002

080085a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b084      	sub	sp, #16
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	603b      	str	r3, [r7, #0]
 80085b4:	4613      	mov	r3, r2
 80085b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80085b8:	e025      	b.n	8008606 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085c0:	d021      	beq.n	8008606 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085c2:	f7fe f99d 	bl	8006900 <HAL_GetTick>
 80085c6:	4602      	mov	r2, r0
 80085c8:	69bb      	ldr	r3, [r7, #24]
 80085ca:	1ad3      	subs	r3, r2, r3
 80085cc:	683a      	ldr	r2, [r7, #0]
 80085ce:	429a      	cmp	r2, r3
 80085d0:	d302      	bcc.n	80085d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d116      	bne.n	8008606 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2200      	movs	r2, #0
 80085dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2220      	movs	r2, #32
 80085e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2200      	movs	r2, #0
 80085ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085f2:	f043 0220 	orr.w	r2, r3, #32
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2200      	movs	r2, #0
 80085fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008602:	2301      	movs	r3, #1
 8008604:	e023      	b.n	800864e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	0c1b      	lsrs	r3, r3, #16
 800860a:	b2db      	uxtb	r3, r3
 800860c:	2b01      	cmp	r3, #1
 800860e:	d10d      	bne.n	800862c <I2C_WaitOnFlagUntilTimeout+0x84>
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	695b      	ldr	r3, [r3, #20]
 8008616:	43da      	mvns	r2, r3
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	4013      	ands	r3, r2
 800861c:	b29b      	uxth	r3, r3
 800861e:	2b00      	cmp	r3, #0
 8008620:	bf0c      	ite	eq
 8008622:	2301      	moveq	r3, #1
 8008624:	2300      	movne	r3, #0
 8008626:	b2db      	uxtb	r3, r3
 8008628:	461a      	mov	r2, r3
 800862a:	e00c      	b.n	8008646 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	699b      	ldr	r3, [r3, #24]
 8008632:	43da      	mvns	r2, r3
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	4013      	ands	r3, r2
 8008638:	b29b      	uxth	r3, r3
 800863a:	2b00      	cmp	r3, #0
 800863c:	bf0c      	ite	eq
 800863e:	2301      	moveq	r3, #1
 8008640:	2300      	movne	r3, #0
 8008642:	b2db      	uxtb	r3, r3
 8008644:	461a      	mov	r2, r3
 8008646:	79fb      	ldrb	r3, [r7, #7]
 8008648:	429a      	cmp	r2, r3
 800864a:	d0b6      	beq.n	80085ba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800864c:	2300      	movs	r3, #0
}
 800864e:	4618      	mov	r0, r3
 8008650:	3710      	adds	r7, #16
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}

08008656 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008656:	b580      	push	{r7, lr}
 8008658:	b084      	sub	sp, #16
 800865a:	af00      	add	r7, sp, #0
 800865c:	60f8      	str	r0, [r7, #12]
 800865e:	60b9      	str	r1, [r7, #8]
 8008660:	607a      	str	r2, [r7, #4]
 8008662:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008664:	e051      	b.n	800870a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	695b      	ldr	r3, [r3, #20]
 800866c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008670:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008674:	d123      	bne.n	80086be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	681a      	ldr	r2, [r3, #0]
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008684:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800868e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2200      	movs	r2, #0
 8008694:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2220      	movs	r2, #32
 800869a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2200      	movs	r2, #0
 80086a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086aa:	f043 0204 	orr.w	r2, r3, #4
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	2200      	movs	r2, #0
 80086b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80086ba:	2301      	movs	r3, #1
 80086bc:	e046      	b.n	800874c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086c4:	d021      	beq.n	800870a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086c6:	f7fe f91b 	bl	8006900 <HAL_GetTick>
 80086ca:	4602      	mov	r2, r0
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	1ad3      	subs	r3, r2, r3
 80086d0:	687a      	ldr	r2, [r7, #4]
 80086d2:	429a      	cmp	r2, r3
 80086d4:	d302      	bcc.n	80086dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d116      	bne.n	800870a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	2200      	movs	r2, #0
 80086e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2220      	movs	r2, #32
 80086e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	2200      	movs	r2, #0
 80086ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086f6:	f043 0220 	orr.w	r2, r3, #32
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	2200      	movs	r2, #0
 8008702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008706:	2301      	movs	r3, #1
 8008708:	e020      	b.n	800874c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	0c1b      	lsrs	r3, r3, #16
 800870e:	b2db      	uxtb	r3, r3
 8008710:	2b01      	cmp	r3, #1
 8008712:	d10c      	bne.n	800872e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	695b      	ldr	r3, [r3, #20]
 800871a:	43da      	mvns	r2, r3
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	4013      	ands	r3, r2
 8008720:	b29b      	uxth	r3, r3
 8008722:	2b00      	cmp	r3, #0
 8008724:	bf14      	ite	ne
 8008726:	2301      	movne	r3, #1
 8008728:	2300      	moveq	r3, #0
 800872a:	b2db      	uxtb	r3, r3
 800872c:	e00b      	b.n	8008746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	699b      	ldr	r3, [r3, #24]
 8008734:	43da      	mvns	r2, r3
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	4013      	ands	r3, r2
 800873a:	b29b      	uxth	r3, r3
 800873c:	2b00      	cmp	r3, #0
 800873e:	bf14      	ite	ne
 8008740:	2301      	movne	r3, #1
 8008742:	2300      	moveq	r3, #0
 8008744:	b2db      	uxtb	r3, r3
 8008746:	2b00      	cmp	r3, #0
 8008748:	d18d      	bne.n	8008666 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800874a:	2300      	movs	r3, #0
}
 800874c:	4618      	mov	r0, r3
 800874e:	3710      	adds	r7, #16
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}

08008754 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b084      	sub	sp, #16
 8008758:	af00      	add	r7, sp, #0
 800875a:	60f8      	str	r0, [r7, #12]
 800875c:	60b9      	str	r1, [r7, #8]
 800875e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008760:	e02d      	b.n	80087be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008762:	68f8      	ldr	r0, [r7, #12]
 8008764:	f000 f8ce 	bl	8008904 <I2C_IsAcknowledgeFailed>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d001      	beq.n	8008772 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800876e:	2301      	movs	r3, #1
 8008770:	e02d      	b.n	80087ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008778:	d021      	beq.n	80087be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800877a:	f7fe f8c1 	bl	8006900 <HAL_GetTick>
 800877e:	4602      	mov	r2, r0
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	1ad3      	subs	r3, r2, r3
 8008784:	68ba      	ldr	r2, [r7, #8]
 8008786:	429a      	cmp	r2, r3
 8008788:	d302      	bcc.n	8008790 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d116      	bne.n	80087be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	2200      	movs	r2, #0
 8008794:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2220      	movs	r2, #32
 800879a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2200      	movs	r2, #0
 80087a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087aa:	f043 0220 	orr.w	r2, r3, #32
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2200      	movs	r2, #0
 80087b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	e007      	b.n	80087ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	695b      	ldr	r3, [r3, #20]
 80087c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087c8:	2b80      	cmp	r3, #128	; 0x80
 80087ca:	d1ca      	bne.n	8008762 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80087cc:	2300      	movs	r3, #0
}
 80087ce:	4618      	mov	r0, r3
 80087d0:	3710      	adds	r7, #16
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}

080087d6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80087d6:	b580      	push	{r7, lr}
 80087d8:	b084      	sub	sp, #16
 80087da:	af00      	add	r7, sp, #0
 80087dc:	60f8      	str	r0, [r7, #12]
 80087de:	60b9      	str	r1, [r7, #8]
 80087e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80087e2:	e02d      	b.n	8008840 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80087e4:	68f8      	ldr	r0, [r7, #12]
 80087e6:	f000 f88d 	bl	8008904 <I2C_IsAcknowledgeFailed>
 80087ea:	4603      	mov	r3, r0
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d001      	beq.n	80087f4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	e02d      	b.n	8008850 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087fa:	d021      	beq.n	8008840 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087fc:	f7fe f880 	bl	8006900 <HAL_GetTick>
 8008800:	4602      	mov	r2, r0
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	1ad3      	subs	r3, r2, r3
 8008806:	68ba      	ldr	r2, [r7, #8]
 8008808:	429a      	cmp	r2, r3
 800880a:	d302      	bcc.n	8008812 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d116      	bne.n	8008840 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	2200      	movs	r2, #0
 8008816:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2220      	movs	r2, #32
 800881c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	2200      	movs	r2, #0
 8008824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800882c:	f043 0220 	orr.w	r2, r3, #32
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2200      	movs	r2, #0
 8008838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800883c:	2301      	movs	r3, #1
 800883e:	e007      	b.n	8008850 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	695b      	ldr	r3, [r3, #20]
 8008846:	f003 0304 	and.w	r3, r3, #4
 800884a:	2b04      	cmp	r3, #4
 800884c:	d1ca      	bne.n	80087e4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800884e:	2300      	movs	r3, #0
}
 8008850:	4618      	mov	r0, r3
 8008852:	3710      	adds	r7, #16
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b084      	sub	sp, #16
 800885c:	af00      	add	r7, sp, #0
 800885e:	60f8      	str	r0, [r7, #12]
 8008860:	60b9      	str	r1, [r7, #8]
 8008862:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008864:	e042      	b.n	80088ec <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	695b      	ldr	r3, [r3, #20]
 800886c:	f003 0310 	and.w	r3, r3, #16
 8008870:	2b10      	cmp	r3, #16
 8008872:	d119      	bne.n	80088a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f06f 0210 	mvn.w	r2, #16
 800887c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2200      	movs	r2, #0
 8008882:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2220      	movs	r2, #32
 8008888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2200      	movs	r2, #0
 8008890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	2200      	movs	r2, #0
 80088a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80088a4:	2301      	movs	r3, #1
 80088a6:	e029      	b.n	80088fc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088a8:	f7fe f82a 	bl	8006900 <HAL_GetTick>
 80088ac:	4602      	mov	r2, r0
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	1ad3      	subs	r3, r2, r3
 80088b2:	68ba      	ldr	r2, [r7, #8]
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d302      	bcc.n	80088be <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d116      	bne.n	80088ec <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	2200      	movs	r2, #0
 80088c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2220      	movs	r2, #32
 80088c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2200      	movs	r2, #0
 80088d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088d8:	f043 0220 	orr.w	r2, r3, #32
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	2200      	movs	r2, #0
 80088e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80088e8:	2301      	movs	r3, #1
 80088ea:	e007      	b.n	80088fc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	695b      	ldr	r3, [r3, #20]
 80088f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088f6:	2b40      	cmp	r3, #64	; 0x40
 80088f8:	d1b5      	bne.n	8008866 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3710      	adds	r7, #16
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008904:	b480      	push	{r7}
 8008906:	b083      	sub	sp, #12
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	695b      	ldr	r3, [r3, #20]
 8008912:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008916:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800891a:	d11b      	bne.n	8008954 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008924:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2200      	movs	r2, #0
 800892a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2220      	movs	r2, #32
 8008930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008940:	f043 0204 	orr.w	r2, r3, #4
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2200      	movs	r2, #0
 800894c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008950:	2301      	movs	r3, #1
 8008952:	e000      	b.n	8008956 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008954:	2300      	movs	r3, #0
}
 8008956:	4618      	mov	r0, r3
 8008958:	370c      	adds	r7, #12
 800895a:	46bd      	mov	sp, r7
 800895c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008960:	4770      	bx	lr
	...

08008964 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b088      	sub	sp, #32
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d101      	bne.n	8008976 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8008972:	2301      	movs	r3, #1
 8008974:	e128      	b.n	8008bc8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800897c:	b2db      	uxtb	r3, r3
 800897e:	2b00      	cmp	r3, #0
 8008980:	d109      	bne.n	8008996 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	4a90      	ldr	r2, [pc, #576]	; (8008bd0 <HAL_I2S_Init+0x26c>)
 800898e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f7fd fa5d 	bl	8005e50 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2202      	movs	r2, #2
 800899a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	69db      	ldr	r3, [r3, #28]
 80089a4:	687a      	ldr	r2, [r7, #4]
 80089a6:	6812      	ldr	r2, [r2, #0]
 80089a8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80089ac:	f023 030f 	bic.w	r3, r3, #15
 80089b0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	2202      	movs	r2, #2
 80089b8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	695b      	ldr	r3, [r3, #20]
 80089be:	2b02      	cmp	r3, #2
 80089c0:	d060      	beq.n	8008a84 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	68db      	ldr	r3, [r3, #12]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d102      	bne.n	80089d0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80089ca:	2310      	movs	r3, #16
 80089cc:	617b      	str	r3, [r7, #20]
 80089ce:	e001      	b.n	80089d4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80089d0:	2320      	movs	r3, #32
 80089d2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	689b      	ldr	r3, [r3, #8]
 80089d8:	2b20      	cmp	r3, #32
 80089da:	d802      	bhi.n	80089e2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 80089dc:	697b      	ldr	r3, [r7, #20]
 80089de:	005b      	lsls	r3, r3, #1
 80089e0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80089e2:	2001      	movs	r0, #1
 80089e4:	f001 fe0a 	bl	800a5fc <HAL_RCCEx_GetPeriphCLKFreq>
 80089e8:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	691b      	ldr	r3, [r3, #16]
 80089ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089f2:	d125      	bne.n	8008a40 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	68db      	ldr	r3, [r3, #12]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d010      	beq.n	8008a1e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	009b      	lsls	r3, r3, #2
 8008a00:	68fa      	ldr	r2, [r7, #12]
 8008a02:	fbb2 f2f3 	udiv	r2, r2, r3
 8008a06:	4613      	mov	r3, r2
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	4413      	add	r3, r2
 8008a0c:	005b      	lsls	r3, r3, #1
 8008a0e:	461a      	mov	r2, r3
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	695b      	ldr	r3, [r3, #20]
 8008a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a18:	3305      	adds	r3, #5
 8008a1a:	613b      	str	r3, [r7, #16]
 8008a1c:	e01f      	b.n	8008a5e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	00db      	lsls	r3, r3, #3
 8008a22:	68fa      	ldr	r2, [r7, #12]
 8008a24:	fbb2 f2f3 	udiv	r2, r2, r3
 8008a28:	4613      	mov	r3, r2
 8008a2a:	009b      	lsls	r3, r3, #2
 8008a2c:	4413      	add	r3, r2
 8008a2e:	005b      	lsls	r3, r3, #1
 8008a30:	461a      	mov	r2, r3
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	695b      	ldr	r3, [r3, #20]
 8008a36:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a3a:	3305      	adds	r3, #5
 8008a3c:	613b      	str	r3, [r7, #16]
 8008a3e:	e00e      	b.n	8008a5e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8008a40:	68fa      	ldr	r2, [r7, #12]
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	fbb2 f2f3 	udiv	r2, r2, r3
 8008a48:	4613      	mov	r3, r2
 8008a4a:	009b      	lsls	r3, r3, #2
 8008a4c:	4413      	add	r3, r2
 8008a4e:	005b      	lsls	r3, r3, #1
 8008a50:	461a      	mov	r2, r3
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	695b      	ldr	r3, [r3, #20]
 8008a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a5a:	3305      	adds	r3, #5
 8008a5c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	4a5c      	ldr	r2, [pc, #368]	; (8008bd4 <HAL_I2S_Init+0x270>)
 8008a62:	fba2 2303 	umull	r2, r3, r2, r3
 8008a66:	08db      	lsrs	r3, r3, #3
 8008a68:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	f003 0301 	and.w	r3, r3, #1
 8008a70:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8008a72:	693a      	ldr	r2, [r7, #16]
 8008a74:	69bb      	ldr	r3, [r7, #24]
 8008a76:	1ad3      	subs	r3, r2, r3
 8008a78:	085b      	lsrs	r3, r3, #1
 8008a7a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8008a7c:	69bb      	ldr	r3, [r7, #24]
 8008a7e:	021b      	lsls	r3, r3, #8
 8008a80:	61bb      	str	r3, [r7, #24]
 8008a82:	e003      	b.n	8008a8c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8008a84:	2302      	movs	r3, #2
 8008a86:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8008a8c:	69fb      	ldr	r3, [r7, #28]
 8008a8e:	2b01      	cmp	r3, #1
 8008a90:	d902      	bls.n	8008a98 <HAL_I2S_Init+0x134>
 8008a92:	69fb      	ldr	r3, [r7, #28]
 8008a94:	2bff      	cmp	r3, #255	; 0xff
 8008a96:	d907      	bls.n	8008aa8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a9c:	f043 0210 	orr.w	r2, r3, #16
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	e08f      	b.n	8008bc8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	691a      	ldr	r2, [r3, #16]
 8008aac:	69bb      	ldr	r3, [r7, #24]
 8008aae:	ea42 0103 	orr.w	r1, r2, r3
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	69fa      	ldr	r2, [r7, #28]
 8008ab8:	430a      	orrs	r2, r1
 8008aba:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	69db      	ldr	r3, [r3, #28]
 8008ac2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8008ac6:	f023 030f 	bic.w	r3, r3, #15
 8008aca:	687a      	ldr	r2, [r7, #4]
 8008acc:	6851      	ldr	r1, [r2, #4]
 8008ace:	687a      	ldr	r2, [r7, #4]
 8008ad0:	6892      	ldr	r2, [r2, #8]
 8008ad2:	4311      	orrs	r1, r2
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	68d2      	ldr	r2, [r2, #12]
 8008ad8:	4311      	orrs	r1, r2
 8008ada:	687a      	ldr	r2, [r7, #4]
 8008adc:	6992      	ldr	r2, [r2, #24]
 8008ade:	430a      	orrs	r2, r1
 8008ae0:	431a      	orrs	r2, r3
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008aea:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6a1b      	ldr	r3, [r3, #32]
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d161      	bne.n	8008bb8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	4a38      	ldr	r2, [pc, #224]	; (8008bd8 <HAL_I2S_Init+0x274>)
 8008af8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	4a37      	ldr	r2, [pc, #220]	; (8008bdc <HAL_I2S_Init+0x278>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d101      	bne.n	8008b08 <HAL_I2S_Init+0x1a4>
 8008b04:	4b36      	ldr	r3, [pc, #216]	; (8008be0 <HAL_I2S_Init+0x27c>)
 8008b06:	e001      	b.n	8008b0c <HAL_I2S_Init+0x1a8>
 8008b08:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008b0c:	69db      	ldr	r3, [r3, #28]
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	6812      	ldr	r2, [r2, #0]
 8008b12:	4932      	ldr	r1, [pc, #200]	; (8008bdc <HAL_I2S_Init+0x278>)
 8008b14:	428a      	cmp	r2, r1
 8008b16:	d101      	bne.n	8008b1c <HAL_I2S_Init+0x1b8>
 8008b18:	4a31      	ldr	r2, [pc, #196]	; (8008be0 <HAL_I2S_Init+0x27c>)
 8008b1a:	e001      	b.n	8008b20 <HAL_I2S_Init+0x1bc>
 8008b1c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8008b20:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8008b24:	f023 030f 	bic.w	r3, r3, #15
 8008b28:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	4a2b      	ldr	r2, [pc, #172]	; (8008bdc <HAL_I2S_Init+0x278>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d101      	bne.n	8008b38 <HAL_I2S_Init+0x1d4>
 8008b34:	4b2a      	ldr	r3, [pc, #168]	; (8008be0 <HAL_I2S_Init+0x27c>)
 8008b36:	e001      	b.n	8008b3c <HAL_I2S_Init+0x1d8>
 8008b38:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008b3c:	2202      	movs	r2, #2
 8008b3e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4a25      	ldr	r2, [pc, #148]	; (8008bdc <HAL_I2S_Init+0x278>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d101      	bne.n	8008b4e <HAL_I2S_Init+0x1ea>
 8008b4a:	4b25      	ldr	r3, [pc, #148]	; (8008be0 <HAL_I2S_Init+0x27c>)
 8008b4c:	e001      	b.n	8008b52 <HAL_I2S_Init+0x1ee>
 8008b4e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008b52:	69db      	ldr	r3, [r3, #28]
 8008b54:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	685b      	ldr	r3, [r3, #4]
 8008b5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b5e:	d003      	beq.n	8008b68 <HAL_I2S_Init+0x204>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d103      	bne.n	8008b70 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8008b68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008b6c:	613b      	str	r3, [r7, #16]
 8008b6e:	e001      	b.n	8008b74 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8008b70:	2300      	movs	r3, #0
 8008b72:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8008b74:	693b      	ldr	r3, [r7, #16]
 8008b76:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	b299      	uxth	r1, r3
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	68db      	ldr	r3, [r3, #12]
 8008b82:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	699b      	ldr	r3, [r3, #24]
 8008b88:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8008b8a:	4303      	orrs	r3, r0
 8008b8c:	b29b      	uxth	r3, r3
 8008b8e:	430b      	orrs	r3, r1
 8008b90:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8008b92:	4313      	orrs	r3, r2
 8008b94:	b29a      	uxth	r2, r3
 8008b96:	897b      	ldrh	r3, [r7, #10]
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	b29b      	uxth	r3, r3
 8008b9c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008ba0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4a0d      	ldr	r2, [pc, #52]	; (8008bdc <HAL_I2S_Init+0x278>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d101      	bne.n	8008bb0 <HAL_I2S_Init+0x24c>
 8008bac:	4b0c      	ldr	r3, [pc, #48]	; (8008be0 <HAL_I2S_Init+0x27c>)
 8008bae:	e001      	b.n	8008bb4 <HAL_I2S_Init+0x250>
 8008bb0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008bb4:	897a      	ldrh	r2, [r7, #10]
 8008bb6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2201      	movs	r2, #1
 8008bc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8008bc6:	2300      	movs	r3, #0
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	3720      	adds	r7, #32
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}
 8008bd0:	08009469 	.word	0x08009469
 8008bd4:	cccccccd 	.word	0xcccccccd
 8008bd8:	080095f1 	.word	0x080095f1
 8008bdc:	40003800 	.word	0x40003800
 8008be0:	40003400 	.word	0x40003400

08008be4 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b086      	sub	sp, #24
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	60f8      	str	r0, [r7, #12]
 8008bec:	60b9      	str	r1, [r7, #8]
 8008bee:	4613      	mov	r3, r2
 8008bf0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d002      	beq.n	8008bfe <HAL_I2S_Transmit_DMA+0x1a>
 8008bf8:	88fb      	ldrh	r3, [r7, #6]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d101      	bne.n	8008c02 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8008bfe:	2301      	movs	r3, #1
 8008c00:	e08e      	b.n	8008d20 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c08:	b2db      	uxtb	r3, r3
 8008c0a:	2b01      	cmp	r3, #1
 8008c0c:	d101      	bne.n	8008c12 <HAL_I2S_Transmit_DMA+0x2e>
 8008c0e:	2302      	movs	r3, #2
 8008c10:	e086      	b.n	8008d20 <HAL_I2S_Transmit_DMA+0x13c>
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	2201      	movs	r2, #1
 8008c16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c20:	b2db      	uxtb	r3, r3
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d005      	beq.n	8008c32 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8008c2e:	2302      	movs	r3, #2
 8008c30:	e076      	b.n	8008d20 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	2203      	movs	r2, #3
 8008c36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	68ba      	ldr	r2, [r7, #8]
 8008c44:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	69db      	ldr	r3, [r3, #28]
 8008c4c:	f003 0307 	and.w	r3, r3, #7
 8008c50:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8008c52:	697b      	ldr	r3, [r7, #20]
 8008c54:	2b03      	cmp	r3, #3
 8008c56:	d002      	beq.n	8008c5e <HAL_I2S_Transmit_DMA+0x7a>
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	2b05      	cmp	r3, #5
 8008c5c:	d10a      	bne.n	8008c74 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8008c5e:	88fb      	ldrh	r3, [r7, #6]
 8008c60:	005b      	lsls	r3, r3, #1
 8008c62:	b29a      	uxth	r2, r3
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8008c68:	88fb      	ldrh	r3, [r7, #6]
 8008c6a:	005b      	lsls	r3, r3, #1
 8008c6c:	b29a      	uxth	r2, r3
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008c72:	e005      	b.n	8008c80 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	88fa      	ldrh	r2, [r7, #6]
 8008c78:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	88fa      	ldrh	r2, [r7, #6]
 8008c7e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c84:	4a28      	ldr	r2, [pc, #160]	; (8008d28 <HAL_I2S_Transmit_DMA+0x144>)
 8008c86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c8c:	4a27      	ldr	r2, [pc, #156]	; (8008d2c <HAL_I2S_Transmit_DMA+0x148>)
 8008c8e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c94:	4a26      	ldr	r2, [pc, #152]	; (8008d30 <HAL_I2S_Transmit_DMA+0x14c>)
 8008c96:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8008ca0:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8008ca8:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cae:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8008cb0:	f7fe f844 	bl	8006d3c <HAL_DMA_Start_IT>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d00f      	beq.n	8008cda <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cbe:	f043 0208 	orr.w	r2, r3, #8
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2201      	movs	r2, #1
 8008cca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	e022      	b.n	8008d20 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	69db      	ldr	r3, [r3, #28]
 8008ce0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d107      	bne.n	8008cf8 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	69da      	ldr	r2, [r3, #28]
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008cf6:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	685b      	ldr	r3, [r3, #4]
 8008cfe:	f003 0302 	and.w	r3, r3, #2
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d107      	bne.n	8008d16 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	685a      	ldr	r2, [r3, #4]
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f042 0202 	orr.w	r2, r2, #2
 8008d14:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8008d1e:	2300      	movs	r3, #0
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3718      	adds	r7, #24
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}
 8008d28:	08009347 	.word	0x08009347
 8008d2c:	08009305 	.word	0x08009305
 8008d30:	08009363 	.word	0x08009363

08008d34 <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b083      	sub	sp, #12
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008d42:	b2db      	uxtb	r3, r3
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d101      	bne.n	8008d4c <HAL_I2S_DMAPause+0x18>
 8008d48:	2302      	movs	r3, #2
 8008d4a:	e04a      	b.n	8008de2 <HAL_I2S_DMAPause+0xae>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2201      	movs	r2, #1
 8008d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008d5a:	b2db      	uxtb	r3, r3
 8008d5c:	2b03      	cmp	r3, #3
 8008d5e:	d108      	bne.n	8008d72 <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	685a      	ldr	r2, [r3, #4]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f022 0202 	bic.w	r2, r2, #2
 8008d6e:	605a      	str	r2, [r3, #4]
 8008d70:	e032      	b.n	8008dd8 <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008d78:	b2db      	uxtb	r3, r3
 8008d7a:	2b04      	cmp	r3, #4
 8008d7c:	d108      	bne.n	8008d90 <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	685a      	ldr	r2, [r3, #4]
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f022 0201 	bic.w	r2, r2, #1
 8008d8c:	605a      	str	r2, [r3, #4]
 8008d8e:	e023      	b.n	8008dd8 <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	2b05      	cmp	r3, #5
 8008d9a:	d11d      	bne.n	8008dd8 <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	685a      	ldr	r2, [r3, #4]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f022 0203 	bic.w	r2, r2, #3
 8008daa:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a0f      	ldr	r2, [pc, #60]	; (8008df0 <HAL_I2S_DMAPause+0xbc>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d101      	bne.n	8008dba <HAL_I2S_DMAPause+0x86>
 8008db6:	4b0f      	ldr	r3, [pc, #60]	; (8008df4 <HAL_I2S_DMAPause+0xc0>)
 8008db8:	e001      	b.n	8008dbe <HAL_I2S_DMAPause+0x8a>
 8008dba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008dbe:	685a      	ldr	r2, [r3, #4]
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	490a      	ldr	r1, [pc, #40]	; (8008df0 <HAL_I2S_DMAPause+0xbc>)
 8008dc6:	428b      	cmp	r3, r1
 8008dc8:	d101      	bne.n	8008dce <HAL_I2S_DMAPause+0x9a>
 8008dca:	4b0a      	ldr	r3, [pc, #40]	; (8008df4 <HAL_I2S_DMAPause+0xc0>)
 8008dcc:	e001      	b.n	8008dd2 <HAL_I2S_DMAPause+0x9e>
 8008dce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008dd2:	f022 0203 	bic.w	r2, r2, #3
 8008dd6:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008de0:	2300      	movs	r3, #0
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	370c      	adds	r7, #12
 8008de6:	46bd      	mov	sp, r7
 8008de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dec:	4770      	bx	lr
 8008dee:	bf00      	nop
 8008df0:	40003800 	.word	0x40003800
 8008df4:	40003400 	.word	0x40003400

08008df8 <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b083      	sub	sp, #12
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	2b01      	cmp	r3, #1
 8008e0a:	d101      	bne.n	8008e10 <HAL_I2S_DMAResume+0x18>
 8008e0c:	2302      	movs	r3, #2
 8008e0e:	e07d      	b.n	8008f0c <HAL_I2S_DMAResume+0x114>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2201      	movs	r2, #1
 8008e14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e1e:	b2db      	uxtb	r3, r3
 8008e20:	2b03      	cmp	r3, #3
 8008e22:	d108      	bne.n	8008e36 <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	685a      	ldr	r2, [r3, #4]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f042 0202 	orr.w	r2, r2, #2
 8008e32:	605a      	str	r2, [r3, #4]
 8008e34:	e056      	b.n	8008ee4 <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e3c:	b2db      	uxtb	r3, r3
 8008e3e:	2b04      	cmp	r3, #4
 8008e40:	d108      	bne.n	8008e54 <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	685a      	ldr	r2, [r3, #4]
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f042 0201 	orr.w	r2, r2, #1
 8008e50:	605a      	str	r2, [r3, #4]
 8008e52:	e047      	b.n	8008ee4 <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	2b05      	cmp	r3, #5
 8008e5e:	d141      	bne.n	8008ee4 <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	685a      	ldr	r2, [r3, #4]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f042 0203 	orr.w	r2, r2, #3
 8008e6e:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a28      	ldr	r2, [pc, #160]	; (8008f18 <HAL_I2S_DMAResume+0x120>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d101      	bne.n	8008e7e <HAL_I2S_DMAResume+0x86>
 8008e7a:	4b28      	ldr	r3, [pc, #160]	; (8008f1c <HAL_I2S_DMAResume+0x124>)
 8008e7c:	e001      	b.n	8008e82 <HAL_I2S_DMAResume+0x8a>
 8008e7e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e82:	685a      	ldr	r2, [r3, #4]
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4923      	ldr	r1, [pc, #140]	; (8008f18 <HAL_I2S_DMAResume+0x120>)
 8008e8a:	428b      	cmp	r3, r1
 8008e8c:	d101      	bne.n	8008e92 <HAL_I2S_DMAResume+0x9a>
 8008e8e:	4b23      	ldr	r3, [pc, #140]	; (8008f1c <HAL_I2S_DMAResume+0x124>)
 8008e90:	e001      	b.n	8008e96 <HAL_I2S_DMAResume+0x9e>
 8008e92:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e96:	f042 0203 	orr.w	r2, r2, #3
 8008e9a:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	4a1d      	ldr	r2, [pc, #116]	; (8008f18 <HAL_I2S_DMAResume+0x120>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d101      	bne.n	8008eaa <HAL_I2S_DMAResume+0xb2>
 8008ea6:	4b1d      	ldr	r3, [pc, #116]	; (8008f1c <HAL_I2S_DMAResume+0x124>)
 8008ea8:	e001      	b.n	8008eae <HAL_I2S_DMAResume+0xb6>
 8008eaa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008eae:	69db      	ldr	r3, [r3, #28]
 8008eb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d115      	bne.n	8008ee4 <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	4a16      	ldr	r2, [pc, #88]	; (8008f18 <HAL_I2S_DMAResume+0x120>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d101      	bne.n	8008ec6 <HAL_I2S_DMAResume+0xce>
 8008ec2:	4b16      	ldr	r3, [pc, #88]	; (8008f1c <HAL_I2S_DMAResume+0x124>)
 8008ec4:	e001      	b.n	8008eca <HAL_I2S_DMAResume+0xd2>
 8008ec6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008eca:	69da      	ldr	r2, [r3, #28]
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4911      	ldr	r1, [pc, #68]	; (8008f18 <HAL_I2S_DMAResume+0x120>)
 8008ed2:	428b      	cmp	r3, r1
 8008ed4:	d101      	bne.n	8008eda <HAL_I2S_DMAResume+0xe2>
 8008ed6:	4b11      	ldr	r3, [pc, #68]	; (8008f1c <HAL_I2S_DMAResume+0x124>)
 8008ed8:	e001      	b.n	8008ede <HAL_I2S_DMAResume+0xe6>
 8008eda:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008ede:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008ee2:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	69db      	ldr	r3, [r3, #28]
 8008eea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d107      	bne.n	8008f02 <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	69da      	ldr	r2, [r3, #28]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008f00:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2200      	movs	r2, #0
 8008f06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008f0a:	2300      	movs	r3, #0
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	370c      	adds	r7, #12
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr
 8008f18:	40003800 	.word	0x40003800
 8008f1c:	40003400 	.word	0x40003400

08008f20 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b088      	sub	sp, #32
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008f28:	2300      	movs	r3, #0
 8008f2a:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f34:	d004      	beq.n	8008f40 <HAL_I2S_DMAStop+0x20>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	685b      	ldr	r3, [r3, #4]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	f040 80d1 	bne.w	80090e2 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d00f      	beq.n	8008f68 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f7fd ff4d 	bl	8006dec <HAL_DMA_Abort>
 8008f52:	4603      	mov	r3, r0
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d007      	beq.n	8008f68 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f5c:	f043 0208 	orr.w	r2, r3, #8
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8008f64:	2301      	movs	r3, #1
 8008f66:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8008f68:	2364      	movs	r3, #100	; 0x64
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	2102      	movs	r1, #2
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 fb04 	bl	800957c <I2S_WaitFlagStateUntilTimeout>
 8008f74:	4603      	mov	r3, r0
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d00b      	beq.n	8008f92 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f7e:	f043 0201 	orr.w	r2, r3, #1
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2201      	movs	r2, #1
 8008f8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8008f8e:	2301      	movs	r3, #1
 8008f90:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8008f92:	2364      	movs	r3, #100	; 0x64
 8008f94:	2200      	movs	r2, #0
 8008f96:	2180      	movs	r1, #128	; 0x80
 8008f98:	6878      	ldr	r0, [r7, #4]
 8008f9a:	f000 faef 	bl	800957c <I2S_WaitFlagStateUntilTimeout>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d00b      	beq.n	8008fbc <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fa8:	f043 0201 	orr.w	r2, r3, #1
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8008fb8:	2301      	movs	r3, #1
 8008fba:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	69da      	ldr	r2, [r3, #28]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008fca:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008fcc:	2300      	movs	r3, #0
 8008fce:	617b      	str	r3, [r7, #20]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	689b      	ldr	r3, [r3, #8]
 8008fd6:	617b      	str	r3, [r7, #20]
 8008fd8:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	685a      	ldr	r2, [r3, #4]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f022 0202 	bic.w	r2, r2, #2
 8008fe8:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ff0:	b2db      	uxtb	r3, r3
 8008ff2:	2b05      	cmp	r3, #5
 8008ff4:	f040 8165 	bne.w	80092c2 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d00f      	beq.n	8009020 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009004:	4618      	mov	r0, r3
 8009006:	f7fd fef1 	bl	8006dec <HAL_DMA_Abort>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d007      	beq.n	8009020 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009014:	f043 0208 	orr.w	r2, r3, #8
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 800901c:	2301      	movs	r3, #1
 800901e:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4a8a      	ldr	r2, [pc, #552]	; (8009250 <HAL_I2S_DMAStop+0x330>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d101      	bne.n	800902e <HAL_I2S_DMAStop+0x10e>
 800902a:	4b8a      	ldr	r3, [pc, #552]	; (8009254 <HAL_I2S_DMAStop+0x334>)
 800902c:	e001      	b.n	8009032 <HAL_I2S_DMAStop+0x112>
 800902e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009032:	69da      	ldr	r2, [r3, #28]
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4985      	ldr	r1, [pc, #532]	; (8009250 <HAL_I2S_DMAStop+0x330>)
 800903a:	428b      	cmp	r3, r1
 800903c:	d101      	bne.n	8009042 <HAL_I2S_DMAStop+0x122>
 800903e:	4b85      	ldr	r3, [pc, #532]	; (8009254 <HAL_I2S_DMAStop+0x334>)
 8009040:	e001      	b.n	8009046 <HAL_I2S_DMAStop+0x126>
 8009042:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009046:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800904a:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 800904c:	2300      	movs	r3, #0
 800904e:	613b      	str	r3, [r7, #16]
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a7e      	ldr	r2, [pc, #504]	; (8009250 <HAL_I2S_DMAStop+0x330>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d101      	bne.n	800905e <HAL_I2S_DMAStop+0x13e>
 800905a:	4b7e      	ldr	r3, [pc, #504]	; (8009254 <HAL_I2S_DMAStop+0x334>)
 800905c:	e001      	b.n	8009062 <HAL_I2S_DMAStop+0x142>
 800905e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009062:	68db      	ldr	r3, [r3, #12]
 8009064:	613b      	str	r3, [r7, #16]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	4a79      	ldr	r2, [pc, #484]	; (8009250 <HAL_I2S_DMAStop+0x330>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d101      	bne.n	8009074 <HAL_I2S_DMAStop+0x154>
 8009070:	4b78      	ldr	r3, [pc, #480]	; (8009254 <HAL_I2S_DMAStop+0x334>)
 8009072:	e001      	b.n	8009078 <HAL_I2S_DMAStop+0x158>
 8009074:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009078:	689b      	ldr	r3, [r3, #8]
 800907a:	613b      	str	r3, [r7, #16]
 800907c:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	4a73      	ldr	r2, [pc, #460]	; (8009250 <HAL_I2S_DMAStop+0x330>)
 8009084:	4293      	cmp	r3, r2
 8009086:	d101      	bne.n	800908c <HAL_I2S_DMAStop+0x16c>
 8009088:	4b72      	ldr	r3, [pc, #456]	; (8009254 <HAL_I2S_DMAStop+0x334>)
 800908a:	e001      	b.n	8009090 <HAL_I2S_DMAStop+0x170>
 800908c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009090:	685a      	ldr	r2, [r3, #4]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	496e      	ldr	r1, [pc, #440]	; (8009250 <HAL_I2S_DMAStop+0x330>)
 8009098:	428b      	cmp	r3, r1
 800909a:	d101      	bne.n	80090a0 <HAL_I2S_DMAStop+0x180>
 800909c:	4b6d      	ldr	r3, [pc, #436]	; (8009254 <HAL_I2S_DMAStop+0x334>)
 800909e:	e001      	b.n	80090a4 <HAL_I2S_DMAStop+0x184>
 80090a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80090a4:	f022 0201 	bic.w	r2, r2, #1
 80090a8:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	685b      	ldr	r3, [r3, #4]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d10c      	bne.n	80090cc <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2201      	movs	r2, #1
 80090c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 80090c6:	2301      	movs	r3, #1
 80090c8:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80090ca:	e0fa      	b.n	80092c2 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a5f      	ldr	r2, [pc, #380]	; (8009250 <HAL_I2S_DMAStop+0x330>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d101      	bne.n	80090da <HAL_I2S_DMAStop+0x1ba>
 80090d6:	4b5f      	ldr	r3, [pc, #380]	; (8009254 <HAL_I2S_DMAStop+0x334>)
 80090d8:	e001      	b.n	80090de <HAL_I2S_DMAStop+0x1be>
 80090da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80090de:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80090e0:	e0ef      	b.n	80092c2 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	685b      	ldr	r3, [r3, #4]
 80090e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80090ea:	d005      	beq.n	80090f8 <HAL_I2S_DMAStop+0x1d8>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	685b      	ldr	r3, [r3, #4]
 80090f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80090f4:	f040 80e5 	bne.w	80092c2 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d00f      	beq.n	8009120 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009104:	4618      	mov	r0, r3
 8009106:	f7fd fe71 	bl	8006dec <HAL_DMA_Abort>
 800910a:	4603      	mov	r3, r0
 800910c:	2b00      	cmp	r3, #0
 800910e:	d007      	beq.n	8009120 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009114:	f043 0208 	orr.w	r2, r3, #8
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 800911c:	2301      	movs	r3, #1
 800911e:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009126:	b2db      	uxtb	r3, r3
 8009128:	2b05      	cmp	r3, #5
 800912a:	f040 809a 	bne.w	8009262 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009132:	2b00      	cmp	r3, #0
 8009134:	d00f      	beq.n	8009156 <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800913a:	4618      	mov	r0, r3
 800913c:	f7fd fe56 	bl	8006dec <HAL_DMA_Abort>
 8009140:	4603      	mov	r3, r0
 8009142:	2b00      	cmp	r3, #0
 8009144:	d007      	beq.n	8009156 <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800914a:	f043 0208 	orr.w	r2, r3, #8
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8009152:	2301      	movs	r3, #1
 8009154:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8009156:	f7fd fbd3 	bl	8006900 <HAL_GetTick>
 800915a:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 800915c:	e012      	b.n	8009184 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 800915e:	f7fd fbcf 	bl	8006900 <HAL_GetTick>
 8009162:	4602      	mov	r2, r0
 8009164:	69bb      	ldr	r3, [r7, #24]
 8009166:	1ad3      	subs	r3, r2, r3
 8009168:	2b64      	cmp	r3, #100	; 0x64
 800916a:	d90b      	bls.n	8009184 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009170:	f043 0201 	orr.w	r2, r3, #1
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2201      	movs	r2, #1
 800917c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8009180:	2301      	movs	r3, #1
 8009182:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	4a31      	ldr	r2, [pc, #196]	; (8009250 <HAL_I2S_DMAStop+0x330>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d101      	bne.n	8009192 <HAL_I2S_DMAStop+0x272>
 800918e:	4b31      	ldr	r3, [pc, #196]	; (8009254 <HAL_I2S_DMAStop+0x334>)
 8009190:	e001      	b.n	8009196 <HAL_I2S_DMAStop+0x276>
 8009192:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009196:	689b      	ldr	r3, [r3, #8]
 8009198:	f003 0302 	and.w	r3, r3, #2
 800919c:	2b02      	cmp	r3, #2
 800919e:	d1de      	bne.n	800915e <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80091a0:	e012      	b.n	80091c8 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80091a2:	f7fd fbad 	bl	8006900 <HAL_GetTick>
 80091a6:	4602      	mov	r2, r0
 80091a8:	69bb      	ldr	r3, [r7, #24]
 80091aa:	1ad3      	subs	r3, r2, r3
 80091ac:	2b64      	cmp	r3, #100	; 0x64
 80091ae:	d90b      	bls.n	80091c8 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091b4:	f043 0201 	orr.w	r2, r3, #1
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2201      	movs	r2, #1
 80091c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 80091c4:	2301      	movs	r3, #1
 80091c6:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4a20      	ldr	r2, [pc, #128]	; (8009250 <HAL_I2S_DMAStop+0x330>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d101      	bne.n	80091d6 <HAL_I2S_DMAStop+0x2b6>
 80091d2:	4b20      	ldr	r3, [pc, #128]	; (8009254 <HAL_I2S_DMAStop+0x334>)
 80091d4:	e001      	b.n	80091da <HAL_I2S_DMAStop+0x2ba>
 80091d6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80091da:	689b      	ldr	r3, [r3, #8]
 80091dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091e0:	2b80      	cmp	r3, #128	; 0x80
 80091e2:	d0de      	beq.n	80091a2 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	4a19      	ldr	r2, [pc, #100]	; (8009250 <HAL_I2S_DMAStop+0x330>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d101      	bne.n	80091f2 <HAL_I2S_DMAStop+0x2d2>
 80091ee:	4b19      	ldr	r3, [pc, #100]	; (8009254 <HAL_I2S_DMAStop+0x334>)
 80091f0:	e001      	b.n	80091f6 <HAL_I2S_DMAStop+0x2d6>
 80091f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80091f6:	69da      	ldr	r2, [r3, #28]
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	4914      	ldr	r1, [pc, #80]	; (8009250 <HAL_I2S_DMAStop+0x330>)
 80091fe:	428b      	cmp	r3, r1
 8009200:	d101      	bne.n	8009206 <HAL_I2S_DMAStop+0x2e6>
 8009202:	4b14      	ldr	r3, [pc, #80]	; (8009254 <HAL_I2S_DMAStop+0x334>)
 8009204:	e001      	b.n	800920a <HAL_I2S_DMAStop+0x2ea>
 8009206:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800920a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800920e:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8009210:	2300      	movs	r3, #0
 8009212:	60fb      	str	r3, [r7, #12]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4a0d      	ldr	r2, [pc, #52]	; (8009250 <HAL_I2S_DMAStop+0x330>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d101      	bne.n	8009222 <HAL_I2S_DMAStop+0x302>
 800921e:	4b0d      	ldr	r3, [pc, #52]	; (8009254 <HAL_I2S_DMAStop+0x334>)
 8009220:	e001      	b.n	8009226 <HAL_I2S_DMAStop+0x306>
 8009222:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009226:	689b      	ldr	r3, [r3, #8]
 8009228:	60fb      	str	r3, [r7, #12]
 800922a:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a07      	ldr	r2, [pc, #28]	; (8009250 <HAL_I2S_DMAStop+0x330>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d101      	bne.n	800923a <HAL_I2S_DMAStop+0x31a>
 8009236:	4b07      	ldr	r3, [pc, #28]	; (8009254 <HAL_I2S_DMAStop+0x334>)
 8009238:	e001      	b.n	800923e <HAL_I2S_DMAStop+0x31e>
 800923a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800923e:	685a      	ldr	r2, [r3, #4]
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4902      	ldr	r1, [pc, #8]	; (8009250 <HAL_I2S_DMAStop+0x330>)
 8009246:	428b      	cmp	r3, r1
 8009248:	d106      	bne.n	8009258 <HAL_I2S_DMAStop+0x338>
 800924a:	4b02      	ldr	r3, [pc, #8]	; (8009254 <HAL_I2S_DMAStop+0x334>)
 800924c:	e006      	b.n	800925c <HAL_I2S_DMAStop+0x33c>
 800924e:	bf00      	nop
 8009250:	40003800 	.word	0x40003800
 8009254:	40003400 	.word	0x40003400
 8009258:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800925c:	f022 0202 	bic.w	r2, r2, #2
 8009260:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	69da      	ldr	r2, [r3, #28]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009270:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8009272:	2300      	movs	r3, #0
 8009274:	60bb      	str	r3, [r7, #8]
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	68db      	ldr	r3, [r3, #12]
 800927c:	60bb      	str	r3, [r7, #8]
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	689b      	ldr	r3, [r3, #8]
 8009284:	60bb      	str	r3, [r7, #8]
 8009286:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	685a      	ldr	r2, [r3, #4]
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f022 0201 	bic.w	r2, r2, #1
 8009296:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80092a0:	d10c      	bne.n	80092bc <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092a6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2201      	movs	r2, #1
 80092b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 80092b6:	2301      	movs	r3, #1
 80092b8:	77fb      	strb	r3, [r7, #31]
 80092ba:	e002      	b.n	80092c2 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2201      	movs	r2, #1
 80092c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 80092ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80092cc:	4618      	mov	r0, r3
 80092ce:	3720      	adds	r7, #32
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bd80      	pop	{r7, pc}

080092d4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80092d4:	b480      	push	{r7}
 80092d6:	b083      	sub	sp, #12
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80092dc:	bf00      	nop
 80092de:	370c      	adds	r7, #12
 80092e0:	46bd      	mov	sp, r7
 80092e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e6:	4770      	bx	lr

080092e8 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b083      	sub	sp, #12
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80092f6:	b2db      	uxtb	r3, r3
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	370c      	adds	r7, #12
 80092fc:	46bd      	mov	sp, r7
 80092fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009302:	4770      	bx	lr

08009304 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b084      	sub	sp, #16
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009310:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	69db      	ldr	r3, [r3, #28]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d10e      	bne.n	8009338 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	685a      	ldr	r2, [r3, #4]
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f022 0202 	bic.w	r2, r2, #2
 8009328:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2200      	movs	r2, #0
 800932e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2201      	movs	r2, #1
 8009334:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8009338:	68f8      	ldr	r0, [r7, #12]
 800933a:	f7f7 ff3b 	bl	80011b4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800933e:	bf00      	nop
 8009340:	3710      	adds	r7, #16
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}

08009346 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009346:	b580      	push	{r7, lr}
 8009348:	b084      	sub	sp, #16
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009352:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8009354:	68f8      	ldr	r0, [r7, #12]
 8009356:	f7f7 ff3f 	bl	80011d8 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800935a:	bf00      	nop
 800935c:	3710      	adds	r7, #16
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}

08009362 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8009362:	b580      	push	{r7, lr}
 8009364:	b084      	sub	sp, #16
 8009366:	af00      	add	r7, sp, #0
 8009368:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800936e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	685a      	ldr	r2, [r3, #4]
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f022 0203 	bic.w	r2, r2, #3
 800937e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2200      	movs	r2, #0
 8009384:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	2200      	movs	r2, #0
 800938a:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	2201      	movs	r2, #1
 8009390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009398:	f043 0208 	orr.w	r2, r3, #8
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80093a0:	68f8      	ldr	r0, [r7, #12]
 80093a2:	f7f8 f885 	bl	80014b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80093a6:	bf00      	nop
 80093a8:	3710      	adds	r7, #16
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}

080093ae <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80093ae:	b580      	push	{r7, lr}
 80093b0:	b082      	sub	sp, #8
 80093b2:	af00      	add	r7, sp, #0
 80093b4:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ba:	881a      	ldrh	r2, [r3, #0]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093c6:	1c9a      	adds	r2, r3, #2
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093d0:	b29b      	uxth	r3, r3
 80093d2:	3b01      	subs	r3, #1
 80093d4:	b29a      	uxth	r2, r3
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093de:	b29b      	uxth	r3, r3
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d10e      	bne.n	8009402 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	685a      	ldr	r2, [r3, #4]
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80093f2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2201      	movs	r2, #1
 80093f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f7f7 fed9 	bl	80011b4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8009402:	bf00      	nop
 8009404:	3708      	adds	r7, #8
 8009406:	46bd      	mov	sp, r7
 8009408:	bd80      	pop	{r7, pc}

0800940a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800940a:	b580      	push	{r7, lr}
 800940c:	b082      	sub	sp, #8
 800940e:	af00      	add	r7, sp, #0
 8009410:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	68da      	ldr	r2, [r3, #12]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800941c:	b292      	uxth	r2, r2
 800941e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009424:	1c9a      	adds	r2, r3, #2
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800942e:	b29b      	uxth	r3, r3
 8009430:	3b01      	subs	r3, #1
 8009432:	b29a      	uxth	r2, r3
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800943c:	b29b      	uxth	r3, r3
 800943e:	2b00      	cmp	r3, #0
 8009440:	d10e      	bne.n	8009460 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	685a      	ldr	r2, [r3, #4]
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009450:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2201      	movs	r2, #1
 8009456:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f7ff ff3a 	bl	80092d4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8009460:	bf00      	nop
 8009462:	3708      	adds	r7, #8
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}

08009468 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b086      	sub	sp, #24
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	689b      	ldr	r3, [r3, #8]
 8009476:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800947e:	b2db      	uxtb	r3, r3
 8009480:	2b04      	cmp	r3, #4
 8009482:	d13a      	bne.n	80094fa <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	f003 0301 	and.w	r3, r3, #1
 800948a:	2b01      	cmp	r3, #1
 800948c:	d109      	bne.n	80094a2 <I2S_IRQHandler+0x3a>
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009498:	2b40      	cmp	r3, #64	; 0x40
 800949a:	d102      	bne.n	80094a2 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f7ff ffb4 	bl	800940a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094a8:	2b40      	cmp	r3, #64	; 0x40
 80094aa:	d126      	bne.n	80094fa <I2S_IRQHandler+0x92>
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	685b      	ldr	r3, [r3, #4]
 80094b2:	f003 0320 	and.w	r3, r3, #32
 80094b6:	2b20      	cmp	r3, #32
 80094b8:	d11f      	bne.n	80094fa <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	685a      	ldr	r2, [r3, #4]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80094c8:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80094ca:	2300      	movs	r3, #0
 80094cc:	613b      	str	r3, [r7, #16]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	68db      	ldr	r3, [r3, #12]
 80094d4:	613b      	str	r3, [r7, #16]
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	689b      	ldr	r3, [r3, #8]
 80094dc:	613b      	str	r3, [r7, #16]
 80094de:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2201      	movs	r2, #1
 80094e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094ec:	f043 0202 	orr.w	r2, r3, #2
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f7f7 ffdb 	bl	80014b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009500:	b2db      	uxtb	r3, r3
 8009502:	2b03      	cmp	r3, #3
 8009504:	d136      	bne.n	8009574 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8009506:	697b      	ldr	r3, [r7, #20]
 8009508:	f003 0302 	and.w	r3, r3, #2
 800950c:	2b02      	cmp	r3, #2
 800950e:	d109      	bne.n	8009524 <I2S_IRQHandler+0xbc>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	685b      	ldr	r3, [r3, #4]
 8009516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800951a:	2b80      	cmp	r3, #128	; 0x80
 800951c:	d102      	bne.n	8009524 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	f7ff ff45 	bl	80093ae <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8009524:	697b      	ldr	r3, [r7, #20]
 8009526:	f003 0308 	and.w	r3, r3, #8
 800952a:	2b08      	cmp	r3, #8
 800952c:	d122      	bne.n	8009574 <I2S_IRQHandler+0x10c>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	685b      	ldr	r3, [r3, #4]
 8009534:	f003 0320 	and.w	r3, r3, #32
 8009538:	2b20      	cmp	r3, #32
 800953a:	d11b      	bne.n	8009574 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	685a      	ldr	r2, [r3, #4]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800954a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800954c:	2300      	movs	r3, #0
 800954e:	60fb      	str	r3, [r7, #12]
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	689b      	ldr	r3, [r3, #8]
 8009556:	60fb      	str	r3, [r7, #12]
 8009558:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2201      	movs	r2, #1
 800955e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009566:	f043 0204 	orr.w	r2, r3, #4
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f7f7 ff9e 	bl	80014b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009574:	bf00      	nop
 8009576:	3718      	adds	r7, #24
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b086      	sub	sp, #24
 8009580:	af00      	add	r7, sp, #0
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	60b9      	str	r1, [r7, #8]
 8009586:	603b      	str	r3, [r7, #0]
 8009588:	4613      	mov	r3, r2
 800958a:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800958c:	f7fd f9b8 	bl	8006900 <HAL_GetTick>
 8009590:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8009592:	e018      	b.n	80095c6 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800959a:	d014      	beq.n	80095c6 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 800959c:	f7fd f9b0 	bl	8006900 <HAL_GetTick>
 80095a0:	4602      	mov	r2, r0
 80095a2:	697b      	ldr	r3, [r7, #20]
 80095a4:	1ad3      	subs	r3, r2, r3
 80095a6:	683a      	ldr	r2, [r7, #0]
 80095a8:	429a      	cmp	r2, r3
 80095aa:	d902      	bls.n	80095b2 <I2S_WaitFlagStateUntilTimeout+0x36>
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d109      	bne.n	80095c6 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2201      	movs	r2, #1
 80095b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	2200      	movs	r2, #0
 80095be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80095c2:	2303      	movs	r3, #3
 80095c4:	e00f      	b.n	80095e6 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	689a      	ldr	r2, [r3, #8]
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	4013      	ands	r3, r2
 80095d0:	68ba      	ldr	r2, [r7, #8]
 80095d2:	429a      	cmp	r2, r3
 80095d4:	bf0c      	ite	eq
 80095d6:	2301      	moveq	r3, #1
 80095d8:	2300      	movne	r3, #0
 80095da:	b2db      	uxtb	r3, r3
 80095dc:	461a      	mov	r2, r3
 80095de:	79fb      	ldrb	r3, [r7, #7]
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d1d7      	bne.n	8009594 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 80095e4:	2300      	movs	r3, #0
}
 80095e6:	4618      	mov	r0, r3
 80095e8:	3718      	adds	r7, #24
 80095ea:	46bd      	mov	sp, r7
 80095ec:	bd80      	pop	{r7, pc}
	...

080095f0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b088      	sub	sp, #32
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	689b      	ldr	r3, [r3, #8]
 80095fe:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	4aa2      	ldr	r2, [pc, #648]	; (8009890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d101      	bne.n	800960e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800960a:	4ba2      	ldr	r3, [pc, #648]	; (8009894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800960c:	e001      	b.n	8009612 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800960e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009612:	689b      	ldr	r3, [r3, #8]
 8009614:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	4a9b      	ldr	r2, [pc, #620]	; (8009890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009624:	4293      	cmp	r3, r2
 8009626:	d101      	bne.n	800962c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8009628:	4b9a      	ldr	r3, [pc, #616]	; (8009894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800962a:	e001      	b.n	8009630 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800962c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800963c:	d004      	beq.n	8009648 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	685b      	ldr	r3, [r3, #4]
 8009642:	2b00      	cmp	r3, #0
 8009644:	f040 8099 	bne.w	800977a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8009648:	69fb      	ldr	r3, [r7, #28]
 800964a:	f003 0302 	and.w	r3, r3, #2
 800964e:	2b02      	cmp	r3, #2
 8009650:	d107      	bne.n	8009662 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009658:	2b00      	cmp	r3, #0
 800965a:	d002      	beq.n	8009662 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f000 f925 	bl	80098ac <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8009662:	69bb      	ldr	r3, [r7, #24]
 8009664:	f003 0301 	and.w	r3, r3, #1
 8009668:	2b01      	cmp	r3, #1
 800966a:	d107      	bne.n	800967c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009672:	2b00      	cmp	r3, #0
 8009674:	d002      	beq.n	800967c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f000 f9c8 	bl	8009a0c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800967c:	69bb      	ldr	r3, [r7, #24]
 800967e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009682:	2b40      	cmp	r3, #64	; 0x40
 8009684:	d13a      	bne.n	80096fc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	f003 0320 	and.w	r3, r3, #32
 800968c:	2b00      	cmp	r3, #0
 800968e:	d035      	beq.n	80096fc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	4a7e      	ldr	r2, [pc, #504]	; (8009890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009696:	4293      	cmp	r3, r2
 8009698:	d101      	bne.n	800969e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800969a:	4b7e      	ldr	r3, [pc, #504]	; (8009894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800969c:	e001      	b.n	80096a2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800969e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80096a2:	685a      	ldr	r2, [r3, #4]
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	4979      	ldr	r1, [pc, #484]	; (8009890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80096aa:	428b      	cmp	r3, r1
 80096ac:	d101      	bne.n	80096b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80096ae:	4b79      	ldr	r3, [pc, #484]	; (8009894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80096b0:	e001      	b.n	80096b6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80096b2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80096b6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80096ba:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	685a      	ldr	r2, [r3, #4]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80096ca:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80096cc:	2300      	movs	r3, #0
 80096ce:	60fb      	str	r3, [r7, #12]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	68db      	ldr	r3, [r3, #12]
 80096d6:	60fb      	str	r3, [r7, #12]
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	689b      	ldr	r3, [r3, #8]
 80096de:	60fb      	str	r3, [r7, #12]
 80096e0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2201      	movs	r2, #1
 80096e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096ee:	f043 0202 	orr.w	r2, r3, #2
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f7f7 feda 	bl	80014b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80096fc:	69fb      	ldr	r3, [r7, #28]
 80096fe:	f003 0308 	and.w	r3, r3, #8
 8009702:	2b08      	cmp	r3, #8
 8009704:	f040 80be 	bne.w	8009884 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	f003 0320 	and.w	r3, r3, #32
 800970e:	2b00      	cmp	r3, #0
 8009710:	f000 80b8 	beq.w	8009884 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	685a      	ldr	r2, [r3, #4]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009722:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a59      	ldr	r2, [pc, #356]	; (8009890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d101      	bne.n	8009732 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800972e:	4b59      	ldr	r3, [pc, #356]	; (8009894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009730:	e001      	b.n	8009736 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8009732:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009736:	685a      	ldr	r2, [r3, #4]
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4954      	ldr	r1, [pc, #336]	; (8009890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800973e:	428b      	cmp	r3, r1
 8009740:	d101      	bne.n	8009746 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8009742:	4b54      	ldr	r3, [pc, #336]	; (8009894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009744:	e001      	b.n	800974a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8009746:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800974a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800974e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8009750:	2300      	movs	r3, #0
 8009752:	60bb      	str	r3, [r7, #8]
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	689b      	ldr	r3, [r3, #8]
 800975a:	60bb      	str	r3, [r7, #8]
 800975c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2201      	movs	r2, #1
 8009762:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800976a:	f043 0204 	orr.w	r2, r3, #4
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f7f7 fe9c 	bl	80014b0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8009778:	e084      	b.n	8009884 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800977a:	69bb      	ldr	r3, [r7, #24]
 800977c:	f003 0302 	and.w	r3, r3, #2
 8009780:	2b02      	cmp	r3, #2
 8009782:	d107      	bne.n	8009794 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8009784:	693b      	ldr	r3, [r7, #16]
 8009786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800978a:	2b00      	cmp	r3, #0
 800978c:	d002      	beq.n	8009794 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f000 f8be 	bl	8009910 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8009794:	69fb      	ldr	r3, [r7, #28]
 8009796:	f003 0301 	and.w	r3, r3, #1
 800979a:	2b01      	cmp	r3, #1
 800979c:	d107      	bne.n	80097ae <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d002      	beq.n	80097ae <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f000 f8fd 	bl	80099a8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80097ae:	69fb      	ldr	r3, [r7, #28]
 80097b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097b4:	2b40      	cmp	r3, #64	; 0x40
 80097b6:	d12f      	bne.n	8009818 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	f003 0320 	and.w	r3, r3, #32
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d02a      	beq.n	8009818 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	685a      	ldr	r2, [r3, #4]
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80097d0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	4a2e      	ldr	r2, [pc, #184]	; (8009890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d101      	bne.n	80097e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80097dc:	4b2d      	ldr	r3, [pc, #180]	; (8009894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80097de:	e001      	b.n	80097e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80097e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80097e4:	685a      	ldr	r2, [r3, #4]
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4929      	ldr	r1, [pc, #164]	; (8009890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80097ec:	428b      	cmp	r3, r1
 80097ee:	d101      	bne.n	80097f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80097f0:	4b28      	ldr	r3, [pc, #160]	; (8009894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80097f2:	e001      	b.n	80097f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80097f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80097f8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80097fc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2201      	movs	r2, #1
 8009802:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800980a:	f043 0202 	orr.w	r2, r3, #2
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f7f7 fe4c 	bl	80014b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8009818:	69bb      	ldr	r3, [r7, #24]
 800981a:	f003 0308 	and.w	r3, r3, #8
 800981e:	2b08      	cmp	r3, #8
 8009820:	d131      	bne.n	8009886 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	f003 0320 	and.w	r3, r3, #32
 8009828:	2b00      	cmp	r3, #0
 800982a:	d02c      	beq.n	8009886 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	4a17      	ldr	r2, [pc, #92]	; (8009890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009832:	4293      	cmp	r3, r2
 8009834:	d101      	bne.n	800983a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8009836:	4b17      	ldr	r3, [pc, #92]	; (8009894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009838:	e001      	b.n	800983e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800983a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800983e:	685a      	ldr	r2, [r3, #4]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	4912      	ldr	r1, [pc, #72]	; (8009890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009846:	428b      	cmp	r3, r1
 8009848:	d101      	bne.n	800984e <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800984a:	4b12      	ldr	r3, [pc, #72]	; (8009894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800984c:	e001      	b.n	8009852 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800984e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009852:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009856:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	685a      	ldr	r2, [r3, #4]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009866:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2201      	movs	r2, #1
 800986c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009874:	f043 0204 	orr.w	r2, r3, #4
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f7f7 fe17 	bl	80014b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009882:	e000      	b.n	8009886 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8009884:	bf00      	nop
}
 8009886:	bf00      	nop
 8009888:	3720      	adds	r7, #32
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}
 800988e:	bf00      	nop
 8009890:	40003800 	.word	0x40003800
 8009894:	40003400 	.word	0x40003400

08009898 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8009898:	b480      	push	{r7}
 800989a:	b083      	sub	sp, #12
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80098a0:	bf00      	nop
 80098a2:	370c      	adds	r7, #12
 80098a4:	46bd      	mov	sp, r7
 80098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098aa:	4770      	bx	lr

080098ac <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b082      	sub	sp, #8
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098b8:	1c99      	adds	r1, r3, #2
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	6251      	str	r1, [r2, #36]	; 0x24
 80098be:	881a      	ldrh	r2, [r3, #0]
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	3b01      	subs	r3, #1
 80098ce:	b29a      	uxth	r2, r3
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098d8:	b29b      	uxth	r3, r3
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d113      	bne.n	8009906 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	685a      	ldr	r2, [r3, #4]
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80098ec:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80098f2:	b29b      	uxth	r3, r3
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d106      	bne.n	8009906 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2201      	movs	r2, #1
 80098fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f7ff ffc9 	bl	8009898 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009906:	bf00      	nop
 8009908:	3708      	adds	r7, #8
 800990a:	46bd      	mov	sp, r7
 800990c:	bd80      	pop	{r7, pc}
	...

08009910 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b082      	sub	sp, #8
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800991c:	1c99      	adds	r1, r3, #2
 800991e:	687a      	ldr	r2, [r7, #4]
 8009920:	6251      	str	r1, [r2, #36]	; 0x24
 8009922:	8819      	ldrh	r1, [r3, #0]
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a1d      	ldr	r2, [pc, #116]	; (80099a0 <I2SEx_TxISR_I2SExt+0x90>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d101      	bne.n	8009932 <I2SEx_TxISR_I2SExt+0x22>
 800992e:	4b1d      	ldr	r3, [pc, #116]	; (80099a4 <I2SEx_TxISR_I2SExt+0x94>)
 8009930:	e001      	b.n	8009936 <I2SEx_TxISR_I2SExt+0x26>
 8009932:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009936:	460a      	mov	r2, r1
 8009938:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800993e:	b29b      	uxth	r3, r3
 8009940:	3b01      	subs	r3, #1
 8009942:	b29a      	uxth	r2, r3
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800994c:	b29b      	uxth	r3, r3
 800994e:	2b00      	cmp	r3, #0
 8009950:	d121      	bne.n	8009996 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	4a12      	ldr	r2, [pc, #72]	; (80099a0 <I2SEx_TxISR_I2SExt+0x90>)
 8009958:	4293      	cmp	r3, r2
 800995a:	d101      	bne.n	8009960 <I2SEx_TxISR_I2SExt+0x50>
 800995c:	4b11      	ldr	r3, [pc, #68]	; (80099a4 <I2SEx_TxISR_I2SExt+0x94>)
 800995e:	e001      	b.n	8009964 <I2SEx_TxISR_I2SExt+0x54>
 8009960:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009964:	685a      	ldr	r2, [r3, #4]
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	490d      	ldr	r1, [pc, #52]	; (80099a0 <I2SEx_TxISR_I2SExt+0x90>)
 800996c:	428b      	cmp	r3, r1
 800996e:	d101      	bne.n	8009974 <I2SEx_TxISR_I2SExt+0x64>
 8009970:	4b0c      	ldr	r3, [pc, #48]	; (80099a4 <I2SEx_TxISR_I2SExt+0x94>)
 8009972:	e001      	b.n	8009978 <I2SEx_TxISR_I2SExt+0x68>
 8009974:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009978:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800997c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009982:	b29b      	uxth	r3, r3
 8009984:	2b00      	cmp	r3, #0
 8009986:	d106      	bne.n	8009996 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2201      	movs	r2, #1
 800998c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	f7ff ff81 	bl	8009898 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009996:	bf00      	nop
 8009998:	3708      	adds	r7, #8
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}
 800999e:	bf00      	nop
 80099a0:	40003800 	.word	0x40003800
 80099a4:	40003400 	.word	0x40003400

080099a8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b082      	sub	sp, #8
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	68d8      	ldr	r0, [r3, #12]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099ba:	1c99      	adds	r1, r3, #2
 80099bc:	687a      	ldr	r2, [r7, #4]
 80099be:	62d1      	str	r1, [r2, #44]	; 0x2c
 80099c0:	b282      	uxth	r2, r0
 80099c2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80099c8:	b29b      	uxth	r3, r3
 80099ca:	3b01      	subs	r3, #1
 80099cc:	b29a      	uxth	r2, r3
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80099d6:	b29b      	uxth	r3, r3
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d113      	bne.n	8009a04 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	685a      	ldr	r2, [r3, #4]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80099ea:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80099f0:	b29b      	uxth	r3, r3
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d106      	bne.n	8009a04 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2201      	movs	r2, #1
 80099fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f7ff ff4a 	bl	8009898 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009a04:	bf00      	nop
 8009a06:	3708      	adds	r7, #8
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}

08009a0c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b082      	sub	sp, #8
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	4a20      	ldr	r2, [pc, #128]	; (8009a9c <I2SEx_RxISR_I2SExt+0x90>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d101      	bne.n	8009a22 <I2SEx_RxISR_I2SExt+0x16>
 8009a1e:	4b20      	ldr	r3, [pc, #128]	; (8009aa0 <I2SEx_RxISR_I2SExt+0x94>)
 8009a20:	e001      	b.n	8009a26 <I2SEx_RxISR_I2SExt+0x1a>
 8009a22:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009a26:	68d8      	ldr	r0, [r3, #12]
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a2c:	1c99      	adds	r1, r3, #2
 8009a2e:	687a      	ldr	r2, [r7, #4]
 8009a30:	62d1      	str	r1, [r2, #44]	; 0x2c
 8009a32:	b282      	uxth	r2, r0
 8009a34:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009a3a:	b29b      	uxth	r3, r3
 8009a3c:	3b01      	subs	r3, #1
 8009a3e:	b29a      	uxth	r2, r3
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009a48:	b29b      	uxth	r3, r3
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d121      	bne.n	8009a92 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4a12      	ldr	r2, [pc, #72]	; (8009a9c <I2SEx_RxISR_I2SExt+0x90>)
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d101      	bne.n	8009a5c <I2SEx_RxISR_I2SExt+0x50>
 8009a58:	4b11      	ldr	r3, [pc, #68]	; (8009aa0 <I2SEx_RxISR_I2SExt+0x94>)
 8009a5a:	e001      	b.n	8009a60 <I2SEx_RxISR_I2SExt+0x54>
 8009a5c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009a60:	685a      	ldr	r2, [r3, #4]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	490d      	ldr	r1, [pc, #52]	; (8009a9c <I2SEx_RxISR_I2SExt+0x90>)
 8009a68:	428b      	cmp	r3, r1
 8009a6a:	d101      	bne.n	8009a70 <I2SEx_RxISR_I2SExt+0x64>
 8009a6c:	4b0c      	ldr	r3, [pc, #48]	; (8009aa0 <I2SEx_RxISR_I2SExt+0x94>)
 8009a6e:	e001      	b.n	8009a74 <I2SEx_RxISR_I2SExt+0x68>
 8009a70:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009a74:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009a78:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a7e:	b29b      	uxth	r3, r3
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d106      	bne.n	8009a92 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2201      	movs	r2, #1
 8009a88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f7ff ff03 	bl	8009898 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009a92:	bf00      	nop
 8009a94:	3708      	adds	r7, #8
 8009a96:	46bd      	mov	sp, r7
 8009a98:	bd80      	pop	{r7, pc}
 8009a9a:	bf00      	nop
 8009a9c:	40003800 	.word	0x40003800
 8009aa0:	40003400 	.word	0x40003400

08009aa4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b086      	sub	sp, #24
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d101      	bne.n	8009ab6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009ab2:	2301      	movs	r3, #1
 8009ab4:	e25b      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f003 0301 	and.w	r3, r3, #1
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d075      	beq.n	8009bae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009ac2:	4ba3      	ldr	r3, [pc, #652]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	f003 030c 	and.w	r3, r3, #12
 8009aca:	2b04      	cmp	r3, #4
 8009acc:	d00c      	beq.n	8009ae8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009ace:	4ba0      	ldr	r3, [pc, #640]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009ad0:	689b      	ldr	r3, [r3, #8]
 8009ad2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009ad6:	2b08      	cmp	r3, #8
 8009ad8:	d112      	bne.n	8009b00 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009ada:	4b9d      	ldr	r3, [pc, #628]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009adc:	685b      	ldr	r3, [r3, #4]
 8009ade:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ae2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009ae6:	d10b      	bne.n	8009b00 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ae8:	4b99      	ldr	r3, [pc, #612]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d05b      	beq.n	8009bac <HAL_RCC_OscConfig+0x108>
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d157      	bne.n	8009bac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009afc:	2301      	movs	r3, #1
 8009afe:	e236      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009b08:	d106      	bne.n	8009b18 <HAL_RCC_OscConfig+0x74>
 8009b0a:	4b91      	ldr	r3, [pc, #580]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	4a90      	ldr	r2, [pc, #576]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009b10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009b14:	6013      	str	r3, [r2, #0]
 8009b16:	e01d      	b.n	8009b54 <HAL_RCC_OscConfig+0xb0>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	685b      	ldr	r3, [r3, #4]
 8009b1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009b20:	d10c      	bne.n	8009b3c <HAL_RCC_OscConfig+0x98>
 8009b22:	4b8b      	ldr	r3, [pc, #556]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	4a8a      	ldr	r2, [pc, #552]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009b28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009b2c:	6013      	str	r3, [r2, #0]
 8009b2e:	4b88      	ldr	r3, [pc, #544]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	4a87      	ldr	r2, [pc, #540]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009b38:	6013      	str	r3, [r2, #0]
 8009b3a:	e00b      	b.n	8009b54 <HAL_RCC_OscConfig+0xb0>
 8009b3c:	4b84      	ldr	r3, [pc, #528]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	4a83      	ldr	r2, [pc, #524]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009b42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009b46:	6013      	str	r3, [r2, #0]
 8009b48:	4b81      	ldr	r3, [pc, #516]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a80      	ldr	r2, [pc, #512]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009b4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009b52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	685b      	ldr	r3, [r3, #4]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d013      	beq.n	8009b84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b5c:	f7fc fed0 	bl	8006900 <HAL_GetTick>
 8009b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009b62:	e008      	b.n	8009b76 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009b64:	f7fc fecc 	bl	8006900 <HAL_GetTick>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	693b      	ldr	r3, [r7, #16]
 8009b6c:	1ad3      	subs	r3, r2, r3
 8009b6e:	2b64      	cmp	r3, #100	; 0x64
 8009b70:	d901      	bls.n	8009b76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009b72:	2303      	movs	r3, #3
 8009b74:	e1fb      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009b76:	4b76      	ldr	r3, [pc, #472]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d0f0      	beq.n	8009b64 <HAL_RCC_OscConfig+0xc0>
 8009b82:	e014      	b.n	8009bae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b84:	f7fc febc 	bl	8006900 <HAL_GetTick>
 8009b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009b8a:	e008      	b.n	8009b9e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009b8c:	f7fc feb8 	bl	8006900 <HAL_GetTick>
 8009b90:	4602      	mov	r2, r0
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	1ad3      	subs	r3, r2, r3
 8009b96:	2b64      	cmp	r3, #100	; 0x64
 8009b98:	d901      	bls.n	8009b9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009b9a:	2303      	movs	r3, #3
 8009b9c:	e1e7      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009b9e:	4b6c      	ldr	r3, [pc, #432]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d1f0      	bne.n	8009b8c <HAL_RCC_OscConfig+0xe8>
 8009baa:	e000      	b.n	8009bae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009bac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f003 0302 	and.w	r3, r3, #2
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d063      	beq.n	8009c82 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009bba:	4b65      	ldr	r3, [pc, #404]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009bbc:	689b      	ldr	r3, [r3, #8]
 8009bbe:	f003 030c 	and.w	r3, r3, #12
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d00b      	beq.n	8009bde <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009bc6:	4b62      	ldr	r3, [pc, #392]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009bc8:	689b      	ldr	r3, [r3, #8]
 8009bca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009bce:	2b08      	cmp	r3, #8
 8009bd0:	d11c      	bne.n	8009c0c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009bd2:	4b5f      	ldr	r3, [pc, #380]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009bd4:	685b      	ldr	r3, [r3, #4]
 8009bd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d116      	bne.n	8009c0c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009bde:	4b5c      	ldr	r3, [pc, #368]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f003 0302 	and.w	r3, r3, #2
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d005      	beq.n	8009bf6 <HAL_RCC_OscConfig+0x152>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	68db      	ldr	r3, [r3, #12]
 8009bee:	2b01      	cmp	r3, #1
 8009bf0:	d001      	beq.n	8009bf6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	e1bb      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009bf6:	4b56      	ldr	r3, [pc, #344]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	691b      	ldr	r3, [r3, #16]
 8009c02:	00db      	lsls	r3, r3, #3
 8009c04:	4952      	ldr	r1, [pc, #328]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009c06:	4313      	orrs	r3, r2
 8009c08:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009c0a:	e03a      	b.n	8009c82 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	68db      	ldr	r3, [r3, #12]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d020      	beq.n	8009c56 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009c14:	4b4f      	ldr	r3, [pc, #316]	; (8009d54 <HAL_RCC_OscConfig+0x2b0>)
 8009c16:	2201      	movs	r2, #1
 8009c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c1a:	f7fc fe71 	bl	8006900 <HAL_GetTick>
 8009c1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009c20:	e008      	b.n	8009c34 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009c22:	f7fc fe6d 	bl	8006900 <HAL_GetTick>
 8009c26:	4602      	mov	r2, r0
 8009c28:	693b      	ldr	r3, [r7, #16]
 8009c2a:	1ad3      	subs	r3, r2, r3
 8009c2c:	2b02      	cmp	r3, #2
 8009c2e:	d901      	bls.n	8009c34 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009c30:	2303      	movs	r3, #3
 8009c32:	e19c      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009c34:	4b46      	ldr	r3, [pc, #280]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	f003 0302 	and.w	r3, r3, #2
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d0f0      	beq.n	8009c22 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009c40:	4b43      	ldr	r3, [pc, #268]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	691b      	ldr	r3, [r3, #16]
 8009c4c:	00db      	lsls	r3, r3, #3
 8009c4e:	4940      	ldr	r1, [pc, #256]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009c50:	4313      	orrs	r3, r2
 8009c52:	600b      	str	r3, [r1, #0]
 8009c54:	e015      	b.n	8009c82 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009c56:	4b3f      	ldr	r3, [pc, #252]	; (8009d54 <HAL_RCC_OscConfig+0x2b0>)
 8009c58:	2200      	movs	r2, #0
 8009c5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c5c:	f7fc fe50 	bl	8006900 <HAL_GetTick>
 8009c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009c62:	e008      	b.n	8009c76 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009c64:	f7fc fe4c 	bl	8006900 <HAL_GetTick>
 8009c68:	4602      	mov	r2, r0
 8009c6a:	693b      	ldr	r3, [r7, #16]
 8009c6c:	1ad3      	subs	r3, r2, r3
 8009c6e:	2b02      	cmp	r3, #2
 8009c70:	d901      	bls.n	8009c76 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009c72:	2303      	movs	r3, #3
 8009c74:	e17b      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009c76:	4b36      	ldr	r3, [pc, #216]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f003 0302 	and.w	r3, r3, #2
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d1f0      	bne.n	8009c64 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f003 0308 	and.w	r3, r3, #8
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d030      	beq.n	8009cf0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	695b      	ldr	r3, [r3, #20]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d016      	beq.n	8009cc4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009c96:	4b30      	ldr	r3, [pc, #192]	; (8009d58 <HAL_RCC_OscConfig+0x2b4>)
 8009c98:	2201      	movs	r2, #1
 8009c9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c9c:	f7fc fe30 	bl	8006900 <HAL_GetTick>
 8009ca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009ca2:	e008      	b.n	8009cb6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009ca4:	f7fc fe2c 	bl	8006900 <HAL_GetTick>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	693b      	ldr	r3, [r7, #16]
 8009cac:	1ad3      	subs	r3, r2, r3
 8009cae:	2b02      	cmp	r3, #2
 8009cb0:	d901      	bls.n	8009cb6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009cb2:	2303      	movs	r3, #3
 8009cb4:	e15b      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009cb6:	4b26      	ldr	r3, [pc, #152]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009cb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009cba:	f003 0302 	and.w	r3, r3, #2
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d0f0      	beq.n	8009ca4 <HAL_RCC_OscConfig+0x200>
 8009cc2:	e015      	b.n	8009cf0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009cc4:	4b24      	ldr	r3, [pc, #144]	; (8009d58 <HAL_RCC_OscConfig+0x2b4>)
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009cca:	f7fc fe19 	bl	8006900 <HAL_GetTick>
 8009cce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009cd0:	e008      	b.n	8009ce4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009cd2:	f7fc fe15 	bl	8006900 <HAL_GetTick>
 8009cd6:	4602      	mov	r2, r0
 8009cd8:	693b      	ldr	r3, [r7, #16]
 8009cda:	1ad3      	subs	r3, r2, r3
 8009cdc:	2b02      	cmp	r3, #2
 8009cde:	d901      	bls.n	8009ce4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009ce0:	2303      	movs	r3, #3
 8009ce2:	e144      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009ce4:	4b1a      	ldr	r3, [pc, #104]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009ce6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009ce8:	f003 0302 	and.w	r3, r3, #2
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d1f0      	bne.n	8009cd2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f003 0304 	and.w	r3, r3, #4
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	f000 80a0 	beq.w	8009e3e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009cfe:	2300      	movs	r3, #0
 8009d00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009d02:	4b13      	ldr	r3, [pc, #76]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d10f      	bne.n	8009d2e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009d0e:	2300      	movs	r3, #0
 8009d10:	60bb      	str	r3, [r7, #8]
 8009d12:	4b0f      	ldr	r3, [pc, #60]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d16:	4a0e      	ldr	r2, [pc, #56]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009d18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d1c:	6413      	str	r3, [r2, #64]	; 0x40
 8009d1e:	4b0c      	ldr	r3, [pc, #48]	; (8009d50 <HAL_RCC_OscConfig+0x2ac>)
 8009d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d26:	60bb      	str	r3, [r7, #8]
 8009d28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009d2e:	4b0b      	ldr	r3, [pc, #44]	; (8009d5c <HAL_RCC_OscConfig+0x2b8>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d121      	bne.n	8009d7e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009d3a:	4b08      	ldr	r3, [pc, #32]	; (8009d5c <HAL_RCC_OscConfig+0x2b8>)
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	4a07      	ldr	r2, [pc, #28]	; (8009d5c <HAL_RCC_OscConfig+0x2b8>)
 8009d40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009d46:	f7fc fddb 	bl	8006900 <HAL_GetTick>
 8009d4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009d4c:	e011      	b.n	8009d72 <HAL_RCC_OscConfig+0x2ce>
 8009d4e:	bf00      	nop
 8009d50:	40023800 	.word	0x40023800
 8009d54:	42470000 	.word	0x42470000
 8009d58:	42470e80 	.word	0x42470e80
 8009d5c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d60:	f7fc fdce 	bl	8006900 <HAL_GetTick>
 8009d64:	4602      	mov	r2, r0
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	1ad3      	subs	r3, r2, r3
 8009d6a:	2b02      	cmp	r3, #2
 8009d6c:	d901      	bls.n	8009d72 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009d6e:	2303      	movs	r3, #3
 8009d70:	e0fd      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009d72:	4b81      	ldr	r3, [pc, #516]	; (8009f78 <HAL_RCC_OscConfig+0x4d4>)
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d0f0      	beq.n	8009d60 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	689b      	ldr	r3, [r3, #8]
 8009d82:	2b01      	cmp	r3, #1
 8009d84:	d106      	bne.n	8009d94 <HAL_RCC_OscConfig+0x2f0>
 8009d86:	4b7d      	ldr	r3, [pc, #500]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d8a:	4a7c      	ldr	r2, [pc, #496]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009d8c:	f043 0301 	orr.w	r3, r3, #1
 8009d90:	6713      	str	r3, [r2, #112]	; 0x70
 8009d92:	e01c      	b.n	8009dce <HAL_RCC_OscConfig+0x32a>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	689b      	ldr	r3, [r3, #8]
 8009d98:	2b05      	cmp	r3, #5
 8009d9a:	d10c      	bne.n	8009db6 <HAL_RCC_OscConfig+0x312>
 8009d9c:	4b77      	ldr	r3, [pc, #476]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009d9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009da0:	4a76      	ldr	r2, [pc, #472]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009da2:	f043 0304 	orr.w	r3, r3, #4
 8009da6:	6713      	str	r3, [r2, #112]	; 0x70
 8009da8:	4b74      	ldr	r3, [pc, #464]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009daa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dac:	4a73      	ldr	r2, [pc, #460]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009dae:	f043 0301 	orr.w	r3, r3, #1
 8009db2:	6713      	str	r3, [r2, #112]	; 0x70
 8009db4:	e00b      	b.n	8009dce <HAL_RCC_OscConfig+0x32a>
 8009db6:	4b71      	ldr	r3, [pc, #452]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009db8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dba:	4a70      	ldr	r2, [pc, #448]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009dbc:	f023 0301 	bic.w	r3, r3, #1
 8009dc0:	6713      	str	r3, [r2, #112]	; 0x70
 8009dc2:	4b6e      	ldr	r3, [pc, #440]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dc6:	4a6d      	ldr	r2, [pc, #436]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009dc8:	f023 0304 	bic.w	r3, r3, #4
 8009dcc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	689b      	ldr	r3, [r3, #8]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d015      	beq.n	8009e02 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009dd6:	f7fc fd93 	bl	8006900 <HAL_GetTick>
 8009dda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009ddc:	e00a      	b.n	8009df4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009dde:	f7fc fd8f 	bl	8006900 <HAL_GetTick>
 8009de2:	4602      	mov	r2, r0
 8009de4:	693b      	ldr	r3, [r7, #16]
 8009de6:	1ad3      	subs	r3, r2, r3
 8009de8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d901      	bls.n	8009df4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009df0:	2303      	movs	r3, #3
 8009df2:	e0bc      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009df4:	4b61      	ldr	r3, [pc, #388]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009df6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009df8:	f003 0302 	and.w	r3, r3, #2
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d0ee      	beq.n	8009dde <HAL_RCC_OscConfig+0x33a>
 8009e00:	e014      	b.n	8009e2c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009e02:	f7fc fd7d 	bl	8006900 <HAL_GetTick>
 8009e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009e08:	e00a      	b.n	8009e20 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009e0a:	f7fc fd79 	bl	8006900 <HAL_GetTick>
 8009e0e:	4602      	mov	r2, r0
 8009e10:	693b      	ldr	r3, [r7, #16]
 8009e12:	1ad3      	subs	r3, r2, r3
 8009e14:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d901      	bls.n	8009e20 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009e1c:	2303      	movs	r3, #3
 8009e1e:	e0a6      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009e20:	4b56      	ldr	r3, [pc, #344]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009e22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e24:	f003 0302 	and.w	r3, r3, #2
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d1ee      	bne.n	8009e0a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009e2c:	7dfb      	ldrb	r3, [r7, #23]
 8009e2e:	2b01      	cmp	r3, #1
 8009e30:	d105      	bne.n	8009e3e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009e32:	4b52      	ldr	r3, [pc, #328]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e36:	4a51      	ldr	r2, [pc, #324]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009e38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009e3c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	699b      	ldr	r3, [r3, #24]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	f000 8092 	beq.w	8009f6c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009e48:	4b4c      	ldr	r3, [pc, #304]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009e4a:	689b      	ldr	r3, [r3, #8]
 8009e4c:	f003 030c 	and.w	r3, r3, #12
 8009e50:	2b08      	cmp	r3, #8
 8009e52:	d05c      	beq.n	8009f0e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	699b      	ldr	r3, [r3, #24]
 8009e58:	2b02      	cmp	r3, #2
 8009e5a:	d141      	bne.n	8009ee0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009e5c:	4b48      	ldr	r3, [pc, #288]	; (8009f80 <HAL_RCC_OscConfig+0x4dc>)
 8009e5e:	2200      	movs	r2, #0
 8009e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009e62:	f7fc fd4d 	bl	8006900 <HAL_GetTick>
 8009e66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009e68:	e008      	b.n	8009e7c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009e6a:	f7fc fd49 	bl	8006900 <HAL_GetTick>
 8009e6e:	4602      	mov	r2, r0
 8009e70:	693b      	ldr	r3, [r7, #16]
 8009e72:	1ad3      	subs	r3, r2, r3
 8009e74:	2b02      	cmp	r3, #2
 8009e76:	d901      	bls.n	8009e7c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009e78:	2303      	movs	r3, #3
 8009e7a:	e078      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009e7c:	4b3f      	ldr	r3, [pc, #252]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d1f0      	bne.n	8009e6a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	69da      	ldr	r2, [r3, #28]
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6a1b      	ldr	r3, [r3, #32]
 8009e90:	431a      	orrs	r2, r3
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e96:	019b      	lsls	r3, r3, #6
 8009e98:	431a      	orrs	r2, r3
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e9e:	085b      	lsrs	r3, r3, #1
 8009ea0:	3b01      	subs	r3, #1
 8009ea2:	041b      	lsls	r3, r3, #16
 8009ea4:	431a      	orrs	r2, r3
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eaa:	061b      	lsls	r3, r3, #24
 8009eac:	4933      	ldr	r1, [pc, #204]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009eae:	4313      	orrs	r3, r2
 8009eb0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009eb2:	4b33      	ldr	r3, [pc, #204]	; (8009f80 <HAL_RCC_OscConfig+0x4dc>)
 8009eb4:	2201      	movs	r2, #1
 8009eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009eb8:	f7fc fd22 	bl	8006900 <HAL_GetTick>
 8009ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009ebe:	e008      	b.n	8009ed2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009ec0:	f7fc fd1e 	bl	8006900 <HAL_GetTick>
 8009ec4:	4602      	mov	r2, r0
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	1ad3      	subs	r3, r2, r3
 8009eca:	2b02      	cmp	r3, #2
 8009ecc:	d901      	bls.n	8009ed2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009ece:	2303      	movs	r3, #3
 8009ed0:	e04d      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009ed2:	4b2a      	ldr	r3, [pc, #168]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d0f0      	beq.n	8009ec0 <HAL_RCC_OscConfig+0x41c>
 8009ede:	e045      	b.n	8009f6c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ee0:	4b27      	ldr	r3, [pc, #156]	; (8009f80 <HAL_RCC_OscConfig+0x4dc>)
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009ee6:	f7fc fd0b 	bl	8006900 <HAL_GetTick>
 8009eea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009eec:	e008      	b.n	8009f00 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009eee:	f7fc fd07 	bl	8006900 <HAL_GetTick>
 8009ef2:	4602      	mov	r2, r0
 8009ef4:	693b      	ldr	r3, [r7, #16]
 8009ef6:	1ad3      	subs	r3, r2, r3
 8009ef8:	2b02      	cmp	r3, #2
 8009efa:	d901      	bls.n	8009f00 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009efc:	2303      	movs	r3, #3
 8009efe:	e036      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009f00:	4b1e      	ldr	r3, [pc, #120]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d1f0      	bne.n	8009eee <HAL_RCC_OscConfig+0x44a>
 8009f0c:	e02e      	b.n	8009f6c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	699b      	ldr	r3, [r3, #24]
 8009f12:	2b01      	cmp	r3, #1
 8009f14:	d101      	bne.n	8009f1a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009f16:	2301      	movs	r3, #1
 8009f18:	e029      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009f1a:	4b18      	ldr	r3, [pc, #96]	; (8009f7c <HAL_RCC_OscConfig+0x4d8>)
 8009f1c:	685b      	ldr	r3, [r3, #4]
 8009f1e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	69db      	ldr	r3, [r3, #28]
 8009f2a:	429a      	cmp	r2, r3
 8009f2c:	d11c      	bne.n	8009f68 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d115      	bne.n	8009f68 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009f3c:	68fa      	ldr	r2, [r7, #12]
 8009f3e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009f42:	4013      	ands	r3, r2
 8009f44:	687a      	ldr	r2, [r7, #4]
 8009f46:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d10d      	bne.n	8009f68 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d106      	bne.n	8009f68 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009f64:	429a      	cmp	r2, r3
 8009f66:	d001      	beq.n	8009f6c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e000      	b.n	8009f6e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8009f6c:	2300      	movs	r3, #0
}
 8009f6e:	4618      	mov	r0, r3
 8009f70:	3718      	adds	r7, #24
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}
 8009f76:	bf00      	nop
 8009f78:	40007000 	.word	0x40007000
 8009f7c:	40023800 	.word	0x40023800
 8009f80:	42470060 	.word	0x42470060

08009f84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b084      	sub	sp, #16
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
 8009f8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d101      	bne.n	8009f98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009f94:	2301      	movs	r3, #1
 8009f96:	e0cc      	b.n	800a132 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009f98:	4b68      	ldr	r3, [pc, #416]	; (800a13c <HAL_RCC_ClockConfig+0x1b8>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	f003 030f 	and.w	r3, r3, #15
 8009fa0:	683a      	ldr	r2, [r7, #0]
 8009fa2:	429a      	cmp	r2, r3
 8009fa4:	d90c      	bls.n	8009fc0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009fa6:	4b65      	ldr	r3, [pc, #404]	; (800a13c <HAL_RCC_ClockConfig+0x1b8>)
 8009fa8:	683a      	ldr	r2, [r7, #0]
 8009faa:	b2d2      	uxtb	r2, r2
 8009fac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009fae:	4b63      	ldr	r3, [pc, #396]	; (800a13c <HAL_RCC_ClockConfig+0x1b8>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f003 030f 	and.w	r3, r3, #15
 8009fb6:	683a      	ldr	r2, [r7, #0]
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d001      	beq.n	8009fc0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	e0b8      	b.n	800a132 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f003 0302 	and.w	r3, r3, #2
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d020      	beq.n	800a00e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f003 0304 	and.w	r3, r3, #4
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d005      	beq.n	8009fe4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009fd8:	4b59      	ldr	r3, [pc, #356]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 8009fda:	689b      	ldr	r3, [r3, #8]
 8009fdc:	4a58      	ldr	r2, [pc, #352]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 8009fde:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009fe2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f003 0308 	and.w	r3, r3, #8
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d005      	beq.n	8009ffc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009ff0:	4b53      	ldr	r3, [pc, #332]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 8009ff2:	689b      	ldr	r3, [r3, #8]
 8009ff4:	4a52      	ldr	r2, [pc, #328]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 8009ff6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009ffa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009ffc:	4b50      	ldr	r3, [pc, #320]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 8009ffe:	689b      	ldr	r3, [r3, #8]
 800a000:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	689b      	ldr	r3, [r3, #8]
 800a008:	494d      	ldr	r1, [pc, #308]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 800a00a:	4313      	orrs	r3, r2
 800a00c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f003 0301 	and.w	r3, r3, #1
 800a016:	2b00      	cmp	r3, #0
 800a018:	d044      	beq.n	800a0a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	685b      	ldr	r3, [r3, #4]
 800a01e:	2b01      	cmp	r3, #1
 800a020:	d107      	bne.n	800a032 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a022:	4b47      	ldr	r3, [pc, #284]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d119      	bne.n	800a062 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a02e:	2301      	movs	r3, #1
 800a030:	e07f      	b.n	800a132 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	685b      	ldr	r3, [r3, #4]
 800a036:	2b02      	cmp	r3, #2
 800a038:	d003      	beq.n	800a042 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a03e:	2b03      	cmp	r3, #3
 800a040:	d107      	bne.n	800a052 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a042:	4b3f      	ldr	r3, [pc, #252]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d109      	bne.n	800a062 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a04e:	2301      	movs	r3, #1
 800a050:	e06f      	b.n	800a132 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a052:	4b3b      	ldr	r3, [pc, #236]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	f003 0302 	and.w	r3, r3, #2
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d101      	bne.n	800a062 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a05e:	2301      	movs	r3, #1
 800a060:	e067      	b.n	800a132 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a062:	4b37      	ldr	r3, [pc, #220]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 800a064:	689b      	ldr	r3, [r3, #8]
 800a066:	f023 0203 	bic.w	r2, r3, #3
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	685b      	ldr	r3, [r3, #4]
 800a06e:	4934      	ldr	r1, [pc, #208]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 800a070:	4313      	orrs	r3, r2
 800a072:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a074:	f7fc fc44 	bl	8006900 <HAL_GetTick>
 800a078:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a07a:	e00a      	b.n	800a092 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a07c:	f7fc fc40 	bl	8006900 <HAL_GetTick>
 800a080:	4602      	mov	r2, r0
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	1ad3      	subs	r3, r2, r3
 800a086:	f241 3288 	movw	r2, #5000	; 0x1388
 800a08a:	4293      	cmp	r3, r2
 800a08c:	d901      	bls.n	800a092 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a08e:	2303      	movs	r3, #3
 800a090:	e04f      	b.n	800a132 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a092:	4b2b      	ldr	r3, [pc, #172]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 800a094:	689b      	ldr	r3, [r3, #8]
 800a096:	f003 020c 	and.w	r2, r3, #12
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	009b      	lsls	r3, r3, #2
 800a0a0:	429a      	cmp	r2, r3
 800a0a2:	d1eb      	bne.n	800a07c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a0a4:	4b25      	ldr	r3, [pc, #148]	; (800a13c <HAL_RCC_ClockConfig+0x1b8>)
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f003 030f 	and.w	r3, r3, #15
 800a0ac:	683a      	ldr	r2, [r7, #0]
 800a0ae:	429a      	cmp	r2, r3
 800a0b0:	d20c      	bcs.n	800a0cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a0b2:	4b22      	ldr	r3, [pc, #136]	; (800a13c <HAL_RCC_ClockConfig+0x1b8>)
 800a0b4:	683a      	ldr	r2, [r7, #0]
 800a0b6:	b2d2      	uxtb	r2, r2
 800a0b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a0ba:	4b20      	ldr	r3, [pc, #128]	; (800a13c <HAL_RCC_ClockConfig+0x1b8>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	f003 030f 	and.w	r3, r3, #15
 800a0c2:	683a      	ldr	r2, [r7, #0]
 800a0c4:	429a      	cmp	r2, r3
 800a0c6:	d001      	beq.n	800a0cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	e032      	b.n	800a132 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f003 0304 	and.w	r3, r3, #4
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d008      	beq.n	800a0ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a0d8:	4b19      	ldr	r3, [pc, #100]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 800a0da:	689b      	ldr	r3, [r3, #8]
 800a0dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	68db      	ldr	r3, [r3, #12]
 800a0e4:	4916      	ldr	r1, [pc, #88]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 800a0e6:	4313      	orrs	r3, r2
 800a0e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f003 0308 	and.w	r3, r3, #8
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d009      	beq.n	800a10a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a0f6:	4b12      	ldr	r3, [pc, #72]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	691b      	ldr	r3, [r3, #16]
 800a102:	00db      	lsls	r3, r3, #3
 800a104:	490e      	ldr	r1, [pc, #56]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 800a106:	4313      	orrs	r3, r2
 800a108:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a10a:	f000 f821 	bl	800a150 <HAL_RCC_GetSysClockFreq>
 800a10e:	4602      	mov	r2, r0
 800a110:	4b0b      	ldr	r3, [pc, #44]	; (800a140 <HAL_RCC_ClockConfig+0x1bc>)
 800a112:	689b      	ldr	r3, [r3, #8]
 800a114:	091b      	lsrs	r3, r3, #4
 800a116:	f003 030f 	and.w	r3, r3, #15
 800a11a:	490a      	ldr	r1, [pc, #40]	; (800a144 <HAL_RCC_ClockConfig+0x1c0>)
 800a11c:	5ccb      	ldrb	r3, [r1, r3]
 800a11e:	fa22 f303 	lsr.w	r3, r2, r3
 800a122:	4a09      	ldr	r2, [pc, #36]	; (800a148 <HAL_RCC_ClockConfig+0x1c4>)
 800a124:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a126:	4b09      	ldr	r3, [pc, #36]	; (800a14c <HAL_RCC_ClockConfig+0x1c8>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4618      	mov	r0, r3
 800a12c:	f7fb ffe4 	bl	80060f8 <HAL_InitTick>

  return HAL_OK;
 800a130:	2300      	movs	r3, #0
}
 800a132:	4618      	mov	r0, r3
 800a134:	3710      	adds	r7, #16
 800a136:	46bd      	mov	sp, r7
 800a138:	bd80      	pop	{r7, pc}
 800a13a:	bf00      	nop
 800a13c:	40023c00 	.word	0x40023c00
 800a140:	40023800 	.word	0x40023800
 800a144:	080134e4 	.word	0x080134e4
 800a148:	20000038 	.word	0x20000038
 800a14c:	20000058 	.word	0x20000058

0800a150 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a150:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a154:	b084      	sub	sp, #16
 800a156:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a158:	2300      	movs	r3, #0
 800a15a:	607b      	str	r3, [r7, #4]
 800a15c:	2300      	movs	r3, #0
 800a15e:	60fb      	str	r3, [r7, #12]
 800a160:	2300      	movs	r3, #0
 800a162:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a164:	2300      	movs	r3, #0
 800a166:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a168:	4b67      	ldr	r3, [pc, #412]	; (800a308 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a16a:	689b      	ldr	r3, [r3, #8]
 800a16c:	f003 030c 	and.w	r3, r3, #12
 800a170:	2b08      	cmp	r3, #8
 800a172:	d00d      	beq.n	800a190 <HAL_RCC_GetSysClockFreq+0x40>
 800a174:	2b08      	cmp	r3, #8
 800a176:	f200 80bd 	bhi.w	800a2f4 <HAL_RCC_GetSysClockFreq+0x1a4>
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d002      	beq.n	800a184 <HAL_RCC_GetSysClockFreq+0x34>
 800a17e:	2b04      	cmp	r3, #4
 800a180:	d003      	beq.n	800a18a <HAL_RCC_GetSysClockFreq+0x3a>
 800a182:	e0b7      	b.n	800a2f4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a184:	4b61      	ldr	r3, [pc, #388]	; (800a30c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800a186:	60bb      	str	r3, [r7, #8]
       break;
 800a188:	e0b7      	b.n	800a2fa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a18a:	4b61      	ldr	r3, [pc, #388]	; (800a310 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800a18c:	60bb      	str	r3, [r7, #8]
      break;
 800a18e:	e0b4      	b.n	800a2fa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a190:	4b5d      	ldr	r3, [pc, #372]	; (800a308 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a192:	685b      	ldr	r3, [r3, #4]
 800a194:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a198:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a19a:	4b5b      	ldr	r3, [pc, #364]	; (800a308 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a19c:	685b      	ldr	r3, [r3, #4]
 800a19e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d04d      	beq.n	800a242 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a1a6:	4b58      	ldr	r3, [pc, #352]	; (800a308 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a1a8:	685b      	ldr	r3, [r3, #4]
 800a1aa:	099b      	lsrs	r3, r3, #6
 800a1ac:	461a      	mov	r2, r3
 800a1ae:	f04f 0300 	mov.w	r3, #0
 800a1b2:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a1b6:	f04f 0100 	mov.w	r1, #0
 800a1ba:	ea02 0800 	and.w	r8, r2, r0
 800a1be:	ea03 0901 	and.w	r9, r3, r1
 800a1c2:	4640      	mov	r0, r8
 800a1c4:	4649      	mov	r1, r9
 800a1c6:	f04f 0200 	mov.w	r2, #0
 800a1ca:	f04f 0300 	mov.w	r3, #0
 800a1ce:	014b      	lsls	r3, r1, #5
 800a1d0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800a1d4:	0142      	lsls	r2, r0, #5
 800a1d6:	4610      	mov	r0, r2
 800a1d8:	4619      	mov	r1, r3
 800a1da:	ebb0 0008 	subs.w	r0, r0, r8
 800a1de:	eb61 0109 	sbc.w	r1, r1, r9
 800a1e2:	f04f 0200 	mov.w	r2, #0
 800a1e6:	f04f 0300 	mov.w	r3, #0
 800a1ea:	018b      	lsls	r3, r1, #6
 800a1ec:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a1f0:	0182      	lsls	r2, r0, #6
 800a1f2:	1a12      	subs	r2, r2, r0
 800a1f4:	eb63 0301 	sbc.w	r3, r3, r1
 800a1f8:	f04f 0000 	mov.w	r0, #0
 800a1fc:	f04f 0100 	mov.w	r1, #0
 800a200:	00d9      	lsls	r1, r3, #3
 800a202:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a206:	00d0      	lsls	r0, r2, #3
 800a208:	4602      	mov	r2, r0
 800a20a:	460b      	mov	r3, r1
 800a20c:	eb12 0208 	adds.w	r2, r2, r8
 800a210:	eb43 0309 	adc.w	r3, r3, r9
 800a214:	f04f 0000 	mov.w	r0, #0
 800a218:	f04f 0100 	mov.w	r1, #0
 800a21c:	0259      	lsls	r1, r3, #9
 800a21e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800a222:	0250      	lsls	r0, r2, #9
 800a224:	4602      	mov	r2, r0
 800a226:	460b      	mov	r3, r1
 800a228:	4610      	mov	r0, r2
 800a22a:	4619      	mov	r1, r3
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	461a      	mov	r2, r3
 800a230:	f04f 0300 	mov.w	r3, #0
 800a234:	f7f6 fd28 	bl	8000c88 <__aeabi_uldivmod>
 800a238:	4602      	mov	r2, r0
 800a23a:	460b      	mov	r3, r1
 800a23c:	4613      	mov	r3, r2
 800a23e:	60fb      	str	r3, [r7, #12]
 800a240:	e04a      	b.n	800a2d8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a242:	4b31      	ldr	r3, [pc, #196]	; (800a308 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a244:	685b      	ldr	r3, [r3, #4]
 800a246:	099b      	lsrs	r3, r3, #6
 800a248:	461a      	mov	r2, r3
 800a24a:	f04f 0300 	mov.w	r3, #0
 800a24e:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a252:	f04f 0100 	mov.w	r1, #0
 800a256:	ea02 0400 	and.w	r4, r2, r0
 800a25a:	ea03 0501 	and.w	r5, r3, r1
 800a25e:	4620      	mov	r0, r4
 800a260:	4629      	mov	r1, r5
 800a262:	f04f 0200 	mov.w	r2, #0
 800a266:	f04f 0300 	mov.w	r3, #0
 800a26a:	014b      	lsls	r3, r1, #5
 800a26c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800a270:	0142      	lsls	r2, r0, #5
 800a272:	4610      	mov	r0, r2
 800a274:	4619      	mov	r1, r3
 800a276:	1b00      	subs	r0, r0, r4
 800a278:	eb61 0105 	sbc.w	r1, r1, r5
 800a27c:	f04f 0200 	mov.w	r2, #0
 800a280:	f04f 0300 	mov.w	r3, #0
 800a284:	018b      	lsls	r3, r1, #6
 800a286:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a28a:	0182      	lsls	r2, r0, #6
 800a28c:	1a12      	subs	r2, r2, r0
 800a28e:	eb63 0301 	sbc.w	r3, r3, r1
 800a292:	f04f 0000 	mov.w	r0, #0
 800a296:	f04f 0100 	mov.w	r1, #0
 800a29a:	00d9      	lsls	r1, r3, #3
 800a29c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a2a0:	00d0      	lsls	r0, r2, #3
 800a2a2:	4602      	mov	r2, r0
 800a2a4:	460b      	mov	r3, r1
 800a2a6:	1912      	adds	r2, r2, r4
 800a2a8:	eb45 0303 	adc.w	r3, r5, r3
 800a2ac:	f04f 0000 	mov.w	r0, #0
 800a2b0:	f04f 0100 	mov.w	r1, #0
 800a2b4:	0299      	lsls	r1, r3, #10
 800a2b6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800a2ba:	0290      	lsls	r0, r2, #10
 800a2bc:	4602      	mov	r2, r0
 800a2be:	460b      	mov	r3, r1
 800a2c0:	4610      	mov	r0, r2
 800a2c2:	4619      	mov	r1, r3
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	461a      	mov	r2, r3
 800a2c8:	f04f 0300 	mov.w	r3, #0
 800a2cc:	f7f6 fcdc 	bl	8000c88 <__aeabi_uldivmod>
 800a2d0:	4602      	mov	r2, r0
 800a2d2:	460b      	mov	r3, r1
 800a2d4:	4613      	mov	r3, r2
 800a2d6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a2d8:	4b0b      	ldr	r3, [pc, #44]	; (800a308 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a2da:	685b      	ldr	r3, [r3, #4]
 800a2dc:	0c1b      	lsrs	r3, r3, #16
 800a2de:	f003 0303 	and.w	r3, r3, #3
 800a2e2:	3301      	adds	r3, #1
 800a2e4:	005b      	lsls	r3, r3, #1
 800a2e6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a2e8:	68fa      	ldr	r2, [r7, #12]
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2f0:	60bb      	str	r3, [r7, #8]
      break;
 800a2f2:	e002      	b.n	800a2fa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a2f4:	4b05      	ldr	r3, [pc, #20]	; (800a30c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800a2f6:	60bb      	str	r3, [r7, #8]
      break;
 800a2f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a2fa:	68bb      	ldr	r3, [r7, #8]
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3710      	adds	r7, #16
 800a300:	46bd      	mov	sp, r7
 800a302:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a306:	bf00      	nop
 800a308:	40023800 	.word	0x40023800
 800a30c:	00f42400 	.word	0x00f42400
 800a310:	007a1200 	.word	0x007a1200

0800a314 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a314:	b480      	push	{r7}
 800a316:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a318:	4b03      	ldr	r3, [pc, #12]	; (800a328 <HAL_RCC_GetHCLKFreq+0x14>)
 800a31a:	681b      	ldr	r3, [r3, #0]
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr
 800a326:	bf00      	nop
 800a328:	20000038 	.word	0x20000038

0800a32c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a330:	f7ff fff0 	bl	800a314 <HAL_RCC_GetHCLKFreq>
 800a334:	4602      	mov	r2, r0
 800a336:	4b05      	ldr	r3, [pc, #20]	; (800a34c <HAL_RCC_GetPCLK1Freq+0x20>)
 800a338:	689b      	ldr	r3, [r3, #8]
 800a33a:	0a9b      	lsrs	r3, r3, #10
 800a33c:	f003 0307 	and.w	r3, r3, #7
 800a340:	4903      	ldr	r1, [pc, #12]	; (800a350 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a342:	5ccb      	ldrb	r3, [r1, r3]
 800a344:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a348:	4618      	mov	r0, r3
 800a34a:	bd80      	pop	{r7, pc}
 800a34c:	40023800 	.word	0x40023800
 800a350:	080134f4 	.word	0x080134f4

0800a354 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a358:	f7ff ffdc 	bl	800a314 <HAL_RCC_GetHCLKFreq>
 800a35c:	4602      	mov	r2, r0
 800a35e:	4b05      	ldr	r3, [pc, #20]	; (800a374 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a360:	689b      	ldr	r3, [r3, #8]
 800a362:	0b5b      	lsrs	r3, r3, #13
 800a364:	f003 0307 	and.w	r3, r3, #7
 800a368:	4903      	ldr	r1, [pc, #12]	; (800a378 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a36a:	5ccb      	ldrb	r3, [r1, r3]
 800a36c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a370:	4618      	mov	r0, r3
 800a372:	bd80      	pop	{r7, pc}
 800a374:	40023800 	.word	0x40023800
 800a378:	080134f4 	.word	0x080134f4

0800a37c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a37c:	b480      	push	{r7}
 800a37e:	b083      	sub	sp, #12
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	220f      	movs	r2, #15
 800a38a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a38c:	4b12      	ldr	r3, [pc, #72]	; (800a3d8 <HAL_RCC_GetClockConfig+0x5c>)
 800a38e:	689b      	ldr	r3, [r3, #8]
 800a390:	f003 0203 	and.w	r2, r3, #3
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a398:	4b0f      	ldr	r3, [pc, #60]	; (800a3d8 <HAL_RCC_GetClockConfig+0x5c>)
 800a39a:	689b      	ldr	r3, [r3, #8]
 800a39c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a3a4:	4b0c      	ldr	r3, [pc, #48]	; (800a3d8 <HAL_RCC_GetClockConfig+0x5c>)
 800a3a6:	689b      	ldr	r3, [r3, #8]
 800a3a8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a3b0:	4b09      	ldr	r3, [pc, #36]	; (800a3d8 <HAL_RCC_GetClockConfig+0x5c>)
 800a3b2:	689b      	ldr	r3, [r3, #8]
 800a3b4:	08db      	lsrs	r3, r3, #3
 800a3b6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a3be:	4b07      	ldr	r3, [pc, #28]	; (800a3dc <HAL_RCC_GetClockConfig+0x60>)
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f003 020f 	and.w	r2, r3, #15
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	601a      	str	r2, [r3, #0]
}
 800a3ca:	bf00      	nop
 800a3cc:	370c      	adds	r7, #12
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d4:	4770      	bx	lr
 800a3d6:	bf00      	nop
 800a3d8:	40023800 	.word	0x40023800
 800a3dc:	40023c00 	.word	0x40023c00

0800a3e0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b086      	sub	sp, #24
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	f003 0301 	and.w	r3, r3, #1
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d105      	bne.n	800a408 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a404:	2b00      	cmp	r3, #0
 800a406:	d035      	beq.n	800a474 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a408:	4b62      	ldr	r3, [pc, #392]	; (800a594 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a40a:	2200      	movs	r2, #0
 800a40c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a40e:	f7fc fa77 	bl	8006900 <HAL_GetTick>
 800a412:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a414:	e008      	b.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a416:	f7fc fa73 	bl	8006900 <HAL_GetTick>
 800a41a:	4602      	mov	r2, r0
 800a41c:	697b      	ldr	r3, [r7, #20]
 800a41e:	1ad3      	subs	r3, r2, r3
 800a420:	2b02      	cmp	r3, #2
 800a422:	d901      	bls.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a424:	2303      	movs	r3, #3
 800a426:	e0b0      	b.n	800a58a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a428:	4b5b      	ldr	r3, [pc, #364]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a430:	2b00      	cmp	r3, #0
 800a432:	d1f0      	bne.n	800a416 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	019a      	lsls	r2, r3, #6
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	689b      	ldr	r3, [r3, #8]
 800a43e:	071b      	lsls	r3, r3, #28
 800a440:	4955      	ldr	r1, [pc, #340]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a442:	4313      	orrs	r3, r2
 800a444:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a448:	4b52      	ldr	r3, [pc, #328]	; (800a594 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a44a:	2201      	movs	r2, #1
 800a44c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a44e:	f7fc fa57 	bl	8006900 <HAL_GetTick>
 800a452:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a454:	e008      	b.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a456:	f7fc fa53 	bl	8006900 <HAL_GetTick>
 800a45a:	4602      	mov	r2, r0
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	1ad3      	subs	r3, r2, r3
 800a460:	2b02      	cmp	r3, #2
 800a462:	d901      	bls.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a464:	2303      	movs	r3, #3
 800a466:	e090      	b.n	800a58a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a468:	4b4b      	ldr	r3, [pc, #300]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a470:	2b00      	cmp	r3, #0
 800a472:	d0f0      	beq.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	f003 0302 	and.w	r3, r3, #2
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	f000 8083 	beq.w	800a588 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a482:	2300      	movs	r3, #0
 800a484:	60fb      	str	r3, [r7, #12]
 800a486:	4b44      	ldr	r3, [pc, #272]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a48a:	4a43      	ldr	r2, [pc, #268]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a48c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a490:	6413      	str	r3, [r2, #64]	; 0x40
 800a492:	4b41      	ldr	r3, [pc, #260]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a49a:	60fb      	str	r3, [r7, #12]
 800a49c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a49e:	4b3f      	ldr	r3, [pc, #252]	; (800a59c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	4a3e      	ldr	r2, [pc, #248]	; (800a59c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a4a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a4a8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a4aa:	f7fc fa29 	bl	8006900 <HAL_GetTick>
 800a4ae:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a4b0:	e008      	b.n	800a4c4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a4b2:	f7fc fa25 	bl	8006900 <HAL_GetTick>
 800a4b6:	4602      	mov	r2, r0
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	1ad3      	subs	r3, r2, r3
 800a4bc:	2b02      	cmp	r3, #2
 800a4be:	d901      	bls.n	800a4c4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800a4c0:	2303      	movs	r3, #3
 800a4c2:	e062      	b.n	800a58a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a4c4:	4b35      	ldr	r3, [pc, #212]	; (800a59c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d0f0      	beq.n	800a4b2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a4d0:	4b31      	ldr	r3, [pc, #196]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a4d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a4d8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a4da:	693b      	ldr	r3, [r7, #16]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d02f      	beq.n	800a540 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	68db      	ldr	r3, [r3, #12]
 800a4e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a4e8:	693a      	ldr	r2, [r7, #16]
 800a4ea:	429a      	cmp	r2, r3
 800a4ec:	d028      	beq.n	800a540 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a4ee:	4b2a      	ldr	r3, [pc, #168]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a4f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a4f6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a4f8:	4b29      	ldr	r3, [pc, #164]	; (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a4fa:	2201      	movs	r2, #1
 800a4fc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a4fe:	4b28      	ldr	r3, [pc, #160]	; (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a500:	2200      	movs	r2, #0
 800a502:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a504:	4a24      	ldr	r2, [pc, #144]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a506:	693b      	ldr	r3, [r7, #16]
 800a508:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a50a:	4b23      	ldr	r3, [pc, #140]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a50c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a50e:	f003 0301 	and.w	r3, r3, #1
 800a512:	2b01      	cmp	r3, #1
 800a514:	d114      	bne.n	800a540 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a516:	f7fc f9f3 	bl	8006900 <HAL_GetTick>
 800a51a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a51c:	e00a      	b.n	800a534 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a51e:	f7fc f9ef 	bl	8006900 <HAL_GetTick>
 800a522:	4602      	mov	r2, r0
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	1ad3      	subs	r3, r2, r3
 800a528:	f241 3288 	movw	r2, #5000	; 0x1388
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d901      	bls.n	800a534 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800a530:	2303      	movs	r3, #3
 800a532:	e02a      	b.n	800a58a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a534:	4b18      	ldr	r3, [pc, #96]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a538:	f003 0302 	and.w	r3, r3, #2
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d0ee      	beq.n	800a51e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	68db      	ldr	r3, [r3, #12]
 800a544:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a548:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a54c:	d10d      	bne.n	800a56a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800a54e:	4b12      	ldr	r3, [pc, #72]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a550:	689b      	ldr	r3, [r3, #8]
 800a552:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	68db      	ldr	r3, [r3, #12]
 800a55a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a55e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a562:	490d      	ldr	r1, [pc, #52]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a564:	4313      	orrs	r3, r2
 800a566:	608b      	str	r3, [r1, #8]
 800a568:	e005      	b.n	800a576 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a56a:	4b0b      	ldr	r3, [pc, #44]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a56c:	689b      	ldr	r3, [r3, #8]
 800a56e:	4a0a      	ldr	r2, [pc, #40]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a570:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a574:	6093      	str	r3, [r2, #8]
 800a576:	4b08      	ldr	r3, [pc, #32]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a578:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	68db      	ldr	r3, [r3, #12]
 800a57e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a582:	4905      	ldr	r1, [pc, #20]	; (800a598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a584:	4313      	orrs	r3, r2
 800a586:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800a588:	2300      	movs	r3, #0
}
 800a58a:	4618      	mov	r0, r3
 800a58c:	3718      	adds	r7, #24
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd80      	pop	{r7, pc}
 800a592:	bf00      	nop
 800a594:	42470068 	.word	0x42470068
 800a598:	40023800 	.word	0x40023800
 800a59c:	40007000 	.word	0x40007000
 800a5a0:	42470e40 	.word	0x42470e40

0800a5a4 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a5a4:	b480      	push	{r7}
 800a5a6:	b085      	sub	sp, #20
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2203      	movs	r2, #3
 800a5b0:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800a5b2:	4b11      	ldr	r3, [pc, #68]	; (800a5f8 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a5b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a5b8:	099b      	lsrs	r3, r3, #6
 800a5ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a5c2:	4b0d      	ldr	r3, [pc, #52]	; (800a5f8 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a5c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a5c8:	0f1b      	lsrs	r3, r3, #28
 800a5ca:	f003 0207 	and.w	r2, r3, #7
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800a5d2:	4b09      	ldr	r3, [pc, #36]	; (800a5f8 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a5d4:	689b      	ldr	r3, [r3, #8]
 800a5d6:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800a5da:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800a5dc:	4b06      	ldr	r3, [pc, #24]	; (800a5f8 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a5de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a5e0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	431a      	orrs	r2, r3
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 800a5ec:	bf00      	nop
 800a5ee:	3714      	adds	r7, #20
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f6:	4770      	bx	lr
 800a5f8:	40023800 	.word	0x40023800

0800a5fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b087      	sub	sp, #28
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800a604:	2300      	movs	r3, #0
 800a606:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800a608:	2300      	movs	r3, #0
 800a60a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800a60c:	2300      	movs	r3, #0
 800a60e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800a610:	2300      	movs	r3, #0
 800a612:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2b01      	cmp	r3, #1
 800a618:	d13e      	bne.n	800a698 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800a61a:	4b23      	ldr	r3, [pc, #140]	; (800a6a8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a61c:	689b      	ldr	r3, [r3, #8]
 800a61e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a622:	60fb      	str	r3, [r7, #12]
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d005      	beq.n	800a636 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	2b01      	cmp	r3, #1
 800a62e:	d12f      	bne.n	800a690 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800a630:	4b1e      	ldr	r3, [pc, #120]	; (800a6ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800a632:	617b      	str	r3, [r7, #20]
          break;
 800a634:	e02f      	b.n	800a696 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800a636:	4b1c      	ldr	r3, [pc, #112]	; (800a6a8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a638:	685b      	ldr	r3, [r3, #4]
 800a63a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a63e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a642:	d108      	bne.n	800a656 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800a644:	4b18      	ldr	r3, [pc, #96]	; (800a6a8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a646:	685b      	ldr	r3, [r3, #4]
 800a648:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a64c:	4a18      	ldr	r2, [pc, #96]	; (800a6b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800a64e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a652:	613b      	str	r3, [r7, #16]
 800a654:	e007      	b.n	800a666 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800a656:	4b14      	ldr	r3, [pc, #80]	; (800a6a8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a65e:	4a15      	ldr	r2, [pc, #84]	; (800a6b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800a660:	fbb2 f3f3 	udiv	r3, r2, r3
 800a664:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800a666:	4b10      	ldr	r3, [pc, #64]	; (800a6a8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a668:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a66c:	099b      	lsrs	r3, r3, #6
 800a66e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a672:	693b      	ldr	r3, [r7, #16]
 800a674:	fb02 f303 	mul.w	r3, r2, r3
 800a678:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800a67a:	4b0b      	ldr	r3, [pc, #44]	; (800a6a8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a67c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a680:	0f1b      	lsrs	r3, r3, #28
 800a682:	f003 0307 	and.w	r3, r3, #7
 800a686:	68ba      	ldr	r2, [r7, #8]
 800a688:	fbb2 f3f3 	udiv	r3, r2, r3
 800a68c:	617b      	str	r3, [r7, #20]
          break;
 800a68e:	e002      	b.n	800a696 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800a690:	2300      	movs	r3, #0
 800a692:	617b      	str	r3, [r7, #20]
          break;
 800a694:	bf00      	nop
        }
      }
      break;
 800a696:	bf00      	nop
    }
  }
  return frequency;
 800a698:	697b      	ldr	r3, [r7, #20]
}
 800a69a:	4618      	mov	r0, r3
 800a69c:	371c      	adds	r7, #28
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a4:	4770      	bx	lr
 800a6a6:	bf00      	nop
 800a6a8:	40023800 	.word	0x40023800
 800a6ac:	00bb8000 	.word	0x00bb8000
 800a6b0:	007a1200 	.word	0x007a1200
 800a6b4:	00f42400 	.word	0x00f42400

0800a6b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b082      	sub	sp, #8
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d101      	bne.n	800a6ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	e056      	b.n	800a778 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a6d6:	b2db      	uxtb	r3, r3
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d106      	bne.n	800a6ea <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f7fb fc59 	bl	8005f9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2202      	movs	r2, #2
 800a6ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	681a      	ldr	r2, [r3, #0]
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a700:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	685a      	ldr	r2, [r3, #4]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	689b      	ldr	r3, [r3, #8]
 800a70a:	431a      	orrs	r2, r3
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	68db      	ldr	r3, [r3, #12]
 800a710:	431a      	orrs	r2, r3
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	691b      	ldr	r3, [r3, #16]
 800a716:	431a      	orrs	r2, r3
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	695b      	ldr	r3, [r3, #20]
 800a71c:	431a      	orrs	r2, r3
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	699b      	ldr	r3, [r3, #24]
 800a722:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a726:	431a      	orrs	r2, r3
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	69db      	ldr	r3, [r3, #28]
 800a72c:	431a      	orrs	r2, r3
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	6a1b      	ldr	r3, [r3, #32]
 800a732:	ea42 0103 	orr.w	r1, r2, r3
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	430a      	orrs	r2, r1
 800a740:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	699b      	ldr	r3, [r3, #24]
 800a746:	0c1b      	lsrs	r3, r3, #16
 800a748:	f003 0104 	and.w	r1, r3, #4
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	430a      	orrs	r2, r1
 800a756:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	69da      	ldr	r2, [r3, #28]
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a766:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2200      	movs	r2, #0
 800a76c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2201      	movs	r2, #1
 800a772:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a776:	2300      	movs	r3, #0
}
 800a778:	4618      	mov	r0, r3
 800a77a:	3708      	adds	r7, #8
 800a77c:	46bd      	mov	sp, r7
 800a77e:	bd80      	pop	{r7, pc}

0800a780 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b082      	sub	sp, #8
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d101      	bne.n	800a792 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800a78e:	2301      	movs	r3, #1
 800a790:	e01a      	b.n	800a7c8 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2202      	movs	r2, #2
 800a796:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	681a      	ldr	r2, [r3, #0]
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a7a8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	f7fb fc3e 	bl	800602c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800a7c6:	2300      	movs	r3, #0
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3708      	adds	r7, #8
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}

0800a7d0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b088      	sub	sp, #32
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	60f8      	str	r0, [r7, #12]
 800a7d8:	60b9      	str	r1, [r7, #8]
 800a7da:	603b      	str	r3, [r7, #0]
 800a7dc:	4613      	mov	r3, r2
 800a7de:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a7ea:	2b01      	cmp	r3, #1
 800a7ec:	d101      	bne.n	800a7f2 <HAL_SPI_Transmit+0x22>
 800a7ee:	2302      	movs	r3, #2
 800a7f0:	e11e      	b.n	800aa30 <HAL_SPI_Transmit+0x260>
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	2201      	movs	r2, #1
 800a7f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a7fa:	f7fc f881 	bl	8006900 <HAL_GetTick>
 800a7fe:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a800:	88fb      	ldrh	r3, [r7, #6]
 800a802:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a80a:	b2db      	uxtb	r3, r3
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d002      	beq.n	800a816 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a810:	2302      	movs	r3, #2
 800a812:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a814:	e103      	b.n	800aa1e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a816:	68bb      	ldr	r3, [r7, #8]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d002      	beq.n	800a822 <HAL_SPI_Transmit+0x52>
 800a81c:	88fb      	ldrh	r3, [r7, #6]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d102      	bne.n	800a828 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a822:	2301      	movs	r3, #1
 800a824:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a826:	e0fa      	b.n	800aa1e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	2203      	movs	r2, #3
 800a82c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	2200      	movs	r2, #0
 800a834:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	68ba      	ldr	r2, [r7, #8]
 800a83a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	88fa      	ldrh	r2, [r7, #6]
 800a840:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	88fa      	ldrh	r2, [r7, #6]
 800a846:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	2200      	movs	r2, #0
 800a84c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	2200      	movs	r2, #0
 800a852:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	2200      	movs	r2, #0
 800a858:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	2200      	movs	r2, #0
 800a85e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	2200      	movs	r2, #0
 800a864:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	689b      	ldr	r3, [r3, #8]
 800a86a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a86e:	d107      	bne.n	800a880 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	681a      	ldr	r2, [r3, #0]
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a87e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a88a:	2b40      	cmp	r3, #64	; 0x40
 800a88c:	d007      	beq.n	800a89e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	681a      	ldr	r2, [r3, #0]
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a89c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	68db      	ldr	r3, [r3, #12]
 800a8a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a8a6:	d14b      	bne.n	800a940 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	685b      	ldr	r3, [r3, #4]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d002      	beq.n	800a8b6 <HAL_SPI_Transmit+0xe6>
 800a8b0:	8afb      	ldrh	r3, [r7, #22]
 800a8b2:	2b01      	cmp	r3, #1
 800a8b4:	d13e      	bne.n	800a934 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8ba:	881a      	ldrh	r2, [r3, #0]
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8c6:	1c9a      	adds	r2, r3, #2
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8d0:	b29b      	uxth	r3, r3
 800a8d2:	3b01      	subs	r3, #1
 800a8d4:	b29a      	uxth	r2, r3
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a8da:	e02b      	b.n	800a934 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	689b      	ldr	r3, [r3, #8]
 800a8e2:	f003 0302 	and.w	r3, r3, #2
 800a8e6:	2b02      	cmp	r3, #2
 800a8e8:	d112      	bne.n	800a910 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8ee:	881a      	ldrh	r2, [r3, #0]
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8fa:	1c9a      	adds	r2, r3, #2
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a904:	b29b      	uxth	r3, r3
 800a906:	3b01      	subs	r3, #1
 800a908:	b29a      	uxth	r2, r3
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	86da      	strh	r2, [r3, #54]	; 0x36
 800a90e:	e011      	b.n	800a934 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a910:	f7fb fff6 	bl	8006900 <HAL_GetTick>
 800a914:	4602      	mov	r2, r0
 800a916:	69bb      	ldr	r3, [r7, #24]
 800a918:	1ad3      	subs	r3, r2, r3
 800a91a:	683a      	ldr	r2, [r7, #0]
 800a91c:	429a      	cmp	r2, r3
 800a91e:	d803      	bhi.n	800a928 <HAL_SPI_Transmit+0x158>
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a926:	d102      	bne.n	800a92e <HAL_SPI_Transmit+0x15e>
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d102      	bne.n	800a934 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800a92e:	2303      	movs	r3, #3
 800a930:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a932:	e074      	b.n	800aa1e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a938:	b29b      	uxth	r3, r3
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d1ce      	bne.n	800a8dc <HAL_SPI_Transmit+0x10c>
 800a93e:	e04c      	b.n	800a9da <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	685b      	ldr	r3, [r3, #4]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d002      	beq.n	800a94e <HAL_SPI_Transmit+0x17e>
 800a948:	8afb      	ldrh	r3, [r7, #22]
 800a94a:	2b01      	cmp	r3, #1
 800a94c:	d140      	bne.n	800a9d0 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	330c      	adds	r3, #12
 800a958:	7812      	ldrb	r2, [r2, #0]
 800a95a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a960:	1c5a      	adds	r2, r3, #1
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a96a:	b29b      	uxth	r3, r3
 800a96c:	3b01      	subs	r3, #1
 800a96e:	b29a      	uxth	r2, r3
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a974:	e02c      	b.n	800a9d0 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	689b      	ldr	r3, [r3, #8]
 800a97c:	f003 0302 	and.w	r3, r3, #2
 800a980:	2b02      	cmp	r3, #2
 800a982:	d113      	bne.n	800a9ac <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	330c      	adds	r3, #12
 800a98e:	7812      	ldrb	r2, [r2, #0]
 800a990:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a996:	1c5a      	adds	r2, r3, #1
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9a0:	b29b      	uxth	r3, r3
 800a9a2:	3b01      	subs	r3, #1
 800a9a4:	b29a      	uxth	r2, r3
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	86da      	strh	r2, [r3, #54]	; 0x36
 800a9aa:	e011      	b.n	800a9d0 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a9ac:	f7fb ffa8 	bl	8006900 <HAL_GetTick>
 800a9b0:	4602      	mov	r2, r0
 800a9b2:	69bb      	ldr	r3, [r7, #24]
 800a9b4:	1ad3      	subs	r3, r2, r3
 800a9b6:	683a      	ldr	r2, [r7, #0]
 800a9b8:	429a      	cmp	r2, r3
 800a9ba:	d803      	bhi.n	800a9c4 <HAL_SPI_Transmit+0x1f4>
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9c2:	d102      	bne.n	800a9ca <HAL_SPI_Transmit+0x1fa>
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d102      	bne.n	800a9d0 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800a9ca:	2303      	movs	r3, #3
 800a9cc:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a9ce:	e026      	b.n	800aa1e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9d4:	b29b      	uxth	r3, r3
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d1cd      	bne.n	800a976 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a9da:	69ba      	ldr	r2, [r7, #24]
 800a9dc:	6839      	ldr	r1, [r7, #0]
 800a9de:	68f8      	ldr	r0, [r7, #12]
 800a9e0:	f000 fba4 	bl	800b12c <SPI_EndRxTxTransaction>
 800a9e4:	4603      	mov	r3, r0
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d002      	beq.n	800a9f0 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	2220      	movs	r2, #32
 800a9ee:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	689b      	ldr	r3, [r3, #8]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d10a      	bne.n	800aa0e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	613b      	str	r3, [r7, #16]
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	68db      	ldr	r3, [r3, #12]
 800aa02:	613b      	str	r3, [r7, #16]
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	689b      	ldr	r3, [r3, #8]
 800aa0a:	613b      	str	r3, [r7, #16]
 800aa0c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d002      	beq.n	800aa1c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800aa16:	2301      	movs	r3, #1
 800aa18:	77fb      	strb	r3, [r7, #31]
 800aa1a:	e000      	b.n	800aa1e <HAL_SPI_Transmit+0x24e>
  }

error:
 800aa1c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	2201      	movs	r2, #1
 800aa22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	2200      	movs	r2, #0
 800aa2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800aa2e:	7ffb      	ldrb	r3, [r7, #31]
}
 800aa30:	4618      	mov	r0, r3
 800aa32:	3720      	adds	r7, #32
 800aa34:	46bd      	mov	sp, r7
 800aa36:	bd80      	pop	{r7, pc}

0800aa38 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b088      	sub	sp, #32
 800aa3c:	af02      	add	r7, sp, #8
 800aa3e:	60f8      	str	r0, [r7, #12]
 800aa40:	60b9      	str	r1, [r7, #8]
 800aa42:	603b      	str	r3, [r7, #0]
 800aa44:	4613      	mov	r3, r2
 800aa46:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aa54:	d112      	bne.n	800aa7c <HAL_SPI_Receive+0x44>
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	689b      	ldr	r3, [r3, #8]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d10e      	bne.n	800aa7c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	2204      	movs	r2, #4
 800aa62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800aa66:	88fa      	ldrh	r2, [r7, #6]
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	9300      	str	r3, [sp, #0]
 800aa6c:	4613      	mov	r3, r2
 800aa6e:	68ba      	ldr	r2, [r7, #8]
 800aa70:	68b9      	ldr	r1, [r7, #8]
 800aa72:	68f8      	ldr	r0, [r7, #12]
 800aa74:	f000 f8e9 	bl	800ac4a <HAL_SPI_TransmitReceive>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	e0e2      	b.n	800ac42 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800aa82:	2b01      	cmp	r3, #1
 800aa84:	d101      	bne.n	800aa8a <HAL_SPI_Receive+0x52>
 800aa86:	2302      	movs	r3, #2
 800aa88:	e0db      	b.n	800ac42 <HAL_SPI_Receive+0x20a>
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	2201      	movs	r2, #1
 800aa8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aa92:	f7fb ff35 	bl	8006900 <HAL_GetTick>
 800aa96:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aa9e:	b2db      	uxtb	r3, r3
 800aaa0:	2b01      	cmp	r3, #1
 800aaa2:	d002      	beq.n	800aaaa <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800aaa4:	2302      	movs	r3, #2
 800aaa6:	75fb      	strb	r3, [r7, #23]
    goto error;
 800aaa8:	e0c2      	b.n	800ac30 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800aaaa:	68bb      	ldr	r3, [r7, #8]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d002      	beq.n	800aab6 <HAL_SPI_Receive+0x7e>
 800aab0:	88fb      	ldrh	r3, [r7, #6]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d102      	bne.n	800aabc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800aab6:	2301      	movs	r3, #1
 800aab8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800aaba:	e0b9      	b.n	800ac30 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	2204      	movs	r2, #4
 800aac0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	2200      	movs	r2, #0
 800aac8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	68ba      	ldr	r2, [r7, #8]
 800aace:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	88fa      	ldrh	r2, [r7, #6]
 800aad4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	88fa      	ldrh	r2, [r7, #6]
 800aada:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	2200      	movs	r2, #0
 800aae0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	2200      	movs	r2, #0
 800aae6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	2200      	movs	r2, #0
 800aaec:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	689b      	ldr	r3, [r3, #8]
 800aafe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab02:	d107      	bne.n	800ab14 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	681a      	ldr	r2, [r3, #0]
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ab12:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab1e:	2b40      	cmp	r3, #64	; 0x40
 800ab20:	d007      	beq.n	800ab32 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	681a      	ldr	r2, [r3, #0]
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ab30:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	68db      	ldr	r3, [r3, #12]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d162      	bne.n	800ac00 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800ab3a:	e02e      	b.n	800ab9a <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	689b      	ldr	r3, [r3, #8]
 800ab42:	f003 0301 	and.w	r3, r3, #1
 800ab46:	2b01      	cmp	r3, #1
 800ab48:	d115      	bne.n	800ab76 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f103 020c 	add.w	r2, r3, #12
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab56:	7812      	ldrb	r2, [r2, #0]
 800ab58:	b2d2      	uxtb	r2, r2
 800ab5a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab60:	1c5a      	adds	r2, r3, #1
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab6a:	b29b      	uxth	r3, r3
 800ab6c:	3b01      	subs	r3, #1
 800ab6e:	b29a      	uxth	r2, r3
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ab74:	e011      	b.n	800ab9a <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ab76:	f7fb fec3 	bl	8006900 <HAL_GetTick>
 800ab7a:	4602      	mov	r2, r0
 800ab7c:	693b      	ldr	r3, [r7, #16]
 800ab7e:	1ad3      	subs	r3, r2, r3
 800ab80:	683a      	ldr	r2, [r7, #0]
 800ab82:	429a      	cmp	r2, r3
 800ab84:	d803      	bhi.n	800ab8e <HAL_SPI_Receive+0x156>
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab8c:	d102      	bne.n	800ab94 <HAL_SPI_Receive+0x15c>
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d102      	bne.n	800ab9a <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800ab94:	2303      	movs	r3, #3
 800ab96:	75fb      	strb	r3, [r7, #23]
          goto error;
 800ab98:	e04a      	b.n	800ac30 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab9e:	b29b      	uxth	r3, r3
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d1cb      	bne.n	800ab3c <HAL_SPI_Receive+0x104>
 800aba4:	e031      	b.n	800ac0a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	689b      	ldr	r3, [r3, #8]
 800abac:	f003 0301 	and.w	r3, r3, #1
 800abb0:	2b01      	cmp	r3, #1
 800abb2:	d113      	bne.n	800abdc <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	68da      	ldr	r2, [r3, #12]
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abbe:	b292      	uxth	r2, r2
 800abc0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abc6:	1c9a      	adds	r2, r3, #2
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800abd0:	b29b      	uxth	r3, r3
 800abd2:	3b01      	subs	r3, #1
 800abd4:	b29a      	uxth	r2, r3
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	87da      	strh	r2, [r3, #62]	; 0x3e
 800abda:	e011      	b.n	800ac00 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800abdc:	f7fb fe90 	bl	8006900 <HAL_GetTick>
 800abe0:	4602      	mov	r2, r0
 800abe2:	693b      	ldr	r3, [r7, #16]
 800abe4:	1ad3      	subs	r3, r2, r3
 800abe6:	683a      	ldr	r2, [r7, #0]
 800abe8:	429a      	cmp	r2, r3
 800abea:	d803      	bhi.n	800abf4 <HAL_SPI_Receive+0x1bc>
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abf2:	d102      	bne.n	800abfa <HAL_SPI_Receive+0x1c2>
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d102      	bne.n	800ac00 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800abfa:	2303      	movs	r3, #3
 800abfc:	75fb      	strb	r3, [r7, #23]
          goto error;
 800abfe:	e017      	b.n	800ac30 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac04:	b29b      	uxth	r3, r3
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d1cd      	bne.n	800aba6 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ac0a:	693a      	ldr	r2, [r7, #16]
 800ac0c:	6839      	ldr	r1, [r7, #0]
 800ac0e:	68f8      	ldr	r0, [r7, #12]
 800ac10:	f000 fa27 	bl	800b062 <SPI_EndRxTransaction>
 800ac14:	4603      	mov	r3, r0
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d002      	beq.n	800ac20 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	2220      	movs	r2, #32
 800ac1e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d002      	beq.n	800ac2e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800ac28:	2301      	movs	r3, #1
 800ac2a:	75fb      	strb	r3, [r7, #23]
 800ac2c:	e000      	b.n	800ac30 <HAL_SPI_Receive+0x1f8>
  }

error :
 800ac2e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	2201      	movs	r2, #1
 800ac34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ac40:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac42:	4618      	mov	r0, r3
 800ac44:	3718      	adds	r7, #24
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd80      	pop	{r7, pc}

0800ac4a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800ac4a:	b580      	push	{r7, lr}
 800ac4c:	b08c      	sub	sp, #48	; 0x30
 800ac4e:	af00      	add	r7, sp, #0
 800ac50:	60f8      	str	r0, [r7, #12]
 800ac52:	60b9      	str	r1, [r7, #8]
 800ac54:	607a      	str	r2, [r7, #4]
 800ac56:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ac58:	2301      	movs	r3, #1
 800ac5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ac68:	2b01      	cmp	r3, #1
 800ac6a:	d101      	bne.n	800ac70 <HAL_SPI_TransmitReceive+0x26>
 800ac6c:	2302      	movs	r3, #2
 800ac6e:	e18a      	b.n	800af86 <HAL_SPI_TransmitReceive+0x33c>
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	2201      	movs	r2, #1
 800ac74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ac78:	f7fb fe42 	bl	8006900 <HAL_GetTick>
 800ac7c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ac84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	685b      	ldr	r3, [r3, #4]
 800ac8c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800ac8e:	887b      	ldrh	r3, [r7, #2]
 800ac90:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ac92:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ac96:	2b01      	cmp	r3, #1
 800ac98:	d00f      	beq.n	800acba <HAL_SPI_TransmitReceive+0x70>
 800ac9a:	69fb      	ldr	r3, [r7, #28]
 800ac9c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aca0:	d107      	bne.n	800acb2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	689b      	ldr	r3, [r3, #8]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d103      	bne.n	800acb2 <HAL_SPI_TransmitReceive+0x68>
 800acaa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800acae:	2b04      	cmp	r3, #4
 800acb0:	d003      	beq.n	800acba <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800acb2:	2302      	movs	r3, #2
 800acb4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800acb8:	e15b      	b.n	800af72 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800acba:	68bb      	ldr	r3, [r7, #8]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d005      	beq.n	800accc <HAL_SPI_TransmitReceive+0x82>
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d002      	beq.n	800accc <HAL_SPI_TransmitReceive+0x82>
 800acc6:	887b      	ldrh	r3, [r7, #2]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d103      	bne.n	800acd4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800accc:	2301      	movs	r3, #1
 800acce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800acd2:	e14e      	b.n	800af72 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800acda:	b2db      	uxtb	r3, r3
 800acdc:	2b04      	cmp	r3, #4
 800acde:	d003      	beq.n	800ace8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	2205      	movs	r2, #5
 800ace4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	2200      	movs	r2, #0
 800acec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	687a      	ldr	r2, [r7, #4]
 800acf2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	887a      	ldrh	r2, [r7, #2]
 800acf8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	887a      	ldrh	r2, [r7, #2]
 800acfe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	68ba      	ldr	r2, [r7, #8]
 800ad04:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	887a      	ldrh	r2, [r7, #2]
 800ad0a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	887a      	ldrh	r2, [r7, #2]
 800ad10:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2200      	movs	r2, #0
 800ad16:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad28:	2b40      	cmp	r3, #64	; 0x40
 800ad2a:	d007      	beq.n	800ad3c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	681a      	ldr	r2, [r3, #0]
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ad3a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	68db      	ldr	r3, [r3, #12]
 800ad40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ad44:	d178      	bne.n	800ae38 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	685b      	ldr	r3, [r3, #4]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d002      	beq.n	800ad54 <HAL_SPI_TransmitReceive+0x10a>
 800ad4e:	8b7b      	ldrh	r3, [r7, #26]
 800ad50:	2b01      	cmp	r3, #1
 800ad52:	d166      	bne.n	800ae22 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad58:	881a      	ldrh	r2, [r3, #0]
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad64:	1c9a      	adds	r2, r3, #2
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad6e:	b29b      	uxth	r3, r3
 800ad70:	3b01      	subs	r3, #1
 800ad72:	b29a      	uxth	r2, r3
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ad78:	e053      	b.n	800ae22 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	689b      	ldr	r3, [r3, #8]
 800ad80:	f003 0302 	and.w	r3, r3, #2
 800ad84:	2b02      	cmp	r3, #2
 800ad86:	d11b      	bne.n	800adc0 <HAL_SPI_TransmitReceive+0x176>
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad8c:	b29b      	uxth	r3, r3
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d016      	beq.n	800adc0 <HAL_SPI_TransmitReceive+0x176>
 800ad92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad94:	2b01      	cmp	r3, #1
 800ad96:	d113      	bne.n	800adc0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad9c:	881a      	ldrh	r2, [r3, #0]
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ada8:	1c9a      	adds	r2, r3, #2
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800adb2:	b29b      	uxth	r3, r3
 800adb4:	3b01      	subs	r3, #1
 800adb6:	b29a      	uxth	r2, r3
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800adbc:	2300      	movs	r3, #0
 800adbe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	689b      	ldr	r3, [r3, #8]
 800adc6:	f003 0301 	and.w	r3, r3, #1
 800adca:	2b01      	cmp	r3, #1
 800adcc:	d119      	bne.n	800ae02 <HAL_SPI_TransmitReceive+0x1b8>
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800add2:	b29b      	uxth	r3, r3
 800add4:	2b00      	cmp	r3, #0
 800add6:	d014      	beq.n	800ae02 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	68da      	ldr	r2, [r3, #12]
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ade2:	b292      	uxth	r2, r2
 800ade4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adea:	1c9a      	adds	r2, r3, #2
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800adf4:	b29b      	uxth	r3, r3
 800adf6:	3b01      	subs	r3, #1
 800adf8:	b29a      	uxth	r2, r3
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800adfe:	2301      	movs	r3, #1
 800ae00:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ae02:	f7fb fd7d 	bl	8006900 <HAL_GetTick>
 800ae06:	4602      	mov	r2, r0
 800ae08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae0a:	1ad3      	subs	r3, r2, r3
 800ae0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ae0e:	429a      	cmp	r2, r3
 800ae10:	d807      	bhi.n	800ae22 <HAL_SPI_TransmitReceive+0x1d8>
 800ae12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae18:	d003      	beq.n	800ae22 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800ae1a:	2303      	movs	r3, #3
 800ae1c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800ae20:	e0a7      	b.n	800af72 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae26:	b29b      	uxth	r3, r3
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d1a6      	bne.n	800ad7a <HAL_SPI_TransmitReceive+0x130>
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ae30:	b29b      	uxth	r3, r3
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d1a1      	bne.n	800ad7a <HAL_SPI_TransmitReceive+0x130>
 800ae36:	e07c      	b.n	800af32 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	685b      	ldr	r3, [r3, #4]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d002      	beq.n	800ae46 <HAL_SPI_TransmitReceive+0x1fc>
 800ae40:	8b7b      	ldrh	r3, [r7, #26]
 800ae42:	2b01      	cmp	r3, #1
 800ae44:	d16b      	bne.n	800af1e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	330c      	adds	r3, #12
 800ae50:	7812      	ldrb	r2, [r2, #0]
 800ae52:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae58:	1c5a      	adds	r2, r3, #1
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae62:	b29b      	uxth	r3, r3
 800ae64:	3b01      	subs	r3, #1
 800ae66:	b29a      	uxth	r2, r3
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ae6c:	e057      	b.n	800af1e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	689b      	ldr	r3, [r3, #8]
 800ae74:	f003 0302 	and.w	r3, r3, #2
 800ae78:	2b02      	cmp	r3, #2
 800ae7a:	d11c      	bne.n	800aeb6 <HAL_SPI_TransmitReceive+0x26c>
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae80:	b29b      	uxth	r3, r3
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d017      	beq.n	800aeb6 <HAL_SPI_TransmitReceive+0x26c>
 800ae86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae88:	2b01      	cmp	r3, #1
 800ae8a:	d114      	bne.n	800aeb6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	330c      	adds	r3, #12
 800ae96:	7812      	ldrb	r2, [r2, #0]
 800ae98:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae9e:	1c5a      	adds	r2, r3, #1
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aea8:	b29b      	uxth	r3, r3
 800aeaa:	3b01      	subs	r3, #1
 800aeac:	b29a      	uxth	r2, r3
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	689b      	ldr	r3, [r3, #8]
 800aebc:	f003 0301 	and.w	r3, r3, #1
 800aec0:	2b01      	cmp	r3, #1
 800aec2:	d119      	bne.n	800aef8 <HAL_SPI_TransmitReceive+0x2ae>
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aec8:	b29b      	uxth	r3, r3
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d014      	beq.n	800aef8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	68da      	ldr	r2, [r3, #12]
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aed8:	b2d2      	uxtb	r2, r2
 800aeda:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aee0:	1c5a      	adds	r2, r3, #1
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aeea:	b29b      	uxth	r3, r3
 800aeec:	3b01      	subs	r3, #1
 800aeee:	b29a      	uxth	r2, r3
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800aef4:	2301      	movs	r3, #1
 800aef6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800aef8:	f7fb fd02 	bl	8006900 <HAL_GetTick>
 800aefc:	4602      	mov	r2, r0
 800aefe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af00:	1ad3      	subs	r3, r2, r3
 800af02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800af04:	429a      	cmp	r2, r3
 800af06:	d803      	bhi.n	800af10 <HAL_SPI_TransmitReceive+0x2c6>
 800af08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af0e:	d102      	bne.n	800af16 <HAL_SPI_TransmitReceive+0x2cc>
 800af10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af12:	2b00      	cmp	r3, #0
 800af14:	d103      	bne.n	800af1e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800af16:	2303      	movs	r3, #3
 800af18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800af1c:	e029      	b.n	800af72 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800af22:	b29b      	uxth	r3, r3
 800af24:	2b00      	cmp	r3, #0
 800af26:	d1a2      	bne.n	800ae6e <HAL_SPI_TransmitReceive+0x224>
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af2c:	b29b      	uxth	r3, r3
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d19d      	bne.n	800ae6e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800af32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af34:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800af36:	68f8      	ldr	r0, [r7, #12]
 800af38:	f000 f8f8 	bl	800b12c <SPI_EndRxTxTransaction>
 800af3c:	4603      	mov	r3, r0
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d006      	beq.n	800af50 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800af42:	2301      	movs	r3, #1
 800af44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	2220      	movs	r2, #32
 800af4c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800af4e:	e010      	b.n	800af72 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	689b      	ldr	r3, [r3, #8]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d10b      	bne.n	800af70 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800af58:	2300      	movs	r3, #0
 800af5a:	617b      	str	r3, [r7, #20]
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	68db      	ldr	r3, [r3, #12]
 800af62:	617b      	str	r3, [r7, #20]
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	689b      	ldr	r3, [r3, #8]
 800af6a:	617b      	str	r3, [r7, #20]
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	e000      	b.n	800af72 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800af70:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	2201      	movs	r2, #1
 800af76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	2200      	movs	r2, #0
 800af7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800af82:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800af86:	4618      	mov	r0, r3
 800af88:	3730      	adds	r7, #48	; 0x30
 800af8a:	46bd      	mov	sp, r7
 800af8c:	bd80      	pop	{r7, pc}

0800af8e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800af8e:	b580      	push	{r7, lr}
 800af90:	b084      	sub	sp, #16
 800af92:	af00      	add	r7, sp, #0
 800af94:	60f8      	str	r0, [r7, #12]
 800af96:	60b9      	str	r1, [r7, #8]
 800af98:	603b      	str	r3, [r7, #0]
 800af9a:	4613      	mov	r3, r2
 800af9c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800af9e:	e04c      	b.n	800b03a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afa6:	d048      	beq.n	800b03a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800afa8:	f7fb fcaa 	bl	8006900 <HAL_GetTick>
 800afac:	4602      	mov	r2, r0
 800afae:	69bb      	ldr	r3, [r7, #24]
 800afb0:	1ad3      	subs	r3, r2, r3
 800afb2:	683a      	ldr	r2, [r7, #0]
 800afb4:	429a      	cmp	r2, r3
 800afb6:	d902      	bls.n	800afbe <SPI_WaitFlagStateUntilTimeout+0x30>
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d13d      	bne.n	800b03a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	685a      	ldr	r2, [r3, #4]
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800afcc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	685b      	ldr	r3, [r3, #4]
 800afd2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800afd6:	d111      	bne.n	800affc <SPI_WaitFlagStateUntilTimeout+0x6e>
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	689b      	ldr	r3, [r3, #8]
 800afdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800afe0:	d004      	beq.n	800afec <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	689b      	ldr	r3, [r3, #8]
 800afe6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800afea:	d107      	bne.n	800affc <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	681a      	ldr	r2, [r3, #0]
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800affa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b000:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b004:	d10f      	bne.n	800b026 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	681a      	ldr	r2, [r3, #0]
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b014:	601a      	str	r2, [r3, #0]
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	681a      	ldr	r2, [r3, #0]
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b024:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	2201      	movs	r2, #1
 800b02a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	2200      	movs	r2, #0
 800b032:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800b036:	2303      	movs	r3, #3
 800b038:	e00f      	b.n	800b05a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	689a      	ldr	r2, [r3, #8]
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	4013      	ands	r3, r2
 800b044:	68ba      	ldr	r2, [r7, #8]
 800b046:	429a      	cmp	r2, r3
 800b048:	bf0c      	ite	eq
 800b04a:	2301      	moveq	r3, #1
 800b04c:	2300      	movne	r3, #0
 800b04e:	b2db      	uxtb	r3, r3
 800b050:	461a      	mov	r2, r3
 800b052:	79fb      	ldrb	r3, [r7, #7]
 800b054:	429a      	cmp	r2, r3
 800b056:	d1a3      	bne.n	800afa0 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800b058:	2300      	movs	r3, #0
}
 800b05a:	4618      	mov	r0, r3
 800b05c:	3710      	adds	r7, #16
 800b05e:	46bd      	mov	sp, r7
 800b060:	bd80      	pop	{r7, pc}

0800b062 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b062:	b580      	push	{r7, lr}
 800b064:	b086      	sub	sp, #24
 800b066:	af02      	add	r7, sp, #8
 800b068:	60f8      	str	r0, [r7, #12]
 800b06a:	60b9      	str	r1, [r7, #8]
 800b06c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	685b      	ldr	r3, [r3, #4]
 800b072:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b076:	d111      	bne.n	800b09c <SPI_EndRxTransaction+0x3a>
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	689b      	ldr	r3, [r3, #8]
 800b07c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b080:	d004      	beq.n	800b08c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	689b      	ldr	r3, [r3, #8]
 800b086:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b08a:	d107      	bne.n	800b09c <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	681a      	ldr	r2, [r3, #0]
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b09a:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	685b      	ldr	r3, [r3, #4]
 800b0a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b0a4:	d12a      	bne.n	800b0fc <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	689b      	ldr	r3, [r3, #8]
 800b0aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b0ae:	d012      	beq.n	800b0d6 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	9300      	str	r3, [sp, #0]
 800b0b4:	68bb      	ldr	r3, [r7, #8]
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	2180      	movs	r1, #128	; 0x80
 800b0ba:	68f8      	ldr	r0, [r7, #12]
 800b0bc:	f7ff ff67 	bl	800af8e <SPI_WaitFlagStateUntilTimeout>
 800b0c0:	4603      	mov	r3, r0
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d02d      	beq.n	800b122 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0ca:	f043 0220 	orr.w	r2, r3, #32
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800b0d2:	2303      	movs	r3, #3
 800b0d4:	e026      	b.n	800b124 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	9300      	str	r3, [sp, #0]
 800b0da:	68bb      	ldr	r3, [r7, #8]
 800b0dc:	2200      	movs	r2, #0
 800b0de:	2101      	movs	r1, #1
 800b0e0:	68f8      	ldr	r0, [r7, #12]
 800b0e2:	f7ff ff54 	bl	800af8e <SPI_WaitFlagStateUntilTimeout>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d01a      	beq.n	800b122 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0f0:	f043 0220 	orr.w	r2, r3, #32
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800b0f8:	2303      	movs	r3, #3
 800b0fa:	e013      	b.n	800b124 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	9300      	str	r3, [sp, #0]
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	2200      	movs	r2, #0
 800b104:	2101      	movs	r1, #1
 800b106:	68f8      	ldr	r0, [r7, #12]
 800b108:	f7ff ff41 	bl	800af8e <SPI_WaitFlagStateUntilTimeout>
 800b10c:	4603      	mov	r3, r0
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d007      	beq.n	800b122 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b116:	f043 0220 	orr.w	r2, r3, #32
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b11e:	2303      	movs	r3, #3
 800b120:	e000      	b.n	800b124 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800b122:	2300      	movs	r3, #0
}
 800b124:	4618      	mov	r0, r3
 800b126:	3710      	adds	r7, #16
 800b128:	46bd      	mov	sp, r7
 800b12a:	bd80      	pop	{r7, pc}

0800b12c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b088      	sub	sp, #32
 800b130:	af02      	add	r7, sp, #8
 800b132:	60f8      	str	r0, [r7, #12]
 800b134:	60b9      	str	r1, [r7, #8]
 800b136:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b138:	4b1b      	ldr	r3, [pc, #108]	; (800b1a8 <SPI_EndRxTxTransaction+0x7c>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	4a1b      	ldr	r2, [pc, #108]	; (800b1ac <SPI_EndRxTxTransaction+0x80>)
 800b13e:	fba2 2303 	umull	r2, r3, r2, r3
 800b142:	0d5b      	lsrs	r3, r3, #21
 800b144:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b148:	fb02 f303 	mul.w	r3, r2, r3
 800b14c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	685b      	ldr	r3, [r3, #4]
 800b152:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b156:	d112      	bne.n	800b17e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	9300      	str	r3, [sp, #0]
 800b15c:	68bb      	ldr	r3, [r7, #8]
 800b15e:	2200      	movs	r2, #0
 800b160:	2180      	movs	r1, #128	; 0x80
 800b162:	68f8      	ldr	r0, [r7, #12]
 800b164:	f7ff ff13 	bl	800af8e <SPI_WaitFlagStateUntilTimeout>
 800b168:	4603      	mov	r3, r0
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d016      	beq.n	800b19c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b172:	f043 0220 	orr.w	r2, r3, #32
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b17a:	2303      	movs	r3, #3
 800b17c:	e00f      	b.n	800b19e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d00a      	beq.n	800b19a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800b184:	697b      	ldr	r3, [r7, #20]
 800b186:	3b01      	subs	r3, #1
 800b188:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	689b      	ldr	r3, [r3, #8]
 800b190:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b194:	2b80      	cmp	r3, #128	; 0x80
 800b196:	d0f2      	beq.n	800b17e <SPI_EndRxTxTransaction+0x52>
 800b198:	e000      	b.n	800b19c <SPI_EndRxTxTransaction+0x70>
        break;
 800b19a:	bf00      	nop
  }

  return HAL_OK;
 800b19c:	2300      	movs	r3, #0
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3718      	adds	r7, #24
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}
 800b1a6:	bf00      	nop
 800b1a8:	20000038 	.word	0x20000038
 800b1ac:	165e9f81 	.word	0x165e9f81

0800b1b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b082      	sub	sp, #8
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d101      	bne.n	800b1c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b1be:	2301      	movs	r3, #1
 800b1c0:	e01d      	b.n	800b1fe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b1c8:	b2db      	uxtb	r3, r3
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d106      	bne.n	800b1dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f000 f815 	bl	800b206 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	2202      	movs	r2, #2
 800b1e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681a      	ldr	r2, [r3, #0]
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	3304      	adds	r3, #4
 800b1ec:	4619      	mov	r1, r3
 800b1ee:	4610      	mov	r0, r2
 800b1f0:	f000 f968 	bl	800b4c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	2201      	movs	r2, #1
 800b1f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b1fc:	2300      	movs	r3, #0
}
 800b1fe:	4618      	mov	r0, r3
 800b200:	3708      	adds	r7, #8
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}

0800b206 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800b206:	b480      	push	{r7}
 800b208:	b083      	sub	sp, #12
 800b20a:	af00      	add	r7, sp, #0
 800b20c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800b20e:	bf00      	nop
 800b210:	370c      	adds	r7, #12
 800b212:	46bd      	mov	sp, r7
 800b214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b218:	4770      	bx	lr

0800b21a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b21a:	b480      	push	{r7}
 800b21c:	b085      	sub	sp, #20
 800b21e:	af00      	add	r7, sp, #0
 800b220:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	68da      	ldr	r2, [r3, #12]
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	f042 0201 	orr.w	r2, r2, #1
 800b230:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	689b      	ldr	r3, [r3, #8]
 800b238:	f003 0307 	and.w	r3, r3, #7
 800b23c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	2b06      	cmp	r3, #6
 800b242:	d007      	beq.n	800b254 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	681a      	ldr	r2, [r3, #0]
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f042 0201 	orr.w	r2, r2, #1
 800b252:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b254:	2300      	movs	r3, #0
}
 800b256:	4618      	mov	r0, r3
 800b258:	3714      	adds	r7, #20
 800b25a:	46bd      	mov	sp, r7
 800b25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b260:	4770      	bx	lr

0800b262 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b262:	b580      	push	{r7, lr}
 800b264:	b082      	sub	sp, #8
 800b266:	af00      	add	r7, sp, #0
 800b268:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	691b      	ldr	r3, [r3, #16]
 800b270:	f003 0302 	and.w	r3, r3, #2
 800b274:	2b02      	cmp	r3, #2
 800b276:	d122      	bne.n	800b2be <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	68db      	ldr	r3, [r3, #12]
 800b27e:	f003 0302 	and.w	r3, r3, #2
 800b282:	2b02      	cmp	r3, #2
 800b284:	d11b      	bne.n	800b2be <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	f06f 0202 	mvn.w	r2, #2
 800b28e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2201      	movs	r2, #1
 800b294:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	699b      	ldr	r3, [r3, #24]
 800b29c:	f003 0303 	and.w	r3, r3, #3
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d003      	beq.n	800b2ac <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b2a4:	6878      	ldr	r0, [r7, #4]
 800b2a6:	f000 f8ee 	bl	800b486 <HAL_TIM_IC_CaptureCallback>
 800b2aa:	e005      	b.n	800b2b8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f000 f8e0 	bl	800b472 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b2b2:	6878      	ldr	r0, [r7, #4]
 800b2b4:	f000 f8f1 	bl	800b49a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	691b      	ldr	r3, [r3, #16]
 800b2c4:	f003 0304 	and.w	r3, r3, #4
 800b2c8:	2b04      	cmp	r3, #4
 800b2ca:	d122      	bne.n	800b312 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	68db      	ldr	r3, [r3, #12]
 800b2d2:	f003 0304 	and.w	r3, r3, #4
 800b2d6:	2b04      	cmp	r3, #4
 800b2d8:	d11b      	bne.n	800b312 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	f06f 0204 	mvn.w	r2, #4
 800b2e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2202      	movs	r2, #2
 800b2e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	699b      	ldr	r3, [r3, #24]
 800b2f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d003      	beq.n	800b300 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b2f8:	6878      	ldr	r0, [r7, #4]
 800b2fa:	f000 f8c4 	bl	800b486 <HAL_TIM_IC_CaptureCallback>
 800b2fe:	e005      	b.n	800b30c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b300:	6878      	ldr	r0, [r7, #4]
 800b302:	f000 f8b6 	bl	800b472 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	f000 f8c7 	bl	800b49a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2200      	movs	r2, #0
 800b310:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	691b      	ldr	r3, [r3, #16]
 800b318:	f003 0308 	and.w	r3, r3, #8
 800b31c:	2b08      	cmp	r3, #8
 800b31e:	d122      	bne.n	800b366 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	68db      	ldr	r3, [r3, #12]
 800b326:	f003 0308 	and.w	r3, r3, #8
 800b32a:	2b08      	cmp	r3, #8
 800b32c:	d11b      	bne.n	800b366 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	f06f 0208 	mvn.w	r2, #8
 800b336:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	2204      	movs	r2, #4
 800b33c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	69db      	ldr	r3, [r3, #28]
 800b344:	f003 0303 	and.w	r3, r3, #3
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d003      	beq.n	800b354 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b34c:	6878      	ldr	r0, [r7, #4]
 800b34e:	f000 f89a 	bl	800b486 <HAL_TIM_IC_CaptureCallback>
 800b352:	e005      	b.n	800b360 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f000 f88c 	bl	800b472 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b35a:	6878      	ldr	r0, [r7, #4]
 800b35c:	f000 f89d 	bl	800b49a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2200      	movs	r2, #0
 800b364:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	691b      	ldr	r3, [r3, #16]
 800b36c:	f003 0310 	and.w	r3, r3, #16
 800b370:	2b10      	cmp	r3, #16
 800b372:	d122      	bne.n	800b3ba <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	68db      	ldr	r3, [r3, #12]
 800b37a:	f003 0310 	and.w	r3, r3, #16
 800b37e:	2b10      	cmp	r3, #16
 800b380:	d11b      	bne.n	800b3ba <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	f06f 0210 	mvn.w	r2, #16
 800b38a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2208      	movs	r2, #8
 800b390:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	69db      	ldr	r3, [r3, #28]
 800b398:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d003      	beq.n	800b3a8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b3a0:	6878      	ldr	r0, [r7, #4]
 800b3a2:	f000 f870 	bl	800b486 <HAL_TIM_IC_CaptureCallback>
 800b3a6:	e005      	b.n	800b3b4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b3a8:	6878      	ldr	r0, [r7, #4]
 800b3aa:	f000 f862 	bl	800b472 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b3ae:	6878      	ldr	r0, [r7, #4]
 800b3b0:	f000 f873 	bl	800b49a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	691b      	ldr	r3, [r3, #16]
 800b3c0:	f003 0301 	and.w	r3, r3, #1
 800b3c4:	2b01      	cmp	r3, #1
 800b3c6:	d10e      	bne.n	800b3e6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	68db      	ldr	r3, [r3, #12]
 800b3ce:	f003 0301 	and.w	r3, r3, #1
 800b3d2:	2b01      	cmp	r3, #1
 800b3d4:	d107      	bne.n	800b3e6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	f06f 0201 	mvn.w	r2, #1
 800b3de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b3e0:	6878      	ldr	r0, [r7, #4]
 800b3e2:	f7fa f907 	bl	80055f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	691b      	ldr	r3, [r3, #16]
 800b3ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b3f0:	2b80      	cmp	r3, #128	; 0x80
 800b3f2:	d10e      	bne.n	800b412 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	68db      	ldr	r3, [r3, #12]
 800b3fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b3fe:	2b80      	cmp	r3, #128	; 0x80
 800b400:	d107      	bne.n	800b412 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b40a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f000 f903 	bl	800b618 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	691b      	ldr	r3, [r3, #16]
 800b418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b41c:	2b40      	cmp	r3, #64	; 0x40
 800b41e:	d10e      	bne.n	800b43e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	68db      	ldr	r3, [r3, #12]
 800b426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b42a:	2b40      	cmp	r3, #64	; 0x40
 800b42c:	d107      	bne.n	800b43e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b436:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b438:	6878      	ldr	r0, [r7, #4]
 800b43a:	f000 f838 	bl	800b4ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	691b      	ldr	r3, [r3, #16]
 800b444:	f003 0320 	and.w	r3, r3, #32
 800b448:	2b20      	cmp	r3, #32
 800b44a:	d10e      	bne.n	800b46a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	68db      	ldr	r3, [r3, #12]
 800b452:	f003 0320 	and.w	r3, r3, #32
 800b456:	2b20      	cmp	r3, #32
 800b458:	d107      	bne.n	800b46a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	f06f 0220 	mvn.w	r2, #32
 800b462:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b464:	6878      	ldr	r0, [r7, #4]
 800b466:	f000 f8cd 	bl	800b604 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b46a:	bf00      	nop
 800b46c:	3708      	adds	r7, #8
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}

0800b472 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b472:	b480      	push	{r7}
 800b474:	b083      	sub	sp, #12
 800b476:	af00      	add	r7, sp, #0
 800b478:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b47a:	bf00      	nop
 800b47c:	370c      	adds	r7, #12
 800b47e:	46bd      	mov	sp, r7
 800b480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b484:	4770      	bx	lr

0800b486 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b486:	b480      	push	{r7}
 800b488:	b083      	sub	sp, #12
 800b48a:	af00      	add	r7, sp, #0
 800b48c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b48e:	bf00      	nop
 800b490:	370c      	adds	r7, #12
 800b492:	46bd      	mov	sp, r7
 800b494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b498:	4770      	bx	lr

0800b49a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b49a:	b480      	push	{r7}
 800b49c:	b083      	sub	sp, #12
 800b49e:	af00      	add	r7, sp, #0
 800b4a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b4a2:	bf00      	nop
 800b4a4:	370c      	adds	r7, #12
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ac:	4770      	bx	lr

0800b4ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b4ae:	b480      	push	{r7}
 800b4b0:	b083      	sub	sp, #12
 800b4b2:	af00      	add	r7, sp, #0
 800b4b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b4b6:	bf00      	nop
 800b4b8:	370c      	adds	r7, #12
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c0:	4770      	bx	lr
	...

0800b4c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b4c4:	b480      	push	{r7}
 800b4c6:	b085      	sub	sp, #20
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
 800b4cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	4a40      	ldr	r2, [pc, #256]	; (800b5d8 <TIM_Base_SetConfig+0x114>)
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d013      	beq.n	800b504 <TIM_Base_SetConfig+0x40>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b4e2:	d00f      	beq.n	800b504 <TIM_Base_SetConfig+0x40>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	4a3d      	ldr	r2, [pc, #244]	; (800b5dc <TIM_Base_SetConfig+0x118>)
 800b4e8:	4293      	cmp	r3, r2
 800b4ea:	d00b      	beq.n	800b504 <TIM_Base_SetConfig+0x40>
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	4a3c      	ldr	r2, [pc, #240]	; (800b5e0 <TIM_Base_SetConfig+0x11c>)
 800b4f0:	4293      	cmp	r3, r2
 800b4f2:	d007      	beq.n	800b504 <TIM_Base_SetConfig+0x40>
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	4a3b      	ldr	r2, [pc, #236]	; (800b5e4 <TIM_Base_SetConfig+0x120>)
 800b4f8:	4293      	cmp	r3, r2
 800b4fa:	d003      	beq.n	800b504 <TIM_Base_SetConfig+0x40>
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	4a3a      	ldr	r2, [pc, #232]	; (800b5e8 <TIM_Base_SetConfig+0x124>)
 800b500:	4293      	cmp	r3, r2
 800b502:	d108      	bne.n	800b516 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b50a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	685b      	ldr	r3, [r3, #4]
 800b510:	68fa      	ldr	r2, [r7, #12]
 800b512:	4313      	orrs	r3, r2
 800b514:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	4a2f      	ldr	r2, [pc, #188]	; (800b5d8 <TIM_Base_SetConfig+0x114>)
 800b51a:	4293      	cmp	r3, r2
 800b51c:	d02b      	beq.n	800b576 <TIM_Base_SetConfig+0xb2>
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b524:	d027      	beq.n	800b576 <TIM_Base_SetConfig+0xb2>
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	4a2c      	ldr	r2, [pc, #176]	; (800b5dc <TIM_Base_SetConfig+0x118>)
 800b52a:	4293      	cmp	r3, r2
 800b52c:	d023      	beq.n	800b576 <TIM_Base_SetConfig+0xb2>
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	4a2b      	ldr	r2, [pc, #172]	; (800b5e0 <TIM_Base_SetConfig+0x11c>)
 800b532:	4293      	cmp	r3, r2
 800b534:	d01f      	beq.n	800b576 <TIM_Base_SetConfig+0xb2>
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	4a2a      	ldr	r2, [pc, #168]	; (800b5e4 <TIM_Base_SetConfig+0x120>)
 800b53a:	4293      	cmp	r3, r2
 800b53c:	d01b      	beq.n	800b576 <TIM_Base_SetConfig+0xb2>
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	4a29      	ldr	r2, [pc, #164]	; (800b5e8 <TIM_Base_SetConfig+0x124>)
 800b542:	4293      	cmp	r3, r2
 800b544:	d017      	beq.n	800b576 <TIM_Base_SetConfig+0xb2>
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	4a28      	ldr	r2, [pc, #160]	; (800b5ec <TIM_Base_SetConfig+0x128>)
 800b54a:	4293      	cmp	r3, r2
 800b54c:	d013      	beq.n	800b576 <TIM_Base_SetConfig+0xb2>
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	4a27      	ldr	r2, [pc, #156]	; (800b5f0 <TIM_Base_SetConfig+0x12c>)
 800b552:	4293      	cmp	r3, r2
 800b554:	d00f      	beq.n	800b576 <TIM_Base_SetConfig+0xb2>
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	4a26      	ldr	r2, [pc, #152]	; (800b5f4 <TIM_Base_SetConfig+0x130>)
 800b55a:	4293      	cmp	r3, r2
 800b55c:	d00b      	beq.n	800b576 <TIM_Base_SetConfig+0xb2>
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	4a25      	ldr	r2, [pc, #148]	; (800b5f8 <TIM_Base_SetConfig+0x134>)
 800b562:	4293      	cmp	r3, r2
 800b564:	d007      	beq.n	800b576 <TIM_Base_SetConfig+0xb2>
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	4a24      	ldr	r2, [pc, #144]	; (800b5fc <TIM_Base_SetConfig+0x138>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d003      	beq.n	800b576 <TIM_Base_SetConfig+0xb2>
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	4a23      	ldr	r2, [pc, #140]	; (800b600 <TIM_Base_SetConfig+0x13c>)
 800b572:	4293      	cmp	r3, r2
 800b574:	d108      	bne.n	800b588 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b57c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	68db      	ldr	r3, [r3, #12]
 800b582:	68fa      	ldr	r2, [r7, #12]
 800b584:	4313      	orrs	r3, r2
 800b586:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	695b      	ldr	r3, [r3, #20]
 800b592:	4313      	orrs	r3, r2
 800b594:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	68fa      	ldr	r2, [r7, #12]
 800b59a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b59c:	683b      	ldr	r3, [r7, #0]
 800b59e:	689a      	ldr	r2, [r3, #8]
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	681a      	ldr	r2, [r3, #0]
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	4a0a      	ldr	r2, [pc, #40]	; (800b5d8 <TIM_Base_SetConfig+0x114>)
 800b5b0:	4293      	cmp	r3, r2
 800b5b2:	d003      	beq.n	800b5bc <TIM_Base_SetConfig+0xf8>
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	4a0c      	ldr	r2, [pc, #48]	; (800b5e8 <TIM_Base_SetConfig+0x124>)
 800b5b8:	4293      	cmp	r3, r2
 800b5ba:	d103      	bne.n	800b5c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	691a      	ldr	r2, [r3, #16]
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2201      	movs	r2, #1
 800b5c8:	615a      	str	r2, [r3, #20]
}
 800b5ca:	bf00      	nop
 800b5cc:	3714      	adds	r7, #20
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d4:	4770      	bx	lr
 800b5d6:	bf00      	nop
 800b5d8:	40010000 	.word	0x40010000
 800b5dc:	40000400 	.word	0x40000400
 800b5e0:	40000800 	.word	0x40000800
 800b5e4:	40000c00 	.word	0x40000c00
 800b5e8:	40010400 	.word	0x40010400
 800b5ec:	40014000 	.word	0x40014000
 800b5f0:	40014400 	.word	0x40014400
 800b5f4:	40014800 	.word	0x40014800
 800b5f8:	40001800 	.word	0x40001800
 800b5fc:	40001c00 	.word	0x40001c00
 800b600:	40002000 	.word	0x40002000

0800b604 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b604:	b480      	push	{r7}
 800b606:	b083      	sub	sp, #12
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b60c:	bf00      	nop
 800b60e:	370c      	adds	r7, #12
 800b610:	46bd      	mov	sp, r7
 800b612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b616:	4770      	bx	lr

0800b618 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b618:	b480      	push	{r7}
 800b61a:	b083      	sub	sp, #12
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b620:	bf00      	nop
 800b622:	370c      	adds	r7, #12
 800b624:	46bd      	mov	sp, r7
 800b626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62a:	4770      	bx	lr

0800b62c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b082      	sub	sp, #8
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d101      	bne.n	800b63e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b63a:	2301      	movs	r3, #1
 800b63c:	e03f      	b.n	800b6be <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b644:	b2db      	uxtb	r3, r3
 800b646:	2b00      	cmp	r3, #0
 800b648:	d106      	bne.n	800b658 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	2200      	movs	r2, #0
 800b64e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f7fa fd08 	bl	8006068 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2224      	movs	r2, #36	; 0x24
 800b65c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	68da      	ldr	r2, [r3, #12]
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b66e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b670:	6878      	ldr	r0, [r7, #4]
 800b672:	f000 f90b 	bl	800b88c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	691a      	ldr	r2, [r3, #16]
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b684:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	695a      	ldr	r2, [r3, #20]
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b694:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	68da      	ldr	r2, [r3, #12]
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b6a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	2220      	movs	r2, #32
 800b6b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2220      	movs	r2, #32
 800b6b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800b6bc:	2300      	movs	r3, #0
}
 800b6be:	4618      	mov	r0, r3
 800b6c0:	3708      	adds	r7, #8
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}

0800b6c6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b6c6:	b580      	push	{r7, lr}
 800b6c8:	b088      	sub	sp, #32
 800b6ca:	af02      	add	r7, sp, #8
 800b6cc:	60f8      	str	r0, [r7, #12]
 800b6ce:	60b9      	str	r1, [r7, #8]
 800b6d0:	603b      	str	r3, [r7, #0]
 800b6d2:	4613      	mov	r3, r2
 800b6d4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b6e0:	b2db      	uxtb	r3, r3
 800b6e2:	2b20      	cmp	r3, #32
 800b6e4:	f040 8083 	bne.w	800b7ee <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800b6e8:	68bb      	ldr	r3, [r7, #8]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d002      	beq.n	800b6f4 <HAL_UART_Transmit+0x2e>
 800b6ee:	88fb      	ldrh	r3, [r7, #6]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d101      	bne.n	800b6f8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800b6f4:	2301      	movs	r3, #1
 800b6f6:	e07b      	b.n	800b7f0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b6fe:	2b01      	cmp	r3, #1
 800b700:	d101      	bne.n	800b706 <HAL_UART_Transmit+0x40>
 800b702:	2302      	movs	r3, #2
 800b704:	e074      	b.n	800b7f0 <HAL_UART_Transmit+0x12a>
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	2201      	movs	r2, #1
 800b70a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	2200      	movs	r2, #0
 800b712:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	2221      	movs	r2, #33	; 0x21
 800b718:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800b71c:	f7fb f8f0 	bl	8006900 <HAL_GetTick>
 800b720:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	88fa      	ldrh	r2, [r7, #6]
 800b726:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	88fa      	ldrh	r2, [r7, #6]
 800b72c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	2200      	movs	r2, #0
 800b732:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800b736:	e042      	b.n	800b7be <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b73c:	b29b      	uxth	r3, r3
 800b73e:	3b01      	subs	r3, #1
 800b740:	b29a      	uxth	r2, r3
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	689b      	ldr	r3, [r3, #8]
 800b74a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b74e:	d122      	bne.n	800b796 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b750:	683b      	ldr	r3, [r7, #0]
 800b752:	9300      	str	r3, [sp, #0]
 800b754:	697b      	ldr	r3, [r7, #20]
 800b756:	2200      	movs	r2, #0
 800b758:	2180      	movs	r1, #128	; 0x80
 800b75a:	68f8      	ldr	r0, [r7, #12]
 800b75c:	f000 f84c 	bl	800b7f8 <UART_WaitOnFlagUntilTimeout>
 800b760:	4603      	mov	r3, r0
 800b762:	2b00      	cmp	r3, #0
 800b764:	d001      	beq.n	800b76a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800b766:	2303      	movs	r3, #3
 800b768:	e042      	b.n	800b7f0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800b76a:	68bb      	ldr	r3, [r7, #8]
 800b76c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800b76e:	693b      	ldr	r3, [r7, #16]
 800b770:	881b      	ldrh	r3, [r3, #0]
 800b772:	461a      	mov	r2, r3
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b77c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	691b      	ldr	r3, [r3, #16]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d103      	bne.n	800b78e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	3302      	adds	r3, #2
 800b78a:	60bb      	str	r3, [r7, #8]
 800b78c:	e017      	b.n	800b7be <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	3301      	adds	r3, #1
 800b792:	60bb      	str	r3, [r7, #8]
 800b794:	e013      	b.n	800b7be <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b796:	683b      	ldr	r3, [r7, #0]
 800b798:	9300      	str	r3, [sp, #0]
 800b79a:	697b      	ldr	r3, [r7, #20]
 800b79c:	2200      	movs	r2, #0
 800b79e:	2180      	movs	r1, #128	; 0x80
 800b7a0:	68f8      	ldr	r0, [r7, #12]
 800b7a2:	f000 f829 	bl	800b7f8 <UART_WaitOnFlagUntilTimeout>
 800b7a6:	4603      	mov	r3, r0
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d001      	beq.n	800b7b0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800b7ac:	2303      	movs	r3, #3
 800b7ae:	e01f      	b.n	800b7f0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800b7b0:	68bb      	ldr	r3, [r7, #8]
 800b7b2:	1c5a      	adds	r2, r3, #1
 800b7b4:	60ba      	str	r2, [r7, #8]
 800b7b6:	781a      	ldrb	r2, [r3, #0]
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b7c2:	b29b      	uxth	r3, r3
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d1b7      	bne.n	800b738 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	9300      	str	r3, [sp, #0]
 800b7cc:	697b      	ldr	r3, [r7, #20]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	2140      	movs	r1, #64	; 0x40
 800b7d2:	68f8      	ldr	r0, [r7, #12]
 800b7d4:	f000 f810 	bl	800b7f8 <UART_WaitOnFlagUntilTimeout>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d001      	beq.n	800b7e2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800b7de:	2303      	movs	r3, #3
 800b7e0:	e006      	b.n	800b7f0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	2220      	movs	r2, #32
 800b7e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	e000      	b.n	800b7f0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800b7ee:	2302      	movs	r3, #2
  }
}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	3718      	adds	r7, #24
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bd80      	pop	{r7, pc}

0800b7f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b084      	sub	sp, #16
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	60f8      	str	r0, [r7, #12]
 800b800:	60b9      	str	r1, [r7, #8]
 800b802:	603b      	str	r3, [r7, #0]
 800b804:	4613      	mov	r3, r2
 800b806:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b808:	e02c      	b.n	800b864 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b80a:	69bb      	ldr	r3, [r7, #24]
 800b80c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b810:	d028      	beq.n	800b864 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b812:	69bb      	ldr	r3, [r7, #24]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d007      	beq.n	800b828 <UART_WaitOnFlagUntilTimeout+0x30>
 800b818:	f7fb f872 	bl	8006900 <HAL_GetTick>
 800b81c:	4602      	mov	r2, r0
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	1ad3      	subs	r3, r2, r3
 800b822:	69ba      	ldr	r2, [r7, #24]
 800b824:	429a      	cmp	r2, r3
 800b826:	d21d      	bcs.n	800b864 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	68da      	ldr	r2, [r3, #12]
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b836:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	695a      	ldr	r2, [r3, #20]
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f022 0201 	bic.w	r2, r2, #1
 800b846:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	2220      	movs	r2, #32
 800b84c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	2220      	movs	r2, #32
 800b854:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	2200      	movs	r2, #0
 800b85c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800b860:	2303      	movs	r3, #3
 800b862:	e00f      	b.n	800b884 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	681a      	ldr	r2, [r3, #0]
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	4013      	ands	r3, r2
 800b86e:	68ba      	ldr	r2, [r7, #8]
 800b870:	429a      	cmp	r2, r3
 800b872:	bf0c      	ite	eq
 800b874:	2301      	moveq	r3, #1
 800b876:	2300      	movne	r3, #0
 800b878:	b2db      	uxtb	r3, r3
 800b87a:	461a      	mov	r2, r3
 800b87c:	79fb      	ldrb	r3, [r7, #7]
 800b87e:	429a      	cmp	r2, r3
 800b880:	d0c3      	beq.n	800b80a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b882:	2300      	movs	r3, #0
}
 800b884:	4618      	mov	r0, r3
 800b886:	3710      	adds	r7, #16
 800b888:	46bd      	mov	sp, r7
 800b88a:	bd80      	pop	{r7, pc}

0800b88c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b88c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b890:	b0bd      	sub	sp, #244	; 0xf4
 800b892:	af00      	add	r7, sp, #0
 800b894:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b898:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	691b      	ldr	r3, [r3, #16]
 800b8a0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b8a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8a8:	68d9      	ldr	r1, [r3, #12]
 800b8aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8ae:	681a      	ldr	r2, [r3, #0]
 800b8b0:	ea40 0301 	orr.w	r3, r0, r1
 800b8b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b8b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8ba:	689a      	ldr	r2, [r3, #8]
 800b8bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8c0:	691b      	ldr	r3, [r3, #16]
 800b8c2:	431a      	orrs	r2, r3
 800b8c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8c8:	695b      	ldr	r3, [r3, #20]
 800b8ca:	431a      	orrs	r2, r3
 800b8cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8d0:	69db      	ldr	r3, [r3, #28]
 800b8d2:	4313      	orrs	r3, r2
 800b8d4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800b8d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	68db      	ldr	r3, [r3, #12]
 800b8e0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b8e4:	f021 010c 	bic.w	r1, r1, #12
 800b8e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8ec:	681a      	ldr	r2, [r3, #0]
 800b8ee:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800b8f2:	430b      	orrs	r3, r1
 800b8f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b8f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	695b      	ldr	r3, [r3, #20]
 800b8fe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b906:	6999      	ldr	r1, [r3, #24]
 800b908:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b90c:	681a      	ldr	r2, [r3, #0]
 800b90e:	ea40 0301 	orr.w	r3, r0, r1
 800b912:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b914:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b918:	69db      	ldr	r3, [r3, #28]
 800b91a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b91e:	f040 81a5 	bne.w	800bc6c <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b926:	681a      	ldr	r2, [r3, #0]
 800b928:	4bcd      	ldr	r3, [pc, #820]	; (800bc60 <UART_SetConfig+0x3d4>)
 800b92a:	429a      	cmp	r2, r3
 800b92c:	d006      	beq.n	800b93c <UART_SetConfig+0xb0>
 800b92e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b932:	681a      	ldr	r2, [r3, #0]
 800b934:	4bcb      	ldr	r3, [pc, #812]	; (800bc64 <UART_SetConfig+0x3d8>)
 800b936:	429a      	cmp	r2, r3
 800b938:	f040 80cb 	bne.w	800bad2 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b93c:	f7fe fd0a 	bl	800a354 <HAL_RCC_GetPCLK2Freq>
 800b940:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b944:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b948:	461c      	mov	r4, r3
 800b94a:	f04f 0500 	mov.w	r5, #0
 800b94e:	4622      	mov	r2, r4
 800b950:	462b      	mov	r3, r5
 800b952:	1891      	adds	r1, r2, r2
 800b954:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800b958:	415b      	adcs	r3, r3
 800b95a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b95e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800b962:	1912      	adds	r2, r2, r4
 800b964:	eb45 0303 	adc.w	r3, r5, r3
 800b968:	f04f 0000 	mov.w	r0, #0
 800b96c:	f04f 0100 	mov.w	r1, #0
 800b970:	00d9      	lsls	r1, r3, #3
 800b972:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b976:	00d0      	lsls	r0, r2, #3
 800b978:	4602      	mov	r2, r0
 800b97a:	460b      	mov	r3, r1
 800b97c:	1911      	adds	r1, r2, r4
 800b97e:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800b982:	416b      	adcs	r3, r5
 800b984:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b98c:	685b      	ldr	r3, [r3, #4]
 800b98e:	461a      	mov	r2, r3
 800b990:	f04f 0300 	mov.w	r3, #0
 800b994:	1891      	adds	r1, r2, r2
 800b996:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800b99a:	415b      	adcs	r3, r3
 800b99c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b9a0:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800b9a4:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800b9a8:	f7f5 f96e 	bl	8000c88 <__aeabi_uldivmod>
 800b9ac:	4602      	mov	r2, r0
 800b9ae:	460b      	mov	r3, r1
 800b9b0:	4bad      	ldr	r3, [pc, #692]	; (800bc68 <UART_SetConfig+0x3dc>)
 800b9b2:	fba3 2302 	umull	r2, r3, r3, r2
 800b9b6:	095b      	lsrs	r3, r3, #5
 800b9b8:	011e      	lsls	r6, r3, #4
 800b9ba:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b9be:	461c      	mov	r4, r3
 800b9c0:	f04f 0500 	mov.w	r5, #0
 800b9c4:	4622      	mov	r2, r4
 800b9c6:	462b      	mov	r3, r5
 800b9c8:	1891      	adds	r1, r2, r2
 800b9ca:	67b9      	str	r1, [r7, #120]	; 0x78
 800b9cc:	415b      	adcs	r3, r3
 800b9ce:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b9d0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800b9d4:	1912      	adds	r2, r2, r4
 800b9d6:	eb45 0303 	adc.w	r3, r5, r3
 800b9da:	f04f 0000 	mov.w	r0, #0
 800b9de:	f04f 0100 	mov.w	r1, #0
 800b9e2:	00d9      	lsls	r1, r3, #3
 800b9e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b9e8:	00d0      	lsls	r0, r2, #3
 800b9ea:	4602      	mov	r2, r0
 800b9ec:	460b      	mov	r3, r1
 800b9ee:	1911      	adds	r1, r2, r4
 800b9f0:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800b9f4:	416b      	adcs	r3, r5
 800b9f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b9fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b9fe:	685b      	ldr	r3, [r3, #4]
 800ba00:	461a      	mov	r2, r3
 800ba02:	f04f 0300 	mov.w	r3, #0
 800ba06:	1891      	adds	r1, r2, r2
 800ba08:	6739      	str	r1, [r7, #112]	; 0x70
 800ba0a:	415b      	adcs	r3, r3
 800ba0c:	677b      	str	r3, [r7, #116]	; 0x74
 800ba0e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800ba12:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800ba16:	f7f5 f937 	bl	8000c88 <__aeabi_uldivmod>
 800ba1a:	4602      	mov	r2, r0
 800ba1c:	460b      	mov	r3, r1
 800ba1e:	4b92      	ldr	r3, [pc, #584]	; (800bc68 <UART_SetConfig+0x3dc>)
 800ba20:	fba3 1302 	umull	r1, r3, r3, r2
 800ba24:	095b      	lsrs	r3, r3, #5
 800ba26:	2164      	movs	r1, #100	; 0x64
 800ba28:	fb01 f303 	mul.w	r3, r1, r3
 800ba2c:	1ad3      	subs	r3, r2, r3
 800ba2e:	00db      	lsls	r3, r3, #3
 800ba30:	3332      	adds	r3, #50	; 0x32
 800ba32:	4a8d      	ldr	r2, [pc, #564]	; (800bc68 <UART_SetConfig+0x3dc>)
 800ba34:	fba2 2303 	umull	r2, r3, r2, r3
 800ba38:	095b      	lsrs	r3, r3, #5
 800ba3a:	005b      	lsls	r3, r3, #1
 800ba3c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ba40:	441e      	add	r6, r3
 800ba42:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ba46:	4618      	mov	r0, r3
 800ba48:	f04f 0100 	mov.w	r1, #0
 800ba4c:	4602      	mov	r2, r0
 800ba4e:	460b      	mov	r3, r1
 800ba50:	1894      	adds	r4, r2, r2
 800ba52:	66bc      	str	r4, [r7, #104]	; 0x68
 800ba54:	415b      	adcs	r3, r3
 800ba56:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ba58:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800ba5c:	1812      	adds	r2, r2, r0
 800ba5e:	eb41 0303 	adc.w	r3, r1, r3
 800ba62:	f04f 0400 	mov.w	r4, #0
 800ba66:	f04f 0500 	mov.w	r5, #0
 800ba6a:	00dd      	lsls	r5, r3, #3
 800ba6c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ba70:	00d4      	lsls	r4, r2, #3
 800ba72:	4622      	mov	r2, r4
 800ba74:	462b      	mov	r3, r5
 800ba76:	1814      	adds	r4, r2, r0
 800ba78:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800ba7c:	414b      	adcs	r3, r1
 800ba7e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800ba82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba86:	685b      	ldr	r3, [r3, #4]
 800ba88:	461a      	mov	r2, r3
 800ba8a:	f04f 0300 	mov.w	r3, #0
 800ba8e:	1891      	adds	r1, r2, r2
 800ba90:	6639      	str	r1, [r7, #96]	; 0x60
 800ba92:	415b      	adcs	r3, r3
 800ba94:	667b      	str	r3, [r7, #100]	; 0x64
 800ba96:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800ba9a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800ba9e:	f7f5 f8f3 	bl	8000c88 <__aeabi_uldivmod>
 800baa2:	4602      	mov	r2, r0
 800baa4:	460b      	mov	r3, r1
 800baa6:	4b70      	ldr	r3, [pc, #448]	; (800bc68 <UART_SetConfig+0x3dc>)
 800baa8:	fba3 1302 	umull	r1, r3, r3, r2
 800baac:	095b      	lsrs	r3, r3, #5
 800baae:	2164      	movs	r1, #100	; 0x64
 800bab0:	fb01 f303 	mul.w	r3, r1, r3
 800bab4:	1ad3      	subs	r3, r2, r3
 800bab6:	00db      	lsls	r3, r3, #3
 800bab8:	3332      	adds	r3, #50	; 0x32
 800baba:	4a6b      	ldr	r2, [pc, #428]	; (800bc68 <UART_SetConfig+0x3dc>)
 800babc:	fba2 2303 	umull	r2, r3, r2, r3
 800bac0:	095b      	lsrs	r3, r3, #5
 800bac2:	f003 0207 	and.w	r2, r3, #7
 800bac6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	4432      	add	r2, r6
 800bace:	609a      	str	r2, [r3, #8]
 800bad0:	e26d      	b.n	800bfae <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800bad2:	f7fe fc2b 	bl	800a32c <HAL_RCC_GetPCLK1Freq>
 800bad6:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bada:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bade:	461c      	mov	r4, r3
 800bae0:	f04f 0500 	mov.w	r5, #0
 800bae4:	4622      	mov	r2, r4
 800bae6:	462b      	mov	r3, r5
 800bae8:	1891      	adds	r1, r2, r2
 800baea:	65b9      	str	r1, [r7, #88]	; 0x58
 800baec:	415b      	adcs	r3, r3
 800baee:	65fb      	str	r3, [r7, #92]	; 0x5c
 800baf0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800baf4:	1912      	adds	r2, r2, r4
 800baf6:	eb45 0303 	adc.w	r3, r5, r3
 800bafa:	f04f 0000 	mov.w	r0, #0
 800bafe:	f04f 0100 	mov.w	r1, #0
 800bb02:	00d9      	lsls	r1, r3, #3
 800bb04:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800bb08:	00d0      	lsls	r0, r2, #3
 800bb0a:	4602      	mov	r2, r0
 800bb0c:	460b      	mov	r3, r1
 800bb0e:	1911      	adds	r1, r2, r4
 800bb10:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800bb14:	416b      	adcs	r3, r5
 800bb16:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bb1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb1e:	685b      	ldr	r3, [r3, #4]
 800bb20:	461a      	mov	r2, r3
 800bb22:	f04f 0300 	mov.w	r3, #0
 800bb26:	1891      	adds	r1, r2, r2
 800bb28:	6539      	str	r1, [r7, #80]	; 0x50
 800bb2a:	415b      	adcs	r3, r3
 800bb2c:	657b      	str	r3, [r7, #84]	; 0x54
 800bb2e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800bb32:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800bb36:	f7f5 f8a7 	bl	8000c88 <__aeabi_uldivmod>
 800bb3a:	4602      	mov	r2, r0
 800bb3c:	460b      	mov	r3, r1
 800bb3e:	4b4a      	ldr	r3, [pc, #296]	; (800bc68 <UART_SetConfig+0x3dc>)
 800bb40:	fba3 2302 	umull	r2, r3, r3, r2
 800bb44:	095b      	lsrs	r3, r3, #5
 800bb46:	011e      	lsls	r6, r3, #4
 800bb48:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bb4c:	461c      	mov	r4, r3
 800bb4e:	f04f 0500 	mov.w	r5, #0
 800bb52:	4622      	mov	r2, r4
 800bb54:	462b      	mov	r3, r5
 800bb56:	1891      	adds	r1, r2, r2
 800bb58:	64b9      	str	r1, [r7, #72]	; 0x48
 800bb5a:	415b      	adcs	r3, r3
 800bb5c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bb5e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800bb62:	1912      	adds	r2, r2, r4
 800bb64:	eb45 0303 	adc.w	r3, r5, r3
 800bb68:	f04f 0000 	mov.w	r0, #0
 800bb6c:	f04f 0100 	mov.w	r1, #0
 800bb70:	00d9      	lsls	r1, r3, #3
 800bb72:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800bb76:	00d0      	lsls	r0, r2, #3
 800bb78:	4602      	mov	r2, r0
 800bb7a:	460b      	mov	r3, r1
 800bb7c:	1911      	adds	r1, r2, r4
 800bb7e:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800bb82:	416b      	adcs	r3, r5
 800bb84:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800bb88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb8c:	685b      	ldr	r3, [r3, #4]
 800bb8e:	461a      	mov	r2, r3
 800bb90:	f04f 0300 	mov.w	r3, #0
 800bb94:	1891      	adds	r1, r2, r2
 800bb96:	6439      	str	r1, [r7, #64]	; 0x40
 800bb98:	415b      	adcs	r3, r3
 800bb9a:	647b      	str	r3, [r7, #68]	; 0x44
 800bb9c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800bba0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800bba4:	f7f5 f870 	bl	8000c88 <__aeabi_uldivmod>
 800bba8:	4602      	mov	r2, r0
 800bbaa:	460b      	mov	r3, r1
 800bbac:	4b2e      	ldr	r3, [pc, #184]	; (800bc68 <UART_SetConfig+0x3dc>)
 800bbae:	fba3 1302 	umull	r1, r3, r3, r2
 800bbb2:	095b      	lsrs	r3, r3, #5
 800bbb4:	2164      	movs	r1, #100	; 0x64
 800bbb6:	fb01 f303 	mul.w	r3, r1, r3
 800bbba:	1ad3      	subs	r3, r2, r3
 800bbbc:	00db      	lsls	r3, r3, #3
 800bbbe:	3332      	adds	r3, #50	; 0x32
 800bbc0:	4a29      	ldr	r2, [pc, #164]	; (800bc68 <UART_SetConfig+0x3dc>)
 800bbc2:	fba2 2303 	umull	r2, r3, r2, r3
 800bbc6:	095b      	lsrs	r3, r3, #5
 800bbc8:	005b      	lsls	r3, r3, #1
 800bbca:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800bbce:	441e      	add	r6, r3
 800bbd0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bbd4:	4618      	mov	r0, r3
 800bbd6:	f04f 0100 	mov.w	r1, #0
 800bbda:	4602      	mov	r2, r0
 800bbdc:	460b      	mov	r3, r1
 800bbde:	1894      	adds	r4, r2, r2
 800bbe0:	63bc      	str	r4, [r7, #56]	; 0x38
 800bbe2:	415b      	adcs	r3, r3
 800bbe4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bbe6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800bbea:	1812      	adds	r2, r2, r0
 800bbec:	eb41 0303 	adc.w	r3, r1, r3
 800bbf0:	f04f 0400 	mov.w	r4, #0
 800bbf4:	f04f 0500 	mov.w	r5, #0
 800bbf8:	00dd      	lsls	r5, r3, #3
 800bbfa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800bbfe:	00d4      	lsls	r4, r2, #3
 800bc00:	4622      	mov	r2, r4
 800bc02:	462b      	mov	r3, r5
 800bc04:	1814      	adds	r4, r2, r0
 800bc06:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800bc0a:	414b      	adcs	r3, r1
 800bc0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bc10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bc14:	685b      	ldr	r3, [r3, #4]
 800bc16:	461a      	mov	r2, r3
 800bc18:	f04f 0300 	mov.w	r3, #0
 800bc1c:	1891      	adds	r1, r2, r2
 800bc1e:	6339      	str	r1, [r7, #48]	; 0x30
 800bc20:	415b      	adcs	r3, r3
 800bc22:	637b      	str	r3, [r7, #52]	; 0x34
 800bc24:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800bc28:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800bc2c:	f7f5 f82c 	bl	8000c88 <__aeabi_uldivmod>
 800bc30:	4602      	mov	r2, r0
 800bc32:	460b      	mov	r3, r1
 800bc34:	4b0c      	ldr	r3, [pc, #48]	; (800bc68 <UART_SetConfig+0x3dc>)
 800bc36:	fba3 1302 	umull	r1, r3, r3, r2
 800bc3a:	095b      	lsrs	r3, r3, #5
 800bc3c:	2164      	movs	r1, #100	; 0x64
 800bc3e:	fb01 f303 	mul.w	r3, r1, r3
 800bc42:	1ad3      	subs	r3, r2, r3
 800bc44:	00db      	lsls	r3, r3, #3
 800bc46:	3332      	adds	r3, #50	; 0x32
 800bc48:	4a07      	ldr	r2, [pc, #28]	; (800bc68 <UART_SetConfig+0x3dc>)
 800bc4a:	fba2 2303 	umull	r2, r3, r2, r3
 800bc4e:	095b      	lsrs	r3, r3, #5
 800bc50:	f003 0207 	and.w	r2, r3, #7
 800bc54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	4432      	add	r2, r6
 800bc5c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800bc5e:	e1a6      	b.n	800bfae <UART_SetConfig+0x722>
 800bc60:	40011000 	.word	0x40011000
 800bc64:	40011400 	.word	0x40011400
 800bc68:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bc6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bc70:	681a      	ldr	r2, [r3, #0]
 800bc72:	4bd1      	ldr	r3, [pc, #836]	; (800bfb8 <UART_SetConfig+0x72c>)
 800bc74:	429a      	cmp	r2, r3
 800bc76:	d006      	beq.n	800bc86 <UART_SetConfig+0x3fa>
 800bc78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bc7c:	681a      	ldr	r2, [r3, #0]
 800bc7e:	4bcf      	ldr	r3, [pc, #828]	; (800bfbc <UART_SetConfig+0x730>)
 800bc80:	429a      	cmp	r2, r3
 800bc82:	f040 80ca 	bne.w	800be1a <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 800bc86:	f7fe fb65 	bl	800a354 <HAL_RCC_GetPCLK2Freq>
 800bc8a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bc8e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bc92:	461c      	mov	r4, r3
 800bc94:	f04f 0500 	mov.w	r5, #0
 800bc98:	4622      	mov	r2, r4
 800bc9a:	462b      	mov	r3, r5
 800bc9c:	1891      	adds	r1, r2, r2
 800bc9e:	62b9      	str	r1, [r7, #40]	; 0x28
 800bca0:	415b      	adcs	r3, r3
 800bca2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bca4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800bca8:	1912      	adds	r2, r2, r4
 800bcaa:	eb45 0303 	adc.w	r3, r5, r3
 800bcae:	f04f 0000 	mov.w	r0, #0
 800bcb2:	f04f 0100 	mov.w	r1, #0
 800bcb6:	00d9      	lsls	r1, r3, #3
 800bcb8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800bcbc:	00d0      	lsls	r0, r2, #3
 800bcbe:	4602      	mov	r2, r0
 800bcc0:	460b      	mov	r3, r1
 800bcc2:	eb12 0a04 	adds.w	sl, r2, r4
 800bcc6:	eb43 0b05 	adc.w	fp, r3, r5
 800bcca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bcce:	685b      	ldr	r3, [r3, #4]
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f04f 0100 	mov.w	r1, #0
 800bcd6:	f04f 0200 	mov.w	r2, #0
 800bcda:	f04f 0300 	mov.w	r3, #0
 800bcde:	008b      	lsls	r3, r1, #2
 800bce0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bce4:	0082      	lsls	r2, r0, #2
 800bce6:	4650      	mov	r0, sl
 800bce8:	4659      	mov	r1, fp
 800bcea:	f7f4 ffcd 	bl	8000c88 <__aeabi_uldivmod>
 800bcee:	4602      	mov	r2, r0
 800bcf0:	460b      	mov	r3, r1
 800bcf2:	4bb3      	ldr	r3, [pc, #716]	; (800bfc0 <UART_SetConfig+0x734>)
 800bcf4:	fba3 2302 	umull	r2, r3, r3, r2
 800bcf8:	095b      	lsrs	r3, r3, #5
 800bcfa:	011e      	lsls	r6, r3, #4
 800bcfc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bd00:	4618      	mov	r0, r3
 800bd02:	f04f 0100 	mov.w	r1, #0
 800bd06:	4602      	mov	r2, r0
 800bd08:	460b      	mov	r3, r1
 800bd0a:	1894      	adds	r4, r2, r2
 800bd0c:	623c      	str	r4, [r7, #32]
 800bd0e:	415b      	adcs	r3, r3
 800bd10:	627b      	str	r3, [r7, #36]	; 0x24
 800bd12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bd16:	1812      	adds	r2, r2, r0
 800bd18:	eb41 0303 	adc.w	r3, r1, r3
 800bd1c:	f04f 0400 	mov.w	r4, #0
 800bd20:	f04f 0500 	mov.w	r5, #0
 800bd24:	00dd      	lsls	r5, r3, #3
 800bd26:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800bd2a:	00d4      	lsls	r4, r2, #3
 800bd2c:	4622      	mov	r2, r4
 800bd2e:	462b      	mov	r3, r5
 800bd30:	1814      	adds	r4, r2, r0
 800bd32:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800bd36:	414b      	adcs	r3, r1
 800bd38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bd3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd40:	685b      	ldr	r3, [r3, #4]
 800bd42:	4618      	mov	r0, r3
 800bd44:	f04f 0100 	mov.w	r1, #0
 800bd48:	f04f 0200 	mov.w	r2, #0
 800bd4c:	f04f 0300 	mov.w	r3, #0
 800bd50:	008b      	lsls	r3, r1, #2
 800bd52:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bd56:	0082      	lsls	r2, r0, #2
 800bd58:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800bd5c:	f7f4 ff94 	bl	8000c88 <__aeabi_uldivmod>
 800bd60:	4602      	mov	r2, r0
 800bd62:	460b      	mov	r3, r1
 800bd64:	4b96      	ldr	r3, [pc, #600]	; (800bfc0 <UART_SetConfig+0x734>)
 800bd66:	fba3 1302 	umull	r1, r3, r3, r2
 800bd6a:	095b      	lsrs	r3, r3, #5
 800bd6c:	2164      	movs	r1, #100	; 0x64
 800bd6e:	fb01 f303 	mul.w	r3, r1, r3
 800bd72:	1ad3      	subs	r3, r2, r3
 800bd74:	011b      	lsls	r3, r3, #4
 800bd76:	3332      	adds	r3, #50	; 0x32
 800bd78:	4a91      	ldr	r2, [pc, #580]	; (800bfc0 <UART_SetConfig+0x734>)
 800bd7a:	fba2 2303 	umull	r2, r3, r2, r3
 800bd7e:	095b      	lsrs	r3, r3, #5
 800bd80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bd84:	441e      	add	r6, r3
 800bd86:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	f04f 0100 	mov.w	r1, #0
 800bd90:	4602      	mov	r2, r0
 800bd92:	460b      	mov	r3, r1
 800bd94:	1894      	adds	r4, r2, r2
 800bd96:	61bc      	str	r4, [r7, #24]
 800bd98:	415b      	adcs	r3, r3
 800bd9a:	61fb      	str	r3, [r7, #28]
 800bd9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bda0:	1812      	adds	r2, r2, r0
 800bda2:	eb41 0303 	adc.w	r3, r1, r3
 800bda6:	f04f 0400 	mov.w	r4, #0
 800bdaa:	f04f 0500 	mov.w	r5, #0
 800bdae:	00dd      	lsls	r5, r3, #3
 800bdb0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800bdb4:	00d4      	lsls	r4, r2, #3
 800bdb6:	4622      	mov	r2, r4
 800bdb8:	462b      	mov	r3, r5
 800bdba:	1814      	adds	r4, r2, r0
 800bdbc:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800bdc0:	414b      	adcs	r3, r1
 800bdc2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800bdc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bdca:	685b      	ldr	r3, [r3, #4]
 800bdcc:	4618      	mov	r0, r3
 800bdce:	f04f 0100 	mov.w	r1, #0
 800bdd2:	f04f 0200 	mov.w	r2, #0
 800bdd6:	f04f 0300 	mov.w	r3, #0
 800bdda:	008b      	lsls	r3, r1, #2
 800bddc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bde0:	0082      	lsls	r2, r0, #2
 800bde2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800bde6:	f7f4 ff4f 	bl	8000c88 <__aeabi_uldivmod>
 800bdea:	4602      	mov	r2, r0
 800bdec:	460b      	mov	r3, r1
 800bdee:	4b74      	ldr	r3, [pc, #464]	; (800bfc0 <UART_SetConfig+0x734>)
 800bdf0:	fba3 1302 	umull	r1, r3, r3, r2
 800bdf4:	095b      	lsrs	r3, r3, #5
 800bdf6:	2164      	movs	r1, #100	; 0x64
 800bdf8:	fb01 f303 	mul.w	r3, r1, r3
 800bdfc:	1ad3      	subs	r3, r2, r3
 800bdfe:	011b      	lsls	r3, r3, #4
 800be00:	3332      	adds	r3, #50	; 0x32
 800be02:	4a6f      	ldr	r2, [pc, #444]	; (800bfc0 <UART_SetConfig+0x734>)
 800be04:	fba2 2303 	umull	r2, r3, r2, r3
 800be08:	095b      	lsrs	r3, r3, #5
 800be0a:	f003 020f 	and.w	r2, r3, #15
 800be0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	4432      	add	r2, r6
 800be16:	609a      	str	r2, [r3, #8]
 800be18:	e0c9      	b.n	800bfae <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800be1a:	f7fe fa87 	bl	800a32c <HAL_RCC_GetPCLK1Freq>
 800be1e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800be22:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800be26:	461c      	mov	r4, r3
 800be28:	f04f 0500 	mov.w	r5, #0
 800be2c:	4622      	mov	r2, r4
 800be2e:	462b      	mov	r3, r5
 800be30:	1891      	adds	r1, r2, r2
 800be32:	6139      	str	r1, [r7, #16]
 800be34:	415b      	adcs	r3, r3
 800be36:	617b      	str	r3, [r7, #20]
 800be38:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800be3c:	1912      	adds	r2, r2, r4
 800be3e:	eb45 0303 	adc.w	r3, r5, r3
 800be42:	f04f 0000 	mov.w	r0, #0
 800be46:	f04f 0100 	mov.w	r1, #0
 800be4a:	00d9      	lsls	r1, r3, #3
 800be4c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800be50:	00d0      	lsls	r0, r2, #3
 800be52:	4602      	mov	r2, r0
 800be54:	460b      	mov	r3, r1
 800be56:	eb12 0804 	adds.w	r8, r2, r4
 800be5a:	eb43 0905 	adc.w	r9, r3, r5
 800be5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800be62:	685b      	ldr	r3, [r3, #4]
 800be64:	4618      	mov	r0, r3
 800be66:	f04f 0100 	mov.w	r1, #0
 800be6a:	f04f 0200 	mov.w	r2, #0
 800be6e:	f04f 0300 	mov.w	r3, #0
 800be72:	008b      	lsls	r3, r1, #2
 800be74:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800be78:	0082      	lsls	r2, r0, #2
 800be7a:	4640      	mov	r0, r8
 800be7c:	4649      	mov	r1, r9
 800be7e:	f7f4 ff03 	bl	8000c88 <__aeabi_uldivmod>
 800be82:	4602      	mov	r2, r0
 800be84:	460b      	mov	r3, r1
 800be86:	4b4e      	ldr	r3, [pc, #312]	; (800bfc0 <UART_SetConfig+0x734>)
 800be88:	fba3 2302 	umull	r2, r3, r3, r2
 800be8c:	095b      	lsrs	r3, r3, #5
 800be8e:	011e      	lsls	r6, r3, #4
 800be90:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800be94:	4618      	mov	r0, r3
 800be96:	f04f 0100 	mov.w	r1, #0
 800be9a:	4602      	mov	r2, r0
 800be9c:	460b      	mov	r3, r1
 800be9e:	1894      	adds	r4, r2, r2
 800bea0:	60bc      	str	r4, [r7, #8]
 800bea2:	415b      	adcs	r3, r3
 800bea4:	60fb      	str	r3, [r7, #12]
 800bea6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800beaa:	1812      	adds	r2, r2, r0
 800beac:	eb41 0303 	adc.w	r3, r1, r3
 800beb0:	f04f 0400 	mov.w	r4, #0
 800beb4:	f04f 0500 	mov.w	r5, #0
 800beb8:	00dd      	lsls	r5, r3, #3
 800beba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800bebe:	00d4      	lsls	r4, r2, #3
 800bec0:	4622      	mov	r2, r4
 800bec2:	462b      	mov	r3, r5
 800bec4:	1814      	adds	r4, r2, r0
 800bec6:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800beca:	414b      	adcs	r3, r1
 800becc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800bed0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bed4:	685b      	ldr	r3, [r3, #4]
 800bed6:	4618      	mov	r0, r3
 800bed8:	f04f 0100 	mov.w	r1, #0
 800bedc:	f04f 0200 	mov.w	r2, #0
 800bee0:	f04f 0300 	mov.w	r3, #0
 800bee4:	008b      	lsls	r3, r1, #2
 800bee6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800beea:	0082      	lsls	r2, r0, #2
 800beec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800bef0:	f7f4 feca 	bl	8000c88 <__aeabi_uldivmod>
 800bef4:	4602      	mov	r2, r0
 800bef6:	460b      	mov	r3, r1
 800bef8:	4b31      	ldr	r3, [pc, #196]	; (800bfc0 <UART_SetConfig+0x734>)
 800befa:	fba3 1302 	umull	r1, r3, r3, r2
 800befe:	095b      	lsrs	r3, r3, #5
 800bf00:	2164      	movs	r1, #100	; 0x64
 800bf02:	fb01 f303 	mul.w	r3, r1, r3
 800bf06:	1ad3      	subs	r3, r2, r3
 800bf08:	011b      	lsls	r3, r3, #4
 800bf0a:	3332      	adds	r3, #50	; 0x32
 800bf0c:	4a2c      	ldr	r2, [pc, #176]	; (800bfc0 <UART_SetConfig+0x734>)
 800bf0e:	fba2 2303 	umull	r2, r3, r2, r3
 800bf12:	095b      	lsrs	r3, r3, #5
 800bf14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bf18:	441e      	add	r6, r3
 800bf1a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bf1e:	4618      	mov	r0, r3
 800bf20:	f04f 0100 	mov.w	r1, #0
 800bf24:	4602      	mov	r2, r0
 800bf26:	460b      	mov	r3, r1
 800bf28:	1894      	adds	r4, r2, r2
 800bf2a:	603c      	str	r4, [r7, #0]
 800bf2c:	415b      	adcs	r3, r3
 800bf2e:	607b      	str	r3, [r7, #4]
 800bf30:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf34:	1812      	adds	r2, r2, r0
 800bf36:	eb41 0303 	adc.w	r3, r1, r3
 800bf3a:	f04f 0400 	mov.w	r4, #0
 800bf3e:	f04f 0500 	mov.w	r5, #0
 800bf42:	00dd      	lsls	r5, r3, #3
 800bf44:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800bf48:	00d4      	lsls	r4, r2, #3
 800bf4a:	4622      	mov	r2, r4
 800bf4c:	462b      	mov	r3, r5
 800bf4e:	1814      	adds	r4, r2, r0
 800bf50:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800bf54:	414b      	adcs	r3, r1
 800bf56:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800bf5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf5e:	685b      	ldr	r3, [r3, #4]
 800bf60:	4618      	mov	r0, r3
 800bf62:	f04f 0100 	mov.w	r1, #0
 800bf66:	f04f 0200 	mov.w	r2, #0
 800bf6a:	f04f 0300 	mov.w	r3, #0
 800bf6e:	008b      	lsls	r3, r1, #2
 800bf70:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bf74:	0082      	lsls	r2, r0, #2
 800bf76:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800bf7a:	f7f4 fe85 	bl	8000c88 <__aeabi_uldivmod>
 800bf7e:	4602      	mov	r2, r0
 800bf80:	460b      	mov	r3, r1
 800bf82:	4b0f      	ldr	r3, [pc, #60]	; (800bfc0 <UART_SetConfig+0x734>)
 800bf84:	fba3 1302 	umull	r1, r3, r3, r2
 800bf88:	095b      	lsrs	r3, r3, #5
 800bf8a:	2164      	movs	r1, #100	; 0x64
 800bf8c:	fb01 f303 	mul.w	r3, r1, r3
 800bf90:	1ad3      	subs	r3, r2, r3
 800bf92:	011b      	lsls	r3, r3, #4
 800bf94:	3332      	adds	r3, #50	; 0x32
 800bf96:	4a0a      	ldr	r2, [pc, #40]	; (800bfc0 <UART_SetConfig+0x734>)
 800bf98:	fba2 2303 	umull	r2, r3, r2, r3
 800bf9c:	095b      	lsrs	r3, r3, #5
 800bf9e:	f003 020f 	and.w	r2, r3, #15
 800bfa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	4432      	add	r2, r6
 800bfaa:	609a      	str	r2, [r3, #8]
}
 800bfac:	e7ff      	b.n	800bfae <UART_SetConfig+0x722>
 800bfae:	bf00      	nop
 800bfb0:	37f4      	adds	r7, #244	; 0xf4
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfb8:	40011000 	.word	0x40011000
 800bfbc:	40011400 	.word	0x40011400
 800bfc0:	51eb851f 	.word	0x51eb851f

0800bfc4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b08a      	sub	sp, #40	; 0x28
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bfcc:	2300      	movs	r3, #0
 800bfce:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bfd0:	f001 f8f2 	bl	800d1b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bfd4:	4b58      	ldr	r3, [pc, #352]	; (800c138 <pvPortMalloc+0x174>)
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d101      	bne.n	800bfe0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bfdc:	f000 f910 	bl	800c200 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bfe0:	4b56      	ldr	r3, [pc, #344]	; (800c13c <pvPortMalloc+0x178>)
 800bfe2:	681a      	ldr	r2, [r3, #0]
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	4013      	ands	r3, r2
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	f040 808e 	bne.w	800c10a <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d01d      	beq.n	800c030 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800bff4:	2208      	movs	r2, #8
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	4413      	add	r3, r2
 800bffa:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	f003 0307 	and.w	r3, r3, #7
 800c002:	2b00      	cmp	r3, #0
 800c004:	d014      	beq.n	800c030 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	f023 0307 	bic.w	r3, r3, #7
 800c00c:	3308      	adds	r3, #8
 800c00e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	f003 0307 	and.w	r3, r3, #7
 800c016:	2b00      	cmp	r3, #0
 800c018:	d00a      	beq.n	800c030 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c01a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c01e:	f383 8811 	msr	BASEPRI, r3
 800c022:	f3bf 8f6f 	isb	sy
 800c026:	f3bf 8f4f 	dsb	sy
 800c02a:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c02c:	bf00      	nop
 800c02e:	e7fe      	b.n	800c02e <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	2b00      	cmp	r3, #0
 800c034:	d069      	beq.n	800c10a <pvPortMalloc+0x146>
 800c036:	4b42      	ldr	r3, [pc, #264]	; (800c140 <pvPortMalloc+0x17c>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	687a      	ldr	r2, [r7, #4]
 800c03c:	429a      	cmp	r2, r3
 800c03e:	d864      	bhi.n	800c10a <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c040:	4b40      	ldr	r3, [pc, #256]	; (800c144 <pvPortMalloc+0x180>)
 800c042:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c044:	4b3f      	ldr	r3, [pc, #252]	; (800c144 <pvPortMalloc+0x180>)
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c04a:	e004      	b.n	800c056 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c04c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c04e:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c058:	685b      	ldr	r3, [r3, #4]
 800c05a:	687a      	ldr	r2, [r7, #4]
 800c05c:	429a      	cmp	r2, r3
 800c05e:	d903      	bls.n	800c068 <pvPortMalloc+0xa4>
 800c060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d1f1      	bne.n	800c04c <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c068:	4b33      	ldr	r3, [pc, #204]	; (800c138 <pvPortMalloc+0x174>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c06e:	429a      	cmp	r2, r3
 800c070:	d04b      	beq.n	800c10a <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c072:	6a3b      	ldr	r3, [r7, #32]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	2208      	movs	r2, #8
 800c078:	4413      	add	r3, r2
 800c07a:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c07c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c07e:	681a      	ldr	r2, [r3, #0]
 800c080:	6a3b      	ldr	r3, [r7, #32]
 800c082:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c086:	685a      	ldr	r2, [r3, #4]
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	1ad2      	subs	r2, r2, r3
 800c08c:	2308      	movs	r3, #8
 800c08e:	005b      	lsls	r3, r3, #1
 800c090:	429a      	cmp	r2, r3
 800c092:	d91f      	bls.n	800c0d4 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c094:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	4413      	add	r3, r2
 800c09a:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c09c:	69bb      	ldr	r3, [r7, #24]
 800c09e:	f003 0307 	and.w	r3, r3, #7
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d00a      	beq.n	800c0bc <pvPortMalloc+0xf8>
	__asm volatile
 800c0a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0aa:	f383 8811 	msr	BASEPRI, r3
 800c0ae:	f3bf 8f6f 	isb	sy
 800c0b2:	f3bf 8f4f 	dsb	sy
 800c0b6:	613b      	str	r3, [r7, #16]
}
 800c0b8:	bf00      	nop
 800c0ba:	e7fe      	b.n	800c0ba <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c0bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0be:	685a      	ldr	r2, [r3, #4]
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	1ad2      	subs	r2, r2, r3
 800c0c4:	69bb      	ldr	r3, [r7, #24]
 800c0c6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c0c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0ca:	687a      	ldr	r2, [r7, #4]
 800c0cc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c0ce:	69b8      	ldr	r0, [r7, #24]
 800c0d0:	f000 f8f8 	bl	800c2c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c0d4:	4b1a      	ldr	r3, [pc, #104]	; (800c140 <pvPortMalloc+0x17c>)
 800c0d6:	681a      	ldr	r2, [r3, #0]
 800c0d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0da:	685b      	ldr	r3, [r3, #4]
 800c0dc:	1ad3      	subs	r3, r2, r3
 800c0de:	4a18      	ldr	r2, [pc, #96]	; (800c140 <pvPortMalloc+0x17c>)
 800c0e0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c0e2:	4b17      	ldr	r3, [pc, #92]	; (800c140 <pvPortMalloc+0x17c>)
 800c0e4:	681a      	ldr	r2, [r3, #0]
 800c0e6:	4b18      	ldr	r3, [pc, #96]	; (800c148 <pvPortMalloc+0x184>)
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	429a      	cmp	r2, r3
 800c0ec:	d203      	bcs.n	800c0f6 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c0ee:	4b14      	ldr	r3, [pc, #80]	; (800c140 <pvPortMalloc+0x17c>)
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	4a15      	ldr	r2, [pc, #84]	; (800c148 <pvPortMalloc+0x184>)
 800c0f4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c0f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0f8:	685a      	ldr	r2, [r3, #4]
 800c0fa:	4b10      	ldr	r3, [pc, #64]	; (800c13c <pvPortMalloc+0x178>)
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	431a      	orrs	r2, r3
 800c100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c102:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c106:	2200      	movs	r2, #0
 800c108:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c10a:	f001 f863 	bl	800d1d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c10e:	69fb      	ldr	r3, [r7, #28]
 800c110:	f003 0307 	and.w	r3, r3, #7
 800c114:	2b00      	cmp	r3, #0
 800c116:	d00a      	beq.n	800c12e <pvPortMalloc+0x16a>
	__asm volatile
 800c118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c11c:	f383 8811 	msr	BASEPRI, r3
 800c120:	f3bf 8f6f 	isb	sy
 800c124:	f3bf 8f4f 	dsb	sy
 800c128:	60fb      	str	r3, [r7, #12]
}
 800c12a:	bf00      	nop
 800c12c:	e7fe      	b.n	800c12c <pvPortMalloc+0x168>
	return pvReturn;
 800c12e:	69fb      	ldr	r3, [r7, #28]
}
 800c130:	4618      	mov	r0, r3
 800c132:	3728      	adds	r7, #40	; 0x28
 800c134:	46bd      	mov	sp, r7
 800c136:	bd80      	pop	{r7, pc}
 800c138:	20013f50 	.word	0x20013f50
 800c13c:	20013f5c 	.word	0x20013f5c
 800c140:	20013f54 	.word	0x20013f54
 800c144:	20013f48 	.word	0x20013f48
 800c148:	20013f58 	.word	0x20013f58

0800c14c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b086      	sub	sp, #24
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d048      	beq.n	800c1f0 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c15e:	2308      	movs	r3, #8
 800c160:	425b      	negs	r3, r3
 800c162:	697a      	ldr	r2, [r7, #20]
 800c164:	4413      	add	r3, r2
 800c166:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c168:	697b      	ldr	r3, [r7, #20]
 800c16a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c16c:	693b      	ldr	r3, [r7, #16]
 800c16e:	685a      	ldr	r2, [r3, #4]
 800c170:	4b21      	ldr	r3, [pc, #132]	; (800c1f8 <vPortFree+0xac>)
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	4013      	ands	r3, r2
 800c176:	2b00      	cmp	r3, #0
 800c178:	d10a      	bne.n	800c190 <vPortFree+0x44>
	__asm volatile
 800c17a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c17e:	f383 8811 	msr	BASEPRI, r3
 800c182:	f3bf 8f6f 	isb	sy
 800c186:	f3bf 8f4f 	dsb	sy
 800c18a:	60fb      	str	r3, [r7, #12]
}
 800c18c:	bf00      	nop
 800c18e:	e7fe      	b.n	800c18e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c190:	693b      	ldr	r3, [r7, #16]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d00a      	beq.n	800c1ae <vPortFree+0x62>
	__asm volatile
 800c198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c19c:	f383 8811 	msr	BASEPRI, r3
 800c1a0:	f3bf 8f6f 	isb	sy
 800c1a4:	f3bf 8f4f 	dsb	sy
 800c1a8:	60bb      	str	r3, [r7, #8]
}
 800c1aa:	bf00      	nop
 800c1ac:	e7fe      	b.n	800c1ac <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c1ae:	693b      	ldr	r3, [r7, #16]
 800c1b0:	685a      	ldr	r2, [r3, #4]
 800c1b2:	4b11      	ldr	r3, [pc, #68]	; (800c1f8 <vPortFree+0xac>)
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	4013      	ands	r3, r2
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d019      	beq.n	800c1f0 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c1bc:	693b      	ldr	r3, [r7, #16]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d115      	bne.n	800c1f0 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c1c4:	693b      	ldr	r3, [r7, #16]
 800c1c6:	685a      	ldr	r2, [r3, #4]
 800c1c8:	4b0b      	ldr	r3, [pc, #44]	; (800c1f8 <vPortFree+0xac>)
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	43db      	mvns	r3, r3
 800c1ce:	401a      	ands	r2, r3
 800c1d0:	693b      	ldr	r3, [r7, #16]
 800c1d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c1d4:	f000 fff0 	bl	800d1b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c1d8:	693b      	ldr	r3, [r7, #16]
 800c1da:	685a      	ldr	r2, [r3, #4]
 800c1dc:	4b07      	ldr	r3, [pc, #28]	; (800c1fc <vPortFree+0xb0>)
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	4413      	add	r3, r2
 800c1e2:	4a06      	ldr	r2, [pc, #24]	; (800c1fc <vPortFree+0xb0>)
 800c1e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c1e6:	6938      	ldr	r0, [r7, #16]
 800c1e8:	f000 f86c 	bl	800c2c4 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c1ec:	f000 fff2 	bl	800d1d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c1f0:	bf00      	nop
 800c1f2:	3718      	adds	r7, #24
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	bd80      	pop	{r7, pc}
 800c1f8:	20013f5c 	.word	0x20013f5c
 800c1fc:	20013f54 	.word	0x20013f54

0800c200 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c200:	b480      	push	{r7}
 800c202:	b085      	sub	sp, #20
 800c204:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c206:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800c20a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c20c:	4b27      	ldr	r3, [pc, #156]	; (800c2ac <prvHeapInit+0xac>)
 800c20e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	f003 0307 	and.w	r3, r3, #7
 800c216:	2b00      	cmp	r3, #0
 800c218:	d00c      	beq.n	800c234 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	3307      	adds	r3, #7
 800c21e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	f023 0307 	bic.w	r3, r3, #7
 800c226:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c228:	68ba      	ldr	r2, [r7, #8]
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	1ad3      	subs	r3, r2, r3
 800c22e:	4a1f      	ldr	r2, [pc, #124]	; (800c2ac <prvHeapInit+0xac>)
 800c230:	4413      	add	r3, r2
 800c232:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c238:	4a1d      	ldr	r2, [pc, #116]	; (800c2b0 <prvHeapInit+0xb0>)
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c23e:	4b1c      	ldr	r3, [pc, #112]	; (800c2b0 <prvHeapInit+0xb0>)
 800c240:	2200      	movs	r2, #0
 800c242:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	68ba      	ldr	r2, [r7, #8]
 800c248:	4413      	add	r3, r2
 800c24a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c24c:	2208      	movs	r2, #8
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	1a9b      	subs	r3, r3, r2
 800c252:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	f023 0307 	bic.w	r3, r3, #7
 800c25a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	4a15      	ldr	r2, [pc, #84]	; (800c2b4 <prvHeapInit+0xb4>)
 800c260:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c262:	4b14      	ldr	r3, [pc, #80]	; (800c2b4 <prvHeapInit+0xb4>)
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	2200      	movs	r2, #0
 800c268:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c26a:	4b12      	ldr	r3, [pc, #72]	; (800c2b4 <prvHeapInit+0xb4>)
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	2200      	movs	r2, #0
 800c270:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c276:	683b      	ldr	r3, [r7, #0]
 800c278:	68fa      	ldr	r2, [r7, #12]
 800c27a:	1ad2      	subs	r2, r2, r3
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c280:	4b0c      	ldr	r3, [pc, #48]	; (800c2b4 <prvHeapInit+0xb4>)
 800c282:	681a      	ldr	r2, [r3, #0]
 800c284:	683b      	ldr	r3, [r7, #0]
 800c286:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	685b      	ldr	r3, [r3, #4]
 800c28c:	4a0a      	ldr	r2, [pc, #40]	; (800c2b8 <prvHeapInit+0xb8>)
 800c28e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c290:	683b      	ldr	r3, [r7, #0]
 800c292:	685b      	ldr	r3, [r3, #4]
 800c294:	4a09      	ldr	r2, [pc, #36]	; (800c2bc <prvHeapInit+0xbc>)
 800c296:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c298:	4b09      	ldr	r3, [pc, #36]	; (800c2c0 <prvHeapInit+0xc0>)
 800c29a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c29e:	601a      	str	r2, [r3, #0]
}
 800c2a0:	bf00      	nop
 800c2a2:	3714      	adds	r7, #20
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2aa:	4770      	bx	lr
 800c2ac:	20001348 	.word	0x20001348
 800c2b0:	20013f48 	.word	0x20013f48
 800c2b4:	20013f50 	.word	0x20013f50
 800c2b8:	20013f58 	.word	0x20013f58
 800c2bc:	20013f54 	.word	0x20013f54
 800c2c0:	20013f5c 	.word	0x20013f5c

0800c2c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c2c4:	b480      	push	{r7}
 800c2c6:	b085      	sub	sp, #20
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c2cc:	4b28      	ldr	r3, [pc, #160]	; (800c370 <prvInsertBlockIntoFreeList+0xac>)
 800c2ce:	60fb      	str	r3, [r7, #12]
 800c2d0:	e002      	b.n	800c2d8 <prvInsertBlockIntoFreeList+0x14>
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	60fb      	str	r3, [r7, #12]
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	687a      	ldr	r2, [r7, #4]
 800c2de:	429a      	cmp	r2, r3
 800c2e0:	d8f7      	bhi.n	800c2d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	685b      	ldr	r3, [r3, #4]
 800c2ea:	68ba      	ldr	r2, [r7, #8]
 800c2ec:	4413      	add	r3, r2
 800c2ee:	687a      	ldr	r2, [r7, #4]
 800c2f0:	429a      	cmp	r2, r3
 800c2f2:	d108      	bne.n	800c306 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	685a      	ldr	r2, [r3, #4]
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	685b      	ldr	r3, [r3, #4]
 800c2fc:	441a      	add	r2, r3
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	685b      	ldr	r3, [r3, #4]
 800c30e:	68ba      	ldr	r2, [r7, #8]
 800c310:	441a      	add	r2, r3
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	429a      	cmp	r2, r3
 800c318:	d118      	bne.n	800c34c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	681a      	ldr	r2, [r3, #0]
 800c31e:	4b15      	ldr	r3, [pc, #84]	; (800c374 <prvInsertBlockIntoFreeList+0xb0>)
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	429a      	cmp	r2, r3
 800c324:	d00d      	beq.n	800c342 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	685a      	ldr	r2, [r3, #4]
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	685b      	ldr	r3, [r3, #4]
 800c330:	441a      	add	r2, r3
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	681a      	ldr	r2, [r3, #0]
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	601a      	str	r2, [r3, #0]
 800c340:	e008      	b.n	800c354 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c342:	4b0c      	ldr	r3, [pc, #48]	; (800c374 <prvInsertBlockIntoFreeList+0xb0>)
 800c344:	681a      	ldr	r2, [r3, #0]
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	601a      	str	r2, [r3, #0]
 800c34a:	e003      	b.n	800c354 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	681a      	ldr	r2, [r3, #0]
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c354:	68fa      	ldr	r2, [r7, #12]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	429a      	cmp	r2, r3
 800c35a:	d002      	beq.n	800c362 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	687a      	ldr	r2, [r7, #4]
 800c360:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c362:	bf00      	nop
 800c364:	3714      	adds	r7, #20
 800c366:	46bd      	mov	sp, r7
 800c368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36c:	4770      	bx	lr
 800c36e:	bf00      	nop
 800c370:	20013f48 	.word	0x20013f48
 800c374:	20013f50 	.word	0x20013f50

0800c378 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c378:	b480      	push	{r7}
 800c37a:	b083      	sub	sp, #12
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	f103 0208 	add.w	r2, r3, #8
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	f04f 32ff 	mov.w	r2, #4294967295
 800c390:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	f103 0208 	add.w	r2, r3, #8
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	f103 0208 	add.w	r2, r3, #8
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c3ac:	bf00      	nop
 800c3ae:	370c      	adds	r7, #12
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b6:	4770      	bx	lr

0800c3b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c3b8:	b480      	push	{r7}
 800c3ba:	b083      	sub	sp, #12
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c3c6:	bf00      	nop
 800c3c8:	370c      	adds	r7, #12
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d0:	4770      	bx	lr

0800c3d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800c3d2:	b480      	push	{r7}
 800c3d4:	b085      	sub	sp, #20
 800c3d6:	af00      	add	r7, sp, #0
 800c3d8:	6078      	str	r0, [r7, #4]
 800c3da:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	685b      	ldr	r3, [r3, #4]
 800c3e0:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800c3e2:	683b      	ldr	r3, [r7, #0]
 800c3e4:	68fa      	ldr	r2, [r7, #12]
 800c3e6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	689a      	ldr	r2, [r3, #8]
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	689b      	ldr	r3, [r3, #8]
 800c3f4:	683a      	ldr	r2, [r7, #0]
 800c3f6:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	683a      	ldr	r2, [r7, #0]
 800c3fc:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800c3fe:	683b      	ldr	r3, [r7, #0]
 800c400:	687a      	ldr	r2, [r7, #4]
 800c402:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	1c5a      	adds	r2, r3, #1
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	601a      	str	r2, [r3, #0]
}
 800c40e:	bf00      	nop
 800c410:	3714      	adds	r7, #20
 800c412:	46bd      	mov	sp, r7
 800c414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c418:	4770      	bx	lr

0800c41a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800c41a:	b480      	push	{r7}
 800c41c:	b085      	sub	sp, #20
 800c41e:	af00      	add	r7, sp, #0
 800c420:	6078      	str	r0, [r7, #4]
 800c422:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c424:	683b      	ldr	r3, [r7, #0]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800c42a:	68bb      	ldr	r3, [r7, #8]
 800c42c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c430:	d103      	bne.n	800c43a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	691b      	ldr	r3, [r3, #16]
 800c436:	60fb      	str	r3, [r7, #12]
 800c438:	e00c      	b.n	800c454 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	3308      	adds	r3, #8
 800c43e:	60fb      	str	r3, [r7, #12]
 800c440:	e002      	b.n	800c448 <vListInsert+0x2e>
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	685b      	ldr	r3, [r3, #4]
 800c446:	60fb      	str	r3, [r7, #12]
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	685b      	ldr	r3, [r3, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	68ba      	ldr	r2, [r7, #8]
 800c450:	429a      	cmp	r2, r3
 800c452:	d2f6      	bcs.n	800c442 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	685a      	ldr	r2, [r3, #4]
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	685b      	ldr	r3, [r3, #4]
 800c460:	683a      	ldr	r2, [r7, #0]
 800c462:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	68fa      	ldr	r2, [r7, #12]
 800c468:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	683a      	ldr	r2, [r7, #0]
 800c46e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800c470:	683b      	ldr	r3, [r7, #0]
 800c472:	687a      	ldr	r2, [r7, #4]
 800c474:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	1c5a      	adds	r2, r3, #1
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	601a      	str	r2, [r3, #0]
}
 800c480:	bf00      	nop
 800c482:	3714      	adds	r7, #20
 800c484:	46bd      	mov	sp, r7
 800c486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48a:	4770      	bx	lr

0800c48c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c48c:	b480      	push	{r7}
 800c48e:	b085      	sub	sp, #20
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	691b      	ldr	r3, [r3, #16]
 800c498:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	685b      	ldr	r3, [r3, #4]
 800c49e:	687a      	ldr	r2, [r7, #4]
 800c4a0:	6892      	ldr	r2, [r2, #8]
 800c4a2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	689b      	ldr	r3, [r3, #8]
 800c4a8:	687a      	ldr	r2, [r7, #4]
 800c4aa:	6852      	ldr	r2, [r2, #4]
 800c4ac:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	685b      	ldr	r3, [r3, #4]
 800c4b2:	687a      	ldr	r2, [r7, #4]
 800c4b4:	429a      	cmp	r2, r3
 800c4b6:	d103      	bne.n	800c4c0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	689a      	ldr	r2, [r3, #8]
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	1e5a      	subs	r2, r3, #1
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	681b      	ldr	r3, [r3, #0]
}
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	3714      	adds	r7, #20
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4de:	4770      	bx	lr

0800c4e0 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b084      	sub	sp, #16
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
 800c4e8:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d10a      	bne.n	800c50a <xQueueGenericReset+0x2a>
	__asm volatile
 800c4f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4f8:	f383 8811 	msr	BASEPRI, r3
 800c4fc:	f3bf 8f6f 	isb	sy
 800c500:	f3bf 8f4f 	dsb	sy
 800c504:	60bb      	str	r3, [r7, #8]
}
 800c506:	bf00      	nop
 800c508:	e7fe      	b.n	800c508 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 800c50a:	f001 ff5b 	bl	800e3c4 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	681a      	ldr	r2, [r3, #0]
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c516:	68f9      	ldr	r1, [r7, #12]
 800c518:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c51a:	fb01 f303 	mul.w	r3, r1, r3
 800c51e:	441a      	add	r2, r3
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	2200      	movs	r2, #0
 800c528:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	681a      	ldr	r2, [r3, #0]
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	681a      	ldr	r2, [r3, #0]
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c53a:	3b01      	subs	r3, #1
 800c53c:	68f9      	ldr	r1, [r7, #12]
 800c53e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c540:	fb01 f303 	mul.w	r3, r1, r3
 800c544:	441a      	add	r2, r3
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	22ff      	movs	r2, #255	; 0xff
 800c54e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	22ff      	movs	r2, #255	; 0xff
 800c556:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d114      	bne.n	800c58a <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	691b      	ldr	r3, [r3, #16]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d01a      	beq.n	800c59e <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	3310      	adds	r3, #16
 800c56c:	4618      	mov	r0, r3
 800c56e:	f001 f841 	bl	800d5f4 <xTaskRemoveFromEventList>
 800c572:	4603      	mov	r3, r0
 800c574:	2b00      	cmp	r3, #0
 800c576:	d012      	beq.n	800c59e <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 800c578:	4b0c      	ldr	r3, [pc, #48]	; (800c5ac <xQueueGenericReset+0xcc>)
 800c57a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c57e:	601a      	str	r2, [r3, #0]
 800c580:	f3bf 8f4f 	dsb	sy
 800c584:	f3bf 8f6f 	isb	sy
 800c588:	e009      	b.n	800c59e <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	3310      	adds	r3, #16
 800c58e:	4618      	mov	r0, r3
 800c590:	f7ff fef2 	bl	800c378 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	3324      	adds	r3, #36	; 0x24
 800c598:	4618      	mov	r0, r3
 800c59a:	f7ff feed 	bl	800c378 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800c59e:	f001 ff41 	bl	800e424 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 800c5a2:	2301      	movs	r3, #1
}
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	3710      	adds	r7, #16
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd80      	pop	{r7, pc}
 800c5ac:	e000ed04 	.word	0xe000ed04

0800c5b0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800c5b0:	b580      	push	{r7, lr}
 800c5b2:	b08c      	sub	sp, #48	; 0x30
 800c5b4:	af02      	add	r7, sp, #8
 800c5b6:	60f8      	str	r0, [r7, #12]
 800c5b8:	60b9      	str	r1, [r7, #8]
 800c5ba:	4613      	mov	r3, r2
 800c5bc:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d10a      	bne.n	800c5da <xQueueGenericCreate+0x2a>
	__asm volatile
 800c5c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5c8:	f383 8811 	msr	BASEPRI, r3
 800c5cc:	f3bf 8f6f 	isb	sy
 800c5d0:	f3bf 8f4f 	dsb	sy
 800c5d4:	61bb      	str	r3, [r7, #24]
}
 800c5d6:	bf00      	nop
 800c5d8:	e7fe      	b.n	800c5d8 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	68ba      	ldr	r2, [r7, #8]
 800c5de:	fb02 f303 	mul.w	r3, r2, r3
 800c5e2:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 800c5e4:	68bb      	ldr	r3, [r7, #8]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d006      	beq.n	800c5f8 <xQueueGenericCreate+0x48>
 800c5ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5ec:	68bb      	ldr	r3, [r7, #8]
 800c5ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5f2:	68fa      	ldr	r2, [r7, #12]
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	d101      	bne.n	800c5fc <xQueueGenericCreate+0x4c>
 800c5f8:	2301      	movs	r3, #1
 800c5fa:	e000      	b.n	800c5fe <xQueueGenericCreate+0x4e>
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d10a      	bne.n	800c618 <xQueueGenericCreate+0x68>
	__asm volatile
 800c602:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c606:	f383 8811 	msr	BASEPRI, r3
 800c60a:	f3bf 8f6f 	isb	sy
 800c60e:	f3bf 8f4f 	dsb	sy
 800c612:	617b      	str	r3, [r7, #20]
}
 800c614:	bf00      	nop
 800c616:	e7fe      	b.n	800c616 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 800c618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c61a:	f113 0f51 	cmn.w	r3, #81	; 0x51
 800c61e:	d90a      	bls.n	800c636 <xQueueGenericCreate+0x86>
	__asm volatile
 800c620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c624:	f383 8811 	msr	BASEPRI, r3
 800c628:	f3bf 8f6f 	isb	sy
 800c62c:	f3bf 8f4f 	dsb	sy
 800c630:	613b      	str	r3, [r7, #16]
}
 800c632:	bf00      	nop
 800c634:	e7fe      	b.n	800c634 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c638:	3350      	adds	r3, #80	; 0x50
 800c63a:	4618      	mov	r0, r3
 800c63c:	f7ff fcc2 	bl	800bfc4 <pvPortMalloc>
 800c640:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 800c642:	6a3b      	ldr	r3, [r7, #32]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d00d      	beq.n	800c664 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c648:	6a3b      	ldr	r3, [r7, #32]
 800c64a:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c64c:	69fb      	ldr	r3, [r7, #28]
 800c64e:	3350      	adds	r3, #80	; 0x50
 800c650:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c652:	79fa      	ldrb	r2, [r7, #7]
 800c654:	6a3b      	ldr	r3, [r7, #32]
 800c656:	9300      	str	r3, [sp, #0]
 800c658:	4613      	mov	r3, r2
 800c65a:	69fa      	ldr	r2, [r7, #28]
 800c65c:	68b9      	ldr	r1, [r7, #8]
 800c65e:	68f8      	ldr	r0, [r7, #12]
 800c660:	f000 f805 	bl	800c66e <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800c664:	6a3b      	ldr	r3, [r7, #32]
    }
 800c666:	4618      	mov	r0, r3
 800c668:	3728      	adds	r7, #40	; 0x28
 800c66a:	46bd      	mov	sp, r7
 800c66c:	bd80      	pop	{r7, pc}

0800c66e <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800c66e:	b580      	push	{r7, lr}
 800c670:	b084      	sub	sp, #16
 800c672:	af00      	add	r7, sp, #0
 800c674:	60f8      	str	r0, [r7, #12]
 800c676:	60b9      	str	r1, [r7, #8]
 800c678:	607a      	str	r2, [r7, #4]
 800c67a:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800c67c:	68bb      	ldr	r3, [r7, #8]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d103      	bne.n	800c68a <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c682:	69bb      	ldr	r3, [r7, #24]
 800c684:	69ba      	ldr	r2, [r7, #24]
 800c686:	601a      	str	r2, [r3, #0]
 800c688:	e002      	b.n	800c690 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c68a:	69bb      	ldr	r3, [r7, #24]
 800c68c:	687a      	ldr	r2, [r7, #4]
 800c68e:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800c690:	69bb      	ldr	r3, [r7, #24]
 800c692:	68fa      	ldr	r2, [r7, #12]
 800c694:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800c696:	69bb      	ldr	r3, [r7, #24]
 800c698:	68ba      	ldr	r2, [r7, #8]
 800c69a:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c69c:	2101      	movs	r1, #1
 800c69e:	69b8      	ldr	r0, [r7, #24]
 800c6a0:	f7ff ff1e 	bl	800c4e0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800c6a4:	69bb      	ldr	r3, [r7, #24]
 800c6a6:	78fa      	ldrb	r2, [r7, #3]
 800c6a8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800c6ac:	bf00      	nop
 800c6ae:	3710      	adds	r7, #16
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	bd80      	pop	{r7, pc}

0800c6b4 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	b08e      	sub	sp, #56	; 0x38
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	60f8      	str	r0, [r7, #12]
 800c6bc:	60b9      	str	r1, [r7, #8]
 800c6be:	607a      	str	r2, [r7, #4]
 800c6c0:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 800c6ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d10a      	bne.n	800c6e6 <xQueueGenericSend+0x32>
	__asm volatile
 800c6d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6d4:	f383 8811 	msr	BASEPRI, r3
 800c6d8:	f3bf 8f6f 	isb	sy
 800c6dc:	f3bf 8f4f 	dsb	sy
 800c6e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c6e2:	bf00      	nop
 800c6e4:	e7fe      	b.n	800c6e4 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c6e6:	68bb      	ldr	r3, [r7, #8]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d103      	bne.n	800c6f4 <xQueueGenericSend+0x40>
 800c6ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d101      	bne.n	800c6f8 <xQueueGenericSend+0x44>
 800c6f4:	2301      	movs	r3, #1
 800c6f6:	e000      	b.n	800c6fa <xQueueGenericSend+0x46>
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d10a      	bne.n	800c714 <xQueueGenericSend+0x60>
	__asm volatile
 800c6fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c702:	f383 8811 	msr	BASEPRI, r3
 800c706:	f3bf 8f6f 	isb	sy
 800c70a:	f3bf 8f4f 	dsb	sy
 800c70e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c710:	bf00      	nop
 800c712:	e7fe      	b.n	800c712 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	2b02      	cmp	r3, #2
 800c718:	d103      	bne.n	800c722 <xQueueGenericSend+0x6e>
 800c71a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c71c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c71e:	2b01      	cmp	r3, #1
 800c720:	d101      	bne.n	800c726 <xQueueGenericSend+0x72>
 800c722:	2301      	movs	r3, #1
 800c724:	e000      	b.n	800c728 <xQueueGenericSend+0x74>
 800c726:	2300      	movs	r3, #0
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d10a      	bne.n	800c742 <xQueueGenericSend+0x8e>
	__asm volatile
 800c72c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c730:	f383 8811 	msr	BASEPRI, r3
 800c734:	f3bf 8f6f 	isb	sy
 800c738:	f3bf 8f4f 	dsb	sy
 800c73c:	623b      	str	r3, [r7, #32]
}
 800c73e:	bf00      	nop
 800c740:	e7fe      	b.n	800c740 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c742:	f001 f8f3 	bl	800d92c <xTaskGetSchedulerState>
 800c746:	4603      	mov	r3, r0
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d102      	bne.n	800c752 <xQueueGenericSend+0x9e>
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d101      	bne.n	800c756 <xQueueGenericSend+0xa2>
 800c752:	2301      	movs	r3, #1
 800c754:	e000      	b.n	800c758 <xQueueGenericSend+0xa4>
 800c756:	2300      	movs	r3, #0
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d10a      	bne.n	800c772 <xQueueGenericSend+0xbe>
	__asm volatile
 800c75c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c760:	f383 8811 	msr	BASEPRI, r3
 800c764:	f3bf 8f6f 	isb	sy
 800c768:	f3bf 8f4f 	dsb	sy
 800c76c:	61fb      	str	r3, [r7, #28]
}
 800c76e:	bf00      	nop
 800c770:	e7fe      	b.n	800c770 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800c772:	f001 fe27 	bl	800e3c4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c778:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c77a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c77c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c77e:	429a      	cmp	r2, r3
 800c780:	d302      	bcc.n	800c788 <xQueueGenericSend+0xd4>
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	2b02      	cmp	r3, #2
 800c786:	d129      	bne.n	800c7dc <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c788:	683a      	ldr	r2, [r7, #0]
 800c78a:	68b9      	ldr	r1, [r7, #8]
 800c78c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c78e:	f000 fa19 	bl	800cbc4 <prvCopyDataToQueue>
 800c792:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d010      	beq.n	800c7be <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c79c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c79e:	3324      	adds	r3, #36	; 0x24
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	f000 ff27 	bl	800d5f4 <xTaskRemoveFromEventList>
 800c7a6:	4603      	mov	r3, r0
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d013      	beq.n	800c7d4 <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 800c7ac:	4b3f      	ldr	r3, [pc, #252]	; (800c8ac <xQueueGenericSend+0x1f8>)
 800c7ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7b2:	601a      	str	r2, [r3, #0]
 800c7b4:	f3bf 8f4f 	dsb	sy
 800c7b8:	f3bf 8f6f 	isb	sy
 800c7bc:	e00a      	b.n	800c7d4 <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 800c7be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d007      	beq.n	800c7d4 <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 800c7c4:	4b39      	ldr	r3, [pc, #228]	; (800c8ac <xQueueGenericSend+0x1f8>)
 800c7c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7ca:	601a      	str	r2, [r3, #0]
 800c7cc:	f3bf 8f4f 	dsb	sy
 800c7d0:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800c7d4:	f001 fe26 	bl	800e424 <vPortExitCritical>
                return pdPASS;
 800c7d8:	2301      	movs	r3, #1
 800c7da:	e063      	b.n	800c8a4 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d103      	bne.n	800c7ea <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800c7e2:	f001 fe1f 	bl	800e424 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	e05c      	b.n	800c8a4 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 800c7ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d106      	bne.n	800c7fe <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800c7f0:	f107 0314 	add.w	r3, r7, #20
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	f000 ff5f 	bl	800d6b8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800c7fa:	2301      	movs	r3, #1
 800c7fc:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800c7fe:	f001 fe11 	bl	800e424 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800c802:	f000 fcd9 	bl	800d1b8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800c806:	f001 fddd 	bl	800e3c4 <vPortEnterCritical>
 800c80a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c80c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c810:	b25b      	sxtb	r3, r3
 800c812:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c816:	d103      	bne.n	800c820 <xQueueGenericSend+0x16c>
 800c818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c81a:	2200      	movs	r2, #0
 800c81c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c822:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c826:	b25b      	sxtb	r3, r3
 800c828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c82c:	d103      	bne.n	800c836 <xQueueGenericSend+0x182>
 800c82e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c830:	2200      	movs	r2, #0
 800c832:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c836:	f001 fdf5 	bl	800e424 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c83a:	1d3a      	adds	r2, r7, #4
 800c83c:	f107 0314 	add.w	r3, r7, #20
 800c840:	4611      	mov	r1, r2
 800c842:	4618      	mov	r0, r3
 800c844:	f000 ff4e 	bl	800d6e4 <xTaskCheckForTimeOut>
 800c848:	4603      	mov	r3, r0
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d124      	bne.n	800c898 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c84e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c850:	f000 fab0 	bl	800cdb4 <prvIsQueueFull>
 800c854:	4603      	mov	r3, r0
 800c856:	2b00      	cmp	r3, #0
 800c858:	d018      	beq.n	800c88c <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c85a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c85c:	3310      	adds	r3, #16
 800c85e:	687a      	ldr	r2, [r7, #4]
 800c860:	4611      	mov	r1, r2
 800c862:	4618      	mov	r0, r3
 800c864:	f000 fe76 	bl	800d554 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800c868:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c86a:	f000 fa3b 	bl	800cce4 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800c86e:	f000 fcb1 	bl	800d1d4 <xTaskResumeAll>
 800c872:	4603      	mov	r3, r0
 800c874:	2b00      	cmp	r3, #0
 800c876:	f47f af7c 	bne.w	800c772 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 800c87a:	4b0c      	ldr	r3, [pc, #48]	; (800c8ac <xQueueGenericSend+0x1f8>)
 800c87c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c880:	601a      	str	r2, [r3, #0]
 800c882:	f3bf 8f4f 	dsb	sy
 800c886:	f3bf 8f6f 	isb	sy
 800c88a:	e772      	b.n	800c772 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 800c88c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c88e:	f000 fa29 	bl	800cce4 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800c892:	f000 fc9f 	bl	800d1d4 <xTaskResumeAll>
 800c896:	e76c      	b.n	800c772 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800c898:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c89a:	f000 fa23 	bl	800cce4 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800c89e:	f000 fc99 	bl	800d1d4 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 800c8a2:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	3738      	adds	r7, #56	; 0x38
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	bd80      	pop	{r7, pc}
 800c8ac:	e000ed04 	.word	0xe000ed04

0800c8b0 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 800c8b0:	b580      	push	{r7, lr}
 800c8b2:	b090      	sub	sp, #64	; 0x40
 800c8b4:	af00      	add	r7, sp, #0
 800c8b6:	60f8      	str	r0, [r7, #12]
 800c8b8:	60b9      	str	r1, [r7, #8]
 800c8ba:	607a      	str	r2, [r7, #4]
 800c8bc:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 800c8c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d10a      	bne.n	800c8de <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800c8c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8cc:	f383 8811 	msr	BASEPRI, r3
 800c8d0:	f3bf 8f6f 	isb	sy
 800c8d4:	f3bf 8f4f 	dsb	sy
 800c8d8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c8da:	bf00      	nop
 800c8dc:	e7fe      	b.n	800c8dc <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c8de:	68bb      	ldr	r3, [r7, #8]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d103      	bne.n	800c8ec <xQueueGenericSendFromISR+0x3c>
 800c8e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d101      	bne.n	800c8f0 <xQueueGenericSendFromISR+0x40>
 800c8ec:	2301      	movs	r3, #1
 800c8ee:	e000      	b.n	800c8f2 <xQueueGenericSendFromISR+0x42>
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d10a      	bne.n	800c90c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800c8f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8fa:	f383 8811 	msr	BASEPRI, r3
 800c8fe:	f3bf 8f6f 	isb	sy
 800c902:	f3bf 8f4f 	dsb	sy
 800c906:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c908:	bf00      	nop
 800c90a:	e7fe      	b.n	800c90a <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	2b02      	cmp	r3, #2
 800c910:	d103      	bne.n	800c91a <xQueueGenericSendFromISR+0x6a>
 800c912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c916:	2b01      	cmp	r3, #1
 800c918:	d101      	bne.n	800c91e <xQueueGenericSendFromISR+0x6e>
 800c91a:	2301      	movs	r3, #1
 800c91c:	e000      	b.n	800c920 <xQueueGenericSendFromISR+0x70>
 800c91e:	2300      	movs	r3, #0
 800c920:	2b00      	cmp	r3, #0
 800c922:	d10a      	bne.n	800c93a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800c924:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c928:	f383 8811 	msr	BASEPRI, r3
 800c92c:	f3bf 8f6f 	isb	sy
 800c930:	f3bf 8f4f 	dsb	sy
 800c934:	623b      	str	r3, [r7, #32]
}
 800c936:	bf00      	nop
 800c938:	e7fe      	b.n	800c938 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c93a:	f001 fe25 	bl	800e588 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c93e:	f3ef 8211 	mrs	r2, BASEPRI
 800c942:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c946:	f383 8811 	msr	BASEPRI, r3
 800c94a:	f3bf 8f6f 	isb	sy
 800c94e:	f3bf 8f4f 	dsb	sy
 800c952:	61fa      	str	r2, [r7, #28]
 800c954:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c956:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c958:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c95a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c95c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c95e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c962:	429a      	cmp	r2, r3
 800c964:	d302      	bcc.n	800c96c <xQueueGenericSendFromISR+0xbc>
 800c966:	683b      	ldr	r3, [r7, #0]
 800c968:	2b02      	cmp	r3, #2
 800c96a:	d13e      	bne.n	800c9ea <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800c96c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c96e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c972:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c97a:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c97c:	683a      	ldr	r2, [r7, #0]
 800c97e:	68b9      	ldr	r1, [r7, #8]
 800c980:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c982:	f000 f91f 	bl	800cbc4 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800c986:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800c98a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c98e:	d112      	bne.n	800c9b6 <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c994:	2b00      	cmp	r3, #0
 800c996:	d025      	beq.n	800c9e4 <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c99a:	3324      	adds	r3, #36	; 0x24
 800c99c:	4618      	mov	r0, r3
 800c99e:	f000 fe29 	bl	800d5f4 <xTaskRemoveFromEventList>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d01d      	beq.n	800c9e4 <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d01a      	beq.n	800c9e4 <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	2201      	movs	r2, #1
 800c9b2:	601a      	str	r2, [r3, #0]
 800c9b4:	e016      	b.n	800c9e4 <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800c9b6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800c9ba:	2b7f      	cmp	r3, #127	; 0x7f
 800c9bc:	d10a      	bne.n	800c9d4 <xQueueGenericSendFromISR+0x124>
	__asm volatile
 800c9be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9c2:	f383 8811 	msr	BASEPRI, r3
 800c9c6:	f3bf 8f6f 	isb	sy
 800c9ca:	f3bf 8f4f 	dsb	sy
 800c9ce:	617b      	str	r3, [r7, #20]
}
 800c9d0:	bf00      	nop
 800c9d2:	e7fe      	b.n	800c9d2 <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c9d4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c9d8:	3301      	adds	r3, #1
 800c9da:	b2db      	uxtb	r3, r3
 800c9dc:	b25a      	sxtb	r2, r3
 800c9de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 800c9e4:	2301      	movs	r3, #1
 800c9e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 800c9e8:	e001      	b.n	800c9ee <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c9ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c9f0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c9f2:	693b      	ldr	r3, [r7, #16]
 800c9f4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c9f8:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800c9fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	3740      	adds	r7, #64	; 0x40
 800ca00:	46bd      	mov	sp, r7
 800ca02:	bd80      	pop	{r7, pc}

0800ca04 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b08c      	sub	sp, #48	; 0x30
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	60f8      	str	r0, [r7, #12]
 800ca0c:	60b9      	str	r1, [r7, #8]
 800ca0e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800ca10:	2300      	movs	r3, #0
 800ca12:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800ca18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d10a      	bne.n	800ca34 <xQueueReceive+0x30>
	__asm volatile
 800ca1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca22:	f383 8811 	msr	BASEPRI, r3
 800ca26:	f3bf 8f6f 	isb	sy
 800ca2a:	f3bf 8f4f 	dsb	sy
 800ca2e:	623b      	str	r3, [r7, #32]
}
 800ca30:	bf00      	nop
 800ca32:	e7fe      	b.n	800ca32 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ca34:	68bb      	ldr	r3, [r7, #8]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d103      	bne.n	800ca42 <xQueueReceive+0x3e>
 800ca3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d101      	bne.n	800ca46 <xQueueReceive+0x42>
 800ca42:	2301      	movs	r3, #1
 800ca44:	e000      	b.n	800ca48 <xQueueReceive+0x44>
 800ca46:	2300      	movs	r3, #0
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d10a      	bne.n	800ca62 <xQueueReceive+0x5e>
	__asm volatile
 800ca4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca50:	f383 8811 	msr	BASEPRI, r3
 800ca54:	f3bf 8f6f 	isb	sy
 800ca58:	f3bf 8f4f 	dsb	sy
 800ca5c:	61fb      	str	r3, [r7, #28]
}
 800ca5e:	bf00      	nop
 800ca60:	e7fe      	b.n	800ca60 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ca62:	f000 ff63 	bl	800d92c <xTaskGetSchedulerState>
 800ca66:	4603      	mov	r3, r0
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d102      	bne.n	800ca72 <xQueueReceive+0x6e>
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d101      	bne.n	800ca76 <xQueueReceive+0x72>
 800ca72:	2301      	movs	r3, #1
 800ca74:	e000      	b.n	800ca78 <xQueueReceive+0x74>
 800ca76:	2300      	movs	r3, #0
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d10a      	bne.n	800ca92 <xQueueReceive+0x8e>
	__asm volatile
 800ca7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca80:	f383 8811 	msr	BASEPRI, r3
 800ca84:	f3bf 8f6f 	isb	sy
 800ca88:	f3bf 8f4f 	dsb	sy
 800ca8c:	61bb      	str	r3, [r7, #24]
}
 800ca8e:	bf00      	nop
 800ca90:	e7fe      	b.n	800ca90 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800ca92:	f001 fc97 	bl	800e3c4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ca96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca9a:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ca9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d01f      	beq.n	800cae2 <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800caa2:	68b9      	ldr	r1, [r7, #8]
 800caa4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800caa6:	f000 f8f7 	bl	800cc98 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800caaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caac:	1e5a      	subs	r2, r3, #1
 800caae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cab0:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cab4:	691b      	ldr	r3, [r3, #16]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d00f      	beq.n	800cada <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800caba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cabc:	3310      	adds	r3, #16
 800cabe:	4618      	mov	r0, r3
 800cac0:	f000 fd98 	bl	800d5f4 <xTaskRemoveFromEventList>
 800cac4:	4603      	mov	r3, r0
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d007      	beq.n	800cada <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800caca:	4b3d      	ldr	r3, [pc, #244]	; (800cbc0 <xQueueReceive+0x1bc>)
 800cacc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cad0:	601a      	str	r2, [r3, #0]
 800cad2:	f3bf 8f4f 	dsb	sy
 800cad6:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800cada:	f001 fca3 	bl	800e424 <vPortExitCritical>
                return pdPASS;
 800cade:	2301      	movs	r3, #1
 800cae0:	e069      	b.n	800cbb6 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d103      	bne.n	800caf0 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800cae8:	f001 fc9c 	bl	800e424 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800caec:	2300      	movs	r3, #0
 800caee:	e062      	b.n	800cbb6 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 800caf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d106      	bne.n	800cb04 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800caf6:	f107 0310 	add.w	r3, r7, #16
 800cafa:	4618      	mov	r0, r3
 800cafc:	f000 fddc 	bl	800d6b8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800cb00:	2301      	movs	r3, #1
 800cb02:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800cb04:	f001 fc8e 	bl	800e424 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800cb08:	f000 fb56 	bl	800d1b8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800cb0c:	f001 fc5a 	bl	800e3c4 <vPortEnterCritical>
 800cb10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cb16:	b25b      	sxtb	r3, r3
 800cb18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb1c:	d103      	bne.n	800cb26 <xQueueReceive+0x122>
 800cb1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb20:	2200      	movs	r2, #0
 800cb22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cb26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cb2c:	b25b      	sxtb	r3, r3
 800cb2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb32:	d103      	bne.n	800cb3c <xQueueReceive+0x138>
 800cb34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb36:	2200      	movs	r2, #0
 800cb38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cb3c:	f001 fc72 	bl	800e424 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cb40:	1d3a      	adds	r2, r7, #4
 800cb42:	f107 0310 	add.w	r3, r7, #16
 800cb46:	4611      	mov	r1, r2
 800cb48:	4618      	mov	r0, r3
 800cb4a:	f000 fdcb 	bl	800d6e4 <xTaskCheckForTimeOut>
 800cb4e:	4603      	mov	r3, r0
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d123      	bne.n	800cb9c <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cb54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cb56:	f000 f917 	bl	800cd88 <prvIsQueueEmpty>
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d017      	beq.n	800cb90 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cb60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb62:	3324      	adds	r3, #36	; 0x24
 800cb64:	687a      	ldr	r2, [r7, #4]
 800cb66:	4611      	mov	r1, r2
 800cb68:	4618      	mov	r0, r3
 800cb6a:	f000 fcf3 	bl	800d554 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800cb6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cb70:	f000 f8b8 	bl	800cce4 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800cb74:	f000 fb2e 	bl	800d1d4 <xTaskResumeAll>
 800cb78:	4603      	mov	r3, r0
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d189      	bne.n	800ca92 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 800cb7e:	4b10      	ldr	r3, [pc, #64]	; (800cbc0 <xQueueReceive+0x1bc>)
 800cb80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cb84:	601a      	str	r2, [r3, #0]
 800cb86:	f3bf 8f4f 	dsb	sy
 800cb8a:	f3bf 8f6f 	isb	sy
 800cb8e:	e780      	b.n	800ca92 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800cb90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cb92:	f000 f8a7 	bl	800cce4 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800cb96:	f000 fb1d 	bl	800d1d4 <xTaskResumeAll>
 800cb9a:	e77a      	b.n	800ca92 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800cb9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cb9e:	f000 f8a1 	bl	800cce4 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800cba2:	f000 fb17 	bl	800d1d4 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cba6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cba8:	f000 f8ee 	bl	800cd88 <prvIsQueueEmpty>
 800cbac:	4603      	mov	r3, r0
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	f43f af6f 	beq.w	800ca92 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 800cbb4:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800cbb6:	4618      	mov	r0, r3
 800cbb8:	3730      	adds	r7, #48	; 0x30
 800cbba:	46bd      	mov	sp, r7
 800cbbc:	bd80      	pop	{r7, pc}
 800cbbe:	bf00      	nop
 800cbc0:	e000ed04 	.word	0xe000ed04

0800cbc4 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800cbc4:	b580      	push	{r7, lr}
 800cbc6:	b086      	sub	sp, #24
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	60f8      	str	r0, [r7, #12]
 800cbcc:	60b9      	str	r1, [r7, #8]
 800cbce:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800cbd0:	2300      	movs	r3, #0
 800cbd2:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbd8:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d10d      	bne.n	800cbfe <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d14d      	bne.n	800cc86 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	689b      	ldr	r3, [r3, #8]
 800cbee:	4618      	mov	r0, r3
 800cbf0:	f000 feba 	bl	800d968 <xTaskPriorityDisinherit>
 800cbf4:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	2200      	movs	r2, #0
 800cbfa:	609a      	str	r2, [r3, #8]
 800cbfc:	e043      	b.n	800cc86 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d119      	bne.n	800cc38 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	6858      	ldr	r0, [r3, #4]
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc0c:	461a      	mov	r2, r3
 800cc0e:	68b9      	ldr	r1, [r7, #8]
 800cc10:	f001 fd32 	bl	800e678 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	685a      	ldr	r2, [r3, #4]
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc1c:	441a      	add	r2, r3
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	685a      	ldr	r2, [r3, #4]
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	689b      	ldr	r3, [r3, #8]
 800cc2a:	429a      	cmp	r2, r3
 800cc2c:	d32b      	bcc.n	800cc86 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	681a      	ldr	r2, [r3, #0]
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	605a      	str	r2, [r3, #4]
 800cc36:	e026      	b.n	800cc86 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	68d8      	ldr	r0, [r3, #12]
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc40:	461a      	mov	r2, r3
 800cc42:	68b9      	ldr	r1, [r7, #8]
 800cc44:	f001 fd18 	bl	800e678 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	68da      	ldr	r2, [r3, #12]
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc50:	425b      	negs	r3, r3
 800cc52:	441a      	add	r2, r3
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	68da      	ldr	r2, [r3, #12]
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	429a      	cmp	r2, r3
 800cc62:	d207      	bcs.n	800cc74 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	689a      	ldr	r2, [r3, #8]
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc6c:	425b      	negs	r3, r3
 800cc6e:	441a      	add	r2, r3
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	2b02      	cmp	r3, #2
 800cc78:	d105      	bne.n	800cc86 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cc7a:	693b      	ldr	r3, [r7, #16]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d002      	beq.n	800cc86 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800cc80:	693b      	ldr	r3, [r7, #16]
 800cc82:	3b01      	subs	r3, #1
 800cc84:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cc86:	693b      	ldr	r3, [r7, #16]
 800cc88:	1c5a      	adds	r2, r3, #1
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 800cc8e:	697b      	ldr	r3, [r7, #20]
}
 800cc90:	4618      	mov	r0, r3
 800cc92:	3718      	adds	r7, #24
 800cc94:	46bd      	mov	sp, r7
 800cc96:	bd80      	pop	{r7, pc}

0800cc98 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b082      	sub	sp, #8
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
 800cca0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d018      	beq.n	800ccdc <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	68da      	ldr	r2, [r3, #12]
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ccb2:	441a      	add	r2, r3
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	68da      	ldr	r2, [r3, #12]
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	689b      	ldr	r3, [r3, #8]
 800ccc0:	429a      	cmp	r2, r3
 800ccc2:	d303      	bcc.n	800cccc <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	681a      	ldr	r2, [r3, #0]
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	68d9      	ldr	r1, [r3, #12]
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ccd4:	461a      	mov	r2, r3
 800ccd6:	6838      	ldr	r0, [r7, #0]
 800ccd8:	f001 fcce 	bl	800e678 <memcpy>
    }
}
 800ccdc:	bf00      	nop
 800ccde:	3708      	adds	r7, #8
 800cce0:	46bd      	mov	sp, r7
 800cce2:	bd80      	pop	{r7, pc}

0800cce4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800cce4:	b580      	push	{r7, lr}
 800cce6:	b084      	sub	sp, #16
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800ccec:	f001 fb6a 	bl	800e3c4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ccf6:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800ccf8:	e011      	b.n	800cd1e <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d012      	beq.n	800cd28 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	3324      	adds	r3, #36	; 0x24
 800cd06:	4618      	mov	r0, r3
 800cd08:	f000 fc74 	bl	800d5f4 <xTaskRemoveFromEventList>
 800cd0c:	4603      	mov	r3, r0
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d001      	beq.n	800cd16 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 800cd12:	f000 fd49 	bl	800d7a8 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800cd16:	7bfb      	ldrb	r3, [r7, #15]
 800cd18:	3b01      	subs	r3, #1
 800cd1a:	b2db      	uxtb	r3, r3
 800cd1c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800cd1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	dce9      	bgt.n	800ccfa <prvUnlockQueue+0x16>
 800cd26:	e000      	b.n	800cd2a <prvUnlockQueue+0x46>
                        break;
 800cd28:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	22ff      	movs	r2, #255	; 0xff
 800cd2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800cd32:	f001 fb77 	bl	800e424 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800cd36:	f001 fb45 	bl	800e3c4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cd40:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800cd42:	e011      	b.n	800cd68 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	691b      	ldr	r3, [r3, #16]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d012      	beq.n	800cd72 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	3310      	adds	r3, #16
 800cd50:	4618      	mov	r0, r3
 800cd52:	f000 fc4f 	bl	800d5f4 <xTaskRemoveFromEventList>
 800cd56:	4603      	mov	r3, r0
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d001      	beq.n	800cd60 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800cd5c:	f000 fd24 	bl	800d7a8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800cd60:	7bbb      	ldrb	r3, [r7, #14]
 800cd62:	3b01      	subs	r3, #1
 800cd64:	b2db      	uxtb	r3, r3
 800cd66:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800cd68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	dce9      	bgt.n	800cd44 <prvUnlockQueue+0x60>
 800cd70:	e000      	b.n	800cd74 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800cd72:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	22ff      	movs	r2, #255	; 0xff
 800cd78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 800cd7c:	f001 fb52 	bl	800e424 <vPortExitCritical>
}
 800cd80:	bf00      	nop
 800cd82:	3710      	adds	r7, #16
 800cd84:	46bd      	mov	sp, r7
 800cd86:	bd80      	pop	{r7, pc}

0800cd88 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b084      	sub	sp, #16
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800cd90:	f001 fb18 	bl	800e3c4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d102      	bne.n	800cda2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800cd9c:	2301      	movs	r3, #1
 800cd9e:	60fb      	str	r3, [r7, #12]
 800cda0:	e001      	b.n	800cda6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800cda2:	2300      	movs	r3, #0
 800cda4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800cda6:	f001 fb3d 	bl	800e424 <vPortExitCritical>

    return xReturn;
 800cdaa:	68fb      	ldr	r3, [r7, #12]
}
 800cdac:	4618      	mov	r0, r3
 800cdae:	3710      	adds	r7, #16
 800cdb0:	46bd      	mov	sp, r7
 800cdb2:	bd80      	pop	{r7, pc}

0800cdb4 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b084      	sub	sp, #16
 800cdb8:	af00      	add	r7, sp, #0
 800cdba:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800cdbc:	f001 fb02 	bl	800e3c4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cdc8:	429a      	cmp	r2, r3
 800cdca:	d102      	bne.n	800cdd2 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800cdcc:	2301      	movs	r3, #1
 800cdce:	60fb      	str	r3, [r7, #12]
 800cdd0:	e001      	b.n	800cdd6 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800cdd2:	2300      	movs	r3, #0
 800cdd4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800cdd6:	f001 fb25 	bl	800e424 <vPortExitCritical>

    return xReturn;
 800cdda:	68fb      	ldr	r3, [r7, #12]
}
 800cddc:	4618      	mov	r0, r3
 800cdde:	3710      	adds	r7, #16
 800cde0:	46bd      	mov	sp, r7
 800cde2:	bd80      	pop	{r7, pc}

0800cde4 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 800cde4:	b480      	push	{r7}
 800cde6:	b085      	sub	sp, #20
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	6078      	str	r0, [r7, #4]
 800cdec:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cdee:	2300      	movs	r3, #0
 800cdf0:	60fb      	str	r3, [r7, #12]
 800cdf2:	e014      	b.n	800ce1e <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800cdf4:	4a0f      	ldr	r2, [pc, #60]	; (800ce34 <vQueueAddToRegistry+0x50>)
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d10b      	bne.n	800ce18 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ce00:	490c      	ldr	r1, [pc, #48]	; (800ce34 <vQueueAddToRegistry+0x50>)
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	683a      	ldr	r2, [r7, #0]
 800ce06:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 800ce0a:	4a0a      	ldr	r2, [pc, #40]	; (800ce34 <vQueueAddToRegistry+0x50>)
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	00db      	lsls	r3, r3, #3
 800ce10:	4413      	add	r3, r2
 800ce12:	687a      	ldr	r2, [r7, #4]
 800ce14:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 800ce16:	e006      	b.n	800ce26 <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	3301      	adds	r3, #1
 800ce1c:	60fb      	str	r3, [r7, #12]
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	2b07      	cmp	r3, #7
 800ce22:	d9e7      	bls.n	800cdf4 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 800ce24:	bf00      	nop
 800ce26:	bf00      	nop
 800ce28:	3714      	adds	r7, #20
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce30:	4770      	bx	lr
 800ce32:	bf00      	nop
 800ce34:	20014ea4 	.word	0x20014ea4

0800ce38 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b086      	sub	sp, #24
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	60f8      	str	r0, [r7, #12]
 800ce40:	60b9      	str	r1, [r7, #8]
 800ce42:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800ce48:	f001 fabc 	bl	800e3c4 <vPortEnterCritical>
 800ce4c:	697b      	ldr	r3, [r7, #20]
 800ce4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ce52:	b25b      	sxtb	r3, r3
 800ce54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce58:	d103      	bne.n	800ce62 <vQueueWaitForMessageRestricted+0x2a>
 800ce5a:	697b      	ldr	r3, [r7, #20]
 800ce5c:	2200      	movs	r2, #0
 800ce5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ce62:	697b      	ldr	r3, [r7, #20]
 800ce64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ce68:	b25b      	sxtb	r3, r3
 800ce6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce6e:	d103      	bne.n	800ce78 <vQueueWaitForMessageRestricted+0x40>
 800ce70:	697b      	ldr	r3, [r7, #20]
 800ce72:	2200      	movs	r2, #0
 800ce74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ce78:	f001 fad4 	bl	800e424 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ce7c:	697b      	ldr	r3, [r7, #20]
 800ce7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d106      	bne.n	800ce92 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ce84:	697b      	ldr	r3, [r7, #20]
 800ce86:	3324      	adds	r3, #36	; 0x24
 800ce88:	687a      	ldr	r2, [r7, #4]
 800ce8a:	68b9      	ldr	r1, [r7, #8]
 800ce8c:	4618      	mov	r0, r3
 800ce8e:	f000 fb85 	bl	800d59c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800ce92:	6978      	ldr	r0, [r7, #20]
 800ce94:	f7ff ff26 	bl	800cce4 <prvUnlockQueue>
    }
 800ce98:	bf00      	nop
 800ce9a:	3718      	adds	r7, #24
 800ce9c:	46bd      	mov	sp, r7
 800ce9e:	bd80      	pop	{r7, pc}

0800cea0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	b08c      	sub	sp, #48	; 0x30
 800cea4:	af04      	add	r7, sp, #16
 800cea6:	60f8      	str	r0, [r7, #12]
 800cea8:	60b9      	str	r1, [r7, #8]
 800ceaa:	603b      	str	r3, [r7, #0]
 800ceac:	4613      	mov	r3, r2
 800ceae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ceb0:	88fb      	ldrh	r3, [r7, #6]
 800ceb2:	009b      	lsls	r3, r3, #2
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	f7ff f885 	bl	800bfc4 <pvPortMalloc>
 800ceba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cebc:	697b      	ldr	r3, [r7, #20]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d00e      	beq.n	800cee0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cec2:	2058      	movs	r0, #88	; 0x58
 800cec4:	f7ff f87e 	bl	800bfc4 <pvPortMalloc>
 800cec8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ceca:	69fb      	ldr	r3, [r7, #28]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d003      	beq.n	800ced8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ced0:	69fb      	ldr	r3, [r7, #28]
 800ced2:	697a      	ldr	r2, [r7, #20]
 800ced4:	631a      	str	r2, [r3, #48]	; 0x30
 800ced6:	e005      	b.n	800cee4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ced8:	6978      	ldr	r0, [r7, #20]
 800ceda:	f7ff f937 	bl	800c14c <vPortFree>
 800cede:	e001      	b.n	800cee4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cee0:	2300      	movs	r3, #0
 800cee2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cee4:	69fb      	ldr	r3, [r7, #28]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d013      	beq.n	800cf12 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ceea:	88fa      	ldrh	r2, [r7, #6]
 800ceec:	2300      	movs	r3, #0
 800ceee:	9303      	str	r3, [sp, #12]
 800cef0:	69fb      	ldr	r3, [r7, #28]
 800cef2:	9302      	str	r3, [sp, #8]
 800cef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cef6:	9301      	str	r3, [sp, #4]
 800cef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cefa:	9300      	str	r3, [sp, #0]
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	68b9      	ldr	r1, [r7, #8]
 800cf00:	68f8      	ldr	r0, [r7, #12]
 800cf02:	f000 f80e 	bl	800cf22 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cf06:	69f8      	ldr	r0, [r7, #28]
 800cf08:	f000 f89a 	bl	800d040 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cf0c:	2301      	movs	r3, #1
 800cf0e:	61bb      	str	r3, [r7, #24]
 800cf10:	e002      	b.n	800cf18 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cf12:	f04f 33ff 	mov.w	r3, #4294967295
 800cf16:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cf18:	69bb      	ldr	r3, [r7, #24]
	}
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	3720      	adds	r7, #32
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	bd80      	pop	{r7, pc}

0800cf22 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cf22:	b580      	push	{r7, lr}
 800cf24:	b088      	sub	sp, #32
 800cf26:	af00      	add	r7, sp, #0
 800cf28:	60f8      	str	r0, [r7, #12]
 800cf2a:	60b9      	str	r1, [r7, #8]
 800cf2c:	607a      	str	r2, [r7, #4]
 800cf2e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800cf30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf32:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	009b      	lsls	r3, r3, #2
 800cf38:	461a      	mov	r2, r3
 800cf3a:	21a5      	movs	r1, #165	; 0xa5
 800cf3c:	f001 fbaa 	bl	800e694 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cf40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800cf4a:	3b01      	subs	r3, #1
 800cf4c:	009b      	lsls	r3, r3, #2
 800cf4e:	4413      	add	r3, r2
 800cf50:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cf52:	69bb      	ldr	r3, [r7, #24]
 800cf54:	f023 0307 	bic.w	r3, r3, #7
 800cf58:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cf5a:	69bb      	ldr	r3, [r7, #24]
 800cf5c:	f003 0307 	and.w	r3, r3, #7
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d00a      	beq.n	800cf7a <prvInitialiseNewTask+0x58>
	__asm volatile
 800cf64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf68:	f383 8811 	msr	BASEPRI, r3
 800cf6c:	f3bf 8f6f 	isb	sy
 800cf70:	f3bf 8f4f 	dsb	sy
 800cf74:	617b      	str	r3, [r7, #20]
}
 800cf76:	bf00      	nop
 800cf78:	e7fe      	b.n	800cf78 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cf7a:	68bb      	ldr	r3, [r7, #8]
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d01f      	beq.n	800cfc0 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cf80:	2300      	movs	r3, #0
 800cf82:	61fb      	str	r3, [r7, #28]
 800cf84:	e012      	b.n	800cfac <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cf86:	68ba      	ldr	r2, [r7, #8]
 800cf88:	69fb      	ldr	r3, [r7, #28]
 800cf8a:	4413      	add	r3, r2
 800cf8c:	7819      	ldrb	r1, [r3, #0]
 800cf8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cf90:	69fb      	ldr	r3, [r7, #28]
 800cf92:	4413      	add	r3, r2
 800cf94:	3334      	adds	r3, #52	; 0x34
 800cf96:	460a      	mov	r2, r1
 800cf98:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cf9a:	68ba      	ldr	r2, [r7, #8]
 800cf9c:	69fb      	ldr	r3, [r7, #28]
 800cf9e:	4413      	add	r3, r2
 800cfa0:	781b      	ldrb	r3, [r3, #0]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d006      	beq.n	800cfb4 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cfa6:	69fb      	ldr	r3, [r7, #28]
 800cfa8:	3301      	adds	r3, #1
 800cfaa:	61fb      	str	r3, [r7, #28]
 800cfac:	69fb      	ldr	r3, [r7, #28]
 800cfae:	2b09      	cmp	r3, #9
 800cfb0:	d9e9      	bls.n	800cf86 <prvInitialiseNewTask+0x64>
 800cfb2:	e000      	b.n	800cfb6 <prvInitialiseNewTask+0x94>
			{
				break;
 800cfb4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cfb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfb8:	2200      	movs	r2, #0
 800cfba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800cfbe:	e003      	b.n	800cfc8 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cfc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cfc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfca:	2b0e      	cmp	r3, #14
 800cfcc:	d901      	bls.n	800cfd2 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cfce:	230e      	movs	r3, #14
 800cfd0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cfd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cfd6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800cfd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cfdc:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 800cfde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfe0:	2200      	movs	r2, #0
 800cfe2:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cfe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfe6:	3304      	adds	r3, #4
 800cfe8:	4618      	mov	r0, r3
 800cfea:	f7ff f9e5 	bl	800c3b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cfee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cff0:	3318      	adds	r3, #24
 800cff2:	4618      	mov	r0, r3
 800cff4:	f7ff f9e0 	bl	800c3b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cffa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cffc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d000:	f1c3 020f 	rsb	r2, r3, #15
 800d004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d006:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d00a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d00c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d00e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d010:	2200      	movs	r2, #0
 800d012:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d016:	2200      	movs	r2, #0
 800d018:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d01c:	683a      	ldr	r2, [r7, #0]
 800d01e:	68f9      	ldr	r1, [r7, #12]
 800d020:	69b8      	ldr	r0, [r7, #24]
 800d022:	f001 f89f 	bl	800e164 <pxPortInitialiseStack>
 800d026:	4602      	mov	r2, r0
 800d028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d02a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d02c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d002      	beq.n	800d038 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d034:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d036:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d038:	bf00      	nop
 800d03a:	3720      	adds	r7, #32
 800d03c:	46bd      	mov	sp, r7
 800d03e:	bd80      	pop	{r7, pc}

0800d040 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d040:	b580      	push	{r7, lr}
 800d042:	b082      	sub	sp, #8
 800d044:	af00      	add	r7, sp, #0
 800d046:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d048:	f001 f9bc 	bl	800e3c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d04c:	4b2c      	ldr	r3, [pc, #176]	; (800d100 <prvAddNewTaskToReadyList+0xc0>)
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	3301      	adds	r3, #1
 800d052:	4a2b      	ldr	r2, [pc, #172]	; (800d100 <prvAddNewTaskToReadyList+0xc0>)
 800d054:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d056:	4b2b      	ldr	r3, [pc, #172]	; (800d104 <prvAddNewTaskToReadyList+0xc4>)
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d109      	bne.n	800d072 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d05e:	4a29      	ldr	r2, [pc, #164]	; (800d104 <prvAddNewTaskToReadyList+0xc4>)
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d064:	4b26      	ldr	r3, [pc, #152]	; (800d100 <prvAddNewTaskToReadyList+0xc0>)
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	2b01      	cmp	r3, #1
 800d06a:	d110      	bne.n	800d08e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d06c:	f000 fbc0 	bl	800d7f0 <prvInitialiseTaskLists>
 800d070:	e00d      	b.n	800d08e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d072:	4b25      	ldr	r3, [pc, #148]	; (800d108 <prvAddNewTaskToReadyList+0xc8>)
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d109      	bne.n	800d08e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d07a:	4b22      	ldr	r3, [pc, #136]	; (800d104 <prvAddNewTaskToReadyList+0xc4>)
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d084:	429a      	cmp	r2, r3
 800d086:	d802      	bhi.n	800d08e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d088:	4a1e      	ldr	r2, [pc, #120]	; (800d104 <prvAddNewTaskToReadyList+0xc4>)
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d08e:	4b1f      	ldr	r3, [pc, #124]	; (800d10c <prvAddNewTaskToReadyList+0xcc>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	3301      	adds	r3, #1
 800d094:	4a1d      	ldr	r2, [pc, #116]	; (800d10c <prvAddNewTaskToReadyList+0xcc>)
 800d096:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d098:	4b1c      	ldr	r3, [pc, #112]	; (800d10c <prvAddNewTaskToReadyList+0xcc>)
 800d09a:	681a      	ldr	r2, [r3, #0]
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0a4:	2201      	movs	r2, #1
 800d0a6:	409a      	lsls	r2, r3
 800d0a8:	4b19      	ldr	r3, [pc, #100]	; (800d110 <prvAddNewTaskToReadyList+0xd0>)
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	4313      	orrs	r3, r2
 800d0ae:	4a18      	ldr	r2, [pc, #96]	; (800d110 <prvAddNewTaskToReadyList+0xd0>)
 800d0b0:	6013      	str	r3, [r2, #0]
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0b6:	4613      	mov	r3, r2
 800d0b8:	009b      	lsls	r3, r3, #2
 800d0ba:	4413      	add	r3, r2
 800d0bc:	009b      	lsls	r3, r3, #2
 800d0be:	4a15      	ldr	r2, [pc, #84]	; (800d114 <prvAddNewTaskToReadyList+0xd4>)
 800d0c0:	441a      	add	r2, r3
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	3304      	adds	r3, #4
 800d0c6:	4619      	mov	r1, r3
 800d0c8:	4610      	mov	r0, r2
 800d0ca:	f7ff f982 	bl	800c3d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d0ce:	f001 f9a9 	bl	800e424 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d0d2:	4b0d      	ldr	r3, [pc, #52]	; (800d108 <prvAddNewTaskToReadyList+0xc8>)
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d00e      	beq.n	800d0f8 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d0da:	4b0a      	ldr	r3, [pc, #40]	; (800d104 <prvAddNewTaskToReadyList+0xc4>)
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0e4:	429a      	cmp	r2, r3
 800d0e6:	d207      	bcs.n	800d0f8 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d0e8:	4b0b      	ldr	r3, [pc, #44]	; (800d118 <prvAddNewTaskToReadyList+0xd8>)
 800d0ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d0ee:	601a      	str	r2, [r3, #0]
 800d0f0:	f3bf 8f4f 	dsb	sy
 800d0f4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d0f8:	bf00      	nop
 800d0fa:	3708      	adds	r7, #8
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	bd80      	pop	{r7, pc}
 800d100:	20014100 	.word	0x20014100
 800d104:	20013f60 	.word	0x20013f60
 800d108:	2001410c 	.word	0x2001410c
 800d10c:	2001411c 	.word	0x2001411c
 800d110:	20014108 	.word	0x20014108
 800d114:	20013f64 	.word	0x20013f64
 800d118:	e000ed04 	.word	0xe000ed04

0800d11c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b086      	sub	sp, #24
 800d120:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800d122:	4b1f      	ldr	r3, [pc, #124]	; (800d1a0 <vTaskStartScheduler+0x84>)
 800d124:	9301      	str	r3, [sp, #4]
 800d126:	2300      	movs	r3, #0
 800d128:	9300      	str	r3, [sp, #0]
 800d12a:	2300      	movs	r3, #0
 800d12c:	2282      	movs	r2, #130	; 0x82
 800d12e:	491d      	ldr	r1, [pc, #116]	; (800d1a4 <vTaskStartScheduler+0x88>)
 800d130:	481d      	ldr	r0, [pc, #116]	; (800d1a8 <vTaskStartScheduler+0x8c>)
 800d132:	f7ff feb5 	bl	800cea0 <xTaskCreate>
 800d136:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	2b01      	cmp	r3, #1
 800d13c:	d102      	bne.n	800d144 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 800d13e:	f000 fcff 	bl	800db40 <xTimerCreateTimerTask>
 800d142:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	2b01      	cmp	r3, #1
 800d148:	d116      	bne.n	800d178 <vTaskStartScheduler+0x5c>
	__asm volatile
 800d14a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d14e:	f383 8811 	msr	BASEPRI, r3
 800d152:	f3bf 8f6f 	isb	sy
 800d156:	f3bf 8f4f 	dsb	sy
 800d15a:	60bb      	str	r3, [r7, #8]
}
 800d15c:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d15e:	4b13      	ldr	r3, [pc, #76]	; (800d1ac <vTaskStartScheduler+0x90>)
 800d160:	f04f 32ff 	mov.w	r2, #4294967295
 800d164:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d166:	4b12      	ldr	r3, [pc, #72]	; (800d1b0 <vTaskStartScheduler+0x94>)
 800d168:	2201      	movs	r2, #1
 800d16a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d16c:	4b11      	ldr	r3, [pc, #68]	; (800d1b4 <vTaskStartScheduler+0x98>)
 800d16e:	2200      	movs	r2, #0
 800d170:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d172:	f001 f885 	bl	800e280 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d176:	e00e      	b.n	800d196 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d17e:	d10a      	bne.n	800d196 <vTaskStartScheduler+0x7a>
	__asm volatile
 800d180:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d184:	f383 8811 	msr	BASEPRI, r3
 800d188:	f3bf 8f6f 	isb	sy
 800d18c:	f3bf 8f4f 	dsb	sy
 800d190:	607b      	str	r3, [r7, #4]
}
 800d192:	bf00      	nop
 800d194:	e7fe      	b.n	800d194 <vTaskStartScheduler+0x78>
}
 800d196:	bf00      	nop
 800d198:	3710      	adds	r7, #16
 800d19a:	46bd      	mov	sp, r7
 800d19c:	bd80      	pop	{r7, pc}
 800d19e:	bf00      	nop
 800d1a0:	20014124 	.word	0x20014124
 800d1a4:	080133ec 	.word	0x080133ec
 800d1a8:	0800d7c1 	.word	0x0800d7c1
 800d1ac:	20014120 	.word	0x20014120
 800d1b0:	2001410c 	.word	0x2001410c
 800d1b4:	20014104 	.word	0x20014104

0800d1b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d1bc:	4b04      	ldr	r3, [pc, #16]	; (800d1d0 <vTaskSuspendAll+0x18>)
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	3301      	adds	r3, #1
 800d1c2:	4a03      	ldr	r2, [pc, #12]	; (800d1d0 <vTaskSuspendAll+0x18>)
 800d1c4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800d1c6:	bf00      	nop
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ce:	4770      	bx	lr
 800d1d0:	20014128 	.word	0x20014128

0800d1d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	b084      	sub	sp, #16
 800d1d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d1da:	2300      	movs	r3, #0
 800d1dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d1de:	2300      	movs	r3, #0
 800d1e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d1e2:	4b41      	ldr	r3, [pc, #260]	; (800d2e8 <xTaskResumeAll+0x114>)
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d10a      	bne.n	800d200 <xTaskResumeAll+0x2c>
	__asm volatile
 800d1ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1ee:	f383 8811 	msr	BASEPRI, r3
 800d1f2:	f3bf 8f6f 	isb	sy
 800d1f6:	f3bf 8f4f 	dsb	sy
 800d1fa:	603b      	str	r3, [r7, #0]
}
 800d1fc:	bf00      	nop
 800d1fe:	e7fe      	b.n	800d1fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d200:	f001 f8e0 	bl	800e3c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d204:	4b38      	ldr	r3, [pc, #224]	; (800d2e8 <xTaskResumeAll+0x114>)
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	3b01      	subs	r3, #1
 800d20a:	4a37      	ldr	r2, [pc, #220]	; (800d2e8 <xTaskResumeAll+0x114>)
 800d20c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d20e:	4b36      	ldr	r3, [pc, #216]	; (800d2e8 <xTaskResumeAll+0x114>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d161      	bne.n	800d2da <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d216:	4b35      	ldr	r3, [pc, #212]	; (800d2ec <xTaskResumeAll+0x118>)
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d05d      	beq.n	800d2da <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d21e:	e02e      	b.n	800d27e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d220:	4b33      	ldr	r3, [pc, #204]	; (800d2f0 <xTaskResumeAll+0x11c>)
 800d222:	68db      	ldr	r3, [r3, #12]
 800d224:	68db      	ldr	r3, [r3, #12]
 800d226:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	3318      	adds	r3, #24
 800d22c:	4618      	mov	r0, r3
 800d22e:	f7ff f92d 	bl	800c48c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	3304      	adds	r3, #4
 800d236:	4618      	mov	r0, r3
 800d238:	f7ff f928 	bl	800c48c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d240:	2201      	movs	r2, #1
 800d242:	409a      	lsls	r2, r3
 800d244:	4b2b      	ldr	r3, [pc, #172]	; (800d2f4 <xTaskResumeAll+0x120>)
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	4313      	orrs	r3, r2
 800d24a:	4a2a      	ldr	r2, [pc, #168]	; (800d2f4 <xTaskResumeAll+0x120>)
 800d24c:	6013      	str	r3, [r2, #0]
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d252:	4613      	mov	r3, r2
 800d254:	009b      	lsls	r3, r3, #2
 800d256:	4413      	add	r3, r2
 800d258:	009b      	lsls	r3, r3, #2
 800d25a:	4a27      	ldr	r2, [pc, #156]	; (800d2f8 <xTaskResumeAll+0x124>)
 800d25c:	441a      	add	r2, r3
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	3304      	adds	r3, #4
 800d262:	4619      	mov	r1, r3
 800d264:	4610      	mov	r0, r2
 800d266:	f7ff f8b4 	bl	800c3d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d26e:	4b23      	ldr	r3, [pc, #140]	; (800d2fc <xTaskResumeAll+0x128>)
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d274:	429a      	cmp	r2, r3
 800d276:	d302      	bcc.n	800d27e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800d278:	4b21      	ldr	r3, [pc, #132]	; (800d300 <xTaskResumeAll+0x12c>)
 800d27a:	2201      	movs	r2, #1
 800d27c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d27e:	4b1c      	ldr	r3, [pc, #112]	; (800d2f0 <xTaskResumeAll+0x11c>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	2b00      	cmp	r3, #0
 800d284:	d1cc      	bne.n	800d220 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d001      	beq.n	800d290 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d28c:	f000 fb2e 	bl	800d8ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d290:	4b1c      	ldr	r3, [pc, #112]	; (800d304 <xTaskResumeAll+0x130>)
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d010      	beq.n	800d2be <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d29c:	f000 f846 	bl	800d32c <xTaskIncrementTick>
 800d2a0:	4603      	mov	r3, r0
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d002      	beq.n	800d2ac <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800d2a6:	4b16      	ldr	r3, [pc, #88]	; (800d300 <xTaskResumeAll+0x12c>)
 800d2a8:	2201      	movs	r2, #1
 800d2aa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	3b01      	subs	r3, #1
 800d2b0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d1f1      	bne.n	800d29c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800d2b8:	4b12      	ldr	r3, [pc, #72]	; (800d304 <xTaskResumeAll+0x130>)
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d2be:	4b10      	ldr	r3, [pc, #64]	; (800d300 <xTaskResumeAll+0x12c>)
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d009      	beq.n	800d2da <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d2c6:	2301      	movs	r3, #1
 800d2c8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d2ca:	4b0f      	ldr	r3, [pc, #60]	; (800d308 <xTaskResumeAll+0x134>)
 800d2cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2d0:	601a      	str	r2, [r3, #0]
 800d2d2:	f3bf 8f4f 	dsb	sy
 800d2d6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d2da:	f001 f8a3 	bl	800e424 <vPortExitCritical>

	return xAlreadyYielded;
 800d2de:	68bb      	ldr	r3, [r7, #8]
}
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	3710      	adds	r7, #16
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	bd80      	pop	{r7, pc}
 800d2e8:	20014128 	.word	0x20014128
 800d2ec:	20014100 	.word	0x20014100
 800d2f0:	200140c0 	.word	0x200140c0
 800d2f4:	20014108 	.word	0x20014108
 800d2f8:	20013f64 	.word	0x20013f64
 800d2fc:	20013f60 	.word	0x20013f60
 800d300:	20014114 	.word	0x20014114
 800d304:	20014110 	.word	0x20014110
 800d308:	e000ed04 	.word	0xe000ed04

0800d30c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d30c:	b480      	push	{r7}
 800d30e:	b083      	sub	sp, #12
 800d310:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d312:	4b05      	ldr	r3, [pc, #20]	; (800d328 <xTaskGetTickCount+0x1c>)
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d318:	687b      	ldr	r3, [r7, #4]
}
 800d31a:	4618      	mov	r0, r3
 800d31c:	370c      	adds	r7, #12
 800d31e:	46bd      	mov	sp, r7
 800d320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d324:	4770      	bx	lr
 800d326:	bf00      	nop
 800d328:	20014104 	.word	0x20014104

0800d32c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b086      	sub	sp, #24
 800d330:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d332:	2300      	movs	r3, #0
 800d334:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d336:	4b4e      	ldr	r3, [pc, #312]	; (800d470 <xTaskIncrementTick+0x144>)
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	f040 8088 	bne.w	800d450 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d340:	4b4c      	ldr	r3, [pc, #304]	; (800d474 <xTaskIncrementTick+0x148>)
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	3301      	adds	r3, #1
 800d346:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d348:	4a4a      	ldr	r2, [pc, #296]	; (800d474 <xTaskIncrementTick+0x148>)
 800d34a:	693b      	ldr	r3, [r7, #16]
 800d34c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d34e:	693b      	ldr	r3, [r7, #16]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d120      	bne.n	800d396 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800d354:	4b48      	ldr	r3, [pc, #288]	; (800d478 <xTaskIncrementTick+0x14c>)
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d00a      	beq.n	800d374 <xTaskIncrementTick+0x48>
	__asm volatile
 800d35e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d362:	f383 8811 	msr	BASEPRI, r3
 800d366:	f3bf 8f6f 	isb	sy
 800d36a:	f3bf 8f4f 	dsb	sy
 800d36e:	603b      	str	r3, [r7, #0]
}
 800d370:	bf00      	nop
 800d372:	e7fe      	b.n	800d372 <xTaskIncrementTick+0x46>
 800d374:	4b40      	ldr	r3, [pc, #256]	; (800d478 <xTaskIncrementTick+0x14c>)
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	60fb      	str	r3, [r7, #12]
 800d37a:	4b40      	ldr	r3, [pc, #256]	; (800d47c <xTaskIncrementTick+0x150>)
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	4a3e      	ldr	r2, [pc, #248]	; (800d478 <xTaskIncrementTick+0x14c>)
 800d380:	6013      	str	r3, [r2, #0]
 800d382:	4a3e      	ldr	r2, [pc, #248]	; (800d47c <xTaskIncrementTick+0x150>)
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	6013      	str	r3, [r2, #0]
 800d388:	4b3d      	ldr	r3, [pc, #244]	; (800d480 <xTaskIncrementTick+0x154>)
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	3301      	adds	r3, #1
 800d38e:	4a3c      	ldr	r2, [pc, #240]	; (800d480 <xTaskIncrementTick+0x154>)
 800d390:	6013      	str	r3, [r2, #0]
 800d392:	f000 faab 	bl	800d8ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d396:	4b3b      	ldr	r3, [pc, #236]	; (800d484 <xTaskIncrementTick+0x158>)
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	693a      	ldr	r2, [r7, #16]
 800d39c:	429a      	cmp	r2, r3
 800d39e:	d348      	bcc.n	800d432 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d3a0:	4b35      	ldr	r3, [pc, #212]	; (800d478 <xTaskIncrementTick+0x14c>)
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d104      	bne.n	800d3b4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d3aa:	4b36      	ldr	r3, [pc, #216]	; (800d484 <xTaskIncrementTick+0x158>)
 800d3ac:	f04f 32ff 	mov.w	r2, #4294967295
 800d3b0:	601a      	str	r2, [r3, #0]
					break;
 800d3b2:	e03e      	b.n	800d432 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3b4:	4b30      	ldr	r3, [pc, #192]	; (800d478 <xTaskIncrementTick+0x14c>)
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	68db      	ldr	r3, [r3, #12]
 800d3ba:	68db      	ldr	r3, [r3, #12]
 800d3bc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	685b      	ldr	r3, [r3, #4]
 800d3c2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d3c4:	693a      	ldr	r2, [r7, #16]
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	429a      	cmp	r2, r3
 800d3ca:	d203      	bcs.n	800d3d4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d3cc:	4a2d      	ldr	r2, [pc, #180]	; (800d484 <xTaskIncrementTick+0x158>)
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d3d2:	e02e      	b.n	800d432 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d3d4:	68bb      	ldr	r3, [r7, #8]
 800d3d6:	3304      	adds	r3, #4
 800d3d8:	4618      	mov	r0, r3
 800d3da:	f7ff f857 	bl	800c48c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d3de:	68bb      	ldr	r3, [r7, #8]
 800d3e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d004      	beq.n	800d3f0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d3e6:	68bb      	ldr	r3, [r7, #8]
 800d3e8:	3318      	adds	r3, #24
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	f7ff f84e 	bl	800c48c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d3f0:	68bb      	ldr	r3, [r7, #8]
 800d3f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3f4:	2201      	movs	r2, #1
 800d3f6:	409a      	lsls	r2, r3
 800d3f8:	4b23      	ldr	r3, [pc, #140]	; (800d488 <xTaskIncrementTick+0x15c>)
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	4313      	orrs	r3, r2
 800d3fe:	4a22      	ldr	r2, [pc, #136]	; (800d488 <xTaskIncrementTick+0x15c>)
 800d400:	6013      	str	r3, [r2, #0]
 800d402:	68bb      	ldr	r3, [r7, #8]
 800d404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d406:	4613      	mov	r3, r2
 800d408:	009b      	lsls	r3, r3, #2
 800d40a:	4413      	add	r3, r2
 800d40c:	009b      	lsls	r3, r3, #2
 800d40e:	4a1f      	ldr	r2, [pc, #124]	; (800d48c <xTaskIncrementTick+0x160>)
 800d410:	441a      	add	r2, r3
 800d412:	68bb      	ldr	r3, [r7, #8]
 800d414:	3304      	adds	r3, #4
 800d416:	4619      	mov	r1, r3
 800d418:	4610      	mov	r0, r2
 800d41a:	f7fe ffda 	bl	800c3d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d41e:	68bb      	ldr	r3, [r7, #8]
 800d420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d422:	4b1b      	ldr	r3, [pc, #108]	; (800d490 <xTaskIncrementTick+0x164>)
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d428:	429a      	cmp	r2, r3
 800d42a:	d3b9      	bcc.n	800d3a0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800d42c:	2301      	movs	r3, #1
 800d42e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d430:	e7b6      	b.n	800d3a0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d432:	4b17      	ldr	r3, [pc, #92]	; (800d490 <xTaskIncrementTick+0x164>)
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d438:	4914      	ldr	r1, [pc, #80]	; (800d48c <xTaskIncrementTick+0x160>)
 800d43a:	4613      	mov	r3, r2
 800d43c:	009b      	lsls	r3, r3, #2
 800d43e:	4413      	add	r3, r2
 800d440:	009b      	lsls	r3, r3, #2
 800d442:	440b      	add	r3, r1
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	2b01      	cmp	r3, #1
 800d448:	d907      	bls.n	800d45a <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800d44a:	2301      	movs	r3, #1
 800d44c:	617b      	str	r3, [r7, #20]
 800d44e:	e004      	b.n	800d45a <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d450:	4b10      	ldr	r3, [pc, #64]	; (800d494 <xTaskIncrementTick+0x168>)
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	3301      	adds	r3, #1
 800d456:	4a0f      	ldr	r2, [pc, #60]	; (800d494 <xTaskIncrementTick+0x168>)
 800d458:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d45a:	4b0f      	ldr	r3, [pc, #60]	; (800d498 <xTaskIncrementTick+0x16c>)
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d001      	beq.n	800d466 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800d462:	2301      	movs	r3, #1
 800d464:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d466:	697b      	ldr	r3, [r7, #20]
}
 800d468:	4618      	mov	r0, r3
 800d46a:	3718      	adds	r7, #24
 800d46c:	46bd      	mov	sp, r7
 800d46e:	bd80      	pop	{r7, pc}
 800d470:	20014128 	.word	0x20014128
 800d474:	20014104 	.word	0x20014104
 800d478:	200140b8 	.word	0x200140b8
 800d47c:	200140bc 	.word	0x200140bc
 800d480:	20014118 	.word	0x20014118
 800d484:	20014120 	.word	0x20014120
 800d488:	20014108 	.word	0x20014108
 800d48c:	20013f64 	.word	0x20013f64
 800d490:	20013f60 	.word	0x20013f60
 800d494:	20014110 	.word	0x20014110
 800d498:	20014114 	.word	0x20014114

0800d49c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d49c:	b480      	push	{r7}
 800d49e:	b087      	sub	sp, #28
 800d4a0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d4a2:	4b27      	ldr	r3, [pc, #156]	; (800d540 <vTaskSwitchContext+0xa4>)
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d003      	beq.n	800d4b2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d4aa:	4b26      	ldr	r3, [pc, #152]	; (800d544 <vTaskSwitchContext+0xa8>)
 800d4ac:	2201      	movs	r2, #1
 800d4ae:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d4b0:	e03f      	b.n	800d532 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800d4b2:	4b24      	ldr	r3, [pc, #144]	; (800d544 <vTaskSwitchContext+0xa8>)
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d4b8:	4b23      	ldr	r3, [pc, #140]	; (800d548 <vTaskSwitchContext+0xac>)
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	fab3 f383 	clz	r3, r3
 800d4c4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d4c6:	7afb      	ldrb	r3, [r7, #11]
 800d4c8:	f1c3 031f 	rsb	r3, r3, #31
 800d4cc:	617b      	str	r3, [r7, #20]
 800d4ce:	491f      	ldr	r1, [pc, #124]	; (800d54c <vTaskSwitchContext+0xb0>)
 800d4d0:	697a      	ldr	r2, [r7, #20]
 800d4d2:	4613      	mov	r3, r2
 800d4d4:	009b      	lsls	r3, r3, #2
 800d4d6:	4413      	add	r3, r2
 800d4d8:	009b      	lsls	r3, r3, #2
 800d4da:	440b      	add	r3, r1
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d10a      	bne.n	800d4f8 <vTaskSwitchContext+0x5c>
	__asm volatile
 800d4e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4e6:	f383 8811 	msr	BASEPRI, r3
 800d4ea:	f3bf 8f6f 	isb	sy
 800d4ee:	f3bf 8f4f 	dsb	sy
 800d4f2:	607b      	str	r3, [r7, #4]
}
 800d4f4:	bf00      	nop
 800d4f6:	e7fe      	b.n	800d4f6 <vTaskSwitchContext+0x5a>
 800d4f8:	697a      	ldr	r2, [r7, #20]
 800d4fa:	4613      	mov	r3, r2
 800d4fc:	009b      	lsls	r3, r3, #2
 800d4fe:	4413      	add	r3, r2
 800d500:	009b      	lsls	r3, r3, #2
 800d502:	4a12      	ldr	r2, [pc, #72]	; (800d54c <vTaskSwitchContext+0xb0>)
 800d504:	4413      	add	r3, r2
 800d506:	613b      	str	r3, [r7, #16]
 800d508:	693b      	ldr	r3, [r7, #16]
 800d50a:	685b      	ldr	r3, [r3, #4]
 800d50c:	685a      	ldr	r2, [r3, #4]
 800d50e:	693b      	ldr	r3, [r7, #16]
 800d510:	605a      	str	r2, [r3, #4]
 800d512:	693b      	ldr	r3, [r7, #16]
 800d514:	685a      	ldr	r2, [r3, #4]
 800d516:	693b      	ldr	r3, [r7, #16]
 800d518:	3308      	adds	r3, #8
 800d51a:	429a      	cmp	r2, r3
 800d51c:	d104      	bne.n	800d528 <vTaskSwitchContext+0x8c>
 800d51e:	693b      	ldr	r3, [r7, #16]
 800d520:	685b      	ldr	r3, [r3, #4]
 800d522:	685a      	ldr	r2, [r3, #4]
 800d524:	693b      	ldr	r3, [r7, #16]
 800d526:	605a      	str	r2, [r3, #4]
 800d528:	693b      	ldr	r3, [r7, #16]
 800d52a:	685b      	ldr	r3, [r3, #4]
 800d52c:	68db      	ldr	r3, [r3, #12]
 800d52e:	4a08      	ldr	r2, [pc, #32]	; (800d550 <vTaskSwitchContext+0xb4>)
 800d530:	6013      	str	r3, [r2, #0]
}
 800d532:	bf00      	nop
 800d534:	371c      	adds	r7, #28
 800d536:	46bd      	mov	sp, r7
 800d538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53c:	4770      	bx	lr
 800d53e:	bf00      	nop
 800d540:	20014128 	.word	0x20014128
 800d544:	20014114 	.word	0x20014114
 800d548:	20014108 	.word	0x20014108
 800d54c:	20013f64 	.word	0x20013f64
 800d550:	20013f60 	.word	0x20013f60

0800d554 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d554:	b580      	push	{r7, lr}
 800d556:	b084      	sub	sp, #16
 800d558:	af00      	add	r7, sp, #0
 800d55a:	6078      	str	r0, [r7, #4]
 800d55c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d10a      	bne.n	800d57a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800d564:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d568:	f383 8811 	msr	BASEPRI, r3
 800d56c:	f3bf 8f6f 	isb	sy
 800d570:	f3bf 8f4f 	dsb	sy
 800d574:	60fb      	str	r3, [r7, #12]
}
 800d576:	bf00      	nop
 800d578:	e7fe      	b.n	800d578 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d57a:	4b07      	ldr	r3, [pc, #28]	; (800d598 <vTaskPlaceOnEventList+0x44>)
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	3318      	adds	r3, #24
 800d580:	4619      	mov	r1, r3
 800d582:	6878      	ldr	r0, [r7, #4]
 800d584:	f7fe ff49 	bl	800c41a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d588:	2101      	movs	r1, #1
 800d58a:	6838      	ldr	r0, [r7, #0]
 800d58c:	f000 fa72 	bl	800da74 <prvAddCurrentTaskToDelayedList>
}
 800d590:	bf00      	nop
 800d592:	3710      	adds	r7, #16
 800d594:	46bd      	mov	sp, r7
 800d596:	bd80      	pop	{r7, pc}
 800d598:	20013f60 	.word	0x20013f60

0800d59c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b086      	sub	sp, #24
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	60f8      	str	r0, [r7, #12]
 800d5a4:	60b9      	str	r1, [r7, #8]
 800d5a6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d10a      	bne.n	800d5c4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800d5ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5b2:	f383 8811 	msr	BASEPRI, r3
 800d5b6:	f3bf 8f6f 	isb	sy
 800d5ba:	f3bf 8f4f 	dsb	sy
 800d5be:	617b      	str	r3, [r7, #20]
}
 800d5c0:	bf00      	nop
 800d5c2:	e7fe      	b.n	800d5c2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d5c4:	4b0a      	ldr	r3, [pc, #40]	; (800d5f0 <vTaskPlaceOnEventListRestricted+0x54>)
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	3318      	adds	r3, #24
 800d5ca:	4619      	mov	r1, r3
 800d5cc:	68f8      	ldr	r0, [r7, #12]
 800d5ce:	f7fe ff00 	bl	800c3d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d002      	beq.n	800d5de <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800d5d8:	f04f 33ff 	mov.w	r3, #4294967295
 800d5dc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d5de:	6879      	ldr	r1, [r7, #4]
 800d5e0:	68b8      	ldr	r0, [r7, #8]
 800d5e2:	f000 fa47 	bl	800da74 <prvAddCurrentTaskToDelayedList>
	}
 800d5e6:	bf00      	nop
 800d5e8:	3718      	adds	r7, #24
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	bd80      	pop	{r7, pc}
 800d5ee:	bf00      	nop
 800d5f0:	20013f60 	.word	0x20013f60

0800d5f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	b086      	sub	sp, #24
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	68db      	ldr	r3, [r3, #12]
 800d600:	68db      	ldr	r3, [r3, #12]
 800d602:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d604:	693b      	ldr	r3, [r7, #16]
 800d606:	2b00      	cmp	r3, #0
 800d608:	d10a      	bne.n	800d620 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800d60a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d60e:	f383 8811 	msr	BASEPRI, r3
 800d612:	f3bf 8f6f 	isb	sy
 800d616:	f3bf 8f4f 	dsb	sy
 800d61a:	60fb      	str	r3, [r7, #12]
}
 800d61c:	bf00      	nop
 800d61e:	e7fe      	b.n	800d61e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d620:	693b      	ldr	r3, [r7, #16]
 800d622:	3318      	adds	r3, #24
 800d624:	4618      	mov	r0, r3
 800d626:	f7fe ff31 	bl	800c48c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d62a:	4b1d      	ldr	r3, [pc, #116]	; (800d6a0 <xTaskRemoveFromEventList+0xac>)
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d11c      	bne.n	800d66c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d632:	693b      	ldr	r3, [r7, #16]
 800d634:	3304      	adds	r3, #4
 800d636:	4618      	mov	r0, r3
 800d638:	f7fe ff28 	bl	800c48c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d63c:	693b      	ldr	r3, [r7, #16]
 800d63e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d640:	2201      	movs	r2, #1
 800d642:	409a      	lsls	r2, r3
 800d644:	4b17      	ldr	r3, [pc, #92]	; (800d6a4 <xTaskRemoveFromEventList+0xb0>)
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	4313      	orrs	r3, r2
 800d64a:	4a16      	ldr	r2, [pc, #88]	; (800d6a4 <xTaskRemoveFromEventList+0xb0>)
 800d64c:	6013      	str	r3, [r2, #0]
 800d64e:	693b      	ldr	r3, [r7, #16]
 800d650:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d652:	4613      	mov	r3, r2
 800d654:	009b      	lsls	r3, r3, #2
 800d656:	4413      	add	r3, r2
 800d658:	009b      	lsls	r3, r3, #2
 800d65a:	4a13      	ldr	r2, [pc, #76]	; (800d6a8 <xTaskRemoveFromEventList+0xb4>)
 800d65c:	441a      	add	r2, r3
 800d65e:	693b      	ldr	r3, [r7, #16]
 800d660:	3304      	adds	r3, #4
 800d662:	4619      	mov	r1, r3
 800d664:	4610      	mov	r0, r2
 800d666:	f7fe feb4 	bl	800c3d2 <vListInsertEnd>
 800d66a:	e005      	b.n	800d678 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d66c:	693b      	ldr	r3, [r7, #16]
 800d66e:	3318      	adds	r3, #24
 800d670:	4619      	mov	r1, r3
 800d672:	480e      	ldr	r0, [pc, #56]	; (800d6ac <xTaskRemoveFromEventList+0xb8>)
 800d674:	f7fe fead 	bl	800c3d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d678:	693b      	ldr	r3, [r7, #16]
 800d67a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d67c:	4b0c      	ldr	r3, [pc, #48]	; (800d6b0 <xTaskRemoveFromEventList+0xbc>)
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d682:	429a      	cmp	r2, r3
 800d684:	d905      	bls.n	800d692 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d686:	2301      	movs	r3, #1
 800d688:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d68a:	4b0a      	ldr	r3, [pc, #40]	; (800d6b4 <xTaskRemoveFromEventList+0xc0>)
 800d68c:	2201      	movs	r2, #1
 800d68e:	601a      	str	r2, [r3, #0]
 800d690:	e001      	b.n	800d696 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800d692:	2300      	movs	r3, #0
 800d694:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d696:	697b      	ldr	r3, [r7, #20]
}
 800d698:	4618      	mov	r0, r3
 800d69a:	3718      	adds	r7, #24
 800d69c:	46bd      	mov	sp, r7
 800d69e:	bd80      	pop	{r7, pc}
 800d6a0:	20014128 	.word	0x20014128
 800d6a4:	20014108 	.word	0x20014108
 800d6a8:	20013f64 	.word	0x20013f64
 800d6ac:	200140c0 	.word	0x200140c0
 800d6b0:	20013f60 	.word	0x20013f60
 800d6b4:	20014114 	.word	0x20014114

0800d6b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d6b8:	b480      	push	{r7}
 800d6ba:	b083      	sub	sp, #12
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d6c0:	4b06      	ldr	r3, [pc, #24]	; (800d6dc <vTaskInternalSetTimeOutState+0x24>)
 800d6c2:	681a      	ldr	r2, [r3, #0]
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d6c8:	4b05      	ldr	r3, [pc, #20]	; (800d6e0 <vTaskInternalSetTimeOutState+0x28>)
 800d6ca:	681a      	ldr	r2, [r3, #0]
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	605a      	str	r2, [r3, #4]
}
 800d6d0:	bf00      	nop
 800d6d2:	370c      	adds	r7, #12
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6da:	4770      	bx	lr
 800d6dc:	20014118 	.word	0x20014118
 800d6e0:	20014104 	.word	0x20014104

0800d6e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	b088      	sub	sp, #32
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	6078      	str	r0, [r7, #4]
 800d6ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d10a      	bne.n	800d70a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800d6f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6f8:	f383 8811 	msr	BASEPRI, r3
 800d6fc:	f3bf 8f6f 	isb	sy
 800d700:	f3bf 8f4f 	dsb	sy
 800d704:	613b      	str	r3, [r7, #16]
}
 800d706:	bf00      	nop
 800d708:	e7fe      	b.n	800d708 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d10a      	bne.n	800d726 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800d710:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d714:	f383 8811 	msr	BASEPRI, r3
 800d718:	f3bf 8f6f 	isb	sy
 800d71c:	f3bf 8f4f 	dsb	sy
 800d720:	60fb      	str	r3, [r7, #12]
}
 800d722:	bf00      	nop
 800d724:	e7fe      	b.n	800d724 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800d726:	f000 fe4d 	bl	800e3c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d72a:	4b1d      	ldr	r3, [pc, #116]	; (800d7a0 <xTaskCheckForTimeOut+0xbc>)
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	685b      	ldr	r3, [r3, #4]
 800d734:	69ba      	ldr	r2, [r7, #24]
 800d736:	1ad3      	subs	r3, r2, r3
 800d738:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d742:	d102      	bne.n	800d74a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d744:	2300      	movs	r3, #0
 800d746:	61fb      	str	r3, [r7, #28]
 800d748:	e023      	b.n	800d792 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681a      	ldr	r2, [r3, #0]
 800d74e:	4b15      	ldr	r3, [pc, #84]	; (800d7a4 <xTaskCheckForTimeOut+0xc0>)
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	429a      	cmp	r2, r3
 800d754:	d007      	beq.n	800d766 <xTaskCheckForTimeOut+0x82>
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	685b      	ldr	r3, [r3, #4]
 800d75a:	69ba      	ldr	r2, [r7, #24]
 800d75c:	429a      	cmp	r2, r3
 800d75e:	d302      	bcc.n	800d766 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d760:	2301      	movs	r3, #1
 800d762:	61fb      	str	r3, [r7, #28]
 800d764:	e015      	b.n	800d792 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d766:	683b      	ldr	r3, [r7, #0]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	697a      	ldr	r2, [r7, #20]
 800d76c:	429a      	cmp	r2, r3
 800d76e:	d20b      	bcs.n	800d788 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d770:	683b      	ldr	r3, [r7, #0]
 800d772:	681a      	ldr	r2, [r3, #0]
 800d774:	697b      	ldr	r3, [r7, #20]
 800d776:	1ad2      	subs	r2, r2, r3
 800d778:	683b      	ldr	r3, [r7, #0]
 800d77a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d77c:	6878      	ldr	r0, [r7, #4]
 800d77e:	f7ff ff9b 	bl	800d6b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d782:	2300      	movs	r3, #0
 800d784:	61fb      	str	r3, [r7, #28]
 800d786:	e004      	b.n	800d792 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800d788:	683b      	ldr	r3, [r7, #0]
 800d78a:	2200      	movs	r2, #0
 800d78c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d78e:	2301      	movs	r3, #1
 800d790:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d792:	f000 fe47 	bl	800e424 <vPortExitCritical>

	return xReturn;
 800d796:	69fb      	ldr	r3, [r7, #28]
}
 800d798:	4618      	mov	r0, r3
 800d79a:	3720      	adds	r7, #32
 800d79c:	46bd      	mov	sp, r7
 800d79e:	bd80      	pop	{r7, pc}
 800d7a0:	20014104 	.word	0x20014104
 800d7a4:	20014118 	.word	0x20014118

0800d7a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d7a8:	b480      	push	{r7}
 800d7aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d7ac:	4b03      	ldr	r3, [pc, #12]	; (800d7bc <vTaskMissedYield+0x14>)
 800d7ae:	2201      	movs	r2, #1
 800d7b0:	601a      	str	r2, [r3, #0]
}
 800d7b2:	bf00      	nop
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ba:	4770      	bx	lr
 800d7bc:	20014114 	.word	0x20014114

0800d7c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b082      	sub	sp, #8
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d7c8:	f000 f852 	bl	800d870 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d7cc:	4b06      	ldr	r3, [pc, #24]	; (800d7e8 <prvIdleTask+0x28>)
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	2b01      	cmp	r3, #1
 800d7d2:	d9f9      	bls.n	800d7c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d7d4:	4b05      	ldr	r3, [pc, #20]	; (800d7ec <prvIdleTask+0x2c>)
 800d7d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7da:	601a      	str	r2, [r3, #0]
 800d7dc:	f3bf 8f4f 	dsb	sy
 800d7e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d7e4:	e7f0      	b.n	800d7c8 <prvIdleTask+0x8>
 800d7e6:	bf00      	nop
 800d7e8:	20013f64 	.word	0x20013f64
 800d7ec:	e000ed04 	.word	0xe000ed04

0800d7f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d7f0:	b580      	push	{r7, lr}
 800d7f2:	b082      	sub	sp, #8
 800d7f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	607b      	str	r3, [r7, #4]
 800d7fa:	e00c      	b.n	800d816 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d7fc:	687a      	ldr	r2, [r7, #4]
 800d7fe:	4613      	mov	r3, r2
 800d800:	009b      	lsls	r3, r3, #2
 800d802:	4413      	add	r3, r2
 800d804:	009b      	lsls	r3, r3, #2
 800d806:	4a12      	ldr	r2, [pc, #72]	; (800d850 <prvInitialiseTaskLists+0x60>)
 800d808:	4413      	add	r3, r2
 800d80a:	4618      	mov	r0, r3
 800d80c:	f7fe fdb4 	bl	800c378 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	3301      	adds	r3, #1
 800d814:	607b      	str	r3, [r7, #4]
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	2b0e      	cmp	r3, #14
 800d81a:	d9ef      	bls.n	800d7fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d81c:	480d      	ldr	r0, [pc, #52]	; (800d854 <prvInitialiseTaskLists+0x64>)
 800d81e:	f7fe fdab 	bl	800c378 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d822:	480d      	ldr	r0, [pc, #52]	; (800d858 <prvInitialiseTaskLists+0x68>)
 800d824:	f7fe fda8 	bl	800c378 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d828:	480c      	ldr	r0, [pc, #48]	; (800d85c <prvInitialiseTaskLists+0x6c>)
 800d82a:	f7fe fda5 	bl	800c378 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d82e:	480c      	ldr	r0, [pc, #48]	; (800d860 <prvInitialiseTaskLists+0x70>)
 800d830:	f7fe fda2 	bl	800c378 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d834:	480b      	ldr	r0, [pc, #44]	; (800d864 <prvInitialiseTaskLists+0x74>)
 800d836:	f7fe fd9f 	bl	800c378 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d83a:	4b0b      	ldr	r3, [pc, #44]	; (800d868 <prvInitialiseTaskLists+0x78>)
 800d83c:	4a05      	ldr	r2, [pc, #20]	; (800d854 <prvInitialiseTaskLists+0x64>)
 800d83e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d840:	4b0a      	ldr	r3, [pc, #40]	; (800d86c <prvInitialiseTaskLists+0x7c>)
 800d842:	4a05      	ldr	r2, [pc, #20]	; (800d858 <prvInitialiseTaskLists+0x68>)
 800d844:	601a      	str	r2, [r3, #0]
}
 800d846:	bf00      	nop
 800d848:	3708      	adds	r7, #8
 800d84a:	46bd      	mov	sp, r7
 800d84c:	bd80      	pop	{r7, pc}
 800d84e:	bf00      	nop
 800d850:	20013f64 	.word	0x20013f64
 800d854:	20014090 	.word	0x20014090
 800d858:	200140a4 	.word	0x200140a4
 800d85c:	200140c0 	.word	0x200140c0
 800d860:	200140d4 	.word	0x200140d4
 800d864:	200140ec 	.word	0x200140ec
 800d868:	200140b8 	.word	0x200140b8
 800d86c:	200140bc 	.word	0x200140bc

0800d870 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b082      	sub	sp, #8
 800d874:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d876:	e019      	b.n	800d8ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d878:	f000 fda4 	bl	800e3c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d87c:	4b10      	ldr	r3, [pc, #64]	; (800d8c0 <prvCheckTasksWaitingTermination+0x50>)
 800d87e:	68db      	ldr	r3, [r3, #12]
 800d880:	68db      	ldr	r3, [r3, #12]
 800d882:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	3304      	adds	r3, #4
 800d888:	4618      	mov	r0, r3
 800d88a:	f7fe fdff 	bl	800c48c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d88e:	4b0d      	ldr	r3, [pc, #52]	; (800d8c4 <prvCheckTasksWaitingTermination+0x54>)
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	3b01      	subs	r3, #1
 800d894:	4a0b      	ldr	r2, [pc, #44]	; (800d8c4 <prvCheckTasksWaitingTermination+0x54>)
 800d896:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d898:	4b0b      	ldr	r3, [pc, #44]	; (800d8c8 <prvCheckTasksWaitingTermination+0x58>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	3b01      	subs	r3, #1
 800d89e:	4a0a      	ldr	r2, [pc, #40]	; (800d8c8 <prvCheckTasksWaitingTermination+0x58>)
 800d8a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d8a2:	f000 fdbf 	bl	800e424 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d8a6:	6878      	ldr	r0, [r7, #4]
 800d8a8:	f000 f810 	bl	800d8cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d8ac:	4b06      	ldr	r3, [pc, #24]	; (800d8c8 <prvCheckTasksWaitingTermination+0x58>)
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d1e1      	bne.n	800d878 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d8b4:	bf00      	nop
 800d8b6:	bf00      	nop
 800d8b8:	3708      	adds	r7, #8
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	bd80      	pop	{r7, pc}
 800d8be:	bf00      	nop
 800d8c0:	200140d4 	.word	0x200140d4
 800d8c4:	20014100 	.word	0x20014100
 800d8c8:	200140e8 	.word	0x200140e8

0800d8cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d8cc:	b580      	push	{r7, lr}
 800d8ce:	b082      	sub	sp, #8
 800d8d0:	af00      	add	r7, sp, #0
 800d8d2:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8d8:	4618      	mov	r0, r3
 800d8da:	f7fe fc37 	bl	800c14c <vPortFree>
			vPortFree( pxTCB );
 800d8de:	6878      	ldr	r0, [r7, #4]
 800d8e0:	f7fe fc34 	bl	800c14c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d8e4:	bf00      	nop
 800d8e6:	3708      	adds	r7, #8
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	bd80      	pop	{r7, pc}

0800d8ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d8ec:	b480      	push	{r7}
 800d8ee:	b083      	sub	sp, #12
 800d8f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d8f2:	4b0c      	ldr	r3, [pc, #48]	; (800d924 <prvResetNextTaskUnblockTime+0x38>)
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d104      	bne.n	800d906 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d8fc:	4b0a      	ldr	r3, [pc, #40]	; (800d928 <prvResetNextTaskUnblockTime+0x3c>)
 800d8fe:	f04f 32ff 	mov.w	r2, #4294967295
 800d902:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d904:	e008      	b.n	800d918 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d906:	4b07      	ldr	r3, [pc, #28]	; (800d924 <prvResetNextTaskUnblockTime+0x38>)
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	68db      	ldr	r3, [r3, #12]
 800d90c:	68db      	ldr	r3, [r3, #12]
 800d90e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	685b      	ldr	r3, [r3, #4]
 800d914:	4a04      	ldr	r2, [pc, #16]	; (800d928 <prvResetNextTaskUnblockTime+0x3c>)
 800d916:	6013      	str	r3, [r2, #0]
}
 800d918:	bf00      	nop
 800d91a:	370c      	adds	r7, #12
 800d91c:	46bd      	mov	sp, r7
 800d91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d922:	4770      	bx	lr
 800d924:	200140b8 	.word	0x200140b8
 800d928:	20014120 	.word	0x20014120

0800d92c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d92c:	b480      	push	{r7}
 800d92e:	b083      	sub	sp, #12
 800d930:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d932:	4b0b      	ldr	r3, [pc, #44]	; (800d960 <xTaskGetSchedulerState+0x34>)
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	2b00      	cmp	r3, #0
 800d938:	d102      	bne.n	800d940 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d93a:	2301      	movs	r3, #1
 800d93c:	607b      	str	r3, [r7, #4]
 800d93e:	e008      	b.n	800d952 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d940:	4b08      	ldr	r3, [pc, #32]	; (800d964 <xTaskGetSchedulerState+0x38>)
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	2b00      	cmp	r3, #0
 800d946:	d102      	bne.n	800d94e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d948:	2302      	movs	r3, #2
 800d94a:	607b      	str	r3, [r7, #4]
 800d94c:	e001      	b.n	800d952 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d94e:	2300      	movs	r3, #0
 800d950:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d952:	687b      	ldr	r3, [r7, #4]
	}
 800d954:	4618      	mov	r0, r3
 800d956:	370c      	adds	r7, #12
 800d958:	46bd      	mov	sp, r7
 800d95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d95e:	4770      	bx	lr
 800d960:	2001410c 	.word	0x2001410c
 800d964:	20014128 	.word	0x20014128

0800d968 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d968:	b580      	push	{r7, lr}
 800d96a:	b086      	sub	sp, #24
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d974:	2300      	movs	r3, #0
 800d976:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d06e      	beq.n	800da5c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d97e:	4b3a      	ldr	r3, [pc, #232]	; (800da68 <xTaskPriorityDisinherit+0x100>)
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	693a      	ldr	r2, [r7, #16]
 800d984:	429a      	cmp	r2, r3
 800d986:	d00a      	beq.n	800d99e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d98c:	f383 8811 	msr	BASEPRI, r3
 800d990:	f3bf 8f6f 	isb	sy
 800d994:	f3bf 8f4f 	dsb	sy
 800d998:	60fb      	str	r3, [r7, #12]
}
 800d99a:	bf00      	nop
 800d99c:	e7fe      	b.n	800d99c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d99e:	693b      	ldr	r3, [r7, #16]
 800d9a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d10a      	bne.n	800d9bc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d9a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9aa:	f383 8811 	msr	BASEPRI, r3
 800d9ae:	f3bf 8f6f 	isb	sy
 800d9b2:	f3bf 8f4f 	dsb	sy
 800d9b6:	60bb      	str	r3, [r7, #8]
}
 800d9b8:	bf00      	nop
 800d9ba:	e7fe      	b.n	800d9ba <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d9bc:	693b      	ldr	r3, [r7, #16]
 800d9be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d9c0:	1e5a      	subs	r2, r3, #1
 800d9c2:	693b      	ldr	r3, [r7, #16]
 800d9c4:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d9c6:	693b      	ldr	r3, [r7, #16]
 800d9c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d9ca:	693b      	ldr	r3, [r7, #16]
 800d9cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d9ce:	429a      	cmp	r2, r3
 800d9d0:	d044      	beq.n	800da5c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d9d2:	693b      	ldr	r3, [r7, #16]
 800d9d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d140      	bne.n	800da5c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d9da:	693b      	ldr	r3, [r7, #16]
 800d9dc:	3304      	adds	r3, #4
 800d9de:	4618      	mov	r0, r3
 800d9e0:	f7fe fd54 	bl	800c48c <uxListRemove>
 800d9e4:	4603      	mov	r3, r0
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d115      	bne.n	800da16 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d9ea:	693b      	ldr	r3, [r7, #16]
 800d9ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d9ee:	491f      	ldr	r1, [pc, #124]	; (800da6c <xTaskPriorityDisinherit+0x104>)
 800d9f0:	4613      	mov	r3, r2
 800d9f2:	009b      	lsls	r3, r3, #2
 800d9f4:	4413      	add	r3, r2
 800d9f6:	009b      	lsls	r3, r3, #2
 800d9f8:	440b      	add	r3, r1
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d10a      	bne.n	800da16 <xTaskPriorityDisinherit+0xae>
 800da00:	693b      	ldr	r3, [r7, #16]
 800da02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da04:	2201      	movs	r2, #1
 800da06:	fa02 f303 	lsl.w	r3, r2, r3
 800da0a:	43da      	mvns	r2, r3
 800da0c:	4b18      	ldr	r3, [pc, #96]	; (800da70 <xTaskPriorityDisinherit+0x108>)
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	4013      	ands	r3, r2
 800da12:	4a17      	ldr	r2, [pc, #92]	; (800da70 <xTaskPriorityDisinherit+0x108>)
 800da14:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800da16:	693b      	ldr	r3, [r7, #16]
 800da18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800da1a:	693b      	ldr	r3, [r7, #16]
 800da1c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800da1e:	693b      	ldr	r3, [r7, #16]
 800da20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da22:	f1c3 020f 	rsb	r2, r3, #15
 800da26:	693b      	ldr	r3, [r7, #16]
 800da28:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800da2a:	693b      	ldr	r3, [r7, #16]
 800da2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da2e:	2201      	movs	r2, #1
 800da30:	409a      	lsls	r2, r3
 800da32:	4b0f      	ldr	r3, [pc, #60]	; (800da70 <xTaskPriorityDisinherit+0x108>)
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	4313      	orrs	r3, r2
 800da38:	4a0d      	ldr	r2, [pc, #52]	; (800da70 <xTaskPriorityDisinherit+0x108>)
 800da3a:	6013      	str	r3, [r2, #0]
 800da3c:	693b      	ldr	r3, [r7, #16]
 800da3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da40:	4613      	mov	r3, r2
 800da42:	009b      	lsls	r3, r3, #2
 800da44:	4413      	add	r3, r2
 800da46:	009b      	lsls	r3, r3, #2
 800da48:	4a08      	ldr	r2, [pc, #32]	; (800da6c <xTaskPriorityDisinherit+0x104>)
 800da4a:	441a      	add	r2, r3
 800da4c:	693b      	ldr	r3, [r7, #16]
 800da4e:	3304      	adds	r3, #4
 800da50:	4619      	mov	r1, r3
 800da52:	4610      	mov	r0, r2
 800da54:	f7fe fcbd 	bl	800c3d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800da58:	2301      	movs	r3, #1
 800da5a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800da5c:	697b      	ldr	r3, [r7, #20]
	}
 800da5e:	4618      	mov	r0, r3
 800da60:	3718      	adds	r7, #24
 800da62:	46bd      	mov	sp, r7
 800da64:	bd80      	pop	{r7, pc}
 800da66:	bf00      	nop
 800da68:	20013f60 	.word	0x20013f60
 800da6c:	20013f64 	.word	0x20013f64
 800da70:	20014108 	.word	0x20014108

0800da74 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800da74:	b580      	push	{r7, lr}
 800da76:	b084      	sub	sp, #16
 800da78:	af00      	add	r7, sp, #0
 800da7a:	6078      	str	r0, [r7, #4]
 800da7c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800da7e:	4b29      	ldr	r3, [pc, #164]	; (800db24 <prvAddCurrentTaskToDelayedList+0xb0>)
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800da84:	4b28      	ldr	r3, [pc, #160]	; (800db28 <prvAddCurrentTaskToDelayedList+0xb4>)
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	3304      	adds	r3, #4
 800da8a:	4618      	mov	r0, r3
 800da8c:	f7fe fcfe 	bl	800c48c <uxListRemove>
 800da90:	4603      	mov	r3, r0
 800da92:	2b00      	cmp	r3, #0
 800da94:	d10b      	bne.n	800daae <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800da96:	4b24      	ldr	r3, [pc, #144]	; (800db28 <prvAddCurrentTaskToDelayedList+0xb4>)
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da9c:	2201      	movs	r2, #1
 800da9e:	fa02 f303 	lsl.w	r3, r2, r3
 800daa2:	43da      	mvns	r2, r3
 800daa4:	4b21      	ldr	r3, [pc, #132]	; (800db2c <prvAddCurrentTaskToDelayedList+0xb8>)
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	4013      	ands	r3, r2
 800daaa:	4a20      	ldr	r2, [pc, #128]	; (800db2c <prvAddCurrentTaskToDelayedList+0xb8>)
 800daac:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dab4:	d10a      	bne.n	800dacc <prvAddCurrentTaskToDelayedList+0x58>
 800dab6:	683b      	ldr	r3, [r7, #0]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d007      	beq.n	800dacc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dabc:	4b1a      	ldr	r3, [pc, #104]	; (800db28 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	3304      	adds	r3, #4
 800dac2:	4619      	mov	r1, r3
 800dac4:	481a      	ldr	r0, [pc, #104]	; (800db30 <prvAddCurrentTaskToDelayedList+0xbc>)
 800dac6:	f7fe fc84 	bl	800c3d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800daca:	e026      	b.n	800db1a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800dacc:	68fa      	ldr	r2, [r7, #12]
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	4413      	add	r3, r2
 800dad2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800dad4:	4b14      	ldr	r3, [pc, #80]	; (800db28 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	68ba      	ldr	r2, [r7, #8]
 800dada:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800dadc:	68ba      	ldr	r2, [r7, #8]
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	429a      	cmp	r2, r3
 800dae2:	d209      	bcs.n	800daf8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dae4:	4b13      	ldr	r3, [pc, #76]	; (800db34 <prvAddCurrentTaskToDelayedList+0xc0>)
 800dae6:	681a      	ldr	r2, [r3, #0]
 800dae8:	4b0f      	ldr	r3, [pc, #60]	; (800db28 <prvAddCurrentTaskToDelayedList+0xb4>)
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	3304      	adds	r3, #4
 800daee:	4619      	mov	r1, r3
 800daf0:	4610      	mov	r0, r2
 800daf2:	f7fe fc92 	bl	800c41a <vListInsert>
}
 800daf6:	e010      	b.n	800db1a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800daf8:	4b0f      	ldr	r3, [pc, #60]	; (800db38 <prvAddCurrentTaskToDelayedList+0xc4>)
 800dafa:	681a      	ldr	r2, [r3, #0]
 800dafc:	4b0a      	ldr	r3, [pc, #40]	; (800db28 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	3304      	adds	r3, #4
 800db02:	4619      	mov	r1, r3
 800db04:	4610      	mov	r0, r2
 800db06:	f7fe fc88 	bl	800c41a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800db0a:	4b0c      	ldr	r3, [pc, #48]	; (800db3c <prvAddCurrentTaskToDelayedList+0xc8>)
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	68ba      	ldr	r2, [r7, #8]
 800db10:	429a      	cmp	r2, r3
 800db12:	d202      	bcs.n	800db1a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800db14:	4a09      	ldr	r2, [pc, #36]	; (800db3c <prvAddCurrentTaskToDelayedList+0xc8>)
 800db16:	68bb      	ldr	r3, [r7, #8]
 800db18:	6013      	str	r3, [r2, #0]
}
 800db1a:	bf00      	nop
 800db1c:	3710      	adds	r7, #16
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}
 800db22:	bf00      	nop
 800db24:	20014104 	.word	0x20014104
 800db28:	20013f60 	.word	0x20013f60
 800db2c:	20014108 	.word	0x20014108
 800db30:	200140ec 	.word	0x200140ec
 800db34:	200140bc 	.word	0x200140bc
 800db38:	200140b8 	.word	0x200140b8
 800db3c:	20014120 	.word	0x20014120

0800db40 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800db40:	b580      	push	{r7, lr}
 800db42:	b084      	sub	sp, #16
 800db44:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800db46:	2300      	movs	r3, #0
 800db48:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800db4a:	f000 fad5 	bl	800e0f8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800db4e:	4b11      	ldr	r3, [pc, #68]	; (800db94 <xTimerCreateTimerTask+0x54>)
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	2b00      	cmp	r3, #0
 800db54:	d00b      	beq.n	800db6e <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800db56:	4b10      	ldr	r3, [pc, #64]	; (800db98 <xTimerCreateTimerTask+0x58>)
 800db58:	9301      	str	r3, [sp, #4]
 800db5a:	2302      	movs	r3, #2
 800db5c:	9300      	str	r3, [sp, #0]
 800db5e:	2300      	movs	r3, #0
 800db60:	f44f 7282 	mov.w	r2, #260	; 0x104
 800db64:	490d      	ldr	r1, [pc, #52]	; (800db9c <xTimerCreateTimerTask+0x5c>)
 800db66:	480e      	ldr	r0, [pc, #56]	; (800dba0 <xTimerCreateTimerTask+0x60>)
 800db68:	f7ff f99a 	bl	800cea0 <xTaskCreate>
 800db6c:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d10a      	bne.n	800db8a <xTimerCreateTimerTask+0x4a>
	__asm volatile
 800db74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db78:	f383 8811 	msr	BASEPRI, r3
 800db7c:	f3bf 8f6f 	isb	sy
 800db80:	f3bf 8f4f 	dsb	sy
 800db84:	603b      	str	r3, [r7, #0]
}
 800db86:	bf00      	nop
 800db88:	e7fe      	b.n	800db88 <xTimerCreateTimerTask+0x48>
        return xReturn;
 800db8a:	687b      	ldr	r3, [r7, #4]
    }
 800db8c:	4618      	mov	r0, r3
 800db8e:	3708      	adds	r7, #8
 800db90:	46bd      	mov	sp, r7
 800db92:	bd80      	pop	{r7, pc}
 800db94:	2001415c 	.word	0x2001415c
 800db98:	20014160 	.word	0x20014160
 800db9c:	080133f4 	.word	0x080133f4
 800dba0:	0800dcd9 	.word	0x0800dcd9

0800dba4 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b08a      	sub	sp, #40	; 0x28
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	60f8      	str	r0, [r7, #12]
 800dbac:	60b9      	str	r1, [r7, #8]
 800dbae:	607a      	str	r2, [r7, #4]
 800dbb0:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800dbb2:	2300      	movs	r3, #0
 800dbb4:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d10a      	bne.n	800dbd2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800dbbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbc0:	f383 8811 	msr	BASEPRI, r3
 800dbc4:	f3bf 8f6f 	isb	sy
 800dbc8:	f3bf 8f4f 	dsb	sy
 800dbcc:	623b      	str	r3, [r7, #32]
}
 800dbce:	bf00      	nop
 800dbd0:	e7fe      	b.n	800dbd0 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 800dbd2:	4b1a      	ldr	r3, [pc, #104]	; (800dc3c <xTimerGenericCommand+0x98>)
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d02a      	beq.n	800dc30 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 800dbda:	68bb      	ldr	r3, [r7, #8]
 800dbdc:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800dbe6:	68bb      	ldr	r3, [r7, #8]
 800dbe8:	2b05      	cmp	r3, #5
 800dbea:	dc18      	bgt.n	800dc1e <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800dbec:	f7ff fe9e 	bl	800d92c <xTaskGetSchedulerState>
 800dbf0:	4603      	mov	r3, r0
 800dbf2:	2b02      	cmp	r3, #2
 800dbf4:	d109      	bne.n	800dc0a <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800dbf6:	4b11      	ldr	r3, [pc, #68]	; (800dc3c <xTimerGenericCommand+0x98>)
 800dbf8:	6818      	ldr	r0, [r3, #0]
 800dbfa:	f107 0114 	add.w	r1, r7, #20
 800dbfe:	2300      	movs	r3, #0
 800dc00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dc02:	f7fe fd57 	bl	800c6b4 <xQueueGenericSend>
 800dc06:	6278      	str	r0, [r7, #36]	; 0x24
 800dc08:	e012      	b.n	800dc30 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800dc0a:	4b0c      	ldr	r3, [pc, #48]	; (800dc3c <xTimerGenericCommand+0x98>)
 800dc0c:	6818      	ldr	r0, [r3, #0]
 800dc0e:	f107 0114 	add.w	r1, r7, #20
 800dc12:	2300      	movs	r3, #0
 800dc14:	2200      	movs	r2, #0
 800dc16:	f7fe fd4d 	bl	800c6b4 <xQueueGenericSend>
 800dc1a:	6278      	str	r0, [r7, #36]	; 0x24
 800dc1c:	e008      	b.n	800dc30 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800dc1e:	4b07      	ldr	r3, [pc, #28]	; (800dc3c <xTimerGenericCommand+0x98>)
 800dc20:	6818      	ldr	r0, [r3, #0]
 800dc22:	f107 0114 	add.w	r1, r7, #20
 800dc26:	2300      	movs	r3, #0
 800dc28:	683a      	ldr	r2, [r7, #0]
 800dc2a:	f7fe fe41 	bl	800c8b0 <xQueueGenericSendFromISR>
 800dc2e:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800dc30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800dc32:	4618      	mov	r0, r3
 800dc34:	3728      	adds	r7, #40	; 0x28
 800dc36:	46bd      	mov	sp, r7
 800dc38:	bd80      	pop	{r7, pc}
 800dc3a:	bf00      	nop
 800dc3c:	2001415c 	.word	0x2001415c

0800dc40 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b088      	sub	sp, #32
 800dc44:	af02      	add	r7, sp, #8
 800dc46:	6078      	str	r0, [r7, #4]
 800dc48:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc4a:	4b22      	ldr	r3, [pc, #136]	; (800dcd4 <prvProcessExpiredTimer+0x94>)
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	68db      	ldr	r3, [r3, #12]
 800dc50:	68db      	ldr	r3, [r3, #12]
 800dc52:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dc54:	697b      	ldr	r3, [r7, #20]
 800dc56:	3304      	adds	r3, #4
 800dc58:	4618      	mov	r0, r3
 800dc5a:	f7fe fc17 	bl	800c48c <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dc5e:	697b      	ldr	r3, [r7, #20]
 800dc60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dc64:	f003 0304 	and.w	r3, r3, #4
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d022      	beq.n	800dcb2 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800dc6c:	697b      	ldr	r3, [r7, #20]
 800dc6e:	699a      	ldr	r2, [r3, #24]
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	18d1      	adds	r1, r2, r3
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	683a      	ldr	r2, [r7, #0]
 800dc78:	6978      	ldr	r0, [r7, #20]
 800dc7a:	f000 f8d1 	bl	800de20 <prvInsertTimerInActiveList>
 800dc7e:	4603      	mov	r3, r0
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d01f      	beq.n	800dcc4 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800dc84:	2300      	movs	r3, #0
 800dc86:	9300      	str	r3, [sp, #0]
 800dc88:	2300      	movs	r3, #0
 800dc8a:	687a      	ldr	r2, [r7, #4]
 800dc8c:	2100      	movs	r1, #0
 800dc8e:	6978      	ldr	r0, [r7, #20]
 800dc90:	f7ff ff88 	bl	800dba4 <xTimerGenericCommand>
 800dc94:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 800dc96:	693b      	ldr	r3, [r7, #16]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d113      	bne.n	800dcc4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800dc9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dca0:	f383 8811 	msr	BASEPRI, r3
 800dca4:	f3bf 8f6f 	isb	sy
 800dca8:	f3bf 8f4f 	dsb	sy
 800dcac:	60fb      	str	r3, [r7, #12]
}
 800dcae:	bf00      	nop
 800dcb0:	e7fe      	b.n	800dcb0 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dcb2:	697b      	ldr	r3, [r7, #20]
 800dcb4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dcb8:	f023 0301 	bic.w	r3, r3, #1
 800dcbc:	b2da      	uxtb	r2, r3
 800dcbe:	697b      	ldr	r3, [r7, #20]
 800dcc0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dcc4:	697b      	ldr	r3, [r7, #20]
 800dcc6:	6a1b      	ldr	r3, [r3, #32]
 800dcc8:	6978      	ldr	r0, [r7, #20]
 800dcca:	4798      	blx	r3
    }
 800dccc:	bf00      	nop
 800dcce:	3718      	adds	r7, #24
 800dcd0:	46bd      	mov	sp, r7
 800dcd2:	bd80      	pop	{r7, pc}
 800dcd4:	20014154 	.word	0x20014154

0800dcd8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b084      	sub	sp, #16
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dce0:	f107 0308 	add.w	r3, r7, #8
 800dce4:	4618      	mov	r0, r3
 800dce6:	f000 f857 	bl	800dd98 <prvGetNextExpireTime>
 800dcea:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800dcec:	68bb      	ldr	r3, [r7, #8]
 800dcee:	4619      	mov	r1, r3
 800dcf0:	68f8      	ldr	r0, [r7, #12]
 800dcf2:	f000 f803 	bl	800dcfc <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800dcf6:	f000 f8d5 	bl	800dea4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dcfa:	e7f1      	b.n	800dce0 <prvTimerTask+0x8>

0800dcfc <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b084      	sub	sp, #16
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
 800dd04:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800dd06:	f7ff fa57 	bl	800d1b8 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dd0a:	f107 0308 	add.w	r3, r7, #8
 800dd0e:	4618      	mov	r0, r3
 800dd10:	f000 f866 	bl	800dde0 <prvSampleTimeNow>
 800dd14:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800dd16:	68bb      	ldr	r3, [r7, #8]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d130      	bne.n	800dd7e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800dd1c:	683b      	ldr	r3, [r7, #0]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d10a      	bne.n	800dd38 <prvProcessTimerOrBlockTask+0x3c>
 800dd22:	687a      	ldr	r2, [r7, #4]
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	429a      	cmp	r2, r3
 800dd28:	d806      	bhi.n	800dd38 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800dd2a:	f7ff fa53 	bl	800d1d4 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800dd2e:	68f9      	ldr	r1, [r7, #12]
 800dd30:	6878      	ldr	r0, [r7, #4]
 800dd32:	f7ff ff85 	bl	800dc40 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800dd36:	e024      	b.n	800dd82 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d008      	beq.n	800dd50 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800dd3e:	4b13      	ldr	r3, [pc, #76]	; (800dd8c <prvProcessTimerOrBlockTask+0x90>)
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d101      	bne.n	800dd4c <prvProcessTimerOrBlockTask+0x50>
 800dd48:	2301      	movs	r3, #1
 800dd4a:	e000      	b.n	800dd4e <prvProcessTimerOrBlockTask+0x52>
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800dd50:	4b0f      	ldr	r3, [pc, #60]	; (800dd90 <prvProcessTimerOrBlockTask+0x94>)
 800dd52:	6818      	ldr	r0, [r3, #0]
 800dd54:	687a      	ldr	r2, [r7, #4]
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	1ad3      	subs	r3, r2, r3
 800dd5a:	683a      	ldr	r2, [r7, #0]
 800dd5c:	4619      	mov	r1, r3
 800dd5e:	f7ff f86b 	bl	800ce38 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800dd62:	f7ff fa37 	bl	800d1d4 <xTaskResumeAll>
 800dd66:	4603      	mov	r3, r0
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d10a      	bne.n	800dd82 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800dd6c:	4b09      	ldr	r3, [pc, #36]	; (800dd94 <prvProcessTimerOrBlockTask+0x98>)
 800dd6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd72:	601a      	str	r2, [r3, #0]
 800dd74:	f3bf 8f4f 	dsb	sy
 800dd78:	f3bf 8f6f 	isb	sy
    }
 800dd7c:	e001      	b.n	800dd82 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800dd7e:	f7ff fa29 	bl	800d1d4 <xTaskResumeAll>
    }
 800dd82:	bf00      	nop
 800dd84:	3710      	adds	r7, #16
 800dd86:	46bd      	mov	sp, r7
 800dd88:	bd80      	pop	{r7, pc}
 800dd8a:	bf00      	nop
 800dd8c:	20014158 	.word	0x20014158
 800dd90:	2001415c 	.word	0x2001415c
 800dd94:	e000ed04 	.word	0xe000ed04

0800dd98 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800dd98:	b480      	push	{r7}
 800dd9a:	b085      	sub	sp, #20
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800dda0:	4b0e      	ldr	r3, [pc, #56]	; (800dddc <prvGetNextExpireTime+0x44>)
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d101      	bne.n	800ddae <prvGetNextExpireTime+0x16>
 800ddaa:	2201      	movs	r2, #1
 800ddac:	e000      	b.n	800ddb0 <prvGetNextExpireTime+0x18>
 800ddae:	2200      	movs	r2, #0
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d105      	bne.n	800ddc8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ddbc:	4b07      	ldr	r3, [pc, #28]	; (800dddc <prvGetNextExpireTime+0x44>)
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	68db      	ldr	r3, [r3, #12]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	60fb      	str	r3, [r7, #12]
 800ddc6:	e001      	b.n	800ddcc <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800ddc8:	2300      	movs	r3, #0
 800ddca:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800ddcc:	68fb      	ldr	r3, [r7, #12]
    }
 800ddce:	4618      	mov	r0, r3
 800ddd0:	3714      	adds	r7, #20
 800ddd2:	46bd      	mov	sp, r7
 800ddd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd8:	4770      	bx	lr
 800ddda:	bf00      	nop
 800dddc:	20014154 	.word	0x20014154

0800dde0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800dde0:	b580      	push	{r7, lr}
 800dde2:	b084      	sub	sp, #16
 800dde4:	af00      	add	r7, sp, #0
 800dde6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800dde8:	f7ff fa90 	bl	800d30c <xTaskGetTickCount>
 800ddec:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800ddee:	4b0b      	ldr	r3, [pc, #44]	; (800de1c <prvSampleTimeNow+0x3c>)
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	68fa      	ldr	r2, [r7, #12]
 800ddf4:	429a      	cmp	r2, r3
 800ddf6:	d205      	bcs.n	800de04 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800ddf8:	f000 f91a 	bl	800e030 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	2201      	movs	r2, #1
 800de00:	601a      	str	r2, [r3, #0]
 800de02:	e002      	b.n	800de0a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	2200      	movs	r2, #0
 800de08:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800de0a:	4a04      	ldr	r2, [pc, #16]	; (800de1c <prvSampleTimeNow+0x3c>)
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800de10:	68fb      	ldr	r3, [r7, #12]
    }
 800de12:	4618      	mov	r0, r3
 800de14:	3710      	adds	r7, #16
 800de16:	46bd      	mov	sp, r7
 800de18:	bd80      	pop	{r7, pc}
 800de1a:	bf00      	nop
 800de1c:	20014164 	.word	0x20014164

0800de20 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800de20:	b580      	push	{r7, lr}
 800de22:	b086      	sub	sp, #24
 800de24:	af00      	add	r7, sp, #0
 800de26:	60f8      	str	r0, [r7, #12]
 800de28:	60b9      	str	r1, [r7, #8]
 800de2a:	607a      	str	r2, [r7, #4]
 800de2c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800de2e:	2300      	movs	r3, #0
 800de30:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	68ba      	ldr	r2, [r7, #8]
 800de36:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	68fa      	ldr	r2, [r7, #12]
 800de3c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800de3e:	68ba      	ldr	r2, [r7, #8]
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	429a      	cmp	r2, r3
 800de44:	d812      	bhi.n	800de6c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800de46:	687a      	ldr	r2, [r7, #4]
 800de48:	683b      	ldr	r3, [r7, #0]
 800de4a:	1ad2      	subs	r2, r2, r3
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	699b      	ldr	r3, [r3, #24]
 800de50:	429a      	cmp	r2, r3
 800de52:	d302      	bcc.n	800de5a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800de54:	2301      	movs	r3, #1
 800de56:	617b      	str	r3, [r7, #20]
 800de58:	e01b      	b.n	800de92 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800de5a:	4b10      	ldr	r3, [pc, #64]	; (800de9c <prvInsertTimerInActiveList+0x7c>)
 800de5c:	681a      	ldr	r2, [r3, #0]
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	3304      	adds	r3, #4
 800de62:	4619      	mov	r1, r3
 800de64:	4610      	mov	r0, r2
 800de66:	f7fe fad8 	bl	800c41a <vListInsert>
 800de6a:	e012      	b.n	800de92 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800de6c:	687a      	ldr	r2, [r7, #4]
 800de6e:	683b      	ldr	r3, [r7, #0]
 800de70:	429a      	cmp	r2, r3
 800de72:	d206      	bcs.n	800de82 <prvInsertTimerInActiveList+0x62>
 800de74:	68ba      	ldr	r2, [r7, #8]
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	429a      	cmp	r2, r3
 800de7a:	d302      	bcc.n	800de82 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800de7c:	2301      	movs	r3, #1
 800de7e:	617b      	str	r3, [r7, #20]
 800de80:	e007      	b.n	800de92 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800de82:	4b07      	ldr	r3, [pc, #28]	; (800dea0 <prvInsertTimerInActiveList+0x80>)
 800de84:	681a      	ldr	r2, [r3, #0]
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	3304      	adds	r3, #4
 800de8a:	4619      	mov	r1, r3
 800de8c:	4610      	mov	r0, r2
 800de8e:	f7fe fac4 	bl	800c41a <vListInsert>
            }
        }

        return xProcessTimerNow;
 800de92:	697b      	ldr	r3, [r7, #20]
    }
 800de94:	4618      	mov	r0, r3
 800de96:	3718      	adds	r7, #24
 800de98:	46bd      	mov	sp, r7
 800de9a:	bd80      	pop	{r7, pc}
 800de9c:	20014158 	.word	0x20014158
 800dea0:	20014154 	.word	0x20014154

0800dea4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800dea4:	b580      	push	{r7, lr}
 800dea6:	b08c      	sub	sp, #48	; 0x30
 800dea8:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800deaa:	e0ae      	b.n	800e00a <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800deac:	68bb      	ldr	r3, [r7, #8]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	f2c0 80aa 	blt.w	800e008 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800deb4:	693b      	ldr	r3, [r7, #16]
 800deb6:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800deb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deba:	695b      	ldr	r3, [r3, #20]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d004      	beq.n	800deca <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dec2:	3304      	adds	r3, #4
 800dec4:	4618      	mov	r0, r3
 800dec6:	f7fe fae1 	bl	800c48c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800deca:	1d3b      	adds	r3, r7, #4
 800decc:	4618      	mov	r0, r3
 800dece:	f7ff ff87 	bl	800dde0 <prvSampleTimeNow>
 800ded2:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 800ded4:	68bb      	ldr	r3, [r7, #8]
 800ded6:	2b09      	cmp	r3, #9
 800ded8:	f200 8097 	bhi.w	800e00a <prvProcessReceivedCommands+0x166>
 800dedc:	a201      	add	r2, pc, #4	; (adr r2, 800dee4 <prvProcessReceivedCommands+0x40>)
 800dede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dee2:	bf00      	nop
 800dee4:	0800df0d 	.word	0x0800df0d
 800dee8:	0800df0d 	.word	0x0800df0d
 800deec:	0800df0d 	.word	0x0800df0d
 800def0:	0800df81 	.word	0x0800df81
 800def4:	0800df95 	.word	0x0800df95
 800def8:	0800dfdf 	.word	0x0800dfdf
 800defc:	0800df0d 	.word	0x0800df0d
 800df00:	0800df0d 	.word	0x0800df0d
 800df04:	0800df81 	.word	0x0800df81
 800df08:	0800df95 	.word	0x0800df95
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800df0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df0e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800df12:	f043 0301 	orr.w	r3, r3, #1
 800df16:	b2da      	uxtb	r2, r3
 800df18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800df1e:	68fa      	ldr	r2, [r7, #12]
 800df20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df22:	699b      	ldr	r3, [r3, #24]
 800df24:	18d1      	adds	r1, r2, r3
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	6a3a      	ldr	r2, [r7, #32]
 800df2a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800df2c:	f7ff ff78 	bl	800de20 <prvInsertTimerInActiveList>
 800df30:	4603      	mov	r3, r0
 800df32:	2b00      	cmp	r3, #0
 800df34:	d069      	beq.n	800e00a <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800df36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df38:	6a1b      	ldr	r3, [r3, #32]
 800df3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800df3c:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800df3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800df44:	f003 0304 	and.w	r3, r3, #4
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d05e      	beq.n	800e00a <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800df4c:	68fa      	ldr	r2, [r7, #12]
 800df4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df50:	699b      	ldr	r3, [r3, #24]
 800df52:	441a      	add	r2, r3
 800df54:	2300      	movs	r3, #0
 800df56:	9300      	str	r3, [sp, #0]
 800df58:	2300      	movs	r3, #0
 800df5a:	2100      	movs	r1, #0
 800df5c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800df5e:	f7ff fe21 	bl	800dba4 <xTimerGenericCommand>
 800df62:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 800df64:	69fb      	ldr	r3, [r7, #28]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d14f      	bne.n	800e00a <prvProcessReceivedCommands+0x166>
	__asm volatile
 800df6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df6e:	f383 8811 	msr	BASEPRI, r3
 800df72:	f3bf 8f6f 	isb	sy
 800df76:	f3bf 8f4f 	dsb	sy
 800df7a:	61bb      	str	r3, [r7, #24]
}
 800df7c:	bf00      	nop
 800df7e:	e7fe      	b.n	800df7e <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800df80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df82:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800df86:	f023 0301 	bic.w	r3, r3, #1
 800df8a:	b2da      	uxtb	r2, r3
 800df8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df8e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 800df92:	e03a      	b.n	800e00a <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800df94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df96:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800df9a:	f043 0301 	orr.w	r3, r3, #1
 800df9e:	b2da      	uxtb	r2, r3
 800dfa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfa2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800dfa6:	68fa      	ldr	r2, [r7, #12]
 800dfa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfaa:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800dfac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfae:	699b      	ldr	r3, [r3, #24]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d10a      	bne.n	800dfca <prvProcessReceivedCommands+0x126>
	__asm volatile
 800dfb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfb8:	f383 8811 	msr	BASEPRI, r3
 800dfbc:	f3bf 8f6f 	isb	sy
 800dfc0:	f3bf 8f4f 	dsb	sy
 800dfc4:	617b      	str	r3, [r7, #20]
}
 800dfc6:	bf00      	nop
 800dfc8:	e7fe      	b.n	800dfc8 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800dfca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfcc:	699a      	ldr	r2, [r3, #24]
 800dfce:	6a3b      	ldr	r3, [r7, #32]
 800dfd0:	18d1      	adds	r1, r2, r3
 800dfd2:	6a3b      	ldr	r3, [r7, #32]
 800dfd4:	6a3a      	ldr	r2, [r7, #32]
 800dfd6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dfd8:	f7ff ff22 	bl	800de20 <prvInsertTimerInActiveList>
                        break;
 800dfdc:	e015      	b.n	800e00a <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800dfde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfe0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dfe4:	f003 0302 	and.w	r3, r3, #2
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d103      	bne.n	800dff4 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 800dfec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dfee:	f7fe f8ad 	bl	800c14c <vPortFree>
 800dff2:	e00a      	b.n	800e00a <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dff6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dffa:	f023 0301 	bic.w	r3, r3, #1
 800dffe:	b2da      	uxtb	r2, r3
 800e000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e002:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800e006:	e000      	b.n	800e00a <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 800e008:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e00a:	4b08      	ldr	r3, [pc, #32]	; (800e02c <prvProcessReceivedCommands+0x188>)
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	f107 0108 	add.w	r1, r7, #8
 800e012:	2200      	movs	r2, #0
 800e014:	4618      	mov	r0, r3
 800e016:	f7fe fcf5 	bl	800ca04 <xQueueReceive>
 800e01a:	4603      	mov	r3, r0
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	f47f af45 	bne.w	800deac <prvProcessReceivedCommands+0x8>
        }
    }
 800e022:	bf00      	nop
 800e024:	bf00      	nop
 800e026:	3728      	adds	r7, #40	; 0x28
 800e028:	46bd      	mov	sp, r7
 800e02a:	bd80      	pop	{r7, pc}
 800e02c:	2001415c 	.word	0x2001415c

0800e030 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800e030:	b580      	push	{r7, lr}
 800e032:	b088      	sub	sp, #32
 800e034:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e036:	e048      	b.n	800e0ca <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e038:	4b2d      	ldr	r3, [pc, #180]	; (800e0f0 <prvSwitchTimerLists+0xc0>)
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	68db      	ldr	r3, [r3, #12]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e042:	4b2b      	ldr	r3, [pc, #172]	; (800e0f0 <prvSwitchTimerLists+0xc0>)
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	68db      	ldr	r3, [r3, #12]
 800e048:	68db      	ldr	r3, [r3, #12]
 800e04a:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	3304      	adds	r3, #4
 800e050:	4618      	mov	r0, r3
 800e052:	f7fe fa1b 	bl	800c48c <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	6a1b      	ldr	r3, [r3, #32]
 800e05a:	68f8      	ldr	r0, [r7, #12]
 800e05c:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e064:	f003 0304 	and.w	r3, r3, #4
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d02e      	beq.n	800e0ca <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	699b      	ldr	r3, [r3, #24]
 800e070:	693a      	ldr	r2, [r7, #16]
 800e072:	4413      	add	r3, r2
 800e074:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 800e076:	68ba      	ldr	r2, [r7, #8]
 800e078:	693b      	ldr	r3, [r7, #16]
 800e07a:	429a      	cmp	r2, r3
 800e07c:	d90e      	bls.n	800e09c <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	68ba      	ldr	r2, [r7, #8]
 800e082:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	68fa      	ldr	r2, [r7, #12]
 800e088:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e08a:	4b19      	ldr	r3, [pc, #100]	; (800e0f0 <prvSwitchTimerLists+0xc0>)
 800e08c:	681a      	ldr	r2, [r3, #0]
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	3304      	adds	r3, #4
 800e092:	4619      	mov	r1, r3
 800e094:	4610      	mov	r0, r2
 800e096:	f7fe f9c0 	bl	800c41a <vListInsert>
 800e09a:	e016      	b.n	800e0ca <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e09c:	2300      	movs	r3, #0
 800e09e:	9300      	str	r3, [sp, #0]
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	693a      	ldr	r2, [r7, #16]
 800e0a4:	2100      	movs	r1, #0
 800e0a6:	68f8      	ldr	r0, [r7, #12]
 800e0a8:	f7ff fd7c 	bl	800dba4 <xTimerGenericCommand>
 800e0ac:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d10a      	bne.n	800e0ca <prvSwitchTimerLists+0x9a>
	__asm volatile
 800e0b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0b8:	f383 8811 	msr	BASEPRI, r3
 800e0bc:	f3bf 8f6f 	isb	sy
 800e0c0:	f3bf 8f4f 	dsb	sy
 800e0c4:	603b      	str	r3, [r7, #0]
}
 800e0c6:	bf00      	nop
 800e0c8:	e7fe      	b.n	800e0c8 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e0ca:	4b09      	ldr	r3, [pc, #36]	; (800e0f0 <prvSwitchTimerLists+0xc0>)
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d1b1      	bne.n	800e038 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 800e0d4:	4b06      	ldr	r3, [pc, #24]	; (800e0f0 <prvSwitchTimerLists+0xc0>)
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800e0da:	4b06      	ldr	r3, [pc, #24]	; (800e0f4 <prvSwitchTimerLists+0xc4>)
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	4a04      	ldr	r2, [pc, #16]	; (800e0f0 <prvSwitchTimerLists+0xc0>)
 800e0e0:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800e0e2:	4a04      	ldr	r2, [pc, #16]	; (800e0f4 <prvSwitchTimerLists+0xc4>)
 800e0e4:	697b      	ldr	r3, [r7, #20]
 800e0e6:	6013      	str	r3, [r2, #0]
    }
 800e0e8:	bf00      	nop
 800e0ea:	3718      	adds	r7, #24
 800e0ec:	46bd      	mov	sp, r7
 800e0ee:	bd80      	pop	{r7, pc}
 800e0f0:	20014154 	.word	0x20014154
 800e0f4:	20014158 	.word	0x20014158

0800e0f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800e0f8:	b580      	push	{r7, lr}
 800e0fa:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800e0fc:	f000 f962 	bl	800e3c4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800e100:	4b12      	ldr	r3, [pc, #72]	; (800e14c <prvCheckForValidListAndQueue+0x54>)
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d11d      	bne.n	800e144 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800e108:	4811      	ldr	r0, [pc, #68]	; (800e150 <prvCheckForValidListAndQueue+0x58>)
 800e10a:	f7fe f935 	bl	800c378 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800e10e:	4811      	ldr	r0, [pc, #68]	; (800e154 <prvCheckForValidListAndQueue+0x5c>)
 800e110:	f7fe f932 	bl	800c378 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800e114:	4b10      	ldr	r3, [pc, #64]	; (800e158 <prvCheckForValidListAndQueue+0x60>)
 800e116:	4a0e      	ldr	r2, [pc, #56]	; (800e150 <prvCheckForValidListAndQueue+0x58>)
 800e118:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800e11a:	4b10      	ldr	r3, [pc, #64]	; (800e15c <prvCheckForValidListAndQueue+0x64>)
 800e11c:	4a0d      	ldr	r2, [pc, #52]	; (800e154 <prvCheckForValidListAndQueue+0x5c>)
 800e11e:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800e120:	2200      	movs	r2, #0
 800e122:	210c      	movs	r1, #12
 800e124:	200a      	movs	r0, #10
 800e126:	f7fe fa43 	bl	800c5b0 <xQueueGenericCreate>
 800e12a:	4603      	mov	r3, r0
 800e12c:	4a07      	ldr	r2, [pc, #28]	; (800e14c <prvCheckForValidListAndQueue+0x54>)
 800e12e:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 800e130:	4b06      	ldr	r3, [pc, #24]	; (800e14c <prvCheckForValidListAndQueue+0x54>)
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	2b00      	cmp	r3, #0
 800e136:	d005      	beq.n	800e144 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e138:	4b04      	ldr	r3, [pc, #16]	; (800e14c <prvCheckForValidListAndQueue+0x54>)
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	4908      	ldr	r1, [pc, #32]	; (800e160 <prvCheckForValidListAndQueue+0x68>)
 800e13e:	4618      	mov	r0, r3
 800e140:	f7fe fe50 	bl	800cde4 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800e144:	f000 f96e 	bl	800e424 <vPortExitCritical>
    }
 800e148:	bf00      	nop
 800e14a:	bd80      	pop	{r7, pc}
 800e14c:	2001415c 	.word	0x2001415c
 800e150:	2001412c 	.word	0x2001412c
 800e154:	20014140 	.word	0x20014140
 800e158:	20014154 	.word	0x20014154
 800e15c:	20014158 	.word	0x20014158
 800e160:	080133fc 	.word	0x080133fc

0800e164 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e164:	b480      	push	{r7}
 800e166:	b085      	sub	sp, #20
 800e168:	af00      	add	r7, sp, #0
 800e16a:	60f8      	str	r0, [r7, #12]
 800e16c:	60b9      	str	r1, [r7, #8]
 800e16e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	3b04      	subs	r3, #4
 800e174:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e17c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	3b04      	subs	r3, #4
 800e182:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e184:	68bb      	ldr	r3, [r7, #8]
 800e186:	f023 0201 	bic.w	r2, r3, #1
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	3b04      	subs	r3, #4
 800e192:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e194:	4a0c      	ldr	r2, [pc, #48]	; (800e1c8 <pxPortInitialiseStack+0x64>)
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	3b14      	subs	r3, #20
 800e19e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e1a0:	687a      	ldr	r2, [r7, #4]
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	3b04      	subs	r3, #4
 800e1aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	f06f 0202 	mvn.w	r2, #2
 800e1b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	3b20      	subs	r3, #32
 800e1b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e1ba:	68fb      	ldr	r3, [r7, #12]
}
 800e1bc:	4618      	mov	r0, r3
 800e1be:	3714      	adds	r7, #20
 800e1c0:	46bd      	mov	sp, r7
 800e1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c6:	4770      	bx	lr
 800e1c8:	0800e1cd 	.word	0x0800e1cd

0800e1cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e1cc:	b480      	push	{r7}
 800e1ce:	b085      	sub	sp, #20
 800e1d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e1d6:	4b12      	ldr	r3, [pc, #72]	; (800e220 <prvTaskExitError+0x54>)
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1de:	d00a      	beq.n	800e1f6 <prvTaskExitError+0x2a>
	__asm volatile
 800e1e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1e4:	f383 8811 	msr	BASEPRI, r3
 800e1e8:	f3bf 8f6f 	isb	sy
 800e1ec:	f3bf 8f4f 	dsb	sy
 800e1f0:	60fb      	str	r3, [r7, #12]
}
 800e1f2:	bf00      	nop
 800e1f4:	e7fe      	b.n	800e1f4 <prvTaskExitError+0x28>
	__asm volatile
 800e1f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1fa:	f383 8811 	msr	BASEPRI, r3
 800e1fe:	f3bf 8f6f 	isb	sy
 800e202:	f3bf 8f4f 	dsb	sy
 800e206:	60bb      	str	r3, [r7, #8]
}
 800e208:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e20a:	bf00      	nop
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d0fc      	beq.n	800e20c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e212:	bf00      	nop
 800e214:	bf00      	nop
 800e216:	3714      	adds	r7, #20
 800e218:	46bd      	mov	sp, r7
 800e21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e21e:	4770      	bx	lr
 800e220:	20000060 	.word	0x20000060
	...

0800e230 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e230:	4b07      	ldr	r3, [pc, #28]	; (800e250 <pxCurrentTCBConst2>)
 800e232:	6819      	ldr	r1, [r3, #0]
 800e234:	6808      	ldr	r0, [r1, #0]
 800e236:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e23a:	f380 8809 	msr	PSP, r0
 800e23e:	f3bf 8f6f 	isb	sy
 800e242:	f04f 0000 	mov.w	r0, #0
 800e246:	f380 8811 	msr	BASEPRI, r0
 800e24a:	4770      	bx	lr
 800e24c:	f3af 8000 	nop.w

0800e250 <pxCurrentTCBConst2>:
 800e250:	20013f60 	.word	0x20013f60
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e254:	bf00      	nop
 800e256:	bf00      	nop

0800e258 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e258:	4808      	ldr	r0, [pc, #32]	; (800e27c <prvPortStartFirstTask+0x24>)
 800e25a:	6800      	ldr	r0, [r0, #0]
 800e25c:	6800      	ldr	r0, [r0, #0]
 800e25e:	f380 8808 	msr	MSP, r0
 800e262:	f04f 0000 	mov.w	r0, #0
 800e266:	f380 8814 	msr	CONTROL, r0
 800e26a:	b662      	cpsie	i
 800e26c:	b661      	cpsie	f
 800e26e:	f3bf 8f4f 	dsb	sy
 800e272:	f3bf 8f6f 	isb	sy
 800e276:	df00      	svc	0
 800e278:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e27a:	bf00      	nop
 800e27c:	e000ed08 	.word	0xe000ed08

0800e280 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e280:	b580      	push	{r7, lr}
 800e282:	b086      	sub	sp, #24
 800e284:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e286:	4b46      	ldr	r3, [pc, #280]	; (800e3a0 <xPortStartScheduler+0x120>)
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	4a46      	ldr	r2, [pc, #280]	; (800e3a4 <xPortStartScheduler+0x124>)
 800e28c:	4293      	cmp	r3, r2
 800e28e:	d10a      	bne.n	800e2a6 <xPortStartScheduler+0x26>
	__asm volatile
 800e290:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e294:	f383 8811 	msr	BASEPRI, r3
 800e298:	f3bf 8f6f 	isb	sy
 800e29c:	f3bf 8f4f 	dsb	sy
 800e2a0:	613b      	str	r3, [r7, #16]
}
 800e2a2:	bf00      	nop
 800e2a4:	e7fe      	b.n	800e2a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e2a6:	4b3e      	ldr	r3, [pc, #248]	; (800e3a0 <xPortStartScheduler+0x120>)
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	4a3f      	ldr	r2, [pc, #252]	; (800e3a8 <xPortStartScheduler+0x128>)
 800e2ac:	4293      	cmp	r3, r2
 800e2ae:	d10a      	bne.n	800e2c6 <xPortStartScheduler+0x46>
	__asm volatile
 800e2b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2b4:	f383 8811 	msr	BASEPRI, r3
 800e2b8:	f3bf 8f6f 	isb	sy
 800e2bc:	f3bf 8f4f 	dsb	sy
 800e2c0:	60fb      	str	r3, [r7, #12]
}
 800e2c2:	bf00      	nop
 800e2c4:	e7fe      	b.n	800e2c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e2c6:	4b39      	ldr	r3, [pc, #228]	; (800e3ac <xPortStartScheduler+0x12c>)
 800e2c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e2ca:	697b      	ldr	r3, [r7, #20]
 800e2cc:	781b      	ldrb	r3, [r3, #0]
 800e2ce:	b2db      	uxtb	r3, r3
 800e2d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e2d2:	697b      	ldr	r3, [r7, #20]
 800e2d4:	22ff      	movs	r2, #255	; 0xff
 800e2d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e2d8:	697b      	ldr	r3, [r7, #20]
 800e2da:	781b      	ldrb	r3, [r3, #0]
 800e2dc:	b2db      	uxtb	r3, r3
 800e2de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e2e0:	78fb      	ldrb	r3, [r7, #3]
 800e2e2:	b2db      	uxtb	r3, r3
 800e2e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e2e8:	b2da      	uxtb	r2, r3
 800e2ea:	4b31      	ldr	r3, [pc, #196]	; (800e3b0 <xPortStartScheduler+0x130>)
 800e2ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e2ee:	4b31      	ldr	r3, [pc, #196]	; (800e3b4 <xPortStartScheduler+0x134>)
 800e2f0:	2207      	movs	r2, #7
 800e2f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e2f4:	e009      	b.n	800e30a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800e2f6:	4b2f      	ldr	r3, [pc, #188]	; (800e3b4 <xPortStartScheduler+0x134>)
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	3b01      	subs	r3, #1
 800e2fc:	4a2d      	ldr	r2, [pc, #180]	; (800e3b4 <xPortStartScheduler+0x134>)
 800e2fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e300:	78fb      	ldrb	r3, [r7, #3]
 800e302:	b2db      	uxtb	r3, r3
 800e304:	005b      	lsls	r3, r3, #1
 800e306:	b2db      	uxtb	r3, r3
 800e308:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e30a:	78fb      	ldrb	r3, [r7, #3]
 800e30c:	b2db      	uxtb	r3, r3
 800e30e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e312:	2b80      	cmp	r3, #128	; 0x80
 800e314:	d0ef      	beq.n	800e2f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e316:	4b27      	ldr	r3, [pc, #156]	; (800e3b4 <xPortStartScheduler+0x134>)
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	f1c3 0307 	rsb	r3, r3, #7
 800e31e:	2b04      	cmp	r3, #4
 800e320:	d00a      	beq.n	800e338 <xPortStartScheduler+0xb8>
	__asm volatile
 800e322:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e326:	f383 8811 	msr	BASEPRI, r3
 800e32a:	f3bf 8f6f 	isb	sy
 800e32e:	f3bf 8f4f 	dsb	sy
 800e332:	60bb      	str	r3, [r7, #8]
}
 800e334:	bf00      	nop
 800e336:	e7fe      	b.n	800e336 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e338:	4b1e      	ldr	r3, [pc, #120]	; (800e3b4 <xPortStartScheduler+0x134>)
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	021b      	lsls	r3, r3, #8
 800e33e:	4a1d      	ldr	r2, [pc, #116]	; (800e3b4 <xPortStartScheduler+0x134>)
 800e340:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e342:	4b1c      	ldr	r3, [pc, #112]	; (800e3b4 <xPortStartScheduler+0x134>)
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e34a:	4a1a      	ldr	r2, [pc, #104]	; (800e3b4 <xPortStartScheduler+0x134>)
 800e34c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	b2da      	uxtb	r2, r3
 800e352:	697b      	ldr	r3, [r7, #20]
 800e354:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e356:	4b18      	ldr	r3, [pc, #96]	; (800e3b8 <xPortStartScheduler+0x138>)
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	4a17      	ldr	r2, [pc, #92]	; (800e3b8 <xPortStartScheduler+0x138>)
 800e35c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e360:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e362:	4b15      	ldr	r3, [pc, #84]	; (800e3b8 <xPortStartScheduler+0x138>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	4a14      	ldr	r2, [pc, #80]	; (800e3b8 <xPortStartScheduler+0x138>)
 800e368:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e36c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e36e:	f000 f8dd 	bl	800e52c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e372:	4b12      	ldr	r3, [pc, #72]	; (800e3bc <xPortStartScheduler+0x13c>)
 800e374:	2200      	movs	r2, #0
 800e376:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e378:	f000 f8fc 	bl	800e574 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e37c:	4b10      	ldr	r3, [pc, #64]	; (800e3c0 <xPortStartScheduler+0x140>)
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	4a0f      	ldr	r2, [pc, #60]	; (800e3c0 <xPortStartScheduler+0x140>)
 800e382:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e386:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e388:	f7ff ff66 	bl	800e258 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e38c:	f7ff f886 	bl	800d49c <vTaskSwitchContext>
	prvTaskExitError();
 800e390:	f7ff ff1c 	bl	800e1cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e394:	2300      	movs	r3, #0
}
 800e396:	4618      	mov	r0, r3
 800e398:	3718      	adds	r7, #24
 800e39a:	46bd      	mov	sp, r7
 800e39c:	bd80      	pop	{r7, pc}
 800e39e:	bf00      	nop
 800e3a0:	e000ed00 	.word	0xe000ed00
 800e3a4:	410fc271 	.word	0x410fc271
 800e3a8:	410fc270 	.word	0x410fc270
 800e3ac:	e000e400 	.word	0xe000e400
 800e3b0:	20014168 	.word	0x20014168
 800e3b4:	2001416c 	.word	0x2001416c
 800e3b8:	e000ed20 	.word	0xe000ed20
 800e3bc:	20000060 	.word	0x20000060
 800e3c0:	e000ef34 	.word	0xe000ef34

0800e3c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e3c4:	b480      	push	{r7}
 800e3c6:	b083      	sub	sp, #12
 800e3c8:	af00      	add	r7, sp, #0
	__asm volatile
 800e3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3ce:	f383 8811 	msr	BASEPRI, r3
 800e3d2:	f3bf 8f6f 	isb	sy
 800e3d6:	f3bf 8f4f 	dsb	sy
 800e3da:	607b      	str	r3, [r7, #4]
}
 800e3dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e3de:	4b0f      	ldr	r3, [pc, #60]	; (800e41c <vPortEnterCritical+0x58>)
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	3301      	adds	r3, #1
 800e3e4:	4a0d      	ldr	r2, [pc, #52]	; (800e41c <vPortEnterCritical+0x58>)
 800e3e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e3e8:	4b0c      	ldr	r3, [pc, #48]	; (800e41c <vPortEnterCritical+0x58>)
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	2b01      	cmp	r3, #1
 800e3ee:	d10f      	bne.n	800e410 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e3f0:	4b0b      	ldr	r3, [pc, #44]	; (800e420 <vPortEnterCritical+0x5c>)
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	b2db      	uxtb	r3, r3
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d00a      	beq.n	800e410 <vPortEnterCritical+0x4c>
	__asm volatile
 800e3fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3fe:	f383 8811 	msr	BASEPRI, r3
 800e402:	f3bf 8f6f 	isb	sy
 800e406:	f3bf 8f4f 	dsb	sy
 800e40a:	603b      	str	r3, [r7, #0]
}
 800e40c:	bf00      	nop
 800e40e:	e7fe      	b.n	800e40e <vPortEnterCritical+0x4a>
	}
}
 800e410:	bf00      	nop
 800e412:	370c      	adds	r7, #12
 800e414:	46bd      	mov	sp, r7
 800e416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e41a:	4770      	bx	lr
 800e41c:	20000060 	.word	0x20000060
 800e420:	e000ed04 	.word	0xe000ed04

0800e424 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e424:	b480      	push	{r7}
 800e426:	b083      	sub	sp, #12
 800e428:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e42a:	4b12      	ldr	r3, [pc, #72]	; (800e474 <vPortExitCritical+0x50>)
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d10a      	bne.n	800e448 <vPortExitCritical+0x24>
	__asm volatile
 800e432:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e436:	f383 8811 	msr	BASEPRI, r3
 800e43a:	f3bf 8f6f 	isb	sy
 800e43e:	f3bf 8f4f 	dsb	sy
 800e442:	607b      	str	r3, [r7, #4]
}
 800e444:	bf00      	nop
 800e446:	e7fe      	b.n	800e446 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e448:	4b0a      	ldr	r3, [pc, #40]	; (800e474 <vPortExitCritical+0x50>)
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	3b01      	subs	r3, #1
 800e44e:	4a09      	ldr	r2, [pc, #36]	; (800e474 <vPortExitCritical+0x50>)
 800e450:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e452:	4b08      	ldr	r3, [pc, #32]	; (800e474 <vPortExitCritical+0x50>)
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	2b00      	cmp	r3, #0
 800e458:	d105      	bne.n	800e466 <vPortExitCritical+0x42>
 800e45a:	2300      	movs	r3, #0
 800e45c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	f383 8811 	msr	BASEPRI, r3
}
 800e464:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e466:	bf00      	nop
 800e468:	370c      	adds	r7, #12
 800e46a:	46bd      	mov	sp, r7
 800e46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e470:	4770      	bx	lr
 800e472:	bf00      	nop
 800e474:	20000060 	.word	0x20000060
	...

0800e480 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e480:	f3ef 8009 	mrs	r0, PSP
 800e484:	f3bf 8f6f 	isb	sy
 800e488:	4b15      	ldr	r3, [pc, #84]	; (800e4e0 <pxCurrentTCBConst>)
 800e48a:	681a      	ldr	r2, [r3, #0]
 800e48c:	f01e 0f10 	tst.w	lr, #16
 800e490:	bf08      	it	eq
 800e492:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e496:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e49a:	6010      	str	r0, [r2, #0]
 800e49c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e4a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e4a4:	f380 8811 	msr	BASEPRI, r0
 800e4a8:	f3bf 8f4f 	dsb	sy
 800e4ac:	f3bf 8f6f 	isb	sy
 800e4b0:	f7fe fff4 	bl	800d49c <vTaskSwitchContext>
 800e4b4:	f04f 0000 	mov.w	r0, #0
 800e4b8:	f380 8811 	msr	BASEPRI, r0
 800e4bc:	bc09      	pop	{r0, r3}
 800e4be:	6819      	ldr	r1, [r3, #0]
 800e4c0:	6808      	ldr	r0, [r1, #0]
 800e4c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4c6:	f01e 0f10 	tst.w	lr, #16
 800e4ca:	bf08      	it	eq
 800e4cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e4d0:	f380 8809 	msr	PSP, r0
 800e4d4:	f3bf 8f6f 	isb	sy
 800e4d8:	4770      	bx	lr
 800e4da:	bf00      	nop
 800e4dc:	f3af 8000 	nop.w

0800e4e0 <pxCurrentTCBConst>:
 800e4e0:	20013f60 	.word	0x20013f60
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e4e4:	bf00      	nop
 800e4e6:	bf00      	nop

0800e4e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e4e8:	b580      	push	{r7, lr}
 800e4ea:	b082      	sub	sp, #8
 800e4ec:	af00      	add	r7, sp, #0
	__asm volatile
 800e4ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4f2:	f383 8811 	msr	BASEPRI, r3
 800e4f6:	f3bf 8f6f 	isb	sy
 800e4fa:	f3bf 8f4f 	dsb	sy
 800e4fe:	607b      	str	r3, [r7, #4]
}
 800e500:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e502:	f7fe ff13 	bl	800d32c <xTaskIncrementTick>
 800e506:	4603      	mov	r3, r0
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d003      	beq.n	800e514 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e50c:	4b06      	ldr	r3, [pc, #24]	; (800e528 <SysTick_Handler+0x40>)
 800e50e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e512:	601a      	str	r2, [r3, #0]
 800e514:	2300      	movs	r3, #0
 800e516:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e518:	683b      	ldr	r3, [r7, #0]
 800e51a:	f383 8811 	msr	BASEPRI, r3
}
 800e51e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e520:	bf00      	nop
 800e522:	3708      	adds	r7, #8
 800e524:	46bd      	mov	sp, r7
 800e526:	bd80      	pop	{r7, pc}
 800e528:	e000ed04 	.word	0xe000ed04

0800e52c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e52c:	b480      	push	{r7}
 800e52e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e530:	4b0b      	ldr	r3, [pc, #44]	; (800e560 <vPortSetupTimerInterrupt+0x34>)
 800e532:	2200      	movs	r2, #0
 800e534:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e536:	4b0b      	ldr	r3, [pc, #44]	; (800e564 <vPortSetupTimerInterrupt+0x38>)
 800e538:	2200      	movs	r2, #0
 800e53a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e53c:	4b0a      	ldr	r3, [pc, #40]	; (800e568 <vPortSetupTimerInterrupt+0x3c>)
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	4a0a      	ldr	r2, [pc, #40]	; (800e56c <vPortSetupTimerInterrupt+0x40>)
 800e542:	fba2 2303 	umull	r2, r3, r2, r3
 800e546:	099b      	lsrs	r3, r3, #6
 800e548:	4a09      	ldr	r2, [pc, #36]	; (800e570 <vPortSetupTimerInterrupt+0x44>)
 800e54a:	3b01      	subs	r3, #1
 800e54c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e54e:	4b04      	ldr	r3, [pc, #16]	; (800e560 <vPortSetupTimerInterrupt+0x34>)
 800e550:	2207      	movs	r2, #7
 800e552:	601a      	str	r2, [r3, #0]
}
 800e554:	bf00      	nop
 800e556:	46bd      	mov	sp, r7
 800e558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e55c:	4770      	bx	lr
 800e55e:	bf00      	nop
 800e560:	e000e010 	.word	0xe000e010
 800e564:	e000e018 	.word	0xe000e018
 800e568:	20000038 	.word	0x20000038
 800e56c:	10624dd3 	.word	0x10624dd3
 800e570:	e000e014 	.word	0xe000e014

0800e574 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e574:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e584 <vPortEnableVFP+0x10>
 800e578:	6801      	ldr	r1, [r0, #0]
 800e57a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e57e:	6001      	str	r1, [r0, #0]
 800e580:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e582:	bf00      	nop
 800e584:	e000ed88 	.word	0xe000ed88

0800e588 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e588:	b480      	push	{r7}
 800e58a:	b085      	sub	sp, #20
 800e58c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e58e:	f3ef 8305 	mrs	r3, IPSR
 800e592:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	2b0f      	cmp	r3, #15
 800e598:	d914      	bls.n	800e5c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e59a:	4a17      	ldr	r2, [pc, #92]	; (800e5f8 <vPortValidateInterruptPriority+0x70>)
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	4413      	add	r3, r2
 800e5a0:	781b      	ldrb	r3, [r3, #0]
 800e5a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e5a4:	4b15      	ldr	r3, [pc, #84]	; (800e5fc <vPortValidateInterruptPriority+0x74>)
 800e5a6:	781b      	ldrb	r3, [r3, #0]
 800e5a8:	7afa      	ldrb	r2, [r7, #11]
 800e5aa:	429a      	cmp	r2, r3
 800e5ac:	d20a      	bcs.n	800e5c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800e5ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5b2:	f383 8811 	msr	BASEPRI, r3
 800e5b6:	f3bf 8f6f 	isb	sy
 800e5ba:	f3bf 8f4f 	dsb	sy
 800e5be:	607b      	str	r3, [r7, #4]
}
 800e5c0:	bf00      	nop
 800e5c2:	e7fe      	b.n	800e5c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e5c4:	4b0e      	ldr	r3, [pc, #56]	; (800e600 <vPortValidateInterruptPriority+0x78>)
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800e5cc:	4b0d      	ldr	r3, [pc, #52]	; (800e604 <vPortValidateInterruptPriority+0x7c>)
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	429a      	cmp	r2, r3
 800e5d2:	d90a      	bls.n	800e5ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800e5d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5d8:	f383 8811 	msr	BASEPRI, r3
 800e5dc:	f3bf 8f6f 	isb	sy
 800e5e0:	f3bf 8f4f 	dsb	sy
 800e5e4:	603b      	str	r3, [r7, #0]
}
 800e5e6:	bf00      	nop
 800e5e8:	e7fe      	b.n	800e5e8 <vPortValidateInterruptPriority+0x60>
	}
 800e5ea:	bf00      	nop
 800e5ec:	3714      	adds	r7, #20
 800e5ee:	46bd      	mov	sp, r7
 800e5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5f4:	4770      	bx	lr
 800e5f6:	bf00      	nop
 800e5f8:	e000e3f0 	.word	0xe000e3f0
 800e5fc:	20014168 	.word	0x20014168
 800e600:	e000ed0c 	.word	0xe000ed0c
 800e604:	2001416c 	.word	0x2001416c

0800e608 <__errno>:
 800e608:	4b01      	ldr	r3, [pc, #4]	; (800e610 <__errno+0x8>)
 800e60a:	6818      	ldr	r0, [r3, #0]
 800e60c:	4770      	bx	lr
 800e60e:	bf00      	nop
 800e610:	20000064 	.word	0x20000064

0800e614 <__libc_init_array>:
 800e614:	b570      	push	{r4, r5, r6, lr}
 800e616:	4d0d      	ldr	r5, [pc, #52]	; (800e64c <__libc_init_array+0x38>)
 800e618:	4c0d      	ldr	r4, [pc, #52]	; (800e650 <__libc_init_array+0x3c>)
 800e61a:	1b64      	subs	r4, r4, r5
 800e61c:	10a4      	asrs	r4, r4, #2
 800e61e:	2600      	movs	r6, #0
 800e620:	42a6      	cmp	r6, r4
 800e622:	d109      	bne.n	800e638 <__libc_init_array+0x24>
 800e624:	4d0b      	ldr	r5, [pc, #44]	; (800e654 <__libc_init_array+0x40>)
 800e626:	4c0c      	ldr	r4, [pc, #48]	; (800e658 <__libc_init_array+0x44>)
 800e628:	f004 fd0c 	bl	8013044 <_init>
 800e62c:	1b64      	subs	r4, r4, r5
 800e62e:	10a4      	asrs	r4, r4, #2
 800e630:	2600      	movs	r6, #0
 800e632:	42a6      	cmp	r6, r4
 800e634:	d105      	bne.n	800e642 <__libc_init_array+0x2e>
 800e636:	bd70      	pop	{r4, r5, r6, pc}
 800e638:	f855 3b04 	ldr.w	r3, [r5], #4
 800e63c:	4798      	blx	r3
 800e63e:	3601      	adds	r6, #1
 800e640:	e7ee      	b.n	800e620 <__libc_init_array+0xc>
 800e642:	f855 3b04 	ldr.w	r3, [r5], #4
 800e646:	4798      	blx	r3
 800e648:	3601      	adds	r6, #1
 800e64a:	e7f2      	b.n	800e632 <__libc_init_array+0x1e>
 800e64c:	080139c4 	.word	0x080139c4
 800e650:	080139c4 	.word	0x080139c4
 800e654:	080139c4 	.word	0x080139c4
 800e658:	080139c8 	.word	0x080139c8

0800e65c <memcmp>:
 800e65c:	b530      	push	{r4, r5, lr}
 800e65e:	3901      	subs	r1, #1
 800e660:	2400      	movs	r4, #0
 800e662:	42a2      	cmp	r2, r4
 800e664:	d101      	bne.n	800e66a <memcmp+0xe>
 800e666:	2000      	movs	r0, #0
 800e668:	e005      	b.n	800e676 <memcmp+0x1a>
 800e66a:	5d03      	ldrb	r3, [r0, r4]
 800e66c:	3401      	adds	r4, #1
 800e66e:	5d0d      	ldrb	r5, [r1, r4]
 800e670:	42ab      	cmp	r3, r5
 800e672:	d0f6      	beq.n	800e662 <memcmp+0x6>
 800e674:	1b58      	subs	r0, r3, r5
 800e676:	bd30      	pop	{r4, r5, pc}

0800e678 <memcpy>:
 800e678:	440a      	add	r2, r1
 800e67a:	4291      	cmp	r1, r2
 800e67c:	f100 33ff 	add.w	r3, r0, #4294967295
 800e680:	d100      	bne.n	800e684 <memcpy+0xc>
 800e682:	4770      	bx	lr
 800e684:	b510      	push	{r4, lr}
 800e686:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e68a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e68e:	4291      	cmp	r1, r2
 800e690:	d1f9      	bne.n	800e686 <memcpy+0xe>
 800e692:	bd10      	pop	{r4, pc}

0800e694 <memset>:
 800e694:	4402      	add	r2, r0
 800e696:	4603      	mov	r3, r0
 800e698:	4293      	cmp	r3, r2
 800e69a:	d100      	bne.n	800e69e <memset+0xa>
 800e69c:	4770      	bx	lr
 800e69e:	f803 1b01 	strb.w	r1, [r3], #1
 800e6a2:	e7f9      	b.n	800e698 <memset+0x4>

0800e6a4 <__cvt>:
 800e6a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e6a8:	ec55 4b10 	vmov	r4, r5, d0
 800e6ac:	2d00      	cmp	r5, #0
 800e6ae:	460e      	mov	r6, r1
 800e6b0:	4619      	mov	r1, r3
 800e6b2:	462b      	mov	r3, r5
 800e6b4:	bfbb      	ittet	lt
 800e6b6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e6ba:	461d      	movlt	r5, r3
 800e6bc:	2300      	movge	r3, #0
 800e6be:	232d      	movlt	r3, #45	; 0x2d
 800e6c0:	700b      	strb	r3, [r1, #0]
 800e6c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e6c4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e6c8:	4691      	mov	r9, r2
 800e6ca:	f023 0820 	bic.w	r8, r3, #32
 800e6ce:	bfbc      	itt	lt
 800e6d0:	4622      	movlt	r2, r4
 800e6d2:	4614      	movlt	r4, r2
 800e6d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e6d8:	d005      	beq.n	800e6e6 <__cvt+0x42>
 800e6da:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e6de:	d100      	bne.n	800e6e2 <__cvt+0x3e>
 800e6e0:	3601      	adds	r6, #1
 800e6e2:	2102      	movs	r1, #2
 800e6e4:	e000      	b.n	800e6e8 <__cvt+0x44>
 800e6e6:	2103      	movs	r1, #3
 800e6e8:	ab03      	add	r3, sp, #12
 800e6ea:	9301      	str	r3, [sp, #4]
 800e6ec:	ab02      	add	r3, sp, #8
 800e6ee:	9300      	str	r3, [sp, #0]
 800e6f0:	ec45 4b10 	vmov	d0, r4, r5
 800e6f4:	4653      	mov	r3, sl
 800e6f6:	4632      	mov	r2, r6
 800e6f8:	f001 ff2e 	bl	8010558 <_dtoa_r>
 800e6fc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e700:	4607      	mov	r7, r0
 800e702:	d102      	bne.n	800e70a <__cvt+0x66>
 800e704:	f019 0f01 	tst.w	r9, #1
 800e708:	d022      	beq.n	800e750 <__cvt+0xac>
 800e70a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e70e:	eb07 0906 	add.w	r9, r7, r6
 800e712:	d110      	bne.n	800e736 <__cvt+0x92>
 800e714:	783b      	ldrb	r3, [r7, #0]
 800e716:	2b30      	cmp	r3, #48	; 0x30
 800e718:	d10a      	bne.n	800e730 <__cvt+0x8c>
 800e71a:	2200      	movs	r2, #0
 800e71c:	2300      	movs	r3, #0
 800e71e:	4620      	mov	r0, r4
 800e720:	4629      	mov	r1, r5
 800e722:	f7f2 f9d1 	bl	8000ac8 <__aeabi_dcmpeq>
 800e726:	b918      	cbnz	r0, 800e730 <__cvt+0x8c>
 800e728:	f1c6 0601 	rsb	r6, r6, #1
 800e72c:	f8ca 6000 	str.w	r6, [sl]
 800e730:	f8da 3000 	ldr.w	r3, [sl]
 800e734:	4499      	add	r9, r3
 800e736:	2200      	movs	r2, #0
 800e738:	2300      	movs	r3, #0
 800e73a:	4620      	mov	r0, r4
 800e73c:	4629      	mov	r1, r5
 800e73e:	f7f2 f9c3 	bl	8000ac8 <__aeabi_dcmpeq>
 800e742:	b108      	cbz	r0, 800e748 <__cvt+0xa4>
 800e744:	f8cd 900c 	str.w	r9, [sp, #12]
 800e748:	2230      	movs	r2, #48	; 0x30
 800e74a:	9b03      	ldr	r3, [sp, #12]
 800e74c:	454b      	cmp	r3, r9
 800e74e:	d307      	bcc.n	800e760 <__cvt+0xbc>
 800e750:	9b03      	ldr	r3, [sp, #12]
 800e752:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e754:	1bdb      	subs	r3, r3, r7
 800e756:	4638      	mov	r0, r7
 800e758:	6013      	str	r3, [r2, #0]
 800e75a:	b004      	add	sp, #16
 800e75c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e760:	1c59      	adds	r1, r3, #1
 800e762:	9103      	str	r1, [sp, #12]
 800e764:	701a      	strb	r2, [r3, #0]
 800e766:	e7f0      	b.n	800e74a <__cvt+0xa6>

0800e768 <__exponent>:
 800e768:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e76a:	4603      	mov	r3, r0
 800e76c:	2900      	cmp	r1, #0
 800e76e:	bfb8      	it	lt
 800e770:	4249      	neglt	r1, r1
 800e772:	f803 2b02 	strb.w	r2, [r3], #2
 800e776:	bfb4      	ite	lt
 800e778:	222d      	movlt	r2, #45	; 0x2d
 800e77a:	222b      	movge	r2, #43	; 0x2b
 800e77c:	2909      	cmp	r1, #9
 800e77e:	7042      	strb	r2, [r0, #1]
 800e780:	dd2a      	ble.n	800e7d8 <__exponent+0x70>
 800e782:	f10d 0407 	add.w	r4, sp, #7
 800e786:	46a4      	mov	ip, r4
 800e788:	270a      	movs	r7, #10
 800e78a:	46a6      	mov	lr, r4
 800e78c:	460a      	mov	r2, r1
 800e78e:	fb91 f6f7 	sdiv	r6, r1, r7
 800e792:	fb07 1516 	mls	r5, r7, r6, r1
 800e796:	3530      	adds	r5, #48	; 0x30
 800e798:	2a63      	cmp	r2, #99	; 0x63
 800e79a:	f104 34ff 	add.w	r4, r4, #4294967295
 800e79e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e7a2:	4631      	mov	r1, r6
 800e7a4:	dcf1      	bgt.n	800e78a <__exponent+0x22>
 800e7a6:	3130      	adds	r1, #48	; 0x30
 800e7a8:	f1ae 0502 	sub.w	r5, lr, #2
 800e7ac:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e7b0:	1c44      	adds	r4, r0, #1
 800e7b2:	4629      	mov	r1, r5
 800e7b4:	4561      	cmp	r1, ip
 800e7b6:	d30a      	bcc.n	800e7ce <__exponent+0x66>
 800e7b8:	f10d 0209 	add.w	r2, sp, #9
 800e7bc:	eba2 020e 	sub.w	r2, r2, lr
 800e7c0:	4565      	cmp	r5, ip
 800e7c2:	bf88      	it	hi
 800e7c4:	2200      	movhi	r2, #0
 800e7c6:	4413      	add	r3, r2
 800e7c8:	1a18      	subs	r0, r3, r0
 800e7ca:	b003      	add	sp, #12
 800e7cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e7d2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e7d6:	e7ed      	b.n	800e7b4 <__exponent+0x4c>
 800e7d8:	2330      	movs	r3, #48	; 0x30
 800e7da:	3130      	adds	r1, #48	; 0x30
 800e7dc:	7083      	strb	r3, [r0, #2]
 800e7de:	70c1      	strb	r1, [r0, #3]
 800e7e0:	1d03      	adds	r3, r0, #4
 800e7e2:	e7f1      	b.n	800e7c8 <__exponent+0x60>

0800e7e4 <_printf_float>:
 800e7e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7e8:	ed2d 8b02 	vpush	{d8}
 800e7ec:	b08d      	sub	sp, #52	; 0x34
 800e7ee:	460c      	mov	r4, r1
 800e7f0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e7f4:	4616      	mov	r6, r2
 800e7f6:	461f      	mov	r7, r3
 800e7f8:	4605      	mov	r5, r0
 800e7fa:	f003 f9bf 	bl	8011b7c <_localeconv_r>
 800e7fe:	f8d0 a000 	ldr.w	sl, [r0]
 800e802:	4650      	mov	r0, sl
 800e804:	f7f1 fce4 	bl	80001d0 <strlen>
 800e808:	2300      	movs	r3, #0
 800e80a:	930a      	str	r3, [sp, #40]	; 0x28
 800e80c:	6823      	ldr	r3, [r4, #0]
 800e80e:	9305      	str	r3, [sp, #20]
 800e810:	f8d8 3000 	ldr.w	r3, [r8]
 800e814:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e818:	3307      	adds	r3, #7
 800e81a:	f023 0307 	bic.w	r3, r3, #7
 800e81e:	f103 0208 	add.w	r2, r3, #8
 800e822:	f8c8 2000 	str.w	r2, [r8]
 800e826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e82a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e82e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e832:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e836:	9307      	str	r3, [sp, #28]
 800e838:	f8cd 8018 	str.w	r8, [sp, #24]
 800e83c:	ee08 0a10 	vmov	s16, r0
 800e840:	4b9f      	ldr	r3, [pc, #636]	; (800eac0 <_printf_float+0x2dc>)
 800e842:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e846:	f04f 32ff 	mov.w	r2, #4294967295
 800e84a:	f7f2 f96f 	bl	8000b2c <__aeabi_dcmpun>
 800e84e:	bb88      	cbnz	r0, 800e8b4 <_printf_float+0xd0>
 800e850:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e854:	4b9a      	ldr	r3, [pc, #616]	; (800eac0 <_printf_float+0x2dc>)
 800e856:	f04f 32ff 	mov.w	r2, #4294967295
 800e85a:	f7f2 f949 	bl	8000af0 <__aeabi_dcmple>
 800e85e:	bb48      	cbnz	r0, 800e8b4 <_printf_float+0xd0>
 800e860:	2200      	movs	r2, #0
 800e862:	2300      	movs	r3, #0
 800e864:	4640      	mov	r0, r8
 800e866:	4649      	mov	r1, r9
 800e868:	f7f2 f938 	bl	8000adc <__aeabi_dcmplt>
 800e86c:	b110      	cbz	r0, 800e874 <_printf_float+0x90>
 800e86e:	232d      	movs	r3, #45	; 0x2d
 800e870:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e874:	4b93      	ldr	r3, [pc, #588]	; (800eac4 <_printf_float+0x2e0>)
 800e876:	4894      	ldr	r0, [pc, #592]	; (800eac8 <_printf_float+0x2e4>)
 800e878:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e87c:	bf94      	ite	ls
 800e87e:	4698      	movls	r8, r3
 800e880:	4680      	movhi	r8, r0
 800e882:	2303      	movs	r3, #3
 800e884:	6123      	str	r3, [r4, #16]
 800e886:	9b05      	ldr	r3, [sp, #20]
 800e888:	f023 0204 	bic.w	r2, r3, #4
 800e88c:	6022      	str	r2, [r4, #0]
 800e88e:	f04f 0900 	mov.w	r9, #0
 800e892:	9700      	str	r7, [sp, #0]
 800e894:	4633      	mov	r3, r6
 800e896:	aa0b      	add	r2, sp, #44	; 0x2c
 800e898:	4621      	mov	r1, r4
 800e89a:	4628      	mov	r0, r5
 800e89c:	f000 f9d8 	bl	800ec50 <_printf_common>
 800e8a0:	3001      	adds	r0, #1
 800e8a2:	f040 8090 	bne.w	800e9c6 <_printf_float+0x1e2>
 800e8a6:	f04f 30ff 	mov.w	r0, #4294967295
 800e8aa:	b00d      	add	sp, #52	; 0x34
 800e8ac:	ecbd 8b02 	vpop	{d8}
 800e8b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8b4:	4642      	mov	r2, r8
 800e8b6:	464b      	mov	r3, r9
 800e8b8:	4640      	mov	r0, r8
 800e8ba:	4649      	mov	r1, r9
 800e8bc:	f7f2 f936 	bl	8000b2c <__aeabi_dcmpun>
 800e8c0:	b140      	cbz	r0, 800e8d4 <_printf_float+0xf0>
 800e8c2:	464b      	mov	r3, r9
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	bfbc      	itt	lt
 800e8c8:	232d      	movlt	r3, #45	; 0x2d
 800e8ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e8ce:	487f      	ldr	r0, [pc, #508]	; (800eacc <_printf_float+0x2e8>)
 800e8d0:	4b7f      	ldr	r3, [pc, #508]	; (800ead0 <_printf_float+0x2ec>)
 800e8d2:	e7d1      	b.n	800e878 <_printf_float+0x94>
 800e8d4:	6863      	ldr	r3, [r4, #4]
 800e8d6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e8da:	9206      	str	r2, [sp, #24]
 800e8dc:	1c5a      	adds	r2, r3, #1
 800e8de:	d13f      	bne.n	800e960 <_printf_float+0x17c>
 800e8e0:	2306      	movs	r3, #6
 800e8e2:	6063      	str	r3, [r4, #4]
 800e8e4:	9b05      	ldr	r3, [sp, #20]
 800e8e6:	6861      	ldr	r1, [r4, #4]
 800e8e8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e8ec:	2300      	movs	r3, #0
 800e8ee:	9303      	str	r3, [sp, #12]
 800e8f0:	ab0a      	add	r3, sp, #40	; 0x28
 800e8f2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e8f6:	ab09      	add	r3, sp, #36	; 0x24
 800e8f8:	ec49 8b10 	vmov	d0, r8, r9
 800e8fc:	9300      	str	r3, [sp, #0]
 800e8fe:	6022      	str	r2, [r4, #0]
 800e900:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e904:	4628      	mov	r0, r5
 800e906:	f7ff fecd 	bl	800e6a4 <__cvt>
 800e90a:	9b06      	ldr	r3, [sp, #24]
 800e90c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e90e:	2b47      	cmp	r3, #71	; 0x47
 800e910:	4680      	mov	r8, r0
 800e912:	d108      	bne.n	800e926 <_printf_float+0x142>
 800e914:	1cc8      	adds	r0, r1, #3
 800e916:	db02      	blt.n	800e91e <_printf_float+0x13a>
 800e918:	6863      	ldr	r3, [r4, #4]
 800e91a:	4299      	cmp	r1, r3
 800e91c:	dd41      	ble.n	800e9a2 <_printf_float+0x1be>
 800e91e:	f1ab 0b02 	sub.w	fp, fp, #2
 800e922:	fa5f fb8b 	uxtb.w	fp, fp
 800e926:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e92a:	d820      	bhi.n	800e96e <_printf_float+0x18a>
 800e92c:	3901      	subs	r1, #1
 800e92e:	465a      	mov	r2, fp
 800e930:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e934:	9109      	str	r1, [sp, #36]	; 0x24
 800e936:	f7ff ff17 	bl	800e768 <__exponent>
 800e93a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e93c:	1813      	adds	r3, r2, r0
 800e93e:	2a01      	cmp	r2, #1
 800e940:	4681      	mov	r9, r0
 800e942:	6123      	str	r3, [r4, #16]
 800e944:	dc02      	bgt.n	800e94c <_printf_float+0x168>
 800e946:	6822      	ldr	r2, [r4, #0]
 800e948:	07d2      	lsls	r2, r2, #31
 800e94a:	d501      	bpl.n	800e950 <_printf_float+0x16c>
 800e94c:	3301      	adds	r3, #1
 800e94e:	6123      	str	r3, [r4, #16]
 800e950:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e954:	2b00      	cmp	r3, #0
 800e956:	d09c      	beq.n	800e892 <_printf_float+0xae>
 800e958:	232d      	movs	r3, #45	; 0x2d
 800e95a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e95e:	e798      	b.n	800e892 <_printf_float+0xae>
 800e960:	9a06      	ldr	r2, [sp, #24]
 800e962:	2a47      	cmp	r2, #71	; 0x47
 800e964:	d1be      	bne.n	800e8e4 <_printf_float+0x100>
 800e966:	2b00      	cmp	r3, #0
 800e968:	d1bc      	bne.n	800e8e4 <_printf_float+0x100>
 800e96a:	2301      	movs	r3, #1
 800e96c:	e7b9      	b.n	800e8e2 <_printf_float+0xfe>
 800e96e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e972:	d118      	bne.n	800e9a6 <_printf_float+0x1c2>
 800e974:	2900      	cmp	r1, #0
 800e976:	6863      	ldr	r3, [r4, #4]
 800e978:	dd0b      	ble.n	800e992 <_printf_float+0x1ae>
 800e97a:	6121      	str	r1, [r4, #16]
 800e97c:	b913      	cbnz	r3, 800e984 <_printf_float+0x1a0>
 800e97e:	6822      	ldr	r2, [r4, #0]
 800e980:	07d0      	lsls	r0, r2, #31
 800e982:	d502      	bpl.n	800e98a <_printf_float+0x1a6>
 800e984:	3301      	adds	r3, #1
 800e986:	440b      	add	r3, r1
 800e988:	6123      	str	r3, [r4, #16]
 800e98a:	65a1      	str	r1, [r4, #88]	; 0x58
 800e98c:	f04f 0900 	mov.w	r9, #0
 800e990:	e7de      	b.n	800e950 <_printf_float+0x16c>
 800e992:	b913      	cbnz	r3, 800e99a <_printf_float+0x1b6>
 800e994:	6822      	ldr	r2, [r4, #0]
 800e996:	07d2      	lsls	r2, r2, #31
 800e998:	d501      	bpl.n	800e99e <_printf_float+0x1ba>
 800e99a:	3302      	adds	r3, #2
 800e99c:	e7f4      	b.n	800e988 <_printf_float+0x1a4>
 800e99e:	2301      	movs	r3, #1
 800e9a0:	e7f2      	b.n	800e988 <_printf_float+0x1a4>
 800e9a2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e9a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9a8:	4299      	cmp	r1, r3
 800e9aa:	db05      	blt.n	800e9b8 <_printf_float+0x1d4>
 800e9ac:	6823      	ldr	r3, [r4, #0]
 800e9ae:	6121      	str	r1, [r4, #16]
 800e9b0:	07d8      	lsls	r0, r3, #31
 800e9b2:	d5ea      	bpl.n	800e98a <_printf_float+0x1a6>
 800e9b4:	1c4b      	adds	r3, r1, #1
 800e9b6:	e7e7      	b.n	800e988 <_printf_float+0x1a4>
 800e9b8:	2900      	cmp	r1, #0
 800e9ba:	bfd4      	ite	le
 800e9bc:	f1c1 0202 	rsble	r2, r1, #2
 800e9c0:	2201      	movgt	r2, #1
 800e9c2:	4413      	add	r3, r2
 800e9c4:	e7e0      	b.n	800e988 <_printf_float+0x1a4>
 800e9c6:	6823      	ldr	r3, [r4, #0]
 800e9c8:	055a      	lsls	r2, r3, #21
 800e9ca:	d407      	bmi.n	800e9dc <_printf_float+0x1f8>
 800e9cc:	6923      	ldr	r3, [r4, #16]
 800e9ce:	4642      	mov	r2, r8
 800e9d0:	4631      	mov	r1, r6
 800e9d2:	4628      	mov	r0, r5
 800e9d4:	47b8      	blx	r7
 800e9d6:	3001      	adds	r0, #1
 800e9d8:	d12c      	bne.n	800ea34 <_printf_float+0x250>
 800e9da:	e764      	b.n	800e8a6 <_printf_float+0xc2>
 800e9dc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e9e0:	f240 80e0 	bls.w	800eba4 <_printf_float+0x3c0>
 800e9e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	2300      	movs	r3, #0
 800e9ec:	f7f2 f86c 	bl	8000ac8 <__aeabi_dcmpeq>
 800e9f0:	2800      	cmp	r0, #0
 800e9f2:	d034      	beq.n	800ea5e <_printf_float+0x27a>
 800e9f4:	4a37      	ldr	r2, [pc, #220]	; (800ead4 <_printf_float+0x2f0>)
 800e9f6:	2301      	movs	r3, #1
 800e9f8:	4631      	mov	r1, r6
 800e9fa:	4628      	mov	r0, r5
 800e9fc:	47b8      	blx	r7
 800e9fe:	3001      	adds	r0, #1
 800ea00:	f43f af51 	beq.w	800e8a6 <_printf_float+0xc2>
 800ea04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ea08:	429a      	cmp	r2, r3
 800ea0a:	db02      	blt.n	800ea12 <_printf_float+0x22e>
 800ea0c:	6823      	ldr	r3, [r4, #0]
 800ea0e:	07d8      	lsls	r0, r3, #31
 800ea10:	d510      	bpl.n	800ea34 <_printf_float+0x250>
 800ea12:	ee18 3a10 	vmov	r3, s16
 800ea16:	4652      	mov	r2, sl
 800ea18:	4631      	mov	r1, r6
 800ea1a:	4628      	mov	r0, r5
 800ea1c:	47b8      	blx	r7
 800ea1e:	3001      	adds	r0, #1
 800ea20:	f43f af41 	beq.w	800e8a6 <_printf_float+0xc2>
 800ea24:	f04f 0800 	mov.w	r8, #0
 800ea28:	f104 091a 	add.w	r9, r4, #26
 800ea2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea2e:	3b01      	subs	r3, #1
 800ea30:	4543      	cmp	r3, r8
 800ea32:	dc09      	bgt.n	800ea48 <_printf_float+0x264>
 800ea34:	6823      	ldr	r3, [r4, #0]
 800ea36:	079b      	lsls	r3, r3, #30
 800ea38:	f100 8105 	bmi.w	800ec46 <_printf_float+0x462>
 800ea3c:	68e0      	ldr	r0, [r4, #12]
 800ea3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea40:	4298      	cmp	r0, r3
 800ea42:	bfb8      	it	lt
 800ea44:	4618      	movlt	r0, r3
 800ea46:	e730      	b.n	800e8aa <_printf_float+0xc6>
 800ea48:	2301      	movs	r3, #1
 800ea4a:	464a      	mov	r2, r9
 800ea4c:	4631      	mov	r1, r6
 800ea4e:	4628      	mov	r0, r5
 800ea50:	47b8      	blx	r7
 800ea52:	3001      	adds	r0, #1
 800ea54:	f43f af27 	beq.w	800e8a6 <_printf_float+0xc2>
 800ea58:	f108 0801 	add.w	r8, r8, #1
 800ea5c:	e7e6      	b.n	800ea2c <_printf_float+0x248>
 800ea5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	dc39      	bgt.n	800ead8 <_printf_float+0x2f4>
 800ea64:	4a1b      	ldr	r2, [pc, #108]	; (800ead4 <_printf_float+0x2f0>)
 800ea66:	2301      	movs	r3, #1
 800ea68:	4631      	mov	r1, r6
 800ea6a:	4628      	mov	r0, r5
 800ea6c:	47b8      	blx	r7
 800ea6e:	3001      	adds	r0, #1
 800ea70:	f43f af19 	beq.w	800e8a6 <_printf_float+0xc2>
 800ea74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ea78:	4313      	orrs	r3, r2
 800ea7a:	d102      	bne.n	800ea82 <_printf_float+0x29e>
 800ea7c:	6823      	ldr	r3, [r4, #0]
 800ea7e:	07d9      	lsls	r1, r3, #31
 800ea80:	d5d8      	bpl.n	800ea34 <_printf_float+0x250>
 800ea82:	ee18 3a10 	vmov	r3, s16
 800ea86:	4652      	mov	r2, sl
 800ea88:	4631      	mov	r1, r6
 800ea8a:	4628      	mov	r0, r5
 800ea8c:	47b8      	blx	r7
 800ea8e:	3001      	adds	r0, #1
 800ea90:	f43f af09 	beq.w	800e8a6 <_printf_float+0xc2>
 800ea94:	f04f 0900 	mov.w	r9, #0
 800ea98:	f104 0a1a 	add.w	sl, r4, #26
 800ea9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea9e:	425b      	negs	r3, r3
 800eaa0:	454b      	cmp	r3, r9
 800eaa2:	dc01      	bgt.n	800eaa8 <_printf_float+0x2c4>
 800eaa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eaa6:	e792      	b.n	800e9ce <_printf_float+0x1ea>
 800eaa8:	2301      	movs	r3, #1
 800eaaa:	4652      	mov	r2, sl
 800eaac:	4631      	mov	r1, r6
 800eaae:	4628      	mov	r0, r5
 800eab0:	47b8      	blx	r7
 800eab2:	3001      	adds	r0, #1
 800eab4:	f43f aef7 	beq.w	800e8a6 <_printf_float+0xc2>
 800eab8:	f109 0901 	add.w	r9, r9, #1
 800eabc:	e7ee      	b.n	800ea9c <_printf_float+0x2b8>
 800eabe:	bf00      	nop
 800eac0:	7fefffff 	.word	0x7fefffff
 800eac4:	08013508 	.word	0x08013508
 800eac8:	0801350c 	.word	0x0801350c
 800eacc:	08013514 	.word	0x08013514
 800ead0:	08013510 	.word	0x08013510
 800ead4:	08013518 	.word	0x08013518
 800ead8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eada:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800eadc:	429a      	cmp	r2, r3
 800eade:	bfa8      	it	ge
 800eae0:	461a      	movge	r2, r3
 800eae2:	2a00      	cmp	r2, #0
 800eae4:	4691      	mov	r9, r2
 800eae6:	dc37      	bgt.n	800eb58 <_printf_float+0x374>
 800eae8:	f04f 0b00 	mov.w	fp, #0
 800eaec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eaf0:	f104 021a 	add.w	r2, r4, #26
 800eaf4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800eaf6:	9305      	str	r3, [sp, #20]
 800eaf8:	eba3 0309 	sub.w	r3, r3, r9
 800eafc:	455b      	cmp	r3, fp
 800eafe:	dc33      	bgt.n	800eb68 <_printf_float+0x384>
 800eb00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eb04:	429a      	cmp	r2, r3
 800eb06:	db3b      	blt.n	800eb80 <_printf_float+0x39c>
 800eb08:	6823      	ldr	r3, [r4, #0]
 800eb0a:	07da      	lsls	r2, r3, #31
 800eb0c:	d438      	bmi.n	800eb80 <_printf_float+0x39c>
 800eb0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eb10:	9b05      	ldr	r3, [sp, #20]
 800eb12:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eb14:	1ad3      	subs	r3, r2, r3
 800eb16:	eba2 0901 	sub.w	r9, r2, r1
 800eb1a:	4599      	cmp	r9, r3
 800eb1c:	bfa8      	it	ge
 800eb1e:	4699      	movge	r9, r3
 800eb20:	f1b9 0f00 	cmp.w	r9, #0
 800eb24:	dc35      	bgt.n	800eb92 <_printf_float+0x3ae>
 800eb26:	f04f 0800 	mov.w	r8, #0
 800eb2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eb2e:	f104 0a1a 	add.w	sl, r4, #26
 800eb32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eb36:	1a9b      	subs	r3, r3, r2
 800eb38:	eba3 0309 	sub.w	r3, r3, r9
 800eb3c:	4543      	cmp	r3, r8
 800eb3e:	f77f af79 	ble.w	800ea34 <_printf_float+0x250>
 800eb42:	2301      	movs	r3, #1
 800eb44:	4652      	mov	r2, sl
 800eb46:	4631      	mov	r1, r6
 800eb48:	4628      	mov	r0, r5
 800eb4a:	47b8      	blx	r7
 800eb4c:	3001      	adds	r0, #1
 800eb4e:	f43f aeaa 	beq.w	800e8a6 <_printf_float+0xc2>
 800eb52:	f108 0801 	add.w	r8, r8, #1
 800eb56:	e7ec      	b.n	800eb32 <_printf_float+0x34e>
 800eb58:	4613      	mov	r3, r2
 800eb5a:	4631      	mov	r1, r6
 800eb5c:	4642      	mov	r2, r8
 800eb5e:	4628      	mov	r0, r5
 800eb60:	47b8      	blx	r7
 800eb62:	3001      	adds	r0, #1
 800eb64:	d1c0      	bne.n	800eae8 <_printf_float+0x304>
 800eb66:	e69e      	b.n	800e8a6 <_printf_float+0xc2>
 800eb68:	2301      	movs	r3, #1
 800eb6a:	4631      	mov	r1, r6
 800eb6c:	4628      	mov	r0, r5
 800eb6e:	9205      	str	r2, [sp, #20]
 800eb70:	47b8      	blx	r7
 800eb72:	3001      	adds	r0, #1
 800eb74:	f43f ae97 	beq.w	800e8a6 <_printf_float+0xc2>
 800eb78:	9a05      	ldr	r2, [sp, #20]
 800eb7a:	f10b 0b01 	add.w	fp, fp, #1
 800eb7e:	e7b9      	b.n	800eaf4 <_printf_float+0x310>
 800eb80:	ee18 3a10 	vmov	r3, s16
 800eb84:	4652      	mov	r2, sl
 800eb86:	4631      	mov	r1, r6
 800eb88:	4628      	mov	r0, r5
 800eb8a:	47b8      	blx	r7
 800eb8c:	3001      	adds	r0, #1
 800eb8e:	d1be      	bne.n	800eb0e <_printf_float+0x32a>
 800eb90:	e689      	b.n	800e8a6 <_printf_float+0xc2>
 800eb92:	9a05      	ldr	r2, [sp, #20]
 800eb94:	464b      	mov	r3, r9
 800eb96:	4442      	add	r2, r8
 800eb98:	4631      	mov	r1, r6
 800eb9a:	4628      	mov	r0, r5
 800eb9c:	47b8      	blx	r7
 800eb9e:	3001      	adds	r0, #1
 800eba0:	d1c1      	bne.n	800eb26 <_printf_float+0x342>
 800eba2:	e680      	b.n	800e8a6 <_printf_float+0xc2>
 800eba4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eba6:	2a01      	cmp	r2, #1
 800eba8:	dc01      	bgt.n	800ebae <_printf_float+0x3ca>
 800ebaa:	07db      	lsls	r3, r3, #31
 800ebac:	d538      	bpl.n	800ec20 <_printf_float+0x43c>
 800ebae:	2301      	movs	r3, #1
 800ebb0:	4642      	mov	r2, r8
 800ebb2:	4631      	mov	r1, r6
 800ebb4:	4628      	mov	r0, r5
 800ebb6:	47b8      	blx	r7
 800ebb8:	3001      	adds	r0, #1
 800ebba:	f43f ae74 	beq.w	800e8a6 <_printf_float+0xc2>
 800ebbe:	ee18 3a10 	vmov	r3, s16
 800ebc2:	4652      	mov	r2, sl
 800ebc4:	4631      	mov	r1, r6
 800ebc6:	4628      	mov	r0, r5
 800ebc8:	47b8      	blx	r7
 800ebca:	3001      	adds	r0, #1
 800ebcc:	f43f ae6b 	beq.w	800e8a6 <_printf_float+0xc2>
 800ebd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ebd4:	2200      	movs	r2, #0
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	f7f1 ff76 	bl	8000ac8 <__aeabi_dcmpeq>
 800ebdc:	b9d8      	cbnz	r0, 800ec16 <_printf_float+0x432>
 800ebde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ebe0:	f108 0201 	add.w	r2, r8, #1
 800ebe4:	3b01      	subs	r3, #1
 800ebe6:	4631      	mov	r1, r6
 800ebe8:	4628      	mov	r0, r5
 800ebea:	47b8      	blx	r7
 800ebec:	3001      	adds	r0, #1
 800ebee:	d10e      	bne.n	800ec0e <_printf_float+0x42a>
 800ebf0:	e659      	b.n	800e8a6 <_printf_float+0xc2>
 800ebf2:	2301      	movs	r3, #1
 800ebf4:	4652      	mov	r2, sl
 800ebf6:	4631      	mov	r1, r6
 800ebf8:	4628      	mov	r0, r5
 800ebfa:	47b8      	blx	r7
 800ebfc:	3001      	adds	r0, #1
 800ebfe:	f43f ae52 	beq.w	800e8a6 <_printf_float+0xc2>
 800ec02:	f108 0801 	add.w	r8, r8, #1
 800ec06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec08:	3b01      	subs	r3, #1
 800ec0a:	4543      	cmp	r3, r8
 800ec0c:	dcf1      	bgt.n	800ebf2 <_printf_float+0x40e>
 800ec0e:	464b      	mov	r3, r9
 800ec10:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ec14:	e6dc      	b.n	800e9d0 <_printf_float+0x1ec>
 800ec16:	f04f 0800 	mov.w	r8, #0
 800ec1a:	f104 0a1a 	add.w	sl, r4, #26
 800ec1e:	e7f2      	b.n	800ec06 <_printf_float+0x422>
 800ec20:	2301      	movs	r3, #1
 800ec22:	4642      	mov	r2, r8
 800ec24:	e7df      	b.n	800ebe6 <_printf_float+0x402>
 800ec26:	2301      	movs	r3, #1
 800ec28:	464a      	mov	r2, r9
 800ec2a:	4631      	mov	r1, r6
 800ec2c:	4628      	mov	r0, r5
 800ec2e:	47b8      	blx	r7
 800ec30:	3001      	adds	r0, #1
 800ec32:	f43f ae38 	beq.w	800e8a6 <_printf_float+0xc2>
 800ec36:	f108 0801 	add.w	r8, r8, #1
 800ec3a:	68e3      	ldr	r3, [r4, #12]
 800ec3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ec3e:	1a5b      	subs	r3, r3, r1
 800ec40:	4543      	cmp	r3, r8
 800ec42:	dcf0      	bgt.n	800ec26 <_printf_float+0x442>
 800ec44:	e6fa      	b.n	800ea3c <_printf_float+0x258>
 800ec46:	f04f 0800 	mov.w	r8, #0
 800ec4a:	f104 0919 	add.w	r9, r4, #25
 800ec4e:	e7f4      	b.n	800ec3a <_printf_float+0x456>

0800ec50 <_printf_common>:
 800ec50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec54:	4616      	mov	r6, r2
 800ec56:	4699      	mov	r9, r3
 800ec58:	688a      	ldr	r2, [r1, #8]
 800ec5a:	690b      	ldr	r3, [r1, #16]
 800ec5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ec60:	4293      	cmp	r3, r2
 800ec62:	bfb8      	it	lt
 800ec64:	4613      	movlt	r3, r2
 800ec66:	6033      	str	r3, [r6, #0]
 800ec68:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ec6c:	4607      	mov	r7, r0
 800ec6e:	460c      	mov	r4, r1
 800ec70:	b10a      	cbz	r2, 800ec76 <_printf_common+0x26>
 800ec72:	3301      	adds	r3, #1
 800ec74:	6033      	str	r3, [r6, #0]
 800ec76:	6823      	ldr	r3, [r4, #0]
 800ec78:	0699      	lsls	r1, r3, #26
 800ec7a:	bf42      	ittt	mi
 800ec7c:	6833      	ldrmi	r3, [r6, #0]
 800ec7e:	3302      	addmi	r3, #2
 800ec80:	6033      	strmi	r3, [r6, #0]
 800ec82:	6825      	ldr	r5, [r4, #0]
 800ec84:	f015 0506 	ands.w	r5, r5, #6
 800ec88:	d106      	bne.n	800ec98 <_printf_common+0x48>
 800ec8a:	f104 0a19 	add.w	sl, r4, #25
 800ec8e:	68e3      	ldr	r3, [r4, #12]
 800ec90:	6832      	ldr	r2, [r6, #0]
 800ec92:	1a9b      	subs	r3, r3, r2
 800ec94:	42ab      	cmp	r3, r5
 800ec96:	dc26      	bgt.n	800ece6 <_printf_common+0x96>
 800ec98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ec9c:	1e13      	subs	r3, r2, #0
 800ec9e:	6822      	ldr	r2, [r4, #0]
 800eca0:	bf18      	it	ne
 800eca2:	2301      	movne	r3, #1
 800eca4:	0692      	lsls	r2, r2, #26
 800eca6:	d42b      	bmi.n	800ed00 <_printf_common+0xb0>
 800eca8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ecac:	4649      	mov	r1, r9
 800ecae:	4638      	mov	r0, r7
 800ecb0:	47c0      	blx	r8
 800ecb2:	3001      	adds	r0, #1
 800ecb4:	d01e      	beq.n	800ecf4 <_printf_common+0xa4>
 800ecb6:	6823      	ldr	r3, [r4, #0]
 800ecb8:	68e5      	ldr	r5, [r4, #12]
 800ecba:	6832      	ldr	r2, [r6, #0]
 800ecbc:	f003 0306 	and.w	r3, r3, #6
 800ecc0:	2b04      	cmp	r3, #4
 800ecc2:	bf08      	it	eq
 800ecc4:	1aad      	subeq	r5, r5, r2
 800ecc6:	68a3      	ldr	r3, [r4, #8]
 800ecc8:	6922      	ldr	r2, [r4, #16]
 800ecca:	bf0c      	ite	eq
 800eccc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ecd0:	2500      	movne	r5, #0
 800ecd2:	4293      	cmp	r3, r2
 800ecd4:	bfc4      	itt	gt
 800ecd6:	1a9b      	subgt	r3, r3, r2
 800ecd8:	18ed      	addgt	r5, r5, r3
 800ecda:	2600      	movs	r6, #0
 800ecdc:	341a      	adds	r4, #26
 800ecde:	42b5      	cmp	r5, r6
 800ece0:	d11a      	bne.n	800ed18 <_printf_common+0xc8>
 800ece2:	2000      	movs	r0, #0
 800ece4:	e008      	b.n	800ecf8 <_printf_common+0xa8>
 800ece6:	2301      	movs	r3, #1
 800ece8:	4652      	mov	r2, sl
 800ecea:	4649      	mov	r1, r9
 800ecec:	4638      	mov	r0, r7
 800ecee:	47c0      	blx	r8
 800ecf0:	3001      	adds	r0, #1
 800ecf2:	d103      	bne.n	800ecfc <_printf_common+0xac>
 800ecf4:	f04f 30ff 	mov.w	r0, #4294967295
 800ecf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecfc:	3501      	adds	r5, #1
 800ecfe:	e7c6      	b.n	800ec8e <_printf_common+0x3e>
 800ed00:	18e1      	adds	r1, r4, r3
 800ed02:	1c5a      	adds	r2, r3, #1
 800ed04:	2030      	movs	r0, #48	; 0x30
 800ed06:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ed0a:	4422      	add	r2, r4
 800ed0c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ed10:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ed14:	3302      	adds	r3, #2
 800ed16:	e7c7      	b.n	800eca8 <_printf_common+0x58>
 800ed18:	2301      	movs	r3, #1
 800ed1a:	4622      	mov	r2, r4
 800ed1c:	4649      	mov	r1, r9
 800ed1e:	4638      	mov	r0, r7
 800ed20:	47c0      	blx	r8
 800ed22:	3001      	adds	r0, #1
 800ed24:	d0e6      	beq.n	800ecf4 <_printf_common+0xa4>
 800ed26:	3601      	adds	r6, #1
 800ed28:	e7d9      	b.n	800ecde <_printf_common+0x8e>
	...

0800ed2c <_printf_i>:
 800ed2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ed30:	460c      	mov	r4, r1
 800ed32:	4691      	mov	r9, r2
 800ed34:	7e27      	ldrb	r7, [r4, #24]
 800ed36:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ed38:	2f78      	cmp	r7, #120	; 0x78
 800ed3a:	4680      	mov	r8, r0
 800ed3c:	469a      	mov	sl, r3
 800ed3e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ed42:	d807      	bhi.n	800ed54 <_printf_i+0x28>
 800ed44:	2f62      	cmp	r7, #98	; 0x62
 800ed46:	d80a      	bhi.n	800ed5e <_printf_i+0x32>
 800ed48:	2f00      	cmp	r7, #0
 800ed4a:	f000 80d8 	beq.w	800eefe <_printf_i+0x1d2>
 800ed4e:	2f58      	cmp	r7, #88	; 0x58
 800ed50:	f000 80a3 	beq.w	800ee9a <_printf_i+0x16e>
 800ed54:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ed58:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ed5c:	e03a      	b.n	800edd4 <_printf_i+0xa8>
 800ed5e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ed62:	2b15      	cmp	r3, #21
 800ed64:	d8f6      	bhi.n	800ed54 <_printf_i+0x28>
 800ed66:	a001      	add	r0, pc, #4	; (adr r0, 800ed6c <_printf_i+0x40>)
 800ed68:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ed6c:	0800edc5 	.word	0x0800edc5
 800ed70:	0800edd9 	.word	0x0800edd9
 800ed74:	0800ed55 	.word	0x0800ed55
 800ed78:	0800ed55 	.word	0x0800ed55
 800ed7c:	0800ed55 	.word	0x0800ed55
 800ed80:	0800ed55 	.word	0x0800ed55
 800ed84:	0800edd9 	.word	0x0800edd9
 800ed88:	0800ed55 	.word	0x0800ed55
 800ed8c:	0800ed55 	.word	0x0800ed55
 800ed90:	0800ed55 	.word	0x0800ed55
 800ed94:	0800ed55 	.word	0x0800ed55
 800ed98:	0800eee5 	.word	0x0800eee5
 800ed9c:	0800ee09 	.word	0x0800ee09
 800eda0:	0800eec7 	.word	0x0800eec7
 800eda4:	0800ed55 	.word	0x0800ed55
 800eda8:	0800ed55 	.word	0x0800ed55
 800edac:	0800ef07 	.word	0x0800ef07
 800edb0:	0800ed55 	.word	0x0800ed55
 800edb4:	0800ee09 	.word	0x0800ee09
 800edb8:	0800ed55 	.word	0x0800ed55
 800edbc:	0800ed55 	.word	0x0800ed55
 800edc0:	0800eecf 	.word	0x0800eecf
 800edc4:	680b      	ldr	r3, [r1, #0]
 800edc6:	1d1a      	adds	r2, r3, #4
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	600a      	str	r2, [r1, #0]
 800edcc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800edd0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800edd4:	2301      	movs	r3, #1
 800edd6:	e0a3      	b.n	800ef20 <_printf_i+0x1f4>
 800edd8:	6825      	ldr	r5, [r4, #0]
 800edda:	6808      	ldr	r0, [r1, #0]
 800eddc:	062e      	lsls	r6, r5, #24
 800edde:	f100 0304 	add.w	r3, r0, #4
 800ede2:	d50a      	bpl.n	800edfa <_printf_i+0xce>
 800ede4:	6805      	ldr	r5, [r0, #0]
 800ede6:	600b      	str	r3, [r1, #0]
 800ede8:	2d00      	cmp	r5, #0
 800edea:	da03      	bge.n	800edf4 <_printf_i+0xc8>
 800edec:	232d      	movs	r3, #45	; 0x2d
 800edee:	426d      	negs	r5, r5
 800edf0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800edf4:	485e      	ldr	r0, [pc, #376]	; (800ef70 <_printf_i+0x244>)
 800edf6:	230a      	movs	r3, #10
 800edf8:	e019      	b.n	800ee2e <_printf_i+0x102>
 800edfa:	f015 0f40 	tst.w	r5, #64	; 0x40
 800edfe:	6805      	ldr	r5, [r0, #0]
 800ee00:	600b      	str	r3, [r1, #0]
 800ee02:	bf18      	it	ne
 800ee04:	b22d      	sxthne	r5, r5
 800ee06:	e7ef      	b.n	800ede8 <_printf_i+0xbc>
 800ee08:	680b      	ldr	r3, [r1, #0]
 800ee0a:	6825      	ldr	r5, [r4, #0]
 800ee0c:	1d18      	adds	r0, r3, #4
 800ee0e:	6008      	str	r0, [r1, #0]
 800ee10:	0628      	lsls	r0, r5, #24
 800ee12:	d501      	bpl.n	800ee18 <_printf_i+0xec>
 800ee14:	681d      	ldr	r5, [r3, #0]
 800ee16:	e002      	b.n	800ee1e <_printf_i+0xf2>
 800ee18:	0669      	lsls	r1, r5, #25
 800ee1a:	d5fb      	bpl.n	800ee14 <_printf_i+0xe8>
 800ee1c:	881d      	ldrh	r5, [r3, #0]
 800ee1e:	4854      	ldr	r0, [pc, #336]	; (800ef70 <_printf_i+0x244>)
 800ee20:	2f6f      	cmp	r7, #111	; 0x6f
 800ee22:	bf0c      	ite	eq
 800ee24:	2308      	moveq	r3, #8
 800ee26:	230a      	movne	r3, #10
 800ee28:	2100      	movs	r1, #0
 800ee2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ee2e:	6866      	ldr	r6, [r4, #4]
 800ee30:	60a6      	str	r6, [r4, #8]
 800ee32:	2e00      	cmp	r6, #0
 800ee34:	bfa2      	ittt	ge
 800ee36:	6821      	ldrge	r1, [r4, #0]
 800ee38:	f021 0104 	bicge.w	r1, r1, #4
 800ee3c:	6021      	strge	r1, [r4, #0]
 800ee3e:	b90d      	cbnz	r5, 800ee44 <_printf_i+0x118>
 800ee40:	2e00      	cmp	r6, #0
 800ee42:	d04d      	beq.n	800eee0 <_printf_i+0x1b4>
 800ee44:	4616      	mov	r6, r2
 800ee46:	fbb5 f1f3 	udiv	r1, r5, r3
 800ee4a:	fb03 5711 	mls	r7, r3, r1, r5
 800ee4e:	5dc7      	ldrb	r7, [r0, r7]
 800ee50:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ee54:	462f      	mov	r7, r5
 800ee56:	42bb      	cmp	r3, r7
 800ee58:	460d      	mov	r5, r1
 800ee5a:	d9f4      	bls.n	800ee46 <_printf_i+0x11a>
 800ee5c:	2b08      	cmp	r3, #8
 800ee5e:	d10b      	bne.n	800ee78 <_printf_i+0x14c>
 800ee60:	6823      	ldr	r3, [r4, #0]
 800ee62:	07df      	lsls	r7, r3, #31
 800ee64:	d508      	bpl.n	800ee78 <_printf_i+0x14c>
 800ee66:	6923      	ldr	r3, [r4, #16]
 800ee68:	6861      	ldr	r1, [r4, #4]
 800ee6a:	4299      	cmp	r1, r3
 800ee6c:	bfde      	ittt	le
 800ee6e:	2330      	movle	r3, #48	; 0x30
 800ee70:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ee74:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ee78:	1b92      	subs	r2, r2, r6
 800ee7a:	6122      	str	r2, [r4, #16]
 800ee7c:	f8cd a000 	str.w	sl, [sp]
 800ee80:	464b      	mov	r3, r9
 800ee82:	aa03      	add	r2, sp, #12
 800ee84:	4621      	mov	r1, r4
 800ee86:	4640      	mov	r0, r8
 800ee88:	f7ff fee2 	bl	800ec50 <_printf_common>
 800ee8c:	3001      	adds	r0, #1
 800ee8e:	d14c      	bne.n	800ef2a <_printf_i+0x1fe>
 800ee90:	f04f 30ff 	mov.w	r0, #4294967295
 800ee94:	b004      	add	sp, #16
 800ee96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee9a:	4835      	ldr	r0, [pc, #212]	; (800ef70 <_printf_i+0x244>)
 800ee9c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800eea0:	6823      	ldr	r3, [r4, #0]
 800eea2:	680e      	ldr	r6, [r1, #0]
 800eea4:	061f      	lsls	r7, r3, #24
 800eea6:	f856 5b04 	ldr.w	r5, [r6], #4
 800eeaa:	600e      	str	r6, [r1, #0]
 800eeac:	d514      	bpl.n	800eed8 <_printf_i+0x1ac>
 800eeae:	07d9      	lsls	r1, r3, #31
 800eeb0:	bf44      	itt	mi
 800eeb2:	f043 0320 	orrmi.w	r3, r3, #32
 800eeb6:	6023      	strmi	r3, [r4, #0]
 800eeb8:	b91d      	cbnz	r5, 800eec2 <_printf_i+0x196>
 800eeba:	6823      	ldr	r3, [r4, #0]
 800eebc:	f023 0320 	bic.w	r3, r3, #32
 800eec0:	6023      	str	r3, [r4, #0]
 800eec2:	2310      	movs	r3, #16
 800eec4:	e7b0      	b.n	800ee28 <_printf_i+0xfc>
 800eec6:	6823      	ldr	r3, [r4, #0]
 800eec8:	f043 0320 	orr.w	r3, r3, #32
 800eecc:	6023      	str	r3, [r4, #0]
 800eece:	2378      	movs	r3, #120	; 0x78
 800eed0:	4828      	ldr	r0, [pc, #160]	; (800ef74 <_printf_i+0x248>)
 800eed2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800eed6:	e7e3      	b.n	800eea0 <_printf_i+0x174>
 800eed8:	065e      	lsls	r6, r3, #25
 800eeda:	bf48      	it	mi
 800eedc:	b2ad      	uxthmi	r5, r5
 800eede:	e7e6      	b.n	800eeae <_printf_i+0x182>
 800eee0:	4616      	mov	r6, r2
 800eee2:	e7bb      	b.n	800ee5c <_printf_i+0x130>
 800eee4:	680b      	ldr	r3, [r1, #0]
 800eee6:	6826      	ldr	r6, [r4, #0]
 800eee8:	6960      	ldr	r0, [r4, #20]
 800eeea:	1d1d      	adds	r5, r3, #4
 800eeec:	600d      	str	r5, [r1, #0]
 800eeee:	0635      	lsls	r5, r6, #24
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	d501      	bpl.n	800eef8 <_printf_i+0x1cc>
 800eef4:	6018      	str	r0, [r3, #0]
 800eef6:	e002      	b.n	800eefe <_printf_i+0x1d2>
 800eef8:	0671      	lsls	r1, r6, #25
 800eefa:	d5fb      	bpl.n	800eef4 <_printf_i+0x1c8>
 800eefc:	8018      	strh	r0, [r3, #0]
 800eefe:	2300      	movs	r3, #0
 800ef00:	6123      	str	r3, [r4, #16]
 800ef02:	4616      	mov	r6, r2
 800ef04:	e7ba      	b.n	800ee7c <_printf_i+0x150>
 800ef06:	680b      	ldr	r3, [r1, #0]
 800ef08:	1d1a      	adds	r2, r3, #4
 800ef0a:	600a      	str	r2, [r1, #0]
 800ef0c:	681e      	ldr	r6, [r3, #0]
 800ef0e:	6862      	ldr	r2, [r4, #4]
 800ef10:	2100      	movs	r1, #0
 800ef12:	4630      	mov	r0, r6
 800ef14:	f7f1 f964 	bl	80001e0 <memchr>
 800ef18:	b108      	cbz	r0, 800ef1e <_printf_i+0x1f2>
 800ef1a:	1b80      	subs	r0, r0, r6
 800ef1c:	6060      	str	r0, [r4, #4]
 800ef1e:	6863      	ldr	r3, [r4, #4]
 800ef20:	6123      	str	r3, [r4, #16]
 800ef22:	2300      	movs	r3, #0
 800ef24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ef28:	e7a8      	b.n	800ee7c <_printf_i+0x150>
 800ef2a:	6923      	ldr	r3, [r4, #16]
 800ef2c:	4632      	mov	r2, r6
 800ef2e:	4649      	mov	r1, r9
 800ef30:	4640      	mov	r0, r8
 800ef32:	47d0      	blx	sl
 800ef34:	3001      	adds	r0, #1
 800ef36:	d0ab      	beq.n	800ee90 <_printf_i+0x164>
 800ef38:	6823      	ldr	r3, [r4, #0]
 800ef3a:	079b      	lsls	r3, r3, #30
 800ef3c:	d413      	bmi.n	800ef66 <_printf_i+0x23a>
 800ef3e:	68e0      	ldr	r0, [r4, #12]
 800ef40:	9b03      	ldr	r3, [sp, #12]
 800ef42:	4298      	cmp	r0, r3
 800ef44:	bfb8      	it	lt
 800ef46:	4618      	movlt	r0, r3
 800ef48:	e7a4      	b.n	800ee94 <_printf_i+0x168>
 800ef4a:	2301      	movs	r3, #1
 800ef4c:	4632      	mov	r2, r6
 800ef4e:	4649      	mov	r1, r9
 800ef50:	4640      	mov	r0, r8
 800ef52:	47d0      	blx	sl
 800ef54:	3001      	adds	r0, #1
 800ef56:	d09b      	beq.n	800ee90 <_printf_i+0x164>
 800ef58:	3501      	adds	r5, #1
 800ef5a:	68e3      	ldr	r3, [r4, #12]
 800ef5c:	9903      	ldr	r1, [sp, #12]
 800ef5e:	1a5b      	subs	r3, r3, r1
 800ef60:	42ab      	cmp	r3, r5
 800ef62:	dcf2      	bgt.n	800ef4a <_printf_i+0x21e>
 800ef64:	e7eb      	b.n	800ef3e <_printf_i+0x212>
 800ef66:	2500      	movs	r5, #0
 800ef68:	f104 0619 	add.w	r6, r4, #25
 800ef6c:	e7f5      	b.n	800ef5a <_printf_i+0x22e>
 800ef6e:	bf00      	nop
 800ef70:	0801351a 	.word	0x0801351a
 800ef74:	0801352b 	.word	0x0801352b

0800ef78 <_scanf_float>:
 800ef78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef7c:	b087      	sub	sp, #28
 800ef7e:	4617      	mov	r7, r2
 800ef80:	9303      	str	r3, [sp, #12]
 800ef82:	688b      	ldr	r3, [r1, #8]
 800ef84:	1e5a      	subs	r2, r3, #1
 800ef86:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ef8a:	bf83      	ittte	hi
 800ef8c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ef90:	195b      	addhi	r3, r3, r5
 800ef92:	9302      	strhi	r3, [sp, #8]
 800ef94:	2300      	movls	r3, #0
 800ef96:	bf86      	itte	hi
 800ef98:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ef9c:	608b      	strhi	r3, [r1, #8]
 800ef9e:	9302      	strls	r3, [sp, #8]
 800efa0:	680b      	ldr	r3, [r1, #0]
 800efa2:	468b      	mov	fp, r1
 800efa4:	2500      	movs	r5, #0
 800efa6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800efaa:	f84b 3b1c 	str.w	r3, [fp], #28
 800efae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800efb2:	4680      	mov	r8, r0
 800efb4:	460c      	mov	r4, r1
 800efb6:	465e      	mov	r6, fp
 800efb8:	46aa      	mov	sl, r5
 800efba:	46a9      	mov	r9, r5
 800efbc:	9501      	str	r5, [sp, #4]
 800efbe:	68a2      	ldr	r2, [r4, #8]
 800efc0:	b152      	cbz	r2, 800efd8 <_scanf_float+0x60>
 800efc2:	683b      	ldr	r3, [r7, #0]
 800efc4:	781b      	ldrb	r3, [r3, #0]
 800efc6:	2b4e      	cmp	r3, #78	; 0x4e
 800efc8:	d864      	bhi.n	800f094 <_scanf_float+0x11c>
 800efca:	2b40      	cmp	r3, #64	; 0x40
 800efcc:	d83c      	bhi.n	800f048 <_scanf_float+0xd0>
 800efce:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800efd2:	b2c8      	uxtb	r0, r1
 800efd4:	280e      	cmp	r0, #14
 800efd6:	d93a      	bls.n	800f04e <_scanf_float+0xd6>
 800efd8:	f1b9 0f00 	cmp.w	r9, #0
 800efdc:	d003      	beq.n	800efe6 <_scanf_float+0x6e>
 800efde:	6823      	ldr	r3, [r4, #0]
 800efe0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800efe4:	6023      	str	r3, [r4, #0]
 800efe6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800efea:	f1ba 0f01 	cmp.w	sl, #1
 800efee:	f200 8113 	bhi.w	800f218 <_scanf_float+0x2a0>
 800eff2:	455e      	cmp	r6, fp
 800eff4:	f200 8105 	bhi.w	800f202 <_scanf_float+0x28a>
 800eff8:	2501      	movs	r5, #1
 800effa:	4628      	mov	r0, r5
 800effc:	b007      	add	sp, #28
 800effe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f002:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800f006:	2a0d      	cmp	r2, #13
 800f008:	d8e6      	bhi.n	800efd8 <_scanf_float+0x60>
 800f00a:	a101      	add	r1, pc, #4	; (adr r1, 800f010 <_scanf_float+0x98>)
 800f00c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f010:	0800f14f 	.word	0x0800f14f
 800f014:	0800efd9 	.word	0x0800efd9
 800f018:	0800efd9 	.word	0x0800efd9
 800f01c:	0800efd9 	.word	0x0800efd9
 800f020:	0800f1af 	.word	0x0800f1af
 800f024:	0800f187 	.word	0x0800f187
 800f028:	0800efd9 	.word	0x0800efd9
 800f02c:	0800efd9 	.word	0x0800efd9
 800f030:	0800f15d 	.word	0x0800f15d
 800f034:	0800efd9 	.word	0x0800efd9
 800f038:	0800efd9 	.word	0x0800efd9
 800f03c:	0800efd9 	.word	0x0800efd9
 800f040:	0800efd9 	.word	0x0800efd9
 800f044:	0800f115 	.word	0x0800f115
 800f048:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800f04c:	e7db      	b.n	800f006 <_scanf_float+0x8e>
 800f04e:	290e      	cmp	r1, #14
 800f050:	d8c2      	bhi.n	800efd8 <_scanf_float+0x60>
 800f052:	a001      	add	r0, pc, #4	; (adr r0, 800f058 <_scanf_float+0xe0>)
 800f054:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f058:	0800f107 	.word	0x0800f107
 800f05c:	0800efd9 	.word	0x0800efd9
 800f060:	0800f107 	.word	0x0800f107
 800f064:	0800f19b 	.word	0x0800f19b
 800f068:	0800efd9 	.word	0x0800efd9
 800f06c:	0800f0b5 	.word	0x0800f0b5
 800f070:	0800f0f1 	.word	0x0800f0f1
 800f074:	0800f0f1 	.word	0x0800f0f1
 800f078:	0800f0f1 	.word	0x0800f0f1
 800f07c:	0800f0f1 	.word	0x0800f0f1
 800f080:	0800f0f1 	.word	0x0800f0f1
 800f084:	0800f0f1 	.word	0x0800f0f1
 800f088:	0800f0f1 	.word	0x0800f0f1
 800f08c:	0800f0f1 	.word	0x0800f0f1
 800f090:	0800f0f1 	.word	0x0800f0f1
 800f094:	2b6e      	cmp	r3, #110	; 0x6e
 800f096:	d809      	bhi.n	800f0ac <_scanf_float+0x134>
 800f098:	2b60      	cmp	r3, #96	; 0x60
 800f09a:	d8b2      	bhi.n	800f002 <_scanf_float+0x8a>
 800f09c:	2b54      	cmp	r3, #84	; 0x54
 800f09e:	d077      	beq.n	800f190 <_scanf_float+0x218>
 800f0a0:	2b59      	cmp	r3, #89	; 0x59
 800f0a2:	d199      	bne.n	800efd8 <_scanf_float+0x60>
 800f0a4:	2d07      	cmp	r5, #7
 800f0a6:	d197      	bne.n	800efd8 <_scanf_float+0x60>
 800f0a8:	2508      	movs	r5, #8
 800f0aa:	e029      	b.n	800f100 <_scanf_float+0x188>
 800f0ac:	2b74      	cmp	r3, #116	; 0x74
 800f0ae:	d06f      	beq.n	800f190 <_scanf_float+0x218>
 800f0b0:	2b79      	cmp	r3, #121	; 0x79
 800f0b2:	e7f6      	b.n	800f0a2 <_scanf_float+0x12a>
 800f0b4:	6821      	ldr	r1, [r4, #0]
 800f0b6:	05c8      	lsls	r0, r1, #23
 800f0b8:	d51a      	bpl.n	800f0f0 <_scanf_float+0x178>
 800f0ba:	9b02      	ldr	r3, [sp, #8]
 800f0bc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800f0c0:	6021      	str	r1, [r4, #0]
 800f0c2:	f109 0901 	add.w	r9, r9, #1
 800f0c6:	b11b      	cbz	r3, 800f0d0 <_scanf_float+0x158>
 800f0c8:	3b01      	subs	r3, #1
 800f0ca:	3201      	adds	r2, #1
 800f0cc:	9302      	str	r3, [sp, #8]
 800f0ce:	60a2      	str	r2, [r4, #8]
 800f0d0:	68a3      	ldr	r3, [r4, #8]
 800f0d2:	3b01      	subs	r3, #1
 800f0d4:	60a3      	str	r3, [r4, #8]
 800f0d6:	6923      	ldr	r3, [r4, #16]
 800f0d8:	3301      	adds	r3, #1
 800f0da:	6123      	str	r3, [r4, #16]
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	3b01      	subs	r3, #1
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	607b      	str	r3, [r7, #4]
 800f0e4:	f340 8084 	ble.w	800f1f0 <_scanf_float+0x278>
 800f0e8:	683b      	ldr	r3, [r7, #0]
 800f0ea:	3301      	adds	r3, #1
 800f0ec:	603b      	str	r3, [r7, #0]
 800f0ee:	e766      	b.n	800efbe <_scanf_float+0x46>
 800f0f0:	eb1a 0f05 	cmn.w	sl, r5
 800f0f4:	f47f af70 	bne.w	800efd8 <_scanf_float+0x60>
 800f0f8:	6822      	ldr	r2, [r4, #0]
 800f0fa:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800f0fe:	6022      	str	r2, [r4, #0]
 800f100:	f806 3b01 	strb.w	r3, [r6], #1
 800f104:	e7e4      	b.n	800f0d0 <_scanf_float+0x158>
 800f106:	6822      	ldr	r2, [r4, #0]
 800f108:	0610      	lsls	r0, r2, #24
 800f10a:	f57f af65 	bpl.w	800efd8 <_scanf_float+0x60>
 800f10e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f112:	e7f4      	b.n	800f0fe <_scanf_float+0x186>
 800f114:	f1ba 0f00 	cmp.w	sl, #0
 800f118:	d10e      	bne.n	800f138 <_scanf_float+0x1c0>
 800f11a:	f1b9 0f00 	cmp.w	r9, #0
 800f11e:	d10e      	bne.n	800f13e <_scanf_float+0x1c6>
 800f120:	6822      	ldr	r2, [r4, #0]
 800f122:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f126:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f12a:	d108      	bne.n	800f13e <_scanf_float+0x1c6>
 800f12c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f130:	6022      	str	r2, [r4, #0]
 800f132:	f04f 0a01 	mov.w	sl, #1
 800f136:	e7e3      	b.n	800f100 <_scanf_float+0x188>
 800f138:	f1ba 0f02 	cmp.w	sl, #2
 800f13c:	d055      	beq.n	800f1ea <_scanf_float+0x272>
 800f13e:	2d01      	cmp	r5, #1
 800f140:	d002      	beq.n	800f148 <_scanf_float+0x1d0>
 800f142:	2d04      	cmp	r5, #4
 800f144:	f47f af48 	bne.w	800efd8 <_scanf_float+0x60>
 800f148:	3501      	adds	r5, #1
 800f14a:	b2ed      	uxtb	r5, r5
 800f14c:	e7d8      	b.n	800f100 <_scanf_float+0x188>
 800f14e:	f1ba 0f01 	cmp.w	sl, #1
 800f152:	f47f af41 	bne.w	800efd8 <_scanf_float+0x60>
 800f156:	f04f 0a02 	mov.w	sl, #2
 800f15a:	e7d1      	b.n	800f100 <_scanf_float+0x188>
 800f15c:	b97d      	cbnz	r5, 800f17e <_scanf_float+0x206>
 800f15e:	f1b9 0f00 	cmp.w	r9, #0
 800f162:	f47f af3c 	bne.w	800efde <_scanf_float+0x66>
 800f166:	6822      	ldr	r2, [r4, #0]
 800f168:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f16c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f170:	f47f af39 	bne.w	800efe6 <_scanf_float+0x6e>
 800f174:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f178:	6022      	str	r2, [r4, #0]
 800f17a:	2501      	movs	r5, #1
 800f17c:	e7c0      	b.n	800f100 <_scanf_float+0x188>
 800f17e:	2d03      	cmp	r5, #3
 800f180:	d0e2      	beq.n	800f148 <_scanf_float+0x1d0>
 800f182:	2d05      	cmp	r5, #5
 800f184:	e7de      	b.n	800f144 <_scanf_float+0x1cc>
 800f186:	2d02      	cmp	r5, #2
 800f188:	f47f af26 	bne.w	800efd8 <_scanf_float+0x60>
 800f18c:	2503      	movs	r5, #3
 800f18e:	e7b7      	b.n	800f100 <_scanf_float+0x188>
 800f190:	2d06      	cmp	r5, #6
 800f192:	f47f af21 	bne.w	800efd8 <_scanf_float+0x60>
 800f196:	2507      	movs	r5, #7
 800f198:	e7b2      	b.n	800f100 <_scanf_float+0x188>
 800f19a:	6822      	ldr	r2, [r4, #0]
 800f19c:	0591      	lsls	r1, r2, #22
 800f19e:	f57f af1b 	bpl.w	800efd8 <_scanf_float+0x60>
 800f1a2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800f1a6:	6022      	str	r2, [r4, #0]
 800f1a8:	f8cd 9004 	str.w	r9, [sp, #4]
 800f1ac:	e7a8      	b.n	800f100 <_scanf_float+0x188>
 800f1ae:	6822      	ldr	r2, [r4, #0]
 800f1b0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800f1b4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800f1b8:	d006      	beq.n	800f1c8 <_scanf_float+0x250>
 800f1ba:	0550      	lsls	r0, r2, #21
 800f1bc:	f57f af0c 	bpl.w	800efd8 <_scanf_float+0x60>
 800f1c0:	f1b9 0f00 	cmp.w	r9, #0
 800f1c4:	f43f af0f 	beq.w	800efe6 <_scanf_float+0x6e>
 800f1c8:	0591      	lsls	r1, r2, #22
 800f1ca:	bf58      	it	pl
 800f1cc:	9901      	ldrpl	r1, [sp, #4]
 800f1ce:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f1d2:	bf58      	it	pl
 800f1d4:	eba9 0101 	subpl.w	r1, r9, r1
 800f1d8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800f1dc:	bf58      	it	pl
 800f1de:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f1e2:	6022      	str	r2, [r4, #0]
 800f1e4:	f04f 0900 	mov.w	r9, #0
 800f1e8:	e78a      	b.n	800f100 <_scanf_float+0x188>
 800f1ea:	f04f 0a03 	mov.w	sl, #3
 800f1ee:	e787      	b.n	800f100 <_scanf_float+0x188>
 800f1f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f1f4:	4639      	mov	r1, r7
 800f1f6:	4640      	mov	r0, r8
 800f1f8:	4798      	blx	r3
 800f1fa:	2800      	cmp	r0, #0
 800f1fc:	f43f aedf 	beq.w	800efbe <_scanf_float+0x46>
 800f200:	e6ea      	b.n	800efd8 <_scanf_float+0x60>
 800f202:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f206:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f20a:	463a      	mov	r2, r7
 800f20c:	4640      	mov	r0, r8
 800f20e:	4798      	blx	r3
 800f210:	6923      	ldr	r3, [r4, #16]
 800f212:	3b01      	subs	r3, #1
 800f214:	6123      	str	r3, [r4, #16]
 800f216:	e6ec      	b.n	800eff2 <_scanf_float+0x7a>
 800f218:	1e6b      	subs	r3, r5, #1
 800f21a:	2b06      	cmp	r3, #6
 800f21c:	d825      	bhi.n	800f26a <_scanf_float+0x2f2>
 800f21e:	2d02      	cmp	r5, #2
 800f220:	d836      	bhi.n	800f290 <_scanf_float+0x318>
 800f222:	455e      	cmp	r6, fp
 800f224:	f67f aee8 	bls.w	800eff8 <_scanf_float+0x80>
 800f228:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f22c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f230:	463a      	mov	r2, r7
 800f232:	4640      	mov	r0, r8
 800f234:	4798      	blx	r3
 800f236:	6923      	ldr	r3, [r4, #16]
 800f238:	3b01      	subs	r3, #1
 800f23a:	6123      	str	r3, [r4, #16]
 800f23c:	e7f1      	b.n	800f222 <_scanf_float+0x2aa>
 800f23e:	9802      	ldr	r0, [sp, #8]
 800f240:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f244:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800f248:	9002      	str	r0, [sp, #8]
 800f24a:	463a      	mov	r2, r7
 800f24c:	4640      	mov	r0, r8
 800f24e:	4798      	blx	r3
 800f250:	6923      	ldr	r3, [r4, #16]
 800f252:	3b01      	subs	r3, #1
 800f254:	6123      	str	r3, [r4, #16]
 800f256:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f25a:	fa5f fa8a 	uxtb.w	sl, sl
 800f25e:	f1ba 0f02 	cmp.w	sl, #2
 800f262:	d1ec      	bne.n	800f23e <_scanf_float+0x2c6>
 800f264:	3d03      	subs	r5, #3
 800f266:	b2ed      	uxtb	r5, r5
 800f268:	1b76      	subs	r6, r6, r5
 800f26a:	6823      	ldr	r3, [r4, #0]
 800f26c:	05da      	lsls	r2, r3, #23
 800f26e:	d52f      	bpl.n	800f2d0 <_scanf_float+0x358>
 800f270:	055b      	lsls	r3, r3, #21
 800f272:	d510      	bpl.n	800f296 <_scanf_float+0x31e>
 800f274:	455e      	cmp	r6, fp
 800f276:	f67f aebf 	bls.w	800eff8 <_scanf_float+0x80>
 800f27a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f27e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f282:	463a      	mov	r2, r7
 800f284:	4640      	mov	r0, r8
 800f286:	4798      	blx	r3
 800f288:	6923      	ldr	r3, [r4, #16]
 800f28a:	3b01      	subs	r3, #1
 800f28c:	6123      	str	r3, [r4, #16]
 800f28e:	e7f1      	b.n	800f274 <_scanf_float+0x2fc>
 800f290:	46aa      	mov	sl, r5
 800f292:	9602      	str	r6, [sp, #8]
 800f294:	e7df      	b.n	800f256 <_scanf_float+0x2de>
 800f296:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f29a:	6923      	ldr	r3, [r4, #16]
 800f29c:	2965      	cmp	r1, #101	; 0x65
 800f29e:	f103 33ff 	add.w	r3, r3, #4294967295
 800f2a2:	f106 35ff 	add.w	r5, r6, #4294967295
 800f2a6:	6123      	str	r3, [r4, #16]
 800f2a8:	d00c      	beq.n	800f2c4 <_scanf_float+0x34c>
 800f2aa:	2945      	cmp	r1, #69	; 0x45
 800f2ac:	d00a      	beq.n	800f2c4 <_scanf_float+0x34c>
 800f2ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f2b2:	463a      	mov	r2, r7
 800f2b4:	4640      	mov	r0, r8
 800f2b6:	4798      	blx	r3
 800f2b8:	6923      	ldr	r3, [r4, #16]
 800f2ba:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f2be:	3b01      	subs	r3, #1
 800f2c0:	1eb5      	subs	r5, r6, #2
 800f2c2:	6123      	str	r3, [r4, #16]
 800f2c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f2c8:	463a      	mov	r2, r7
 800f2ca:	4640      	mov	r0, r8
 800f2cc:	4798      	blx	r3
 800f2ce:	462e      	mov	r6, r5
 800f2d0:	6825      	ldr	r5, [r4, #0]
 800f2d2:	f015 0510 	ands.w	r5, r5, #16
 800f2d6:	d158      	bne.n	800f38a <_scanf_float+0x412>
 800f2d8:	7035      	strb	r5, [r6, #0]
 800f2da:	6823      	ldr	r3, [r4, #0]
 800f2dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800f2e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f2e4:	d11c      	bne.n	800f320 <_scanf_float+0x3a8>
 800f2e6:	9b01      	ldr	r3, [sp, #4]
 800f2e8:	454b      	cmp	r3, r9
 800f2ea:	eba3 0209 	sub.w	r2, r3, r9
 800f2ee:	d124      	bne.n	800f33a <_scanf_float+0x3c2>
 800f2f0:	2200      	movs	r2, #0
 800f2f2:	4659      	mov	r1, fp
 800f2f4:	4640      	mov	r0, r8
 800f2f6:	f000 ff55 	bl	80101a4 <_strtod_r>
 800f2fa:	9b03      	ldr	r3, [sp, #12]
 800f2fc:	6821      	ldr	r1, [r4, #0]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	f011 0f02 	tst.w	r1, #2
 800f304:	ec57 6b10 	vmov	r6, r7, d0
 800f308:	f103 0204 	add.w	r2, r3, #4
 800f30c:	d020      	beq.n	800f350 <_scanf_float+0x3d8>
 800f30e:	9903      	ldr	r1, [sp, #12]
 800f310:	600a      	str	r2, [r1, #0]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	e9c3 6700 	strd	r6, r7, [r3]
 800f318:	68e3      	ldr	r3, [r4, #12]
 800f31a:	3301      	adds	r3, #1
 800f31c:	60e3      	str	r3, [r4, #12]
 800f31e:	e66c      	b.n	800effa <_scanf_float+0x82>
 800f320:	9b04      	ldr	r3, [sp, #16]
 800f322:	2b00      	cmp	r3, #0
 800f324:	d0e4      	beq.n	800f2f0 <_scanf_float+0x378>
 800f326:	9905      	ldr	r1, [sp, #20]
 800f328:	230a      	movs	r3, #10
 800f32a:	462a      	mov	r2, r5
 800f32c:	3101      	adds	r1, #1
 800f32e:	4640      	mov	r0, r8
 800f330:	f000 ffc2 	bl	80102b8 <_strtol_r>
 800f334:	9b04      	ldr	r3, [sp, #16]
 800f336:	9e05      	ldr	r6, [sp, #20]
 800f338:	1ac2      	subs	r2, r0, r3
 800f33a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800f33e:	429e      	cmp	r6, r3
 800f340:	bf28      	it	cs
 800f342:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800f346:	4912      	ldr	r1, [pc, #72]	; (800f390 <_scanf_float+0x418>)
 800f348:	4630      	mov	r0, r6
 800f34a:	f000 f8b9 	bl	800f4c0 <siprintf>
 800f34e:	e7cf      	b.n	800f2f0 <_scanf_float+0x378>
 800f350:	f011 0f04 	tst.w	r1, #4
 800f354:	9903      	ldr	r1, [sp, #12]
 800f356:	600a      	str	r2, [r1, #0]
 800f358:	d1db      	bne.n	800f312 <_scanf_float+0x39a>
 800f35a:	f8d3 8000 	ldr.w	r8, [r3]
 800f35e:	ee10 2a10 	vmov	r2, s0
 800f362:	ee10 0a10 	vmov	r0, s0
 800f366:	463b      	mov	r3, r7
 800f368:	4639      	mov	r1, r7
 800f36a:	f7f1 fbdf 	bl	8000b2c <__aeabi_dcmpun>
 800f36e:	b128      	cbz	r0, 800f37c <_scanf_float+0x404>
 800f370:	4808      	ldr	r0, [pc, #32]	; (800f394 <_scanf_float+0x41c>)
 800f372:	f000 f89f 	bl	800f4b4 <nanf>
 800f376:	ed88 0a00 	vstr	s0, [r8]
 800f37a:	e7cd      	b.n	800f318 <_scanf_float+0x3a0>
 800f37c:	4630      	mov	r0, r6
 800f37e:	4639      	mov	r1, r7
 800f380:	f7f1 fc32 	bl	8000be8 <__aeabi_d2f>
 800f384:	f8c8 0000 	str.w	r0, [r8]
 800f388:	e7c6      	b.n	800f318 <_scanf_float+0x3a0>
 800f38a:	2500      	movs	r5, #0
 800f38c:	e635      	b.n	800effa <_scanf_float+0x82>
 800f38e:	bf00      	nop
 800f390:	0801353c 	.word	0x0801353c
 800f394:	080139b8 	.word	0x080139b8

0800f398 <iprintf>:
 800f398:	b40f      	push	{r0, r1, r2, r3}
 800f39a:	4b0a      	ldr	r3, [pc, #40]	; (800f3c4 <iprintf+0x2c>)
 800f39c:	b513      	push	{r0, r1, r4, lr}
 800f39e:	681c      	ldr	r4, [r3, #0]
 800f3a0:	b124      	cbz	r4, 800f3ac <iprintf+0x14>
 800f3a2:	69a3      	ldr	r3, [r4, #24]
 800f3a4:	b913      	cbnz	r3, 800f3ac <iprintf+0x14>
 800f3a6:	4620      	mov	r0, r4
 800f3a8:	f001 ffdc 	bl	8011364 <__sinit>
 800f3ac:	ab05      	add	r3, sp, #20
 800f3ae:	9a04      	ldr	r2, [sp, #16]
 800f3b0:	68a1      	ldr	r1, [r4, #8]
 800f3b2:	9301      	str	r3, [sp, #4]
 800f3b4:	4620      	mov	r0, r4
 800f3b6:	f003 fb61 	bl	8012a7c <_vfiprintf_r>
 800f3ba:	b002      	add	sp, #8
 800f3bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f3c0:	b004      	add	sp, #16
 800f3c2:	4770      	bx	lr
 800f3c4:	20000064 	.word	0x20000064

0800f3c8 <_puts_r>:
 800f3c8:	b570      	push	{r4, r5, r6, lr}
 800f3ca:	460e      	mov	r6, r1
 800f3cc:	4605      	mov	r5, r0
 800f3ce:	b118      	cbz	r0, 800f3d8 <_puts_r+0x10>
 800f3d0:	6983      	ldr	r3, [r0, #24]
 800f3d2:	b90b      	cbnz	r3, 800f3d8 <_puts_r+0x10>
 800f3d4:	f001 ffc6 	bl	8011364 <__sinit>
 800f3d8:	69ab      	ldr	r3, [r5, #24]
 800f3da:	68ac      	ldr	r4, [r5, #8]
 800f3dc:	b913      	cbnz	r3, 800f3e4 <_puts_r+0x1c>
 800f3de:	4628      	mov	r0, r5
 800f3e0:	f001 ffc0 	bl	8011364 <__sinit>
 800f3e4:	4b2c      	ldr	r3, [pc, #176]	; (800f498 <_puts_r+0xd0>)
 800f3e6:	429c      	cmp	r4, r3
 800f3e8:	d120      	bne.n	800f42c <_puts_r+0x64>
 800f3ea:	686c      	ldr	r4, [r5, #4]
 800f3ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f3ee:	07db      	lsls	r3, r3, #31
 800f3f0:	d405      	bmi.n	800f3fe <_puts_r+0x36>
 800f3f2:	89a3      	ldrh	r3, [r4, #12]
 800f3f4:	0598      	lsls	r0, r3, #22
 800f3f6:	d402      	bmi.n	800f3fe <_puts_r+0x36>
 800f3f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f3fa:	f002 fbc4 	bl	8011b86 <__retarget_lock_acquire_recursive>
 800f3fe:	89a3      	ldrh	r3, [r4, #12]
 800f400:	0719      	lsls	r1, r3, #28
 800f402:	d51d      	bpl.n	800f440 <_puts_r+0x78>
 800f404:	6923      	ldr	r3, [r4, #16]
 800f406:	b1db      	cbz	r3, 800f440 <_puts_r+0x78>
 800f408:	3e01      	subs	r6, #1
 800f40a:	68a3      	ldr	r3, [r4, #8]
 800f40c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f410:	3b01      	subs	r3, #1
 800f412:	60a3      	str	r3, [r4, #8]
 800f414:	bb39      	cbnz	r1, 800f466 <_puts_r+0x9e>
 800f416:	2b00      	cmp	r3, #0
 800f418:	da38      	bge.n	800f48c <_puts_r+0xc4>
 800f41a:	4622      	mov	r2, r4
 800f41c:	210a      	movs	r1, #10
 800f41e:	4628      	mov	r0, r5
 800f420:	f000 ff4c 	bl	80102bc <__swbuf_r>
 800f424:	3001      	adds	r0, #1
 800f426:	d011      	beq.n	800f44c <_puts_r+0x84>
 800f428:	250a      	movs	r5, #10
 800f42a:	e011      	b.n	800f450 <_puts_r+0x88>
 800f42c:	4b1b      	ldr	r3, [pc, #108]	; (800f49c <_puts_r+0xd4>)
 800f42e:	429c      	cmp	r4, r3
 800f430:	d101      	bne.n	800f436 <_puts_r+0x6e>
 800f432:	68ac      	ldr	r4, [r5, #8]
 800f434:	e7da      	b.n	800f3ec <_puts_r+0x24>
 800f436:	4b1a      	ldr	r3, [pc, #104]	; (800f4a0 <_puts_r+0xd8>)
 800f438:	429c      	cmp	r4, r3
 800f43a:	bf08      	it	eq
 800f43c:	68ec      	ldreq	r4, [r5, #12]
 800f43e:	e7d5      	b.n	800f3ec <_puts_r+0x24>
 800f440:	4621      	mov	r1, r4
 800f442:	4628      	mov	r0, r5
 800f444:	f000 ff8c 	bl	8010360 <__swsetup_r>
 800f448:	2800      	cmp	r0, #0
 800f44a:	d0dd      	beq.n	800f408 <_puts_r+0x40>
 800f44c:	f04f 35ff 	mov.w	r5, #4294967295
 800f450:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f452:	07da      	lsls	r2, r3, #31
 800f454:	d405      	bmi.n	800f462 <_puts_r+0x9a>
 800f456:	89a3      	ldrh	r3, [r4, #12]
 800f458:	059b      	lsls	r3, r3, #22
 800f45a:	d402      	bmi.n	800f462 <_puts_r+0x9a>
 800f45c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f45e:	f002 fb93 	bl	8011b88 <__retarget_lock_release_recursive>
 800f462:	4628      	mov	r0, r5
 800f464:	bd70      	pop	{r4, r5, r6, pc}
 800f466:	2b00      	cmp	r3, #0
 800f468:	da04      	bge.n	800f474 <_puts_r+0xac>
 800f46a:	69a2      	ldr	r2, [r4, #24]
 800f46c:	429a      	cmp	r2, r3
 800f46e:	dc06      	bgt.n	800f47e <_puts_r+0xb6>
 800f470:	290a      	cmp	r1, #10
 800f472:	d004      	beq.n	800f47e <_puts_r+0xb6>
 800f474:	6823      	ldr	r3, [r4, #0]
 800f476:	1c5a      	adds	r2, r3, #1
 800f478:	6022      	str	r2, [r4, #0]
 800f47a:	7019      	strb	r1, [r3, #0]
 800f47c:	e7c5      	b.n	800f40a <_puts_r+0x42>
 800f47e:	4622      	mov	r2, r4
 800f480:	4628      	mov	r0, r5
 800f482:	f000 ff1b 	bl	80102bc <__swbuf_r>
 800f486:	3001      	adds	r0, #1
 800f488:	d1bf      	bne.n	800f40a <_puts_r+0x42>
 800f48a:	e7df      	b.n	800f44c <_puts_r+0x84>
 800f48c:	6823      	ldr	r3, [r4, #0]
 800f48e:	250a      	movs	r5, #10
 800f490:	1c5a      	adds	r2, r3, #1
 800f492:	6022      	str	r2, [r4, #0]
 800f494:	701d      	strb	r5, [r3, #0]
 800f496:	e7db      	b.n	800f450 <_puts_r+0x88>
 800f498:	08013750 	.word	0x08013750
 800f49c:	08013770 	.word	0x08013770
 800f4a0:	08013730 	.word	0x08013730

0800f4a4 <puts>:
 800f4a4:	4b02      	ldr	r3, [pc, #8]	; (800f4b0 <puts+0xc>)
 800f4a6:	4601      	mov	r1, r0
 800f4a8:	6818      	ldr	r0, [r3, #0]
 800f4aa:	f7ff bf8d 	b.w	800f3c8 <_puts_r>
 800f4ae:	bf00      	nop
 800f4b0:	20000064 	.word	0x20000064

0800f4b4 <nanf>:
 800f4b4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f4bc <nanf+0x8>
 800f4b8:	4770      	bx	lr
 800f4ba:	bf00      	nop
 800f4bc:	7fc00000 	.word	0x7fc00000

0800f4c0 <siprintf>:
 800f4c0:	b40e      	push	{r1, r2, r3}
 800f4c2:	b500      	push	{lr}
 800f4c4:	b09c      	sub	sp, #112	; 0x70
 800f4c6:	ab1d      	add	r3, sp, #116	; 0x74
 800f4c8:	9002      	str	r0, [sp, #8]
 800f4ca:	9006      	str	r0, [sp, #24]
 800f4cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f4d0:	4809      	ldr	r0, [pc, #36]	; (800f4f8 <siprintf+0x38>)
 800f4d2:	9107      	str	r1, [sp, #28]
 800f4d4:	9104      	str	r1, [sp, #16]
 800f4d6:	4909      	ldr	r1, [pc, #36]	; (800f4fc <siprintf+0x3c>)
 800f4d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4dc:	9105      	str	r1, [sp, #20]
 800f4de:	6800      	ldr	r0, [r0, #0]
 800f4e0:	9301      	str	r3, [sp, #4]
 800f4e2:	a902      	add	r1, sp, #8
 800f4e4:	f003 f9a0 	bl	8012828 <_svfiprintf_r>
 800f4e8:	9b02      	ldr	r3, [sp, #8]
 800f4ea:	2200      	movs	r2, #0
 800f4ec:	701a      	strb	r2, [r3, #0]
 800f4ee:	b01c      	add	sp, #112	; 0x70
 800f4f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f4f4:	b003      	add	sp, #12
 800f4f6:	4770      	bx	lr
 800f4f8:	20000064 	.word	0x20000064
 800f4fc:	ffff0208 	.word	0xffff0208

0800f500 <strncpy>:
 800f500:	b510      	push	{r4, lr}
 800f502:	3901      	subs	r1, #1
 800f504:	4603      	mov	r3, r0
 800f506:	b132      	cbz	r2, 800f516 <strncpy+0x16>
 800f508:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f50c:	f803 4b01 	strb.w	r4, [r3], #1
 800f510:	3a01      	subs	r2, #1
 800f512:	2c00      	cmp	r4, #0
 800f514:	d1f7      	bne.n	800f506 <strncpy+0x6>
 800f516:	441a      	add	r2, r3
 800f518:	2100      	movs	r1, #0
 800f51a:	4293      	cmp	r3, r2
 800f51c:	d100      	bne.n	800f520 <strncpy+0x20>
 800f51e:	bd10      	pop	{r4, pc}
 800f520:	f803 1b01 	strb.w	r1, [r3], #1
 800f524:	e7f9      	b.n	800f51a <strncpy+0x1a>

0800f526 <strstr>:
 800f526:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f528:	780c      	ldrb	r4, [r1, #0]
 800f52a:	b164      	cbz	r4, 800f546 <strstr+0x20>
 800f52c:	4603      	mov	r3, r0
 800f52e:	781a      	ldrb	r2, [r3, #0]
 800f530:	4618      	mov	r0, r3
 800f532:	1c5e      	adds	r6, r3, #1
 800f534:	b90a      	cbnz	r2, 800f53a <strstr+0x14>
 800f536:	4610      	mov	r0, r2
 800f538:	e005      	b.n	800f546 <strstr+0x20>
 800f53a:	4294      	cmp	r4, r2
 800f53c:	d108      	bne.n	800f550 <strstr+0x2a>
 800f53e:	460d      	mov	r5, r1
 800f540:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800f544:	b902      	cbnz	r2, 800f548 <strstr+0x22>
 800f546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f548:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800f54c:	4297      	cmp	r7, r2
 800f54e:	d0f7      	beq.n	800f540 <strstr+0x1a>
 800f550:	4633      	mov	r3, r6
 800f552:	e7ec      	b.n	800f52e <strstr+0x8>

0800f554 <sulp>:
 800f554:	b570      	push	{r4, r5, r6, lr}
 800f556:	4604      	mov	r4, r0
 800f558:	460d      	mov	r5, r1
 800f55a:	ec45 4b10 	vmov	d0, r4, r5
 800f55e:	4616      	mov	r6, r2
 800f560:	f002 fefe 	bl	8012360 <__ulp>
 800f564:	ec51 0b10 	vmov	r0, r1, d0
 800f568:	b17e      	cbz	r6, 800f58a <sulp+0x36>
 800f56a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f56e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f572:	2b00      	cmp	r3, #0
 800f574:	dd09      	ble.n	800f58a <sulp+0x36>
 800f576:	051b      	lsls	r3, r3, #20
 800f578:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800f57c:	2400      	movs	r4, #0
 800f57e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800f582:	4622      	mov	r2, r4
 800f584:	462b      	mov	r3, r5
 800f586:	f7f1 f837 	bl	80005f8 <__aeabi_dmul>
 800f58a:	bd70      	pop	{r4, r5, r6, pc}
 800f58c:	0000      	movs	r0, r0
	...

0800f590 <_strtod_l>:
 800f590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f594:	b0a3      	sub	sp, #140	; 0x8c
 800f596:	461f      	mov	r7, r3
 800f598:	2300      	movs	r3, #0
 800f59a:	931e      	str	r3, [sp, #120]	; 0x78
 800f59c:	4ba4      	ldr	r3, [pc, #656]	; (800f830 <_strtod_l+0x2a0>)
 800f59e:	9219      	str	r2, [sp, #100]	; 0x64
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	9307      	str	r3, [sp, #28]
 800f5a4:	4604      	mov	r4, r0
 800f5a6:	4618      	mov	r0, r3
 800f5a8:	4688      	mov	r8, r1
 800f5aa:	f7f0 fe11 	bl	80001d0 <strlen>
 800f5ae:	f04f 0a00 	mov.w	sl, #0
 800f5b2:	4605      	mov	r5, r0
 800f5b4:	f04f 0b00 	mov.w	fp, #0
 800f5b8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800f5bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f5be:	781a      	ldrb	r2, [r3, #0]
 800f5c0:	2a2b      	cmp	r2, #43	; 0x2b
 800f5c2:	d04c      	beq.n	800f65e <_strtod_l+0xce>
 800f5c4:	d839      	bhi.n	800f63a <_strtod_l+0xaa>
 800f5c6:	2a0d      	cmp	r2, #13
 800f5c8:	d832      	bhi.n	800f630 <_strtod_l+0xa0>
 800f5ca:	2a08      	cmp	r2, #8
 800f5cc:	d832      	bhi.n	800f634 <_strtod_l+0xa4>
 800f5ce:	2a00      	cmp	r2, #0
 800f5d0:	d03c      	beq.n	800f64c <_strtod_l+0xbc>
 800f5d2:	2300      	movs	r3, #0
 800f5d4:	930e      	str	r3, [sp, #56]	; 0x38
 800f5d6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800f5d8:	7833      	ldrb	r3, [r6, #0]
 800f5da:	2b30      	cmp	r3, #48	; 0x30
 800f5dc:	f040 80b4 	bne.w	800f748 <_strtod_l+0x1b8>
 800f5e0:	7873      	ldrb	r3, [r6, #1]
 800f5e2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f5e6:	2b58      	cmp	r3, #88	; 0x58
 800f5e8:	d16c      	bne.n	800f6c4 <_strtod_l+0x134>
 800f5ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f5ec:	9301      	str	r3, [sp, #4]
 800f5ee:	ab1e      	add	r3, sp, #120	; 0x78
 800f5f0:	9702      	str	r7, [sp, #8]
 800f5f2:	9300      	str	r3, [sp, #0]
 800f5f4:	4a8f      	ldr	r2, [pc, #572]	; (800f834 <_strtod_l+0x2a4>)
 800f5f6:	ab1f      	add	r3, sp, #124	; 0x7c
 800f5f8:	a91d      	add	r1, sp, #116	; 0x74
 800f5fa:	4620      	mov	r0, r4
 800f5fc:	f001 ffb6 	bl	801156c <__gethex>
 800f600:	f010 0707 	ands.w	r7, r0, #7
 800f604:	4605      	mov	r5, r0
 800f606:	d005      	beq.n	800f614 <_strtod_l+0x84>
 800f608:	2f06      	cmp	r7, #6
 800f60a:	d12a      	bne.n	800f662 <_strtod_l+0xd2>
 800f60c:	3601      	adds	r6, #1
 800f60e:	2300      	movs	r3, #0
 800f610:	961d      	str	r6, [sp, #116]	; 0x74
 800f612:	930e      	str	r3, [sp, #56]	; 0x38
 800f614:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f616:	2b00      	cmp	r3, #0
 800f618:	f040 8596 	bne.w	8010148 <_strtod_l+0xbb8>
 800f61c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f61e:	b1db      	cbz	r3, 800f658 <_strtod_l+0xc8>
 800f620:	4652      	mov	r2, sl
 800f622:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f626:	ec43 2b10 	vmov	d0, r2, r3
 800f62a:	b023      	add	sp, #140	; 0x8c
 800f62c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f630:	2a20      	cmp	r2, #32
 800f632:	d1ce      	bne.n	800f5d2 <_strtod_l+0x42>
 800f634:	3301      	adds	r3, #1
 800f636:	931d      	str	r3, [sp, #116]	; 0x74
 800f638:	e7c0      	b.n	800f5bc <_strtod_l+0x2c>
 800f63a:	2a2d      	cmp	r2, #45	; 0x2d
 800f63c:	d1c9      	bne.n	800f5d2 <_strtod_l+0x42>
 800f63e:	2201      	movs	r2, #1
 800f640:	920e      	str	r2, [sp, #56]	; 0x38
 800f642:	1c5a      	adds	r2, r3, #1
 800f644:	921d      	str	r2, [sp, #116]	; 0x74
 800f646:	785b      	ldrb	r3, [r3, #1]
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d1c4      	bne.n	800f5d6 <_strtod_l+0x46>
 800f64c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f64e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800f652:	2b00      	cmp	r3, #0
 800f654:	f040 8576 	bne.w	8010144 <_strtod_l+0xbb4>
 800f658:	4652      	mov	r2, sl
 800f65a:	465b      	mov	r3, fp
 800f65c:	e7e3      	b.n	800f626 <_strtod_l+0x96>
 800f65e:	2200      	movs	r2, #0
 800f660:	e7ee      	b.n	800f640 <_strtod_l+0xb0>
 800f662:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f664:	b13a      	cbz	r2, 800f676 <_strtod_l+0xe6>
 800f666:	2135      	movs	r1, #53	; 0x35
 800f668:	a820      	add	r0, sp, #128	; 0x80
 800f66a:	f002 ff84 	bl	8012576 <__copybits>
 800f66e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f670:	4620      	mov	r0, r4
 800f672:	f002 fb49 	bl	8011d08 <_Bfree>
 800f676:	3f01      	subs	r7, #1
 800f678:	2f05      	cmp	r7, #5
 800f67a:	d807      	bhi.n	800f68c <_strtod_l+0xfc>
 800f67c:	e8df f007 	tbb	[pc, r7]
 800f680:	1d180b0e 	.word	0x1d180b0e
 800f684:	030e      	.short	0x030e
 800f686:	f04f 0b00 	mov.w	fp, #0
 800f68a:	46da      	mov	sl, fp
 800f68c:	0728      	lsls	r0, r5, #28
 800f68e:	d5c1      	bpl.n	800f614 <_strtod_l+0x84>
 800f690:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800f694:	e7be      	b.n	800f614 <_strtod_l+0x84>
 800f696:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800f69a:	e7f7      	b.n	800f68c <_strtod_l+0xfc>
 800f69c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800f6a0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800f6a2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800f6a6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f6aa:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f6ae:	e7ed      	b.n	800f68c <_strtod_l+0xfc>
 800f6b0:	f8df b184 	ldr.w	fp, [pc, #388]	; 800f838 <_strtod_l+0x2a8>
 800f6b4:	f04f 0a00 	mov.w	sl, #0
 800f6b8:	e7e8      	b.n	800f68c <_strtod_l+0xfc>
 800f6ba:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800f6be:	f04f 3aff 	mov.w	sl, #4294967295
 800f6c2:	e7e3      	b.n	800f68c <_strtod_l+0xfc>
 800f6c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f6c6:	1c5a      	adds	r2, r3, #1
 800f6c8:	921d      	str	r2, [sp, #116]	; 0x74
 800f6ca:	785b      	ldrb	r3, [r3, #1]
 800f6cc:	2b30      	cmp	r3, #48	; 0x30
 800f6ce:	d0f9      	beq.n	800f6c4 <_strtod_l+0x134>
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d09f      	beq.n	800f614 <_strtod_l+0x84>
 800f6d4:	2301      	movs	r3, #1
 800f6d6:	f04f 0900 	mov.w	r9, #0
 800f6da:	9304      	str	r3, [sp, #16]
 800f6dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f6de:	930a      	str	r3, [sp, #40]	; 0x28
 800f6e0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800f6e4:	464f      	mov	r7, r9
 800f6e6:	220a      	movs	r2, #10
 800f6e8:	981d      	ldr	r0, [sp, #116]	; 0x74
 800f6ea:	7806      	ldrb	r6, [r0, #0]
 800f6ec:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800f6f0:	b2d9      	uxtb	r1, r3
 800f6f2:	2909      	cmp	r1, #9
 800f6f4:	d92a      	bls.n	800f74c <_strtod_l+0x1bc>
 800f6f6:	9907      	ldr	r1, [sp, #28]
 800f6f8:	462a      	mov	r2, r5
 800f6fa:	f003 fb4c 	bl	8012d96 <strncmp>
 800f6fe:	b398      	cbz	r0, 800f768 <_strtod_l+0x1d8>
 800f700:	2000      	movs	r0, #0
 800f702:	4633      	mov	r3, r6
 800f704:	463d      	mov	r5, r7
 800f706:	9007      	str	r0, [sp, #28]
 800f708:	4602      	mov	r2, r0
 800f70a:	2b65      	cmp	r3, #101	; 0x65
 800f70c:	d001      	beq.n	800f712 <_strtod_l+0x182>
 800f70e:	2b45      	cmp	r3, #69	; 0x45
 800f710:	d118      	bne.n	800f744 <_strtod_l+0x1b4>
 800f712:	b91d      	cbnz	r5, 800f71c <_strtod_l+0x18c>
 800f714:	9b04      	ldr	r3, [sp, #16]
 800f716:	4303      	orrs	r3, r0
 800f718:	d098      	beq.n	800f64c <_strtod_l+0xbc>
 800f71a:	2500      	movs	r5, #0
 800f71c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800f720:	f108 0301 	add.w	r3, r8, #1
 800f724:	931d      	str	r3, [sp, #116]	; 0x74
 800f726:	f898 3001 	ldrb.w	r3, [r8, #1]
 800f72a:	2b2b      	cmp	r3, #43	; 0x2b
 800f72c:	d075      	beq.n	800f81a <_strtod_l+0x28a>
 800f72e:	2b2d      	cmp	r3, #45	; 0x2d
 800f730:	d07b      	beq.n	800f82a <_strtod_l+0x29a>
 800f732:	f04f 0c00 	mov.w	ip, #0
 800f736:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800f73a:	2909      	cmp	r1, #9
 800f73c:	f240 8082 	bls.w	800f844 <_strtod_l+0x2b4>
 800f740:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800f744:	2600      	movs	r6, #0
 800f746:	e09d      	b.n	800f884 <_strtod_l+0x2f4>
 800f748:	2300      	movs	r3, #0
 800f74a:	e7c4      	b.n	800f6d6 <_strtod_l+0x146>
 800f74c:	2f08      	cmp	r7, #8
 800f74e:	bfd8      	it	le
 800f750:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800f752:	f100 0001 	add.w	r0, r0, #1
 800f756:	bfda      	itte	le
 800f758:	fb02 3301 	mlale	r3, r2, r1, r3
 800f75c:	9309      	strle	r3, [sp, #36]	; 0x24
 800f75e:	fb02 3909 	mlagt	r9, r2, r9, r3
 800f762:	3701      	adds	r7, #1
 800f764:	901d      	str	r0, [sp, #116]	; 0x74
 800f766:	e7bf      	b.n	800f6e8 <_strtod_l+0x158>
 800f768:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f76a:	195a      	adds	r2, r3, r5
 800f76c:	921d      	str	r2, [sp, #116]	; 0x74
 800f76e:	5d5b      	ldrb	r3, [r3, r5]
 800f770:	2f00      	cmp	r7, #0
 800f772:	d037      	beq.n	800f7e4 <_strtod_l+0x254>
 800f774:	9007      	str	r0, [sp, #28]
 800f776:	463d      	mov	r5, r7
 800f778:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800f77c:	2a09      	cmp	r2, #9
 800f77e:	d912      	bls.n	800f7a6 <_strtod_l+0x216>
 800f780:	2201      	movs	r2, #1
 800f782:	e7c2      	b.n	800f70a <_strtod_l+0x17a>
 800f784:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f786:	1c5a      	adds	r2, r3, #1
 800f788:	921d      	str	r2, [sp, #116]	; 0x74
 800f78a:	785b      	ldrb	r3, [r3, #1]
 800f78c:	3001      	adds	r0, #1
 800f78e:	2b30      	cmp	r3, #48	; 0x30
 800f790:	d0f8      	beq.n	800f784 <_strtod_l+0x1f4>
 800f792:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800f796:	2a08      	cmp	r2, #8
 800f798:	f200 84db 	bhi.w	8010152 <_strtod_l+0xbc2>
 800f79c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800f79e:	9007      	str	r0, [sp, #28]
 800f7a0:	2000      	movs	r0, #0
 800f7a2:	920a      	str	r2, [sp, #40]	; 0x28
 800f7a4:	4605      	mov	r5, r0
 800f7a6:	3b30      	subs	r3, #48	; 0x30
 800f7a8:	f100 0201 	add.w	r2, r0, #1
 800f7ac:	d014      	beq.n	800f7d8 <_strtod_l+0x248>
 800f7ae:	9907      	ldr	r1, [sp, #28]
 800f7b0:	4411      	add	r1, r2
 800f7b2:	9107      	str	r1, [sp, #28]
 800f7b4:	462a      	mov	r2, r5
 800f7b6:	eb00 0e05 	add.w	lr, r0, r5
 800f7ba:	210a      	movs	r1, #10
 800f7bc:	4572      	cmp	r2, lr
 800f7be:	d113      	bne.n	800f7e8 <_strtod_l+0x258>
 800f7c0:	182a      	adds	r2, r5, r0
 800f7c2:	2a08      	cmp	r2, #8
 800f7c4:	f105 0501 	add.w	r5, r5, #1
 800f7c8:	4405      	add	r5, r0
 800f7ca:	dc1c      	bgt.n	800f806 <_strtod_l+0x276>
 800f7cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f7ce:	220a      	movs	r2, #10
 800f7d0:	fb02 3301 	mla	r3, r2, r1, r3
 800f7d4:	9309      	str	r3, [sp, #36]	; 0x24
 800f7d6:	2200      	movs	r2, #0
 800f7d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f7da:	1c59      	adds	r1, r3, #1
 800f7dc:	911d      	str	r1, [sp, #116]	; 0x74
 800f7de:	785b      	ldrb	r3, [r3, #1]
 800f7e0:	4610      	mov	r0, r2
 800f7e2:	e7c9      	b.n	800f778 <_strtod_l+0x1e8>
 800f7e4:	4638      	mov	r0, r7
 800f7e6:	e7d2      	b.n	800f78e <_strtod_l+0x1fe>
 800f7e8:	2a08      	cmp	r2, #8
 800f7ea:	dc04      	bgt.n	800f7f6 <_strtod_l+0x266>
 800f7ec:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800f7ee:	434e      	muls	r6, r1
 800f7f0:	9609      	str	r6, [sp, #36]	; 0x24
 800f7f2:	3201      	adds	r2, #1
 800f7f4:	e7e2      	b.n	800f7bc <_strtod_l+0x22c>
 800f7f6:	f102 0c01 	add.w	ip, r2, #1
 800f7fa:	f1bc 0f10 	cmp.w	ip, #16
 800f7fe:	bfd8      	it	le
 800f800:	fb01 f909 	mulle.w	r9, r1, r9
 800f804:	e7f5      	b.n	800f7f2 <_strtod_l+0x262>
 800f806:	2d10      	cmp	r5, #16
 800f808:	bfdc      	itt	le
 800f80a:	220a      	movle	r2, #10
 800f80c:	fb02 3909 	mlale	r9, r2, r9, r3
 800f810:	e7e1      	b.n	800f7d6 <_strtod_l+0x246>
 800f812:	2300      	movs	r3, #0
 800f814:	9307      	str	r3, [sp, #28]
 800f816:	2201      	movs	r2, #1
 800f818:	e77c      	b.n	800f714 <_strtod_l+0x184>
 800f81a:	f04f 0c00 	mov.w	ip, #0
 800f81e:	f108 0302 	add.w	r3, r8, #2
 800f822:	931d      	str	r3, [sp, #116]	; 0x74
 800f824:	f898 3002 	ldrb.w	r3, [r8, #2]
 800f828:	e785      	b.n	800f736 <_strtod_l+0x1a6>
 800f82a:	f04f 0c01 	mov.w	ip, #1
 800f82e:	e7f6      	b.n	800f81e <_strtod_l+0x28e>
 800f830:	080137fc 	.word	0x080137fc
 800f834:	08013544 	.word	0x08013544
 800f838:	7ff00000 	.word	0x7ff00000
 800f83c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f83e:	1c59      	adds	r1, r3, #1
 800f840:	911d      	str	r1, [sp, #116]	; 0x74
 800f842:	785b      	ldrb	r3, [r3, #1]
 800f844:	2b30      	cmp	r3, #48	; 0x30
 800f846:	d0f9      	beq.n	800f83c <_strtod_l+0x2ac>
 800f848:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800f84c:	2908      	cmp	r1, #8
 800f84e:	f63f af79 	bhi.w	800f744 <_strtod_l+0x1b4>
 800f852:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800f856:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f858:	9308      	str	r3, [sp, #32]
 800f85a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f85c:	1c59      	adds	r1, r3, #1
 800f85e:	911d      	str	r1, [sp, #116]	; 0x74
 800f860:	785b      	ldrb	r3, [r3, #1]
 800f862:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800f866:	2e09      	cmp	r6, #9
 800f868:	d937      	bls.n	800f8da <_strtod_l+0x34a>
 800f86a:	9e08      	ldr	r6, [sp, #32]
 800f86c:	1b89      	subs	r1, r1, r6
 800f86e:	2908      	cmp	r1, #8
 800f870:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800f874:	dc02      	bgt.n	800f87c <_strtod_l+0x2ec>
 800f876:	4576      	cmp	r6, lr
 800f878:	bfa8      	it	ge
 800f87a:	4676      	movge	r6, lr
 800f87c:	f1bc 0f00 	cmp.w	ip, #0
 800f880:	d000      	beq.n	800f884 <_strtod_l+0x2f4>
 800f882:	4276      	negs	r6, r6
 800f884:	2d00      	cmp	r5, #0
 800f886:	d14f      	bne.n	800f928 <_strtod_l+0x398>
 800f888:	9904      	ldr	r1, [sp, #16]
 800f88a:	4301      	orrs	r1, r0
 800f88c:	f47f aec2 	bne.w	800f614 <_strtod_l+0x84>
 800f890:	2a00      	cmp	r2, #0
 800f892:	f47f aedb 	bne.w	800f64c <_strtod_l+0xbc>
 800f896:	2b69      	cmp	r3, #105	; 0x69
 800f898:	d027      	beq.n	800f8ea <_strtod_l+0x35a>
 800f89a:	dc24      	bgt.n	800f8e6 <_strtod_l+0x356>
 800f89c:	2b49      	cmp	r3, #73	; 0x49
 800f89e:	d024      	beq.n	800f8ea <_strtod_l+0x35a>
 800f8a0:	2b4e      	cmp	r3, #78	; 0x4e
 800f8a2:	f47f aed3 	bne.w	800f64c <_strtod_l+0xbc>
 800f8a6:	499e      	ldr	r1, [pc, #632]	; (800fb20 <_strtod_l+0x590>)
 800f8a8:	a81d      	add	r0, sp, #116	; 0x74
 800f8aa:	f002 f8b7 	bl	8011a1c <__match>
 800f8ae:	2800      	cmp	r0, #0
 800f8b0:	f43f aecc 	beq.w	800f64c <_strtod_l+0xbc>
 800f8b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f8b6:	781b      	ldrb	r3, [r3, #0]
 800f8b8:	2b28      	cmp	r3, #40	; 0x28
 800f8ba:	d12d      	bne.n	800f918 <_strtod_l+0x388>
 800f8bc:	4999      	ldr	r1, [pc, #612]	; (800fb24 <_strtod_l+0x594>)
 800f8be:	aa20      	add	r2, sp, #128	; 0x80
 800f8c0:	a81d      	add	r0, sp, #116	; 0x74
 800f8c2:	f002 f8bf 	bl	8011a44 <__hexnan>
 800f8c6:	2805      	cmp	r0, #5
 800f8c8:	d126      	bne.n	800f918 <_strtod_l+0x388>
 800f8ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f8cc:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800f8d0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800f8d4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800f8d8:	e69c      	b.n	800f614 <_strtod_l+0x84>
 800f8da:	210a      	movs	r1, #10
 800f8dc:	fb01 3e0e 	mla	lr, r1, lr, r3
 800f8e0:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800f8e4:	e7b9      	b.n	800f85a <_strtod_l+0x2ca>
 800f8e6:	2b6e      	cmp	r3, #110	; 0x6e
 800f8e8:	e7db      	b.n	800f8a2 <_strtod_l+0x312>
 800f8ea:	498f      	ldr	r1, [pc, #572]	; (800fb28 <_strtod_l+0x598>)
 800f8ec:	a81d      	add	r0, sp, #116	; 0x74
 800f8ee:	f002 f895 	bl	8011a1c <__match>
 800f8f2:	2800      	cmp	r0, #0
 800f8f4:	f43f aeaa 	beq.w	800f64c <_strtod_l+0xbc>
 800f8f8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f8fa:	498c      	ldr	r1, [pc, #560]	; (800fb2c <_strtod_l+0x59c>)
 800f8fc:	3b01      	subs	r3, #1
 800f8fe:	a81d      	add	r0, sp, #116	; 0x74
 800f900:	931d      	str	r3, [sp, #116]	; 0x74
 800f902:	f002 f88b 	bl	8011a1c <__match>
 800f906:	b910      	cbnz	r0, 800f90e <_strtod_l+0x37e>
 800f908:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f90a:	3301      	adds	r3, #1
 800f90c:	931d      	str	r3, [sp, #116]	; 0x74
 800f90e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800fb3c <_strtod_l+0x5ac>
 800f912:	f04f 0a00 	mov.w	sl, #0
 800f916:	e67d      	b.n	800f614 <_strtod_l+0x84>
 800f918:	4885      	ldr	r0, [pc, #532]	; (800fb30 <_strtod_l+0x5a0>)
 800f91a:	f003 f9e1 	bl	8012ce0 <nan>
 800f91e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800f922:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800f926:	e675      	b.n	800f614 <_strtod_l+0x84>
 800f928:	9b07      	ldr	r3, [sp, #28]
 800f92a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f92c:	1af3      	subs	r3, r6, r3
 800f92e:	2f00      	cmp	r7, #0
 800f930:	bf08      	it	eq
 800f932:	462f      	moveq	r7, r5
 800f934:	2d10      	cmp	r5, #16
 800f936:	9308      	str	r3, [sp, #32]
 800f938:	46a8      	mov	r8, r5
 800f93a:	bfa8      	it	ge
 800f93c:	f04f 0810 	movge.w	r8, #16
 800f940:	f7f0 fde0 	bl	8000504 <__aeabi_ui2d>
 800f944:	2d09      	cmp	r5, #9
 800f946:	4682      	mov	sl, r0
 800f948:	468b      	mov	fp, r1
 800f94a:	dd13      	ble.n	800f974 <_strtod_l+0x3e4>
 800f94c:	4b79      	ldr	r3, [pc, #484]	; (800fb34 <_strtod_l+0x5a4>)
 800f94e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f952:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800f956:	f7f0 fe4f 	bl	80005f8 <__aeabi_dmul>
 800f95a:	4682      	mov	sl, r0
 800f95c:	4648      	mov	r0, r9
 800f95e:	468b      	mov	fp, r1
 800f960:	f7f0 fdd0 	bl	8000504 <__aeabi_ui2d>
 800f964:	4602      	mov	r2, r0
 800f966:	460b      	mov	r3, r1
 800f968:	4650      	mov	r0, sl
 800f96a:	4659      	mov	r1, fp
 800f96c:	f7f0 fc8e 	bl	800028c <__adddf3>
 800f970:	4682      	mov	sl, r0
 800f972:	468b      	mov	fp, r1
 800f974:	2d0f      	cmp	r5, #15
 800f976:	dc38      	bgt.n	800f9ea <_strtod_l+0x45a>
 800f978:	9b08      	ldr	r3, [sp, #32]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	f43f ae4a 	beq.w	800f614 <_strtod_l+0x84>
 800f980:	dd24      	ble.n	800f9cc <_strtod_l+0x43c>
 800f982:	2b16      	cmp	r3, #22
 800f984:	dc0b      	bgt.n	800f99e <_strtod_l+0x40e>
 800f986:	4d6b      	ldr	r5, [pc, #428]	; (800fb34 <_strtod_l+0x5a4>)
 800f988:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800f98c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800f990:	4652      	mov	r2, sl
 800f992:	465b      	mov	r3, fp
 800f994:	f7f0 fe30 	bl	80005f8 <__aeabi_dmul>
 800f998:	4682      	mov	sl, r0
 800f99a:	468b      	mov	fp, r1
 800f99c:	e63a      	b.n	800f614 <_strtod_l+0x84>
 800f99e:	9a08      	ldr	r2, [sp, #32]
 800f9a0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800f9a4:	4293      	cmp	r3, r2
 800f9a6:	db20      	blt.n	800f9ea <_strtod_l+0x45a>
 800f9a8:	4c62      	ldr	r4, [pc, #392]	; (800fb34 <_strtod_l+0x5a4>)
 800f9aa:	f1c5 050f 	rsb	r5, r5, #15
 800f9ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f9b2:	4652      	mov	r2, sl
 800f9b4:	465b      	mov	r3, fp
 800f9b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f9ba:	f7f0 fe1d 	bl	80005f8 <__aeabi_dmul>
 800f9be:	9b08      	ldr	r3, [sp, #32]
 800f9c0:	1b5d      	subs	r5, r3, r5
 800f9c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f9c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f9ca:	e7e3      	b.n	800f994 <_strtod_l+0x404>
 800f9cc:	9b08      	ldr	r3, [sp, #32]
 800f9ce:	3316      	adds	r3, #22
 800f9d0:	db0b      	blt.n	800f9ea <_strtod_l+0x45a>
 800f9d2:	9b07      	ldr	r3, [sp, #28]
 800f9d4:	4a57      	ldr	r2, [pc, #348]	; (800fb34 <_strtod_l+0x5a4>)
 800f9d6:	1b9e      	subs	r6, r3, r6
 800f9d8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800f9dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f9e0:	4650      	mov	r0, sl
 800f9e2:	4659      	mov	r1, fp
 800f9e4:	f7f0 ff32 	bl	800084c <__aeabi_ddiv>
 800f9e8:	e7d6      	b.n	800f998 <_strtod_l+0x408>
 800f9ea:	9b08      	ldr	r3, [sp, #32]
 800f9ec:	eba5 0808 	sub.w	r8, r5, r8
 800f9f0:	4498      	add	r8, r3
 800f9f2:	f1b8 0f00 	cmp.w	r8, #0
 800f9f6:	dd71      	ble.n	800fadc <_strtod_l+0x54c>
 800f9f8:	f018 030f 	ands.w	r3, r8, #15
 800f9fc:	d00a      	beq.n	800fa14 <_strtod_l+0x484>
 800f9fe:	494d      	ldr	r1, [pc, #308]	; (800fb34 <_strtod_l+0x5a4>)
 800fa00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fa04:	4652      	mov	r2, sl
 800fa06:	465b      	mov	r3, fp
 800fa08:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fa0c:	f7f0 fdf4 	bl	80005f8 <__aeabi_dmul>
 800fa10:	4682      	mov	sl, r0
 800fa12:	468b      	mov	fp, r1
 800fa14:	f038 080f 	bics.w	r8, r8, #15
 800fa18:	d04d      	beq.n	800fab6 <_strtod_l+0x526>
 800fa1a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800fa1e:	dd22      	ble.n	800fa66 <_strtod_l+0x4d6>
 800fa20:	2500      	movs	r5, #0
 800fa22:	462e      	mov	r6, r5
 800fa24:	9509      	str	r5, [sp, #36]	; 0x24
 800fa26:	9507      	str	r5, [sp, #28]
 800fa28:	2322      	movs	r3, #34	; 0x22
 800fa2a:	f8df b110 	ldr.w	fp, [pc, #272]	; 800fb3c <_strtod_l+0x5ac>
 800fa2e:	6023      	str	r3, [r4, #0]
 800fa30:	f04f 0a00 	mov.w	sl, #0
 800fa34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	f43f adec 	beq.w	800f614 <_strtod_l+0x84>
 800fa3c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fa3e:	4620      	mov	r0, r4
 800fa40:	f002 f962 	bl	8011d08 <_Bfree>
 800fa44:	9907      	ldr	r1, [sp, #28]
 800fa46:	4620      	mov	r0, r4
 800fa48:	f002 f95e 	bl	8011d08 <_Bfree>
 800fa4c:	4631      	mov	r1, r6
 800fa4e:	4620      	mov	r0, r4
 800fa50:	f002 f95a 	bl	8011d08 <_Bfree>
 800fa54:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fa56:	4620      	mov	r0, r4
 800fa58:	f002 f956 	bl	8011d08 <_Bfree>
 800fa5c:	4629      	mov	r1, r5
 800fa5e:	4620      	mov	r0, r4
 800fa60:	f002 f952 	bl	8011d08 <_Bfree>
 800fa64:	e5d6      	b.n	800f614 <_strtod_l+0x84>
 800fa66:	2300      	movs	r3, #0
 800fa68:	ea4f 1828 	mov.w	r8, r8, asr #4
 800fa6c:	4650      	mov	r0, sl
 800fa6e:	4659      	mov	r1, fp
 800fa70:	4699      	mov	r9, r3
 800fa72:	f1b8 0f01 	cmp.w	r8, #1
 800fa76:	dc21      	bgt.n	800fabc <_strtod_l+0x52c>
 800fa78:	b10b      	cbz	r3, 800fa7e <_strtod_l+0x4ee>
 800fa7a:	4682      	mov	sl, r0
 800fa7c:	468b      	mov	fp, r1
 800fa7e:	4b2e      	ldr	r3, [pc, #184]	; (800fb38 <_strtod_l+0x5a8>)
 800fa80:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800fa84:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800fa88:	4652      	mov	r2, sl
 800fa8a:	465b      	mov	r3, fp
 800fa8c:	e9d9 0100 	ldrd	r0, r1, [r9]
 800fa90:	f7f0 fdb2 	bl	80005f8 <__aeabi_dmul>
 800fa94:	4b29      	ldr	r3, [pc, #164]	; (800fb3c <_strtod_l+0x5ac>)
 800fa96:	460a      	mov	r2, r1
 800fa98:	400b      	ands	r3, r1
 800fa9a:	4929      	ldr	r1, [pc, #164]	; (800fb40 <_strtod_l+0x5b0>)
 800fa9c:	428b      	cmp	r3, r1
 800fa9e:	4682      	mov	sl, r0
 800faa0:	d8be      	bhi.n	800fa20 <_strtod_l+0x490>
 800faa2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800faa6:	428b      	cmp	r3, r1
 800faa8:	bf86      	itte	hi
 800faaa:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800fb44 <_strtod_l+0x5b4>
 800faae:	f04f 3aff 	movhi.w	sl, #4294967295
 800fab2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800fab6:	2300      	movs	r3, #0
 800fab8:	9304      	str	r3, [sp, #16]
 800faba:	e081      	b.n	800fbc0 <_strtod_l+0x630>
 800fabc:	f018 0f01 	tst.w	r8, #1
 800fac0:	d007      	beq.n	800fad2 <_strtod_l+0x542>
 800fac2:	4b1d      	ldr	r3, [pc, #116]	; (800fb38 <_strtod_l+0x5a8>)
 800fac4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800fac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800facc:	f7f0 fd94 	bl	80005f8 <__aeabi_dmul>
 800fad0:	2301      	movs	r3, #1
 800fad2:	f109 0901 	add.w	r9, r9, #1
 800fad6:	ea4f 0868 	mov.w	r8, r8, asr #1
 800fada:	e7ca      	b.n	800fa72 <_strtod_l+0x4e2>
 800fadc:	d0eb      	beq.n	800fab6 <_strtod_l+0x526>
 800fade:	f1c8 0800 	rsb	r8, r8, #0
 800fae2:	f018 020f 	ands.w	r2, r8, #15
 800fae6:	d00a      	beq.n	800fafe <_strtod_l+0x56e>
 800fae8:	4b12      	ldr	r3, [pc, #72]	; (800fb34 <_strtod_l+0x5a4>)
 800faea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800faee:	4650      	mov	r0, sl
 800faf0:	4659      	mov	r1, fp
 800faf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faf6:	f7f0 fea9 	bl	800084c <__aeabi_ddiv>
 800fafa:	4682      	mov	sl, r0
 800fafc:	468b      	mov	fp, r1
 800fafe:	ea5f 1828 	movs.w	r8, r8, asr #4
 800fb02:	d0d8      	beq.n	800fab6 <_strtod_l+0x526>
 800fb04:	f1b8 0f1f 	cmp.w	r8, #31
 800fb08:	dd1e      	ble.n	800fb48 <_strtod_l+0x5b8>
 800fb0a:	2500      	movs	r5, #0
 800fb0c:	462e      	mov	r6, r5
 800fb0e:	9509      	str	r5, [sp, #36]	; 0x24
 800fb10:	9507      	str	r5, [sp, #28]
 800fb12:	2322      	movs	r3, #34	; 0x22
 800fb14:	f04f 0a00 	mov.w	sl, #0
 800fb18:	f04f 0b00 	mov.w	fp, #0
 800fb1c:	6023      	str	r3, [r4, #0]
 800fb1e:	e789      	b.n	800fa34 <_strtod_l+0x4a4>
 800fb20:	08013515 	.word	0x08013515
 800fb24:	08013558 	.word	0x08013558
 800fb28:	0801350d 	.word	0x0801350d
 800fb2c:	0801369c 	.word	0x0801369c
 800fb30:	080139b8 	.word	0x080139b8
 800fb34:	08013898 	.word	0x08013898
 800fb38:	08013870 	.word	0x08013870
 800fb3c:	7ff00000 	.word	0x7ff00000
 800fb40:	7ca00000 	.word	0x7ca00000
 800fb44:	7fefffff 	.word	0x7fefffff
 800fb48:	f018 0310 	ands.w	r3, r8, #16
 800fb4c:	bf18      	it	ne
 800fb4e:	236a      	movne	r3, #106	; 0x6a
 800fb50:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800ff08 <_strtod_l+0x978>
 800fb54:	9304      	str	r3, [sp, #16]
 800fb56:	4650      	mov	r0, sl
 800fb58:	4659      	mov	r1, fp
 800fb5a:	2300      	movs	r3, #0
 800fb5c:	f018 0f01 	tst.w	r8, #1
 800fb60:	d004      	beq.n	800fb6c <_strtod_l+0x5dc>
 800fb62:	e9d9 2300 	ldrd	r2, r3, [r9]
 800fb66:	f7f0 fd47 	bl	80005f8 <__aeabi_dmul>
 800fb6a:	2301      	movs	r3, #1
 800fb6c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800fb70:	f109 0908 	add.w	r9, r9, #8
 800fb74:	d1f2      	bne.n	800fb5c <_strtod_l+0x5cc>
 800fb76:	b10b      	cbz	r3, 800fb7c <_strtod_l+0x5ec>
 800fb78:	4682      	mov	sl, r0
 800fb7a:	468b      	mov	fp, r1
 800fb7c:	9b04      	ldr	r3, [sp, #16]
 800fb7e:	b1bb      	cbz	r3, 800fbb0 <_strtod_l+0x620>
 800fb80:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800fb84:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	4659      	mov	r1, fp
 800fb8c:	dd10      	ble.n	800fbb0 <_strtod_l+0x620>
 800fb8e:	2b1f      	cmp	r3, #31
 800fb90:	f340 8128 	ble.w	800fde4 <_strtod_l+0x854>
 800fb94:	2b34      	cmp	r3, #52	; 0x34
 800fb96:	bfde      	ittt	le
 800fb98:	3b20      	suble	r3, #32
 800fb9a:	f04f 32ff 	movle.w	r2, #4294967295
 800fb9e:	fa02 f303 	lslle.w	r3, r2, r3
 800fba2:	f04f 0a00 	mov.w	sl, #0
 800fba6:	bfcc      	ite	gt
 800fba8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800fbac:	ea03 0b01 	andle.w	fp, r3, r1
 800fbb0:	2200      	movs	r2, #0
 800fbb2:	2300      	movs	r3, #0
 800fbb4:	4650      	mov	r0, sl
 800fbb6:	4659      	mov	r1, fp
 800fbb8:	f7f0 ff86 	bl	8000ac8 <__aeabi_dcmpeq>
 800fbbc:	2800      	cmp	r0, #0
 800fbbe:	d1a4      	bne.n	800fb0a <_strtod_l+0x57a>
 800fbc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fbc2:	9300      	str	r3, [sp, #0]
 800fbc4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800fbc6:	462b      	mov	r3, r5
 800fbc8:	463a      	mov	r2, r7
 800fbca:	4620      	mov	r0, r4
 800fbcc:	f002 f908 	bl	8011de0 <__s2b>
 800fbd0:	9009      	str	r0, [sp, #36]	; 0x24
 800fbd2:	2800      	cmp	r0, #0
 800fbd4:	f43f af24 	beq.w	800fa20 <_strtod_l+0x490>
 800fbd8:	9b07      	ldr	r3, [sp, #28]
 800fbda:	1b9e      	subs	r6, r3, r6
 800fbdc:	9b08      	ldr	r3, [sp, #32]
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	bfb4      	ite	lt
 800fbe2:	4633      	movlt	r3, r6
 800fbe4:	2300      	movge	r3, #0
 800fbe6:	9310      	str	r3, [sp, #64]	; 0x40
 800fbe8:	9b08      	ldr	r3, [sp, #32]
 800fbea:	2500      	movs	r5, #0
 800fbec:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800fbf0:	9318      	str	r3, [sp, #96]	; 0x60
 800fbf2:	462e      	mov	r6, r5
 800fbf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fbf6:	4620      	mov	r0, r4
 800fbf8:	6859      	ldr	r1, [r3, #4]
 800fbfa:	f002 f845 	bl	8011c88 <_Balloc>
 800fbfe:	9007      	str	r0, [sp, #28]
 800fc00:	2800      	cmp	r0, #0
 800fc02:	f43f af11 	beq.w	800fa28 <_strtod_l+0x498>
 800fc06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc08:	691a      	ldr	r2, [r3, #16]
 800fc0a:	3202      	adds	r2, #2
 800fc0c:	f103 010c 	add.w	r1, r3, #12
 800fc10:	0092      	lsls	r2, r2, #2
 800fc12:	300c      	adds	r0, #12
 800fc14:	f7fe fd30 	bl	800e678 <memcpy>
 800fc18:	ec4b ab10 	vmov	d0, sl, fp
 800fc1c:	aa20      	add	r2, sp, #128	; 0x80
 800fc1e:	a91f      	add	r1, sp, #124	; 0x7c
 800fc20:	4620      	mov	r0, r4
 800fc22:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800fc26:	f002 fc17 	bl	8012458 <__d2b>
 800fc2a:	901e      	str	r0, [sp, #120]	; 0x78
 800fc2c:	2800      	cmp	r0, #0
 800fc2e:	f43f aefb 	beq.w	800fa28 <_strtod_l+0x498>
 800fc32:	2101      	movs	r1, #1
 800fc34:	4620      	mov	r0, r4
 800fc36:	f002 f96d 	bl	8011f14 <__i2b>
 800fc3a:	4606      	mov	r6, r0
 800fc3c:	2800      	cmp	r0, #0
 800fc3e:	f43f aef3 	beq.w	800fa28 <_strtod_l+0x498>
 800fc42:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800fc44:	9904      	ldr	r1, [sp, #16]
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	bfab      	itete	ge
 800fc4a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800fc4c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800fc4e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800fc50:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800fc54:	bfac      	ite	ge
 800fc56:	eb03 0902 	addge.w	r9, r3, r2
 800fc5a:	1ad7      	sublt	r7, r2, r3
 800fc5c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800fc5e:	eba3 0801 	sub.w	r8, r3, r1
 800fc62:	4490      	add	r8, r2
 800fc64:	4ba3      	ldr	r3, [pc, #652]	; (800fef4 <_strtod_l+0x964>)
 800fc66:	f108 38ff 	add.w	r8, r8, #4294967295
 800fc6a:	4598      	cmp	r8, r3
 800fc6c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800fc70:	f280 80cc 	bge.w	800fe0c <_strtod_l+0x87c>
 800fc74:	eba3 0308 	sub.w	r3, r3, r8
 800fc78:	2b1f      	cmp	r3, #31
 800fc7a:	eba2 0203 	sub.w	r2, r2, r3
 800fc7e:	f04f 0101 	mov.w	r1, #1
 800fc82:	f300 80b6 	bgt.w	800fdf2 <_strtod_l+0x862>
 800fc86:	fa01 f303 	lsl.w	r3, r1, r3
 800fc8a:	9311      	str	r3, [sp, #68]	; 0x44
 800fc8c:	2300      	movs	r3, #0
 800fc8e:	930c      	str	r3, [sp, #48]	; 0x30
 800fc90:	eb09 0802 	add.w	r8, r9, r2
 800fc94:	9b04      	ldr	r3, [sp, #16]
 800fc96:	45c1      	cmp	r9, r8
 800fc98:	4417      	add	r7, r2
 800fc9a:	441f      	add	r7, r3
 800fc9c:	464b      	mov	r3, r9
 800fc9e:	bfa8      	it	ge
 800fca0:	4643      	movge	r3, r8
 800fca2:	42bb      	cmp	r3, r7
 800fca4:	bfa8      	it	ge
 800fca6:	463b      	movge	r3, r7
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	bfc2      	ittt	gt
 800fcac:	eba8 0803 	subgt.w	r8, r8, r3
 800fcb0:	1aff      	subgt	r7, r7, r3
 800fcb2:	eba9 0903 	subgt.w	r9, r9, r3
 800fcb6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	dd17      	ble.n	800fcec <_strtod_l+0x75c>
 800fcbc:	4631      	mov	r1, r6
 800fcbe:	461a      	mov	r2, r3
 800fcc0:	4620      	mov	r0, r4
 800fcc2:	f002 f9e3 	bl	801208c <__pow5mult>
 800fcc6:	4606      	mov	r6, r0
 800fcc8:	2800      	cmp	r0, #0
 800fcca:	f43f aead 	beq.w	800fa28 <_strtod_l+0x498>
 800fcce:	4601      	mov	r1, r0
 800fcd0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800fcd2:	4620      	mov	r0, r4
 800fcd4:	f002 f934 	bl	8011f40 <__multiply>
 800fcd8:	900f      	str	r0, [sp, #60]	; 0x3c
 800fcda:	2800      	cmp	r0, #0
 800fcdc:	f43f aea4 	beq.w	800fa28 <_strtod_l+0x498>
 800fce0:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fce2:	4620      	mov	r0, r4
 800fce4:	f002 f810 	bl	8011d08 <_Bfree>
 800fce8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fcea:	931e      	str	r3, [sp, #120]	; 0x78
 800fcec:	f1b8 0f00 	cmp.w	r8, #0
 800fcf0:	f300 8091 	bgt.w	800fe16 <_strtod_l+0x886>
 800fcf4:	9b08      	ldr	r3, [sp, #32]
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	dd08      	ble.n	800fd0c <_strtod_l+0x77c>
 800fcfa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800fcfc:	9907      	ldr	r1, [sp, #28]
 800fcfe:	4620      	mov	r0, r4
 800fd00:	f002 f9c4 	bl	801208c <__pow5mult>
 800fd04:	9007      	str	r0, [sp, #28]
 800fd06:	2800      	cmp	r0, #0
 800fd08:	f43f ae8e 	beq.w	800fa28 <_strtod_l+0x498>
 800fd0c:	2f00      	cmp	r7, #0
 800fd0e:	dd08      	ble.n	800fd22 <_strtod_l+0x792>
 800fd10:	9907      	ldr	r1, [sp, #28]
 800fd12:	463a      	mov	r2, r7
 800fd14:	4620      	mov	r0, r4
 800fd16:	f002 fa13 	bl	8012140 <__lshift>
 800fd1a:	9007      	str	r0, [sp, #28]
 800fd1c:	2800      	cmp	r0, #0
 800fd1e:	f43f ae83 	beq.w	800fa28 <_strtod_l+0x498>
 800fd22:	f1b9 0f00 	cmp.w	r9, #0
 800fd26:	dd08      	ble.n	800fd3a <_strtod_l+0x7aa>
 800fd28:	4631      	mov	r1, r6
 800fd2a:	464a      	mov	r2, r9
 800fd2c:	4620      	mov	r0, r4
 800fd2e:	f002 fa07 	bl	8012140 <__lshift>
 800fd32:	4606      	mov	r6, r0
 800fd34:	2800      	cmp	r0, #0
 800fd36:	f43f ae77 	beq.w	800fa28 <_strtod_l+0x498>
 800fd3a:	9a07      	ldr	r2, [sp, #28]
 800fd3c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fd3e:	4620      	mov	r0, r4
 800fd40:	f002 fa86 	bl	8012250 <__mdiff>
 800fd44:	4605      	mov	r5, r0
 800fd46:	2800      	cmp	r0, #0
 800fd48:	f43f ae6e 	beq.w	800fa28 <_strtod_l+0x498>
 800fd4c:	68c3      	ldr	r3, [r0, #12]
 800fd4e:	930f      	str	r3, [sp, #60]	; 0x3c
 800fd50:	2300      	movs	r3, #0
 800fd52:	60c3      	str	r3, [r0, #12]
 800fd54:	4631      	mov	r1, r6
 800fd56:	f002 fa5f 	bl	8012218 <__mcmp>
 800fd5a:	2800      	cmp	r0, #0
 800fd5c:	da65      	bge.n	800fe2a <_strtod_l+0x89a>
 800fd5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fd60:	ea53 030a 	orrs.w	r3, r3, sl
 800fd64:	f040 8087 	bne.w	800fe76 <_strtod_l+0x8e6>
 800fd68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	f040 8082 	bne.w	800fe76 <_strtod_l+0x8e6>
 800fd72:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fd76:	0d1b      	lsrs	r3, r3, #20
 800fd78:	051b      	lsls	r3, r3, #20
 800fd7a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800fd7e:	d97a      	bls.n	800fe76 <_strtod_l+0x8e6>
 800fd80:	696b      	ldr	r3, [r5, #20]
 800fd82:	b913      	cbnz	r3, 800fd8a <_strtod_l+0x7fa>
 800fd84:	692b      	ldr	r3, [r5, #16]
 800fd86:	2b01      	cmp	r3, #1
 800fd88:	dd75      	ble.n	800fe76 <_strtod_l+0x8e6>
 800fd8a:	4629      	mov	r1, r5
 800fd8c:	2201      	movs	r2, #1
 800fd8e:	4620      	mov	r0, r4
 800fd90:	f002 f9d6 	bl	8012140 <__lshift>
 800fd94:	4631      	mov	r1, r6
 800fd96:	4605      	mov	r5, r0
 800fd98:	f002 fa3e 	bl	8012218 <__mcmp>
 800fd9c:	2800      	cmp	r0, #0
 800fd9e:	dd6a      	ble.n	800fe76 <_strtod_l+0x8e6>
 800fda0:	9904      	ldr	r1, [sp, #16]
 800fda2:	4a55      	ldr	r2, [pc, #340]	; (800fef8 <_strtod_l+0x968>)
 800fda4:	465b      	mov	r3, fp
 800fda6:	2900      	cmp	r1, #0
 800fda8:	f000 8085 	beq.w	800feb6 <_strtod_l+0x926>
 800fdac:	ea02 010b 	and.w	r1, r2, fp
 800fdb0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800fdb4:	dc7f      	bgt.n	800feb6 <_strtod_l+0x926>
 800fdb6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800fdba:	f77f aeaa 	ble.w	800fb12 <_strtod_l+0x582>
 800fdbe:	4a4f      	ldr	r2, [pc, #316]	; (800fefc <_strtod_l+0x96c>)
 800fdc0:	2300      	movs	r3, #0
 800fdc2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800fdc6:	4650      	mov	r0, sl
 800fdc8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800fdcc:	4659      	mov	r1, fp
 800fdce:	f7f0 fc13 	bl	80005f8 <__aeabi_dmul>
 800fdd2:	460b      	mov	r3, r1
 800fdd4:	4303      	orrs	r3, r0
 800fdd6:	bf08      	it	eq
 800fdd8:	2322      	moveq	r3, #34	; 0x22
 800fdda:	4682      	mov	sl, r0
 800fddc:	468b      	mov	fp, r1
 800fdde:	bf08      	it	eq
 800fde0:	6023      	streq	r3, [r4, #0]
 800fde2:	e62b      	b.n	800fa3c <_strtod_l+0x4ac>
 800fde4:	f04f 32ff 	mov.w	r2, #4294967295
 800fde8:	fa02 f303 	lsl.w	r3, r2, r3
 800fdec:	ea03 0a0a 	and.w	sl, r3, sl
 800fdf0:	e6de      	b.n	800fbb0 <_strtod_l+0x620>
 800fdf2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800fdf6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800fdfa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800fdfe:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800fe02:	fa01 f308 	lsl.w	r3, r1, r8
 800fe06:	930c      	str	r3, [sp, #48]	; 0x30
 800fe08:	9111      	str	r1, [sp, #68]	; 0x44
 800fe0a:	e741      	b.n	800fc90 <_strtod_l+0x700>
 800fe0c:	2300      	movs	r3, #0
 800fe0e:	930c      	str	r3, [sp, #48]	; 0x30
 800fe10:	2301      	movs	r3, #1
 800fe12:	9311      	str	r3, [sp, #68]	; 0x44
 800fe14:	e73c      	b.n	800fc90 <_strtod_l+0x700>
 800fe16:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fe18:	4642      	mov	r2, r8
 800fe1a:	4620      	mov	r0, r4
 800fe1c:	f002 f990 	bl	8012140 <__lshift>
 800fe20:	901e      	str	r0, [sp, #120]	; 0x78
 800fe22:	2800      	cmp	r0, #0
 800fe24:	f47f af66 	bne.w	800fcf4 <_strtod_l+0x764>
 800fe28:	e5fe      	b.n	800fa28 <_strtod_l+0x498>
 800fe2a:	465f      	mov	r7, fp
 800fe2c:	d16e      	bne.n	800ff0c <_strtod_l+0x97c>
 800fe2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fe30:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fe34:	b342      	cbz	r2, 800fe88 <_strtod_l+0x8f8>
 800fe36:	4a32      	ldr	r2, [pc, #200]	; (800ff00 <_strtod_l+0x970>)
 800fe38:	4293      	cmp	r3, r2
 800fe3a:	d128      	bne.n	800fe8e <_strtod_l+0x8fe>
 800fe3c:	9b04      	ldr	r3, [sp, #16]
 800fe3e:	4650      	mov	r0, sl
 800fe40:	b1eb      	cbz	r3, 800fe7e <_strtod_l+0x8ee>
 800fe42:	4a2d      	ldr	r2, [pc, #180]	; (800fef8 <_strtod_l+0x968>)
 800fe44:	403a      	ands	r2, r7
 800fe46:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800fe4a:	f04f 31ff 	mov.w	r1, #4294967295
 800fe4e:	d819      	bhi.n	800fe84 <_strtod_l+0x8f4>
 800fe50:	0d12      	lsrs	r2, r2, #20
 800fe52:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800fe56:	fa01 f303 	lsl.w	r3, r1, r3
 800fe5a:	4298      	cmp	r0, r3
 800fe5c:	d117      	bne.n	800fe8e <_strtod_l+0x8fe>
 800fe5e:	4b29      	ldr	r3, [pc, #164]	; (800ff04 <_strtod_l+0x974>)
 800fe60:	429f      	cmp	r7, r3
 800fe62:	d102      	bne.n	800fe6a <_strtod_l+0x8da>
 800fe64:	3001      	adds	r0, #1
 800fe66:	f43f addf 	beq.w	800fa28 <_strtod_l+0x498>
 800fe6a:	4b23      	ldr	r3, [pc, #140]	; (800fef8 <_strtod_l+0x968>)
 800fe6c:	403b      	ands	r3, r7
 800fe6e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800fe72:	f04f 0a00 	mov.w	sl, #0
 800fe76:	9b04      	ldr	r3, [sp, #16]
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d1a0      	bne.n	800fdbe <_strtod_l+0x82e>
 800fe7c:	e5de      	b.n	800fa3c <_strtod_l+0x4ac>
 800fe7e:	f04f 33ff 	mov.w	r3, #4294967295
 800fe82:	e7ea      	b.n	800fe5a <_strtod_l+0x8ca>
 800fe84:	460b      	mov	r3, r1
 800fe86:	e7e8      	b.n	800fe5a <_strtod_l+0x8ca>
 800fe88:	ea53 030a 	orrs.w	r3, r3, sl
 800fe8c:	d088      	beq.n	800fda0 <_strtod_l+0x810>
 800fe8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fe90:	b1db      	cbz	r3, 800feca <_strtod_l+0x93a>
 800fe92:	423b      	tst	r3, r7
 800fe94:	d0ef      	beq.n	800fe76 <_strtod_l+0x8e6>
 800fe96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fe98:	9a04      	ldr	r2, [sp, #16]
 800fe9a:	4650      	mov	r0, sl
 800fe9c:	4659      	mov	r1, fp
 800fe9e:	b1c3      	cbz	r3, 800fed2 <_strtod_l+0x942>
 800fea0:	f7ff fb58 	bl	800f554 <sulp>
 800fea4:	4602      	mov	r2, r0
 800fea6:	460b      	mov	r3, r1
 800fea8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800feac:	f7f0 f9ee 	bl	800028c <__adddf3>
 800feb0:	4682      	mov	sl, r0
 800feb2:	468b      	mov	fp, r1
 800feb4:	e7df      	b.n	800fe76 <_strtod_l+0x8e6>
 800feb6:	4013      	ands	r3, r2
 800feb8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800febc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800fec0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800fec4:	f04f 3aff 	mov.w	sl, #4294967295
 800fec8:	e7d5      	b.n	800fe76 <_strtod_l+0x8e6>
 800feca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fecc:	ea13 0f0a 	tst.w	r3, sl
 800fed0:	e7e0      	b.n	800fe94 <_strtod_l+0x904>
 800fed2:	f7ff fb3f 	bl	800f554 <sulp>
 800fed6:	4602      	mov	r2, r0
 800fed8:	460b      	mov	r3, r1
 800feda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fede:	f7f0 f9d3 	bl	8000288 <__aeabi_dsub>
 800fee2:	2200      	movs	r2, #0
 800fee4:	2300      	movs	r3, #0
 800fee6:	4682      	mov	sl, r0
 800fee8:	468b      	mov	fp, r1
 800feea:	f7f0 fded 	bl	8000ac8 <__aeabi_dcmpeq>
 800feee:	2800      	cmp	r0, #0
 800fef0:	d0c1      	beq.n	800fe76 <_strtod_l+0x8e6>
 800fef2:	e60e      	b.n	800fb12 <_strtod_l+0x582>
 800fef4:	fffffc02 	.word	0xfffffc02
 800fef8:	7ff00000 	.word	0x7ff00000
 800fefc:	39500000 	.word	0x39500000
 800ff00:	000fffff 	.word	0x000fffff
 800ff04:	7fefffff 	.word	0x7fefffff
 800ff08:	08013570 	.word	0x08013570
 800ff0c:	4631      	mov	r1, r6
 800ff0e:	4628      	mov	r0, r5
 800ff10:	f002 fafe 	bl	8012510 <__ratio>
 800ff14:	ec59 8b10 	vmov	r8, r9, d0
 800ff18:	ee10 0a10 	vmov	r0, s0
 800ff1c:	2200      	movs	r2, #0
 800ff1e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ff22:	4649      	mov	r1, r9
 800ff24:	f7f0 fde4 	bl	8000af0 <__aeabi_dcmple>
 800ff28:	2800      	cmp	r0, #0
 800ff2a:	d07c      	beq.n	8010026 <_strtod_l+0xa96>
 800ff2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d04c      	beq.n	800ffcc <_strtod_l+0xa3c>
 800ff32:	4b95      	ldr	r3, [pc, #596]	; (8010188 <_strtod_l+0xbf8>)
 800ff34:	2200      	movs	r2, #0
 800ff36:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800ff3a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8010188 <_strtod_l+0xbf8>
 800ff3e:	f04f 0800 	mov.w	r8, #0
 800ff42:	4b92      	ldr	r3, [pc, #584]	; (801018c <_strtod_l+0xbfc>)
 800ff44:	403b      	ands	r3, r7
 800ff46:	9311      	str	r3, [sp, #68]	; 0x44
 800ff48:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ff4a:	4b91      	ldr	r3, [pc, #580]	; (8010190 <_strtod_l+0xc00>)
 800ff4c:	429a      	cmp	r2, r3
 800ff4e:	f040 80b2 	bne.w	80100b6 <_strtod_l+0xb26>
 800ff52:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ff56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ff5a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800ff5e:	ec4b ab10 	vmov	d0, sl, fp
 800ff62:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800ff66:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ff6a:	f002 f9f9 	bl	8012360 <__ulp>
 800ff6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ff72:	ec53 2b10 	vmov	r2, r3, d0
 800ff76:	f7f0 fb3f 	bl	80005f8 <__aeabi_dmul>
 800ff7a:	4652      	mov	r2, sl
 800ff7c:	465b      	mov	r3, fp
 800ff7e:	f7f0 f985 	bl	800028c <__adddf3>
 800ff82:	460b      	mov	r3, r1
 800ff84:	4981      	ldr	r1, [pc, #516]	; (801018c <_strtod_l+0xbfc>)
 800ff86:	4a83      	ldr	r2, [pc, #524]	; (8010194 <_strtod_l+0xc04>)
 800ff88:	4019      	ands	r1, r3
 800ff8a:	4291      	cmp	r1, r2
 800ff8c:	4682      	mov	sl, r0
 800ff8e:	d95e      	bls.n	801004e <_strtod_l+0xabe>
 800ff90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ff92:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800ff96:	4293      	cmp	r3, r2
 800ff98:	d103      	bne.n	800ffa2 <_strtod_l+0xa12>
 800ff9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff9c:	3301      	adds	r3, #1
 800ff9e:	f43f ad43 	beq.w	800fa28 <_strtod_l+0x498>
 800ffa2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80101a0 <_strtod_l+0xc10>
 800ffa6:	f04f 3aff 	mov.w	sl, #4294967295
 800ffaa:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ffac:	4620      	mov	r0, r4
 800ffae:	f001 feab 	bl	8011d08 <_Bfree>
 800ffb2:	9907      	ldr	r1, [sp, #28]
 800ffb4:	4620      	mov	r0, r4
 800ffb6:	f001 fea7 	bl	8011d08 <_Bfree>
 800ffba:	4631      	mov	r1, r6
 800ffbc:	4620      	mov	r0, r4
 800ffbe:	f001 fea3 	bl	8011d08 <_Bfree>
 800ffc2:	4629      	mov	r1, r5
 800ffc4:	4620      	mov	r0, r4
 800ffc6:	f001 fe9f 	bl	8011d08 <_Bfree>
 800ffca:	e613      	b.n	800fbf4 <_strtod_l+0x664>
 800ffcc:	f1ba 0f00 	cmp.w	sl, #0
 800ffd0:	d11b      	bne.n	801000a <_strtod_l+0xa7a>
 800ffd2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ffd6:	b9f3      	cbnz	r3, 8010016 <_strtod_l+0xa86>
 800ffd8:	4b6b      	ldr	r3, [pc, #428]	; (8010188 <_strtod_l+0xbf8>)
 800ffda:	2200      	movs	r2, #0
 800ffdc:	4640      	mov	r0, r8
 800ffde:	4649      	mov	r1, r9
 800ffe0:	f7f0 fd7c 	bl	8000adc <__aeabi_dcmplt>
 800ffe4:	b9d0      	cbnz	r0, 801001c <_strtod_l+0xa8c>
 800ffe6:	4640      	mov	r0, r8
 800ffe8:	4649      	mov	r1, r9
 800ffea:	4b6b      	ldr	r3, [pc, #428]	; (8010198 <_strtod_l+0xc08>)
 800ffec:	2200      	movs	r2, #0
 800ffee:	f7f0 fb03 	bl	80005f8 <__aeabi_dmul>
 800fff2:	4680      	mov	r8, r0
 800fff4:	4689      	mov	r9, r1
 800fff6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800fffa:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800fffe:	931b      	str	r3, [sp, #108]	; 0x6c
 8010000:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8010004:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8010008:	e79b      	b.n	800ff42 <_strtod_l+0x9b2>
 801000a:	f1ba 0f01 	cmp.w	sl, #1
 801000e:	d102      	bne.n	8010016 <_strtod_l+0xa86>
 8010010:	2f00      	cmp	r7, #0
 8010012:	f43f ad7e 	beq.w	800fb12 <_strtod_l+0x582>
 8010016:	4b61      	ldr	r3, [pc, #388]	; (801019c <_strtod_l+0xc0c>)
 8010018:	2200      	movs	r2, #0
 801001a:	e78c      	b.n	800ff36 <_strtod_l+0x9a6>
 801001c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8010198 <_strtod_l+0xc08>
 8010020:	f04f 0800 	mov.w	r8, #0
 8010024:	e7e7      	b.n	800fff6 <_strtod_l+0xa66>
 8010026:	4b5c      	ldr	r3, [pc, #368]	; (8010198 <_strtod_l+0xc08>)
 8010028:	4640      	mov	r0, r8
 801002a:	4649      	mov	r1, r9
 801002c:	2200      	movs	r2, #0
 801002e:	f7f0 fae3 	bl	80005f8 <__aeabi_dmul>
 8010032:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010034:	4680      	mov	r8, r0
 8010036:	4689      	mov	r9, r1
 8010038:	b933      	cbnz	r3, 8010048 <_strtod_l+0xab8>
 801003a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801003e:	9012      	str	r0, [sp, #72]	; 0x48
 8010040:	9313      	str	r3, [sp, #76]	; 0x4c
 8010042:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8010046:	e7dd      	b.n	8010004 <_strtod_l+0xa74>
 8010048:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 801004c:	e7f9      	b.n	8010042 <_strtod_l+0xab2>
 801004e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8010052:	9b04      	ldr	r3, [sp, #16]
 8010054:	2b00      	cmp	r3, #0
 8010056:	d1a8      	bne.n	800ffaa <_strtod_l+0xa1a>
 8010058:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801005c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801005e:	0d1b      	lsrs	r3, r3, #20
 8010060:	051b      	lsls	r3, r3, #20
 8010062:	429a      	cmp	r2, r3
 8010064:	d1a1      	bne.n	800ffaa <_strtod_l+0xa1a>
 8010066:	4640      	mov	r0, r8
 8010068:	4649      	mov	r1, r9
 801006a:	f7f0 fe25 	bl	8000cb8 <__aeabi_d2lz>
 801006e:	f7f0 fa95 	bl	800059c <__aeabi_l2d>
 8010072:	4602      	mov	r2, r0
 8010074:	460b      	mov	r3, r1
 8010076:	4640      	mov	r0, r8
 8010078:	4649      	mov	r1, r9
 801007a:	f7f0 f905 	bl	8000288 <__aeabi_dsub>
 801007e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010080:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010084:	ea43 030a 	orr.w	r3, r3, sl
 8010088:	4313      	orrs	r3, r2
 801008a:	4680      	mov	r8, r0
 801008c:	4689      	mov	r9, r1
 801008e:	d053      	beq.n	8010138 <_strtod_l+0xba8>
 8010090:	a335      	add	r3, pc, #212	; (adr r3, 8010168 <_strtod_l+0xbd8>)
 8010092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010096:	f7f0 fd21 	bl	8000adc <__aeabi_dcmplt>
 801009a:	2800      	cmp	r0, #0
 801009c:	f47f acce 	bne.w	800fa3c <_strtod_l+0x4ac>
 80100a0:	a333      	add	r3, pc, #204	; (adr r3, 8010170 <_strtod_l+0xbe0>)
 80100a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100a6:	4640      	mov	r0, r8
 80100a8:	4649      	mov	r1, r9
 80100aa:	f7f0 fd35 	bl	8000b18 <__aeabi_dcmpgt>
 80100ae:	2800      	cmp	r0, #0
 80100b0:	f43f af7b 	beq.w	800ffaa <_strtod_l+0xa1a>
 80100b4:	e4c2      	b.n	800fa3c <_strtod_l+0x4ac>
 80100b6:	9b04      	ldr	r3, [sp, #16]
 80100b8:	b333      	cbz	r3, 8010108 <_strtod_l+0xb78>
 80100ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80100bc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80100c0:	d822      	bhi.n	8010108 <_strtod_l+0xb78>
 80100c2:	a32d      	add	r3, pc, #180	; (adr r3, 8010178 <_strtod_l+0xbe8>)
 80100c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100c8:	4640      	mov	r0, r8
 80100ca:	4649      	mov	r1, r9
 80100cc:	f7f0 fd10 	bl	8000af0 <__aeabi_dcmple>
 80100d0:	b1a0      	cbz	r0, 80100fc <_strtod_l+0xb6c>
 80100d2:	4649      	mov	r1, r9
 80100d4:	4640      	mov	r0, r8
 80100d6:	f7f0 fd67 	bl	8000ba8 <__aeabi_d2uiz>
 80100da:	2801      	cmp	r0, #1
 80100dc:	bf38      	it	cc
 80100de:	2001      	movcc	r0, #1
 80100e0:	f7f0 fa10 	bl	8000504 <__aeabi_ui2d>
 80100e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80100e6:	4680      	mov	r8, r0
 80100e8:	4689      	mov	r9, r1
 80100ea:	bb13      	cbnz	r3, 8010132 <_strtod_l+0xba2>
 80100ec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80100f0:	9014      	str	r0, [sp, #80]	; 0x50
 80100f2:	9315      	str	r3, [sp, #84]	; 0x54
 80100f4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80100f8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80100fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80100fe:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010100:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8010104:	1a9b      	subs	r3, r3, r2
 8010106:	930d      	str	r3, [sp, #52]	; 0x34
 8010108:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801010c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8010110:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010114:	f002 f924 	bl	8012360 <__ulp>
 8010118:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801011c:	ec53 2b10 	vmov	r2, r3, d0
 8010120:	f7f0 fa6a 	bl	80005f8 <__aeabi_dmul>
 8010124:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010128:	f7f0 f8b0 	bl	800028c <__adddf3>
 801012c:	4682      	mov	sl, r0
 801012e:	468b      	mov	fp, r1
 8010130:	e78f      	b.n	8010052 <_strtod_l+0xac2>
 8010132:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8010136:	e7dd      	b.n	80100f4 <_strtod_l+0xb64>
 8010138:	a311      	add	r3, pc, #68	; (adr r3, 8010180 <_strtod_l+0xbf0>)
 801013a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801013e:	f7f0 fccd 	bl	8000adc <__aeabi_dcmplt>
 8010142:	e7b4      	b.n	80100ae <_strtod_l+0xb1e>
 8010144:	2300      	movs	r3, #0
 8010146:	930e      	str	r3, [sp, #56]	; 0x38
 8010148:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801014a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801014c:	6013      	str	r3, [r2, #0]
 801014e:	f7ff ba65 	b.w	800f61c <_strtod_l+0x8c>
 8010152:	2b65      	cmp	r3, #101	; 0x65
 8010154:	f43f ab5d 	beq.w	800f812 <_strtod_l+0x282>
 8010158:	2b45      	cmp	r3, #69	; 0x45
 801015a:	f43f ab5a 	beq.w	800f812 <_strtod_l+0x282>
 801015e:	2201      	movs	r2, #1
 8010160:	f7ff bb92 	b.w	800f888 <_strtod_l+0x2f8>
 8010164:	f3af 8000 	nop.w
 8010168:	94a03595 	.word	0x94a03595
 801016c:	3fdfffff 	.word	0x3fdfffff
 8010170:	35afe535 	.word	0x35afe535
 8010174:	3fe00000 	.word	0x3fe00000
 8010178:	ffc00000 	.word	0xffc00000
 801017c:	41dfffff 	.word	0x41dfffff
 8010180:	94a03595 	.word	0x94a03595
 8010184:	3fcfffff 	.word	0x3fcfffff
 8010188:	3ff00000 	.word	0x3ff00000
 801018c:	7ff00000 	.word	0x7ff00000
 8010190:	7fe00000 	.word	0x7fe00000
 8010194:	7c9fffff 	.word	0x7c9fffff
 8010198:	3fe00000 	.word	0x3fe00000
 801019c:	bff00000 	.word	0xbff00000
 80101a0:	7fefffff 	.word	0x7fefffff

080101a4 <_strtod_r>:
 80101a4:	4b01      	ldr	r3, [pc, #4]	; (80101ac <_strtod_r+0x8>)
 80101a6:	f7ff b9f3 	b.w	800f590 <_strtod_l>
 80101aa:	bf00      	nop
 80101ac:	200000cc 	.word	0x200000cc

080101b0 <_strtol_l.isra.0>:
 80101b0:	2b01      	cmp	r3, #1
 80101b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80101b6:	d001      	beq.n	80101bc <_strtol_l.isra.0+0xc>
 80101b8:	2b24      	cmp	r3, #36	; 0x24
 80101ba:	d906      	bls.n	80101ca <_strtol_l.isra.0+0x1a>
 80101bc:	f7fe fa24 	bl	800e608 <__errno>
 80101c0:	2316      	movs	r3, #22
 80101c2:	6003      	str	r3, [r0, #0]
 80101c4:	2000      	movs	r0, #0
 80101c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101ca:	4f3a      	ldr	r7, [pc, #232]	; (80102b4 <_strtol_l.isra.0+0x104>)
 80101cc:	468e      	mov	lr, r1
 80101ce:	4676      	mov	r6, lr
 80101d0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80101d4:	5de5      	ldrb	r5, [r4, r7]
 80101d6:	f015 0508 	ands.w	r5, r5, #8
 80101da:	d1f8      	bne.n	80101ce <_strtol_l.isra.0+0x1e>
 80101dc:	2c2d      	cmp	r4, #45	; 0x2d
 80101de:	d134      	bne.n	801024a <_strtol_l.isra.0+0x9a>
 80101e0:	f89e 4000 	ldrb.w	r4, [lr]
 80101e4:	f04f 0801 	mov.w	r8, #1
 80101e8:	f106 0e02 	add.w	lr, r6, #2
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d05c      	beq.n	80102aa <_strtol_l.isra.0+0xfa>
 80101f0:	2b10      	cmp	r3, #16
 80101f2:	d10c      	bne.n	801020e <_strtol_l.isra.0+0x5e>
 80101f4:	2c30      	cmp	r4, #48	; 0x30
 80101f6:	d10a      	bne.n	801020e <_strtol_l.isra.0+0x5e>
 80101f8:	f89e 4000 	ldrb.w	r4, [lr]
 80101fc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8010200:	2c58      	cmp	r4, #88	; 0x58
 8010202:	d14d      	bne.n	80102a0 <_strtol_l.isra.0+0xf0>
 8010204:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8010208:	2310      	movs	r3, #16
 801020a:	f10e 0e02 	add.w	lr, lr, #2
 801020e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8010212:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010216:	2600      	movs	r6, #0
 8010218:	fbbc f9f3 	udiv	r9, ip, r3
 801021c:	4635      	mov	r5, r6
 801021e:	fb03 ca19 	mls	sl, r3, r9, ip
 8010222:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8010226:	2f09      	cmp	r7, #9
 8010228:	d818      	bhi.n	801025c <_strtol_l.isra.0+0xac>
 801022a:	463c      	mov	r4, r7
 801022c:	42a3      	cmp	r3, r4
 801022e:	dd24      	ble.n	801027a <_strtol_l.isra.0+0xca>
 8010230:	2e00      	cmp	r6, #0
 8010232:	db1f      	blt.n	8010274 <_strtol_l.isra.0+0xc4>
 8010234:	45a9      	cmp	r9, r5
 8010236:	d31d      	bcc.n	8010274 <_strtol_l.isra.0+0xc4>
 8010238:	d101      	bne.n	801023e <_strtol_l.isra.0+0x8e>
 801023a:	45a2      	cmp	sl, r4
 801023c:	db1a      	blt.n	8010274 <_strtol_l.isra.0+0xc4>
 801023e:	fb05 4503 	mla	r5, r5, r3, r4
 8010242:	2601      	movs	r6, #1
 8010244:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8010248:	e7eb      	b.n	8010222 <_strtol_l.isra.0+0x72>
 801024a:	2c2b      	cmp	r4, #43	; 0x2b
 801024c:	bf08      	it	eq
 801024e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8010252:	46a8      	mov	r8, r5
 8010254:	bf08      	it	eq
 8010256:	f106 0e02 	addeq.w	lr, r6, #2
 801025a:	e7c7      	b.n	80101ec <_strtol_l.isra.0+0x3c>
 801025c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8010260:	2f19      	cmp	r7, #25
 8010262:	d801      	bhi.n	8010268 <_strtol_l.isra.0+0xb8>
 8010264:	3c37      	subs	r4, #55	; 0x37
 8010266:	e7e1      	b.n	801022c <_strtol_l.isra.0+0x7c>
 8010268:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801026c:	2f19      	cmp	r7, #25
 801026e:	d804      	bhi.n	801027a <_strtol_l.isra.0+0xca>
 8010270:	3c57      	subs	r4, #87	; 0x57
 8010272:	e7db      	b.n	801022c <_strtol_l.isra.0+0x7c>
 8010274:	f04f 36ff 	mov.w	r6, #4294967295
 8010278:	e7e4      	b.n	8010244 <_strtol_l.isra.0+0x94>
 801027a:	2e00      	cmp	r6, #0
 801027c:	da05      	bge.n	801028a <_strtol_l.isra.0+0xda>
 801027e:	2322      	movs	r3, #34	; 0x22
 8010280:	6003      	str	r3, [r0, #0]
 8010282:	4665      	mov	r5, ip
 8010284:	b942      	cbnz	r2, 8010298 <_strtol_l.isra.0+0xe8>
 8010286:	4628      	mov	r0, r5
 8010288:	e79d      	b.n	80101c6 <_strtol_l.isra.0+0x16>
 801028a:	f1b8 0f00 	cmp.w	r8, #0
 801028e:	d000      	beq.n	8010292 <_strtol_l.isra.0+0xe2>
 8010290:	426d      	negs	r5, r5
 8010292:	2a00      	cmp	r2, #0
 8010294:	d0f7      	beq.n	8010286 <_strtol_l.isra.0+0xd6>
 8010296:	b10e      	cbz	r6, 801029c <_strtol_l.isra.0+0xec>
 8010298:	f10e 31ff 	add.w	r1, lr, #4294967295
 801029c:	6011      	str	r1, [r2, #0]
 801029e:	e7f2      	b.n	8010286 <_strtol_l.isra.0+0xd6>
 80102a0:	2430      	movs	r4, #48	; 0x30
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d1b3      	bne.n	801020e <_strtol_l.isra.0+0x5e>
 80102a6:	2308      	movs	r3, #8
 80102a8:	e7b1      	b.n	801020e <_strtol_l.isra.0+0x5e>
 80102aa:	2c30      	cmp	r4, #48	; 0x30
 80102ac:	d0a4      	beq.n	80101f8 <_strtol_l.isra.0+0x48>
 80102ae:	230a      	movs	r3, #10
 80102b0:	e7ad      	b.n	801020e <_strtol_l.isra.0+0x5e>
 80102b2:	bf00      	nop
 80102b4:	08013599 	.word	0x08013599

080102b8 <_strtol_r>:
 80102b8:	f7ff bf7a 	b.w	80101b0 <_strtol_l.isra.0>

080102bc <__swbuf_r>:
 80102bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102be:	460e      	mov	r6, r1
 80102c0:	4614      	mov	r4, r2
 80102c2:	4605      	mov	r5, r0
 80102c4:	b118      	cbz	r0, 80102ce <__swbuf_r+0x12>
 80102c6:	6983      	ldr	r3, [r0, #24]
 80102c8:	b90b      	cbnz	r3, 80102ce <__swbuf_r+0x12>
 80102ca:	f001 f84b 	bl	8011364 <__sinit>
 80102ce:	4b21      	ldr	r3, [pc, #132]	; (8010354 <__swbuf_r+0x98>)
 80102d0:	429c      	cmp	r4, r3
 80102d2:	d12b      	bne.n	801032c <__swbuf_r+0x70>
 80102d4:	686c      	ldr	r4, [r5, #4]
 80102d6:	69a3      	ldr	r3, [r4, #24]
 80102d8:	60a3      	str	r3, [r4, #8]
 80102da:	89a3      	ldrh	r3, [r4, #12]
 80102dc:	071a      	lsls	r2, r3, #28
 80102de:	d52f      	bpl.n	8010340 <__swbuf_r+0x84>
 80102e0:	6923      	ldr	r3, [r4, #16]
 80102e2:	b36b      	cbz	r3, 8010340 <__swbuf_r+0x84>
 80102e4:	6923      	ldr	r3, [r4, #16]
 80102e6:	6820      	ldr	r0, [r4, #0]
 80102e8:	1ac0      	subs	r0, r0, r3
 80102ea:	6963      	ldr	r3, [r4, #20]
 80102ec:	b2f6      	uxtb	r6, r6
 80102ee:	4283      	cmp	r3, r0
 80102f0:	4637      	mov	r7, r6
 80102f2:	dc04      	bgt.n	80102fe <__swbuf_r+0x42>
 80102f4:	4621      	mov	r1, r4
 80102f6:	4628      	mov	r0, r5
 80102f8:	f000 ffa0 	bl	801123c <_fflush_r>
 80102fc:	bb30      	cbnz	r0, 801034c <__swbuf_r+0x90>
 80102fe:	68a3      	ldr	r3, [r4, #8]
 8010300:	3b01      	subs	r3, #1
 8010302:	60a3      	str	r3, [r4, #8]
 8010304:	6823      	ldr	r3, [r4, #0]
 8010306:	1c5a      	adds	r2, r3, #1
 8010308:	6022      	str	r2, [r4, #0]
 801030a:	701e      	strb	r6, [r3, #0]
 801030c:	6963      	ldr	r3, [r4, #20]
 801030e:	3001      	adds	r0, #1
 8010310:	4283      	cmp	r3, r0
 8010312:	d004      	beq.n	801031e <__swbuf_r+0x62>
 8010314:	89a3      	ldrh	r3, [r4, #12]
 8010316:	07db      	lsls	r3, r3, #31
 8010318:	d506      	bpl.n	8010328 <__swbuf_r+0x6c>
 801031a:	2e0a      	cmp	r6, #10
 801031c:	d104      	bne.n	8010328 <__swbuf_r+0x6c>
 801031e:	4621      	mov	r1, r4
 8010320:	4628      	mov	r0, r5
 8010322:	f000 ff8b 	bl	801123c <_fflush_r>
 8010326:	b988      	cbnz	r0, 801034c <__swbuf_r+0x90>
 8010328:	4638      	mov	r0, r7
 801032a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801032c:	4b0a      	ldr	r3, [pc, #40]	; (8010358 <__swbuf_r+0x9c>)
 801032e:	429c      	cmp	r4, r3
 8010330:	d101      	bne.n	8010336 <__swbuf_r+0x7a>
 8010332:	68ac      	ldr	r4, [r5, #8]
 8010334:	e7cf      	b.n	80102d6 <__swbuf_r+0x1a>
 8010336:	4b09      	ldr	r3, [pc, #36]	; (801035c <__swbuf_r+0xa0>)
 8010338:	429c      	cmp	r4, r3
 801033a:	bf08      	it	eq
 801033c:	68ec      	ldreq	r4, [r5, #12]
 801033e:	e7ca      	b.n	80102d6 <__swbuf_r+0x1a>
 8010340:	4621      	mov	r1, r4
 8010342:	4628      	mov	r0, r5
 8010344:	f000 f80c 	bl	8010360 <__swsetup_r>
 8010348:	2800      	cmp	r0, #0
 801034a:	d0cb      	beq.n	80102e4 <__swbuf_r+0x28>
 801034c:	f04f 37ff 	mov.w	r7, #4294967295
 8010350:	e7ea      	b.n	8010328 <__swbuf_r+0x6c>
 8010352:	bf00      	nop
 8010354:	08013750 	.word	0x08013750
 8010358:	08013770 	.word	0x08013770
 801035c:	08013730 	.word	0x08013730

08010360 <__swsetup_r>:
 8010360:	4b32      	ldr	r3, [pc, #200]	; (801042c <__swsetup_r+0xcc>)
 8010362:	b570      	push	{r4, r5, r6, lr}
 8010364:	681d      	ldr	r5, [r3, #0]
 8010366:	4606      	mov	r6, r0
 8010368:	460c      	mov	r4, r1
 801036a:	b125      	cbz	r5, 8010376 <__swsetup_r+0x16>
 801036c:	69ab      	ldr	r3, [r5, #24]
 801036e:	b913      	cbnz	r3, 8010376 <__swsetup_r+0x16>
 8010370:	4628      	mov	r0, r5
 8010372:	f000 fff7 	bl	8011364 <__sinit>
 8010376:	4b2e      	ldr	r3, [pc, #184]	; (8010430 <__swsetup_r+0xd0>)
 8010378:	429c      	cmp	r4, r3
 801037a:	d10f      	bne.n	801039c <__swsetup_r+0x3c>
 801037c:	686c      	ldr	r4, [r5, #4]
 801037e:	89a3      	ldrh	r3, [r4, #12]
 8010380:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010384:	0719      	lsls	r1, r3, #28
 8010386:	d42c      	bmi.n	80103e2 <__swsetup_r+0x82>
 8010388:	06dd      	lsls	r5, r3, #27
 801038a:	d411      	bmi.n	80103b0 <__swsetup_r+0x50>
 801038c:	2309      	movs	r3, #9
 801038e:	6033      	str	r3, [r6, #0]
 8010390:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010394:	81a3      	strh	r3, [r4, #12]
 8010396:	f04f 30ff 	mov.w	r0, #4294967295
 801039a:	e03e      	b.n	801041a <__swsetup_r+0xba>
 801039c:	4b25      	ldr	r3, [pc, #148]	; (8010434 <__swsetup_r+0xd4>)
 801039e:	429c      	cmp	r4, r3
 80103a0:	d101      	bne.n	80103a6 <__swsetup_r+0x46>
 80103a2:	68ac      	ldr	r4, [r5, #8]
 80103a4:	e7eb      	b.n	801037e <__swsetup_r+0x1e>
 80103a6:	4b24      	ldr	r3, [pc, #144]	; (8010438 <__swsetup_r+0xd8>)
 80103a8:	429c      	cmp	r4, r3
 80103aa:	bf08      	it	eq
 80103ac:	68ec      	ldreq	r4, [r5, #12]
 80103ae:	e7e6      	b.n	801037e <__swsetup_r+0x1e>
 80103b0:	0758      	lsls	r0, r3, #29
 80103b2:	d512      	bpl.n	80103da <__swsetup_r+0x7a>
 80103b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80103b6:	b141      	cbz	r1, 80103ca <__swsetup_r+0x6a>
 80103b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80103bc:	4299      	cmp	r1, r3
 80103be:	d002      	beq.n	80103c6 <__swsetup_r+0x66>
 80103c0:	4630      	mov	r0, r6
 80103c2:	f002 f92b 	bl	801261c <_free_r>
 80103c6:	2300      	movs	r3, #0
 80103c8:	6363      	str	r3, [r4, #52]	; 0x34
 80103ca:	89a3      	ldrh	r3, [r4, #12]
 80103cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80103d0:	81a3      	strh	r3, [r4, #12]
 80103d2:	2300      	movs	r3, #0
 80103d4:	6063      	str	r3, [r4, #4]
 80103d6:	6923      	ldr	r3, [r4, #16]
 80103d8:	6023      	str	r3, [r4, #0]
 80103da:	89a3      	ldrh	r3, [r4, #12]
 80103dc:	f043 0308 	orr.w	r3, r3, #8
 80103e0:	81a3      	strh	r3, [r4, #12]
 80103e2:	6923      	ldr	r3, [r4, #16]
 80103e4:	b94b      	cbnz	r3, 80103fa <__swsetup_r+0x9a>
 80103e6:	89a3      	ldrh	r3, [r4, #12]
 80103e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80103ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80103f0:	d003      	beq.n	80103fa <__swsetup_r+0x9a>
 80103f2:	4621      	mov	r1, r4
 80103f4:	4630      	mov	r0, r6
 80103f6:	f001 fbed 	bl	8011bd4 <__smakebuf_r>
 80103fa:	89a0      	ldrh	r0, [r4, #12]
 80103fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010400:	f010 0301 	ands.w	r3, r0, #1
 8010404:	d00a      	beq.n	801041c <__swsetup_r+0xbc>
 8010406:	2300      	movs	r3, #0
 8010408:	60a3      	str	r3, [r4, #8]
 801040a:	6963      	ldr	r3, [r4, #20]
 801040c:	425b      	negs	r3, r3
 801040e:	61a3      	str	r3, [r4, #24]
 8010410:	6923      	ldr	r3, [r4, #16]
 8010412:	b943      	cbnz	r3, 8010426 <__swsetup_r+0xc6>
 8010414:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010418:	d1ba      	bne.n	8010390 <__swsetup_r+0x30>
 801041a:	bd70      	pop	{r4, r5, r6, pc}
 801041c:	0781      	lsls	r1, r0, #30
 801041e:	bf58      	it	pl
 8010420:	6963      	ldrpl	r3, [r4, #20]
 8010422:	60a3      	str	r3, [r4, #8]
 8010424:	e7f4      	b.n	8010410 <__swsetup_r+0xb0>
 8010426:	2000      	movs	r0, #0
 8010428:	e7f7      	b.n	801041a <__swsetup_r+0xba>
 801042a:	bf00      	nop
 801042c:	20000064 	.word	0x20000064
 8010430:	08013750 	.word	0x08013750
 8010434:	08013770 	.word	0x08013770
 8010438:	08013730 	.word	0x08013730

0801043c <quorem>:
 801043c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010440:	6903      	ldr	r3, [r0, #16]
 8010442:	690c      	ldr	r4, [r1, #16]
 8010444:	42a3      	cmp	r3, r4
 8010446:	4607      	mov	r7, r0
 8010448:	f2c0 8081 	blt.w	801054e <quorem+0x112>
 801044c:	3c01      	subs	r4, #1
 801044e:	f101 0814 	add.w	r8, r1, #20
 8010452:	f100 0514 	add.w	r5, r0, #20
 8010456:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801045a:	9301      	str	r3, [sp, #4]
 801045c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010460:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010464:	3301      	adds	r3, #1
 8010466:	429a      	cmp	r2, r3
 8010468:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801046c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010470:	fbb2 f6f3 	udiv	r6, r2, r3
 8010474:	d331      	bcc.n	80104da <quorem+0x9e>
 8010476:	f04f 0e00 	mov.w	lr, #0
 801047a:	4640      	mov	r0, r8
 801047c:	46ac      	mov	ip, r5
 801047e:	46f2      	mov	sl, lr
 8010480:	f850 2b04 	ldr.w	r2, [r0], #4
 8010484:	b293      	uxth	r3, r2
 8010486:	fb06 e303 	mla	r3, r6, r3, lr
 801048a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801048e:	b29b      	uxth	r3, r3
 8010490:	ebaa 0303 	sub.w	r3, sl, r3
 8010494:	0c12      	lsrs	r2, r2, #16
 8010496:	f8dc a000 	ldr.w	sl, [ip]
 801049a:	fb06 e202 	mla	r2, r6, r2, lr
 801049e:	fa13 f38a 	uxtah	r3, r3, sl
 80104a2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80104a6:	fa1f fa82 	uxth.w	sl, r2
 80104aa:	f8dc 2000 	ldr.w	r2, [ip]
 80104ae:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80104b2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80104b6:	b29b      	uxth	r3, r3
 80104b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80104bc:	4581      	cmp	r9, r0
 80104be:	f84c 3b04 	str.w	r3, [ip], #4
 80104c2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80104c6:	d2db      	bcs.n	8010480 <quorem+0x44>
 80104c8:	f855 300b 	ldr.w	r3, [r5, fp]
 80104cc:	b92b      	cbnz	r3, 80104da <quorem+0x9e>
 80104ce:	9b01      	ldr	r3, [sp, #4]
 80104d0:	3b04      	subs	r3, #4
 80104d2:	429d      	cmp	r5, r3
 80104d4:	461a      	mov	r2, r3
 80104d6:	d32e      	bcc.n	8010536 <quorem+0xfa>
 80104d8:	613c      	str	r4, [r7, #16]
 80104da:	4638      	mov	r0, r7
 80104dc:	f001 fe9c 	bl	8012218 <__mcmp>
 80104e0:	2800      	cmp	r0, #0
 80104e2:	db24      	blt.n	801052e <quorem+0xf2>
 80104e4:	3601      	adds	r6, #1
 80104e6:	4628      	mov	r0, r5
 80104e8:	f04f 0c00 	mov.w	ip, #0
 80104ec:	f858 2b04 	ldr.w	r2, [r8], #4
 80104f0:	f8d0 e000 	ldr.w	lr, [r0]
 80104f4:	b293      	uxth	r3, r2
 80104f6:	ebac 0303 	sub.w	r3, ip, r3
 80104fa:	0c12      	lsrs	r2, r2, #16
 80104fc:	fa13 f38e 	uxtah	r3, r3, lr
 8010500:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010504:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010508:	b29b      	uxth	r3, r3
 801050a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801050e:	45c1      	cmp	r9, r8
 8010510:	f840 3b04 	str.w	r3, [r0], #4
 8010514:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010518:	d2e8      	bcs.n	80104ec <quorem+0xb0>
 801051a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801051e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010522:	b922      	cbnz	r2, 801052e <quorem+0xf2>
 8010524:	3b04      	subs	r3, #4
 8010526:	429d      	cmp	r5, r3
 8010528:	461a      	mov	r2, r3
 801052a:	d30a      	bcc.n	8010542 <quorem+0x106>
 801052c:	613c      	str	r4, [r7, #16]
 801052e:	4630      	mov	r0, r6
 8010530:	b003      	add	sp, #12
 8010532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010536:	6812      	ldr	r2, [r2, #0]
 8010538:	3b04      	subs	r3, #4
 801053a:	2a00      	cmp	r2, #0
 801053c:	d1cc      	bne.n	80104d8 <quorem+0x9c>
 801053e:	3c01      	subs	r4, #1
 8010540:	e7c7      	b.n	80104d2 <quorem+0x96>
 8010542:	6812      	ldr	r2, [r2, #0]
 8010544:	3b04      	subs	r3, #4
 8010546:	2a00      	cmp	r2, #0
 8010548:	d1f0      	bne.n	801052c <quorem+0xf0>
 801054a:	3c01      	subs	r4, #1
 801054c:	e7eb      	b.n	8010526 <quorem+0xea>
 801054e:	2000      	movs	r0, #0
 8010550:	e7ee      	b.n	8010530 <quorem+0xf4>
 8010552:	0000      	movs	r0, r0
 8010554:	0000      	movs	r0, r0
	...

08010558 <_dtoa_r>:
 8010558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801055c:	ed2d 8b02 	vpush	{d8}
 8010560:	ec57 6b10 	vmov	r6, r7, d0
 8010564:	b095      	sub	sp, #84	; 0x54
 8010566:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010568:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801056c:	9105      	str	r1, [sp, #20]
 801056e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8010572:	4604      	mov	r4, r0
 8010574:	9209      	str	r2, [sp, #36]	; 0x24
 8010576:	930f      	str	r3, [sp, #60]	; 0x3c
 8010578:	b975      	cbnz	r5, 8010598 <_dtoa_r+0x40>
 801057a:	2010      	movs	r0, #16
 801057c:	f001 fb6a 	bl	8011c54 <malloc>
 8010580:	4602      	mov	r2, r0
 8010582:	6260      	str	r0, [r4, #36]	; 0x24
 8010584:	b920      	cbnz	r0, 8010590 <_dtoa_r+0x38>
 8010586:	4bb2      	ldr	r3, [pc, #712]	; (8010850 <_dtoa_r+0x2f8>)
 8010588:	21ea      	movs	r1, #234	; 0xea
 801058a:	48b2      	ldr	r0, [pc, #712]	; (8010854 <_dtoa_r+0x2fc>)
 801058c:	f002 fc34 	bl	8012df8 <__assert_func>
 8010590:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010594:	6005      	str	r5, [r0, #0]
 8010596:	60c5      	str	r5, [r0, #12]
 8010598:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801059a:	6819      	ldr	r1, [r3, #0]
 801059c:	b151      	cbz	r1, 80105b4 <_dtoa_r+0x5c>
 801059e:	685a      	ldr	r2, [r3, #4]
 80105a0:	604a      	str	r2, [r1, #4]
 80105a2:	2301      	movs	r3, #1
 80105a4:	4093      	lsls	r3, r2
 80105a6:	608b      	str	r3, [r1, #8]
 80105a8:	4620      	mov	r0, r4
 80105aa:	f001 fbad 	bl	8011d08 <_Bfree>
 80105ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80105b0:	2200      	movs	r2, #0
 80105b2:	601a      	str	r2, [r3, #0]
 80105b4:	1e3b      	subs	r3, r7, #0
 80105b6:	bfb9      	ittee	lt
 80105b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80105bc:	9303      	strlt	r3, [sp, #12]
 80105be:	2300      	movge	r3, #0
 80105c0:	f8c8 3000 	strge.w	r3, [r8]
 80105c4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80105c8:	4ba3      	ldr	r3, [pc, #652]	; (8010858 <_dtoa_r+0x300>)
 80105ca:	bfbc      	itt	lt
 80105cc:	2201      	movlt	r2, #1
 80105ce:	f8c8 2000 	strlt.w	r2, [r8]
 80105d2:	ea33 0309 	bics.w	r3, r3, r9
 80105d6:	d11b      	bne.n	8010610 <_dtoa_r+0xb8>
 80105d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80105da:	f242 730f 	movw	r3, #9999	; 0x270f
 80105de:	6013      	str	r3, [r2, #0]
 80105e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80105e4:	4333      	orrs	r3, r6
 80105e6:	f000 857a 	beq.w	80110de <_dtoa_r+0xb86>
 80105ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80105ec:	b963      	cbnz	r3, 8010608 <_dtoa_r+0xb0>
 80105ee:	4b9b      	ldr	r3, [pc, #620]	; (801085c <_dtoa_r+0x304>)
 80105f0:	e024      	b.n	801063c <_dtoa_r+0xe4>
 80105f2:	4b9b      	ldr	r3, [pc, #620]	; (8010860 <_dtoa_r+0x308>)
 80105f4:	9300      	str	r3, [sp, #0]
 80105f6:	3308      	adds	r3, #8
 80105f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80105fa:	6013      	str	r3, [r2, #0]
 80105fc:	9800      	ldr	r0, [sp, #0]
 80105fe:	b015      	add	sp, #84	; 0x54
 8010600:	ecbd 8b02 	vpop	{d8}
 8010604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010608:	4b94      	ldr	r3, [pc, #592]	; (801085c <_dtoa_r+0x304>)
 801060a:	9300      	str	r3, [sp, #0]
 801060c:	3303      	adds	r3, #3
 801060e:	e7f3      	b.n	80105f8 <_dtoa_r+0xa0>
 8010610:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010614:	2200      	movs	r2, #0
 8010616:	ec51 0b17 	vmov	r0, r1, d7
 801061a:	2300      	movs	r3, #0
 801061c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8010620:	f7f0 fa52 	bl	8000ac8 <__aeabi_dcmpeq>
 8010624:	4680      	mov	r8, r0
 8010626:	b158      	cbz	r0, 8010640 <_dtoa_r+0xe8>
 8010628:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801062a:	2301      	movs	r3, #1
 801062c:	6013      	str	r3, [r2, #0]
 801062e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010630:	2b00      	cmp	r3, #0
 8010632:	f000 8551 	beq.w	80110d8 <_dtoa_r+0xb80>
 8010636:	488b      	ldr	r0, [pc, #556]	; (8010864 <_dtoa_r+0x30c>)
 8010638:	6018      	str	r0, [r3, #0]
 801063a:	1e43      	subs	r3, r0, #1
 801063c:	9300      	str	r3, [sp, #0]
 801063e:	e7dd      	b.n	80105fc <_dtoa_r+0xa4>
 8010640:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8010644:	aa12      	add	r2, sp, #72	; 0x48
 8010646:	a913      	add	r1, sp, #76	; 0x4c
 8010648:	4620      	mov	r0, r4
 801064a:	f001 ff05 	bl	8012458 <__d2b>
 801064e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010652:	4683      	mov	fp, r0
 8010654:	2d00      	cmp	r5, #0
 8010656:	d07c      	beq.n	8010752 <_dtoa_r+0x1fa>
 8010658:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801065a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801065e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010662:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8010666:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801066a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801066e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010672:	4b7d      	ldr	r3, [pc, #500]	; (8010868 <_dtoa_r+0x310>)
 8010674:	2200      	movs	r2, #0
 8010676:	4630      	mov	r0, r6
 8010678:	4639      	mov	r1, r7
 801067a:	f7ef fe05 	bl	8000288 <__aeabi_dsub>
 801067e:	a36e      	add	r3, pc, #440	; (adr r3, 8010838 <_dtoa_r+0x2e0>)
 8010680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010684:	f7ef ffb8 	bl	80005f8 <__aeabi_dmul>
 8010688:	a36d      	add	r3, pc, #436	; (adr r3, 8010840 <_dtoa_r+0x2e8>)
 801068a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801068e:	f7ef fdfd 	bl	800028c <__adddf3>
 8010692:	4606      	mov	r6, r0
 8010694:	4628      	mov	r0, r5
 8010696:	460f      	mov	r7, r1
 8010698:	f7ef ff44 	bl	8000524 <__aeabi_i2d>
 801069c:	a36a      	add	r3, pc, #424	; (adr r3, 8010848 <_dtoa_r+0x2f0>)
 801069e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106a2:	f7ef ffa9 	bl	80005f8 <__aeabi_dmul>
 80106a6:	4602      	mov	r2, r0
 80106a8:	460b      	mov	r3, r1
 80106aa:	4630      	mov	r0, r6
 80106ac:	4639      	mov	r1, r7
 80106ae:	f7ef fded 	bl	800028c <__adddf3>
 80106b2:	4606      	mov	r6, r0
 80106b4:	460f      	mov	r7, r1
 80106b6:	f7f0 fa4f 	bl	8000b58 <__aeabi_d2iz>
 80106ba:	2200      	movs	r2, #0
 80106bc:	4682      	mov	sl, r0
 80106be:	2300      	movs	r3, #0
 80106c0:	4630      	mov	r0, r6
 80106c2:	4639      	mov	r1, r7
 80106c4:	f7f0 fa0a 	bl	8000adc <__aeabi_dcmplt>
 80106c8:	b148      	cbz	r0, 80106de <_dtoa_r+0x186>
 80106ca:	4650      	mov	r0, sl
 80106cc:	f7ef ff2a 	bl	8000524 <__aeabi_i2d>
 80106d0:	4632      	mov	r2, r6
 80106d2:	463b      	mov	r3, r7
 80106d4:	f7f0 f9f8 	bl	8000ac8 <__aeabi_dcmpeq>
 80106d8:	b908      	cbnz	r0, 80106de <_dtoa_r+0x186>
 80106da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80106de:	f1ba 0f16 	cmp.w	sl, #22
 80106e2:	d854      	bhi.n	801078e <_dtoa_r+0x236>
 80106e4:	4b61      	ldr	r3, [pc, #388]	; (801086c <_dtoa_r+0x314>)
 80106e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80106ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80106f2:	f7f0 f9f3 	bl	8000adc <__aeabi_dcmplt>
 80106f6:	2800      	cmp	r0, #0
 80106f8:	d04b      	beq.n	8010792 <_dtoa_r+0x23a>
 80106fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80106fe:	2300      	movs	r3, #0
 8010700:	930e      	str	r3, [sp, #56]	; 0x38
 8010702:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010704:	1b5d      	subs	r5, r3, r5
 8010706:	1e6b      	subs	r3, r5, #1
 8010708:	9304      	str	r3, [sp, #16]
 801070a:	bf43      	ittte	mi
 801070c:	2300      	movmi	r3, #0
 801070e:	f1c5 0801 	rsbmi	r8, r5, #1
 8010712:	9304      	strmi	r3, [sp, #16]
 8010714:	f04f 0800 	movpl.w	r8, #0
 8010718:	f1ba 0f00 	cmp.w	sl, #0
 801071c:	db3b      	blt.n	8010796 <_dtoa_r+0x23e>
 801071e:	9b04      	ldr	r3, [sp, #16]
 8010720:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8010724:	4453      	add	r3, sl
 8010726:	9304      	str	r3, [sp, #16]
 8010728:	2300      	movs	r3, #0
 801072a:	9306      	str	r3, [sp, #24]
 801072c:	9b05      	ldr	r3, [sp, #20]
 801072e:	2b09      	cmp	r3, #9
 8010730:	d869      	bhi.n	8010806 <_dtoa_r+0x2ae>
 8010732:	2b05      	cmp	r3, #5
 8010734:	bfc4      	itt	gt
 8010736:	3b04      	subgt	r3, #4
 8010738:	9305      	strgt	r3, [sp, #20]
 801073a:	9b05      	ldr	r3, [sp, #20]
 801073c:	f1a3 0302 	sub.w	r3, r3, #2
 8010740:	bfcc      	ite	gt
 8010742:	2500      	movgt	r5, #0
 8010744:	2501      	movle	r5, #1
 8010746:	2b03      	cmp	r3, #3
 8010748:	d869      	bhi.n	801081e <_dtoa_r+0x2c6>
 801074a:	e8df f003 	tbb	[pc, r3]
 801074e:	4e2c      	.short	0x4e2c
 8010750:	5a4c      	.short	0x5a4c
 8010752:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8010756:	441d      	add	r5, r3
 8010758:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801075c:	2b20      	cmp	r3, #32
 801075e:	bfc1      	itttt	gt
 8010760:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010764:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010768:	fa09 f303 	lslgt.w	r3, r9, r3
 801076c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010770:	bfda      	itte	le
 8010772:	f1c3 0320 	rsble	r3, r3, #32
 8010776:	fa06 f003 	lslle.w	r0, r6, r3
 801077a:	4318      	orrgt	r0, r3
 801077c:	f7ef fec2 	bl	8000504 <__aeabi_ui2d>
 8010780:	2301      	movs	r3, #1
 8010782:	4606      	mov	r6, r0
 8010784:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010788:	3d01      	subs	r5, #1
 801078a:	9310      	str	r3, [sp, #64]	; 0x40
 801078c:	e771      	b.n	8010672 <_dtoa_r+0x11a>
 801078e:	2301      	movs	r3, #1
 8010790:	e7b6      	b.n	8010700 <_dtoa_r+0x1a8>
 8010792:	900e      	str	r0, [sp, #56]	; 0x38
 8010794:	e7b5      	b.n	8010702 <_dtoa_r+0x1aa>
 8010796:	f1ca 0300 	rsb	r3, sl, #0
 801079a:	9306      	str	r3, [sp, #24]
 801079c:	2300      	movs	r3, #0
 801079e:	eba8 080a 	sub.w	r8, r8, sl
 80107a2:	930d      	str	r3, [sp, #52]	; 0x34
 80107a4:	e7c2      	b.n	801072c <_dtoa_r+0x1d4>
 80107a6:	2300      	movs	r3, #0
 80107a8:	9308      	str	r3, [sp, #32]
 80107aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	dc39      	bgt.n	8010824 <_dtoa_r+0x2cc>
 80107b0:	f04f 0901 	mov.w	r9, #1
 80107b4:	f8cd 9004 	str.w	r9, [sp, #4]
 80107b8:	464b      	mov	r3, r9
 80107ba:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80107be:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80107c0:	2200      	movs	r2, #0
 80107c2:	6042      	str	r2, [r0, #4]
 80107c4:	2204      	movs	r2, #4
 80107c6:	f102 0614 	add.w	r6, r2, #20
 80107ca:	429e      	cmp	r6, r3
 80107cc:	6841      	ldr	r1, [r0, #4]
 80107ce:	d92f      	bls.n	8010830 <_dtoa_r+0x2d8>
 80107d0:	4620      	mov	r0, r4
 80107d2:	f001 fa59 	bl	8011c88 <_Balloc>
 80107d6:	9000      	str	r0, [sp, #0]
 80107d8:	2800      	cmp	r0, #0
 80107da:	d14b      	bne.n	8010874 <_dtoa_r+0x31c>
 80107dc:	4b24      	ldr	r3, [pc, #144]	; (8010870 <_dtoa_r+0x318>)
 80107de:	4602      	mov	r2, r0
 80107e0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80107e4:	e6d1      	b.n	801058a <_dtoa_r+0x32>
 80107e6:	2301      	movs	r3, #1
 80107e8:	e7de      	b.n	80107a8 <_dtoa_r+0x250>
 80107ea:	2300      	movs	r3, #0
 80107ec:	9308      	str	r3, [sp, #32]
 80107ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107f0:	eb0a 0903 	add.w	r9, sl, r3
 80107f4:	f109 0301 	add.w	r3, r9, #1
 80107f8:	2b01      	cmp	r3, #1
 80107fa:	9301      	str	r3, [sp, #4]
 80107fc:	bfb8      	it	lt
 80107fe:	2301      	movlt	r3, #1
 8010800:	e7dd      	b.n	80107be <_dtoa_r+0x266>
 8010802:	2301      	movs	r3, #1
 8010804:	e7f2      	b.n	80107ec <_dtoa_r+0x294>
 8010806:	2501      	movs	r5, #1
 8010808:	2300      	movs	r3, #0
 801080a:	9305      	str	r3, [sp, #20]
 801080c:	9508      	str	r5, [sp, #32]
 801080e:	f04f 39ff 	mov.w	r9, #4294967295
 8010812:	2200      	movs	r2, #0
 8010814:	f8cd 9004 	str.w	r9, [sp, #4]
 8010818:	2312      	movs	r3, #18
 801081a:	9209      	str	r2, [sp, #36]	; 0x24
 801081c:	e7cf      	b.n	80107be <_dtoa_r+0x266>
 801081e:	2301      	movs	r3, #1
 8010820:	9308      	str	r3, [sp, #32]
 8010822:	e7f4      	b.n	801080e <_dtoa_r+0x2b6>
 8010824:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8010828:	f8cd 9004 	str.w	r9, [sp, #4]
 801082c:	464b      	mov	r3, r9
 801082e:	e7c6      	b.n	80107be <_dtoa_r+0x266>
 8010830:	3101      	adds	r1, #1
 8010832:	6041      	str	r1, [r0, #4]
 8010834:	0052      	lsls	r2, r2, #1
 8010836:	e7c6      	b.n	80107c6 <_dtoa_r+0x26e>
 8010838:	636f4361 	.word	0x636f4361
 801083c:	3fd287a7 	.word	0x3fd287a7
 8010840:	8b60c8b3 	.word	0x8b60c8b3
 8010844:	3fc68a28 	.word	0x3fc68a28
 8010848:	509f79fb 	.word	0x509f79fb
 801084c:	3fd34413 	.word	0x3fd34413
 8010850:	080136a6 	.word	0x080136a6
 8010854:	080136bd 	.word	0x080136bd
 8010858:	7ff00000 	.word	0x7ff00000
 801085c:	080136a2 	.word	0x080136a2
 8010860:	08013699 	.word	0x08013699
 8010864:	08013519 	.word	0x08013519
 8010868:	3ff80000 	.word	0x3ff80000
 801086c:	08013898 	.word	0x08013898
 8010870:	0801371c 	.word	0x0801371c
 8010874:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010876:	9a00      	ldr	r2, [sp, #0]
 8010878:	601a      	str	r2, [r3, #0]
 801087a:	9b01      	ldr	r3, [sp, #4]
 801087c:	2b0e      	cmp	r3, #14
 801087e:	f200 80ad 	bhi.w	80109dc <_dtoa_r+0x484>
 8010882:	2d00      	cmp	r5, #0
 8010884:	f000 80aa 	beq.w	80109dc <_dtoa_r+0x484>
 8010888:	f1ba 0f00 	cmp.w	sl, #0
 801088c:	dd36      	ble.n	80108fc <_dtoa_r+0x3a4>
 801088e:	4ac3      	ldr	r2, [pc, #780]	; (8010b9c <_dtoa_r+0x644>)
 8010890:	f00a 030f 	and.w	r3, sl, #15
 8010894:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010898:	ed93 7b00 	vldr	d7, [r3]
 801089c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80108a0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80108a4:	eeb0 8a47 	vmov.f32	s16, s14
 80108a8:	eef0 8a67 	vmov.f32	s17, s15
 80108ac:	d016      	beq.n	80108dc <_dtoa_r+0x384>
 80108ae:	4bbc      	ldr	r3, [pc, #752]	; (8010ba0 <_dtoa_r+0x648>)
 80108b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80108b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80108b8:	f7ef ffc8 	bl	800084c <__aeabi_ddiv>
 80108bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80108c0:	f007 070f 	and.w	r7, r7, #15
 80108c4:	2503      	movs	r5, #3
 80108c6:	4eb6      	ldr	r6, [pc, #728]	; (8010ba0 <_dtoa_r+0x648>)
 80108c8:	b957      	cbnz	r7, 80108e0 <_dtoa_r+0x388>
 80108ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80108ce:	ec53 2b18 	vmov	r2, r3, d8
 80108d2:	f7ef ffbb 	bl	800084c <__aeabi_ddiv>
 80108d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80108da:	e029      	b.n	8010930 <_dtoa_r+0x3d8>
 80108dc:	2502      	movs	r5, #2
 80108de:	e7f2      	b.n	80108c6 <_dtoa_r+0x36e>
 80108e0:	07f9      	lsls	r1, r7, #31
 80108e2:	d508      	bpl.n	80108f6 <_dtoa_r+0x39e>
 80108e4:	ec51 0b18 	vmov	r0, r1, d8
 80108e8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80108ec:	f7ef fe84 	bl	80005f8 <__aeabi_dmul>
 80108f0:	ec41 0b18 	vmov	d8, r0, r1
 80108f4:	3501      	adds	r5, #1
 80108f6:	107f      	asrs	r7, r7, #1
 80108f8:	3608      	adds	r6, #8
 80108fa:	e7e5      	b.n	80108c8 <_dtoa_r+0x370>
 80108fc:	f000 80a6 	beq.w	8010a4c <_dtoa_r+0x4f4>
 8010900:	f1ca 0600 	rsb	r6, sl, #0
 8010904:	4ba5      	ldr	r3, [pc, #660]	; (8010b9c <_dtoa_r+0x644>)
 8010906:	4fa6      	ldr	r7, [pc, #664]	; (8010ba0 <_dtoa_r+0x648>)
 8010908:	f006 020f 	and.w	r2, r6, #15
 801090c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010914:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010918:	f7ef fe6e 	bl	80005f8 <__aeabi_dmul>
 801091c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010920:	1136      	asrs	r6, r6, #4
 8010922:	2300      	movs	r3, #0
 8010924:	2502      	movs	r5, #2
 8010926:	2e00      	cmp	r6, #0
 8010928:	f040 8085 	bne.w	8010a36 <_dtoa_r+0x4de>
 801092c:	2b00      	cmp	r3, #0
 801092e:	d1d2      	bne.n	80108d6 <_dtoa_r+0x37e>
 8010930:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010932:	2b00      	cmp	r3, #0
 8010934:	f000 808c 	beq.w	8010a50 <_dtoa_r+0x4f8>
 8010938:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801093c:	4b99      	ldr	r3, [pc, #612]	; (8010ba4 <_dtoa_r+0x64c>)
 801093e:	2200      	movs	r2, #0
 8010940:	4630      	mov	r0, r6
 8010942:	4639      	mov	r1, r7
 8010944:	f7f0 f8ca 	bl	8000adc <__aeabi_dcmplt>
 8010948:	2800      	cmp	r0, #0
 801094a:	f000 8081 	beq.w	8010a50 <_dtoa_r+0x4f8>
 801094e:	9b01      	ldr	r3, [sp, #4]
 8010950:	2b00      	cmp	r3, #0
 8010952:	d07d      	beq.n	8010a50 <_dtoa_r+0x4f8>
 8010954:	f1b9 0f00 	cmp.w	r9, #0
 8010958:	dd3c      	ble.n	80109d4 <_dtoa_r+0x47c>
 801095a:	f10a 33ff 	add.w	r3, sl, #4294967295
 801095e:	9307      	str	r3, [sp, #28]
 8010960:	2200      	movs	r2, #0
 8010962:	4b91      	ldr	r3, [pc, #580]	; (8010ba8 <_dtoa_r+0x650>)
 8010964:	4630      	mov	r0, r6
 8010966:	4639      	mov	r1, r7
 8010968:	f7ef fe46 	bl	80005f8 <__aeabi_dmul>
 801096c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010970:	3501      	adds	r5, #1
 8010972:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8010976:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801097a:	4628      	mov	r0, r5
 801097c:	f7ef fdd2 	bl	8000524 <__aeabi_i2d>
 8010980:	4632      	mov	r2, r6
 8010982:	463b      	mov	r3, r7
 8010984:	f7ef fe38 	bl	80005f8 <__aeabi_dmul>
 8010988:	4b88      	ldr	r3, [pc, #544]	; (8010bac <_dtoa_r+0x654>)
 801098a:	2200      	movs	r2, #0
 801098c:	f7ef fc7e 	bl	800028c <__adddf3>
 8010990:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8010994:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010998:	9303      	str	r3, [sp, #12]
 801099a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801099c:	2b00      	cmp	r3, #0
 801099e:	d15c      	bne.n	8010a5a <_dtoa_r+0x502>
 80109a0:	4b83      	ldr	r3, [pc, #524]	; (8010bb0 <_dtoa_r+0x658>)
 80109a2:	2200      	movs	r2, #0
 80109a4:	4630      	mov	r0, r6
 80109a6:	4639      	mov	r1, r7
 80109a8:	f7ef fc6e 	bl	8000288 <__aeabi_dsub>
 80109ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80109b0:	4606      	mov	r6, r0
 80109b2:	460f      	mov	r7, r1
 80109b4:	f7f0 f8b0 	bl	8000b18 <__aeabi_dcmpgt>
 80109b8:	2800      	cmp	r0, #0
 80109ba:	f040 8296 	bne.w	8010eea <_dtoa_r+0x992>
 80109be:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80109c2:	4630      	mov	r0, r6
 80109c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80109c8:	4639      	mov	r1, r7
 80109ca:	f7f0 f887 	bl	8000adc <__aeabi_dcmplt>
 80109ce:	2800      	cmp	r0, #0
 80109d0:	f040 8288 	bne.w	8010ee4 <_dtoa_r+0x98c>
 80109d4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80109d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80109dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80109de:	2b00      	cmp	r3, #0
 80109e0:	f2c0 8158 	blt.w	8010c94 <_dtoa_r+0x73c>
 80109e4:	f1ba 0f0e 	cmp.w	sl, #14
 80109e8:	f300 8154 	bgt.w	8010c94 <_dtoa_r+0x73c>
 80109ec:	4b6b      	ldr	r3, [pc, #428]	; (8010b9c <_dtoa_r+0x644>)
 80109ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80109f2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80109f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	f280 80e3 	bge.w	8010bc4 <_dtoa_r+0x66c>
 80109fe:	9b01      	ldr	r3, [sp, #4]
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	f300 80df 	bgt.w	8010bc4 <_dtoa_r+0x66c>
 8010a06:	f040 826d 	bne.w	8010ee4 <_dtoa_r+0x98c>
 8010a0a:	4b69      	ldr	r3, [pc, #420]	; (8010bb0 <_dtoa_r+0x658>)
 8010a0c:	2200      	movs	r2, #0
 8010a0e:	4640      	mov	r0, r8
 8010a10:	4649      	mov	r1, r9
 8010a12:	f7ef fdf1 	bl	80005f8 <__aeabi_dmul>
 8010a16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010a1a:	f7f0 f873 	bl	8000b04 <__aeabi_dcmpge>
 8010a1e:	9e01      	ldr	r6, [sp, #4]
 8010a20:	4637      	mov	r7, r6
 8010a22:	2800      	cmp	r0, #0
 8010a24:	f040 8243 	bne.w	8010eae <_dtoa_r+0x956>
 8010a28:	9d00      	ldr	r5, [sp, #0]
 8010a2a:	2331      	movs	r3, #49	; 0x31
 8010a2c:	f805 3b01 	strb.w	r3, [r5], #1
 8010a30:	f10a 0a01 	add.w	sl, sl, #1
 8010a34:	e23f      	b.n	8010eb6 <_dtoa_r+0x95e>
 8010a36:	07f2      	lsls	r2, r6, #31
 8010a38:	d505      	bpl.n	8010a46 <_dtoa_r+0x4ee>
 8010a3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010a3e:	f7ef fddb 	bl	80005f8 <__aeabi_dmul>
 8010a42:	3501      	adds	r5, #1
 8010a44:	2301      	movs	r3, #1
 8010a46:	1076      	asrs	r6, r6, #1
 8010a48:	3708      	adds	r7, #8
 8010a4a:	e76c      	b.n	8010926 <_dtoa_r+0x3ce>
 8010a4c:	2502      	movs	r5, #2
 8010a4e:	e76f      	b.n	8010930 <_dtoa_r+0x3d8>
 8010a50:	9b01      	ldr	r3, [sp, #4]
 8010a52:	f8cd a01c 	str.w	sl, [sp, #28]
 8010a56:	930c      	str	r3, [sp, #48]	; 0x30
 8010a58:	e78d      	b.n	8010976 <_dtoa_r+0x41e>
 8010a5a:	9900      	ldr	r1, [sp, #0]
 8010a5c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8010a5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010a60:	4b4e      	ldr	r3, [pc, #312]	; (8010b9c <_dtoa_r+0x644>)
 8010a62:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010a66:	4401      	add	r1, r0
 8010a68:	9102      	str	r1, [sp, #8]
 8010a6a:	9908      	ldr	r1, [sp, #32]
 8010a6c:	eeb0 8a47 	vmov.f32	s16, s14
 8010a70:	eef0 8a67 	vmov.f32	s17, s15
 8010a74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010a78:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010a7c:	2900      	cmp	r1, #0
 8010a7e:	d045      	beq.n	8010b0c <_dtoa_r+0x5b4>
 8010a80:	494c      	ldr	r1, [pc, #304]	; (8010bb4 <_dtoa_r+0x65c>)
 8010a82:	2000      	movs	r0, #0
 8010a84:	f7ef fee2 	bl	800084c <__aeabi_ddiv>
 8010a88:	ec53 2b18 	vmov	r2, r3, d8
 8010a8c:	f7ef fbfc 	bl	8000288 <__aeabi_dsub>
 8010a90:	9d00      	ldr	r5, [sp, #0]
 8010a92:	ec41 0b18 	vmov	d8, r0, r1
 8010a96:	4639      	mov	r1, r7
 8010a98:	4630      	mov	r0, r6
 8010a9a:	f7f0 f85d 	bl	8000b58 <__aeabi_d2iz>
 8010a9e:	900c      	str	r0, [sp, #48]	; 0x30
 8010aa0:	f7ef fd40 	bl	8000524 <__aeabi_i2d>
 8010aa4:	4602      	mov	r2, r0
 8010aa6:	460b      	mov	r3, r1
 8010aa8:	4630      	mov	r0, r6
 8010aaa:	4639      	mov	r1, r7
 8010aac:	f7ef fbec 	bl	8000288 <__aeabi_dsub>
 8010ab0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010ab2:	3330      	adds	r3, #48	; 0x30
 8010ab4:	f805 3b01 	strb.w	r3, [r5], #1
 8010ab8:	ec53 2b18 	vmov	r2, r3, d8
 8010abc:	4606      	mov	r6, r0
 8010abe:	460f      	mov	r7, r1
 8010ac0:	f7f0 f80c 	bl	8000adc <__aeabi_dcmplt>
 8010ac4:	2800      	cmp	r0, #0
 8010ac6:	d165      	bne.n	8010b94 <_dtoa_r+0x63c>
 8010ac8:	4632      	mov	r2, r6
 8010aca:	463b      	mov	r3, r7
 8010acc:	4935      	ldr	r1, [pc, #212]	; (8010ba4 <_dtoa_r+0x64c>)
 8010ace:	2000      	movs	r0, #0
 8010ad0:	f7ef fbda 	bl	8000288 <__aeabi_dsub>
 8010ad4:	ec53 2b18 	vmov	r2, r3, d8
 8010ad8:	f7f0 f800 	bl	8000adc <__aeabi_dcmplt>
 8010adc:	2800      	cmp	r0, #0
 8010ade:	f040 80b9 	bne.w	8010c54 <_dtoa_r+0x6fc>
 8010ae2:	9b02      	ldr	r3, [sp, #8]
 8010ae4:	429d      	cmp	r5, r3
 8010ae6:	f43f af75 	beq.w	80109d4 <_dtoa_r+0x47c>
 8010aea:	4b2f      	ldr	r3, [pc, #188]	; (8010ba8 <_dtoa_r+0x650>)
 8010aec:	ec51 0b18 	vmov	r0, r1, d8
 8010af0:	2200      	movs	r2, #0
 8010af2:	f7ef fd81 	bl	80005f8 <__aeabi_dmul>
 8010af6:	4b2c      	ldr	r3, [pc, #176]	; (8010ba8 <_dtoa_r+0x650>)
 8010af8:	ec41 0b18 	vmov	d8, r0, r1
 8010afc:	2200      	movs	r2, #0
 8010afe:	4630      	mov	r0, r6
 8010b00:	4639      	mov	r1, r7
 8010b02:	f7ef fd79 	bl	80005f8 <__aeabi_dmul>
 8010b06:	4606      	mov	r6, r0
 8010b08:	460f      	mov	r7, r1
 8010b0a:	e7c4      	b.n	8010a96 <_dtoa_r+0x53e>
 8010b0c:	ec51 0b17 	vmov	r0, r1, d7
 8010b10:	f7ef fd72 	bl	80005f8 <__aeabi_dmul>
 8010b14:	9b02      	ldr	r3, [sp, #8]
 8010b16:	9d00      	ldr	r5, [sp, #0]
 8010b18:	930c      	str	r3, [sp, #48]	; 0x30
 8010b1a:	ec41 0b18 	vmov	d8, r0, r1
 8010b1e:	4639      	mov	r1, r7
 8010b20:	4630      	mov	r0, r6
 8010b22:	f7f0 f819 	bl	8000b58 <__aeabi_d2iz>
 8010b26:	9011      	str	r0, [sp, #68]	; 0x44
 8010b28:	f7ef fcfc 	bl	8000524 <__aeabi_i2d>
 8010b2c:	4602      	mov	r2, r0
 8010b2e:	460b      	mov	r3, r1
 8010b30:	4630      	mov	r0, r6
 8010b32:	4639      	mov	r1, r7
 8010b34:	f7ef fba8 	bl	8000288 <__aeabi_dsub>
 8010b38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010b3a:	3330      	adds	r3, #48	; 0x30
 8010b3c:	f805 3b01 	strb.w	r3, [r5], #1
 8010b40:	9b02      	ldr	r3, [sp, #8]
 8010b42:	429d      	cmp	r5, r3
 8010b44:	4606      	mov	r6, r0
 8010b46:	460f      	mov	r7, r1
 8010b48:	f04f 0200 	mov.w	r2, #0
 8010b4c:	d134      	bne.n	8010bb8 <_dtoa_r+0x660>
 8010b4e:	4b19      	ldr	r3, [pc, #100]	; (8010bb4 <_dtoa_r+0x65c>)
 8010b50:	ec51 0b18 	vmov	r0, r1, d8
 8010b54:	f7ef fb9a 	bl	800028c <__adddf3>
 8010b58:	4602      	mov	r2, r0
 8010b5a:	460b      	mov	r3, r1
 8010b5c:	4630      	mov	r0, r6
 8010b5e:	4639      	mov	r1, r7
 8010b60:	f7ef ffda 	bl	8000b18 <__aeabi_dcmpgt>
 8010b64:	2800      	cmp	r0, #0
 8010b66:	d175      	bne.n	8010c54 <_dtoa_r+0x6fc>
 8010b68:	ec53 2b18 	vmov	r2, r3, d8
 8010b6c:	4911      	ldr	r1, [pc, #68]	; (8010bb4 <_dtoa_r+0x65c>)
 8010b6e:	2000      	movs	r0, #0
 8010b70:	f7ef fb8a 	bl	8000288 <__aeabi_dsub>
 8010b74:	4602      	mov	r2, r0
 8010b76:	460b      	mov	r3, r1
 8010b78:	4630      	mov	r0, r6
 8010b7a:	4639      	mov	r1, r7
 8010b7c:	f7ef ffae 	bl	8000adc <__aeabi_dcmplt>
 8010b80:	2800      	cmp	r0, #0
 8010b82:	f43f af27 	beq.w	80109d4 <_dtoa_r+0x47c>
 8010b86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010b88:	1e6b      	subs	r3, r5, #1
 8010b8a:	930c      	str	r3, [sp, #48]	; 0x30
 8010b8c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010b90:	2b30      	cmp	r3, #48	; 0x30
 8010b92:	d0f8      	beq.n	8010b86 <_dtoa_r+0x62e>
 8010b94:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8010b98:	e04a      	b.n	8010c30 <_dtoa_r+0x6d8>
 8010b9a:	bf00      	nop
 8010b9c:	08013898 	.word	0x08013898
 8010ba0:	08013870 	.word	0x08013870
 8010ba4:	3ff00000 	.word	0x3ff00000
 8010ba8:	40240000 	.word	0x40240000
 8010bac:	401c0000 	.word	0x401c0000
 8010bb0:	40140000 	.word	0x40140000
 8010bb4:	3fe00000 	.word	0x3fe00000
 8010bb8:	4baf      	ldr	r3, [pc, #700]	; (8010e78 <_dtoa_r+0x920>)
 8010bba:	f7ef fd1d 	bl	80005f8 <__aeabi_dmul>
 8010bbe:	4606      	mov	r6, r0
 8010bc0:	460f      	mov	r7, r1
 8010bc2:	e7ac      	b.n	8010b1e <_dtoa_r+0x5c6>
 8010bc4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010bc8:	9d00      	ldr	r5, [sp, #0]
 8010bca:	4642      	mov	r2, r8
 8010bcc:	464b      	mov	r3, r9
 8010bce:	4630      	mov	r0, r6
 8010bd0:	4639      	mov	r1, r7
 8010bd2:	f7ef fe3b 	bl	800084c <__aeabi_ddiv>
 8010bd6:	f7ef ffbf 	bl	8000b58 <__aeabi_d2iz>
 8010bda:	9002      	str	r0, [sp, #8]
 8010bdc:	f7ef fca2 	bl	8000524 <__aeabi_i2d>
 8010be0:	4642      	mov	r2, r8
 8010be2:	464b      	mov	r3, r9
 8010be4:	f7ef fd08 	bl	80005f8 <__aeabi_dmul>
 8010be8:	4602      	mov	r2, r0
 8010bea:	460b      	mov	r3, r1
 8010bec:	4630      	mov	r0, r6
 8010bee:	4639      	mov	r1, r7
 8010bf0:	f7ef fb4a 	bl	8000288 <__aeabi_dsub>
 8010bf4:	9e02      	ldr	r6, [sp, #8]
 8010bf6:	9f01      	ldr	r7, [sp, #4]
 8010bf8:	3630      	adds	r6, #48	; 0x30
 8010bfa:	f805 6b01 	strb.w	r6, [r5], #1
 8010bfe:	9e00      	ldr	r6, [sp, #0]
 8010c00:	1bae      	subs	r6, r5, r6
 8010c02:	42b7      	cmp	r7, r6
 8010c04:	4602      	mov	r2, r0
 8010c06:	460b      	mov	r3, r1
 8010c08:	d137      	bne.n	8010c7a <_dtoa_r+0x722>
 8010c0a:	f7ef fb3f 	bl	800028c <__adddf3>
 8010c0e:	4642      	mov	r2, r8
 8010c10:	464b      	mov	r3, r9
 8010c12:	4606      	mov	r6, r0
 8010c14:	460f      	mov	r7, r1
 8010c16:	f7ef ff7f 	bl	8000b18 <__aeabi_dcmpgt>
 8010c1a:	b9c8      	cbnz	r0, 8010c50 <_dtoa_r+0x6f8>
 8010c1c:	4642      	mov	r2, r8
 8010c1e:	464b      	mov	r3, r9
 8010c20:	4630      	mov	r0, r6
 8010c22:	4639      	mov	r1, r7
 8010c24:	f7ef ff50 	bl	8000ac8 <__aeabi_dcmpeq>
 8010c28:	b110      	cbz	r0, 8010c30 <_dtoa_r+0x6d8>
 8010c2a:	9b02      	ldr	r3, [sp, #8]
 8010c2c:	07d9      	lsls	r1, r3, #31
 8010c2e:	d40f      	bmi.n	8010c50 <_dtoa_r+0x6f8>
 8010c30:	4620      	mov	r0, r4
 8010c32:	4659      	mov	r1, fp
 8010c34:	f001 f868 	bl	8011d08 <_Bfree>
 8010c38:	2300      	movs	r3, #0
 8010c3a:	702b      	strb	r3, [r5, #0]
 8010c3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010c3e:	f10a 0001 	add.w	r0, sl, #1
 8010c42:	6018      	str	r0, [r3, #0]
 8010c44:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	f43f acd8 	beq.w	80105fc <_dtoa_r+0xa4>
 8010c4c:	601d      	str	r5, [r3, #0]
 8010c4e:	e4d5      	b.n	80105fc <_dtoa_r+0xa4>
 8010c50:	f8cd a01c 	str.w	sl, [sp, #28]
 8010c54:	462b      	mov	r3, r5
 8010c56:	461d      	mov	r5, r3
 8010c58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010c5c:	2a39      	cmp	r2, #57	; 0x39
 8010c5e:	d108      	bne.n	8010c72 <_dtoa_r+0x71a>
 8010c60:	9a00      	ldr	r2, [sp, #0]
 8010c62:	429a      	cmp	r2, r3
 8010c64:	d1f7      	bne.n	8010c56 <_dtoa_r+0x6fe>
 8010c66:	9a07      	ldr	r2, [sp, #28]
 8010c68:	9900      	ldr	r1, [sp, #0]
 8010c6a:	3201      	adds	r2, #1
 8010c6c:	9207      	str	r2, [sp, #28]
 8010c6e:	2230      	movs	r2, #48	; 0x30
 8010c70:	700a      	strb	r2, [r1, #0]
 8010c72:	781a      	ldrb	r2, [r3, #0]
 8010c74:	3201      	adds	r2, #1
 8010c76:	701a      	strb	r2, [r3, #0]
 8010c78:	e78c      	b.n	8010b94 <_dtoa_r+0x63c>
 8010c7a:	4b7f      	ldr	r3, [pc, #508]	; (8010e78 <_dtoa_r+0x920>)
 8010c7c:	2200      	movs	r2, #0
 8010c7e:	f7ef fcbb 	bl	80005f8 <__aeabi_dmul>
 8010c82:	2200      	movs	r2, #0
 8010c84:	2300      	movs	r3, #0
 8010c86:	4606      	mov	r6, r0
 8010c88:	460f      	mov	r7, r1
 8010c8a:	f7ef ff1d 	bl	8000ac8 <__aeabi_dcmpeq>
 8010c8e:	2800      	cmp	r0, #0
 8010c90:	d09b      	beq.n	8010bca <_dtoa_r+0x672>
 8010c92:	e7cd      	b.n	8010c30 <_dtoa_r+0x6d8>
 8010c94:	9a08      	ldr	r2, [sp, #32]
 8010c96:	2a00      	cmp	r2, #0
 8010c98:	f000 80c4 	beq.w	8010e24 <_dtoa_r+0x8cc>
 8010c9c:	9a05      	ldr	r2, [sp, #20]
 8010c9e:	2a01      	cmp	r2, #1
 8010ca0:	f300 80a8 	bgt.w	8010df4 <_dtoa_r+0x89c>
 8010ca4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010ca6:	2a00      	cmp	r2, #0
 8010ca8:	f000 80a0 	beq.w	8010dec <_dtoa_r+0x894>
 8010cac:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010cb0:	9e06      	ldr	r6, [sp, #24]
 8010cb2:	4645      	mov	r5, r8
 8010cb4:	9a04      	ldr	r2, [sp, #16]
 8010cb6:	2101      	movs	r1, #1
 8010cb8:	441a      	add	r2, r3
 8010cba:	4620      	mov	r0, r4
 8010cbc:	4498      	add	r8, r3
 8010cbe:	9204      	str	r2, [sp, #16]
 8010cc0:	f001 f928 	bl	8011f14 <__i2b>
 8010cc4:	4607      	mov	r7, r0
 8010cc6:	2d00      	cmp	r5, #0
 8010cc8:	dd0b      	ble.n	8010ce2 <_dtoa_r+0x78a>
 8010cca:	9b04      	ldr	r3, [sp, #16]
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	dd08      	ble.n	8010ce2 <_dtoa_r+0x78a>
 8010cd0:	42ab      	cmp	r3, r5
 8010cd2:	9a04      	ldr	r2, [sp, #16]
 8010cd4:	bfa8      	it	ge
 8010cd6:	462b      	movge	r3, r5
 8010cd8:	eba8 0803 	sub.w	r8, r8, r3
 8010cdc:	1aed      	subs	r5, r5, r3
 8010cde:	1ad3      	subs	r3, r2, r3
 8010ce0:	9304      	str	r3, [sp, #16]
 8010ce2:	9b06      	ldr	r3, [sp, #24]
 8010ce4:	b1fb      	cbz	r3, 8010d26 <_dtoa_r+0x7ce>
 8010ce6:	9b08      	ldr	r3, [sp, #32]
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	f000 809f 	beq.w	8010e2c <_dtoa_r+0x8d4>
 8010cee:	2e00      	cmp	r6, #0
 8010cf0:	dd11      	ble.n	8010d16 <_dtoa_r+0x7be>
 8010cf2:	4639      	mov	r1, r7
 8010cf4:	4632      	mov	r2, r6
 8010cf6:	4620      	mov	r0, r4
 8010cf8:	f001 f9c8 	bl	801208c <__pow5mult>
 8010cfc:	465a      	mov	r2, fp
 8010cfe:	4601      	mov	r1, r0
 8010d00:	4607      	mov	r7, r0
 8010d02:	4620      	mov	r0, r4
 8010d04:	f001 f91c 	bl	8011f40 <__multiply>
 8010d08:	4659      	mov	r1, fp
 8010d0a:	9007      	str	r0, [sp, #28]
 8010d0c:	4620      	mov	r0, r4
 8010d0e:	f000 fffb 	bl	8011d08 <_Bfree>
 8010d12:	9b07      	ldr	r3, [sp, #28]
 8010d14:	469b      	mov	fp, r3
 8010d16:	9b06      	ldr	r3, [sp, #24]
 8010d18:	1b9a      	subs	r2, r3, r6
 8010d1a:	d004      	beq.n	8010d26 <_dtoa_r+0x7ce>
 8010d1c:	4659      	mov	r1, fp
 8010d1e:	4620      	mov	r0, r4
 8010d20:	f001 f9b4 	bl	801208c <__pow5mult>
 8010d24:	4683      	mov	fp, r0
 8010d26:	2101      	movs	r1, #1
 8010d28:	4620      	mov	r0, r4
 8010d2a:	f001 f8f3 	bl	8011f14 <__i2b>
 8010d2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	4606      	mov	r6, r0
 8010d34:	dd7c      	ble.n	8010e30 <_dtoa_r+0x8d8>
 8010d36:	461a      	mov	r2, r3
 8010d38:	4601      	mov	r1, r0
 8010d3a:	4620      	mov	r0, r4
 8010d3c:	f001 f9a6 	bl	801208c <__pow5mult>
 8010d40:	9b05      	ldr	r3, [sp, #20]
 8010d42:	2b01      	cmp	r3, #1
 8010d44:	4606      	mov	r6, r0
 8010d46:	dd76      	ble.n	8010e36 <_dtoa_r+0x8de>
 8010d48:	2300      	movs	r3, #0
 8010d4a:	9306      	str	r3, [sp, #24]
 8010d4c:	6933      	ldr	r3, [r6, #16]
 8010d4e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010d52:	6918      	ldr	r0, [r3, #16]
 8010d54:	f001 f88e 	bl	8011e74 <__hi0bits>
 8010d58:	f1c0 0020 	rsb	r0, r0, #32
 8010d5c:	9b04      	ldr	r3, [sp, #16]
 8010d5e:	4418      	add	r0, r3
 8010d60:	f010 001f 	ands.w	r0, r0, #31
 8010d64:	f000 8086 	beq.w	8010e74 <_dtoa_r+0x91c>
 8010d68:	f1c0 0320 	rsb	r3, r0, #32
 8010d6c:	2b04      	cmp	r3, #4
 8010d6e:	dd7f      	ble.n	8010e70 <_dtoa_r+0x918>
 8010d70:	f1c0 001c 	rsb	r0, r0, #28
 8010d74:	9b04      	ldr	r3, [sp, #16]
 8010d76:	4403      	add	r3, r0
 8010d78:	4480      	add	r8, r0
 8010d7a:	4405      	add	r5, r0
 8010d7c:	9304      	str	r3, [sp, #16]
 8010d7e:	f1b8 0f00 	cmp.w	r8, #0
 8010d82:	dd05      	ble.n	8010d90 <_dtoa_r+0x838>
 8010d84:	4659      	mov	r1, fp
 8010d86:	4642      	mov	r2, r8
 8010d88:	4620      	mov	r0, r4
 8010d8a:	f001 f9d9 	bl	8012140 <__lshift>
 8010d8e:	4683      	mov	fp, r0
 8010d90:	9b04      	ldr	r3, [sp, #16]
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	dd05      	ble.n	8010da2 <_dtoa_r+0x84a>
 8010d96:	4631      	mov	r1, r6
 8010d98:	461a      	mov	r2, r3
 8010d9a:	4620      	mov	r0, r4
 8010d9c:	f001 f9d0 	bl	8012140 <__lshift>
 8010da0:	4606      	mov	r6, r0
 8010da2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d069      	beq.n	8010e7c <_dtoa_r+0x924>
 8010da8:	4631      	mov	r1, r6
 8010daa:	4658      	mov	r0, fp
 8010dac:	f001 fa34 	bl	8012218 <__mcmp>
 8010db0:	2800      	cmp	r0, #0
 8010db2:	da63      	bge.n	8010e7c <_dtoa_r+0x924>
 8010db4:	2300      	movs	r3, #0
 8010db6:	4659      	mov	r1, fp
 8010db8:	220a      	movs	r2, #10
 8010dba:	4620      	mov	r0, r4
 8010dbc:	f000 ffc6 	bl	8011d4c <__multadd>
 8010dc0:	9b08      	ldr	r3, [sp, #32]
 8010dc2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010dc6:	4683      	mov	fp, r0
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	f000 818f 	beq.w	80110ec <_dtoa_r+0xb94>
 8010dce:	4639      	mov	r1, r7
 8010dd0:	2300      	movs	r3, #0
 8010dd2:	220a      	movs	r2, #10
 8010dd4:	4620      	mov	r0, r4
 8010dd6:	f000 ffb9 	bl	8011d4c <__multadd>
 8010dda:	f1b9 0f00 	cmp.w	r9, #0
 8010dde:	4607      	mov	r7, r0
 8010de0:	f300 808e 	bgt.w	8010f00 <_dtoa_r+0x9a8>
 8010de4:	9b05      	ldr	r3, [sp, #20]
 8010de6:	2b02      	cmp	r3, #2
 8010de8:	dc50      	bgt.n	8010e8c <_dtoa_r+0x934>
 8010dea:	e089      	b.n	8010f00 <_dtoa_r+0x9a8>
 8010dec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010dee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010df2:	e75d      	b.n	8010cb0 <_dtoa_r+0x758>
 8010df4:	9b01      	ldr	r3, [sp, #4]
 8010df6:	1e5e      	subs	r6, r3, #1
 8010df8:	9b06      	ldr	r3, [sp, #24]
 8010dfa:	42b3      	cmp	r3, r6
 8010dfc:	bfbf      	itttt	lt
 8010dfe:	9b06      	ldrlt	r3, [sp, #24]
 8010e00:	9606      	strlt	r6, [sp, #24]
 8010e02:	1af2      	sublt	r2, r6, r3
 8010e04:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8010e06:	bfb6      	itet	lt
 8010e08:	189b      	addlt	r3, r3, r2
 8010e0a:	1b9e      	subge	r6, r3, r6
 8010e0c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8010e0e:	9b01      	ldr	r3, [sp, #4]
 8010e10:	bfb8      	it	lt
 8010e12:	2600      	movlt	r6, #0
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	bfb5      	itete	lt
 8010e18:	eba8 0503 	sublt.w	r5, r8, r3
 8010e1c:	9b01      	ldrge	r3, [sp, #4]
 8010e1e:	2300      	movlt	r3, #0
 8010e20:	4645      	movge	r5, r8
 8010e22:	e747      	b.n	8010cb4 <_dtoa_r+0x75c>
 8010e24:	9e06      	ldr	r6, [sp, #24]
 8010e26:	9f08      	ldr	r7, [sp, #32]
 8010e28:	4645      	mov	r5, r8
 8010e2a:	e74c      	b.n	8010cc6 <_dtoa_r+0x76e>
 8010e2c:	9a06      	ldr	r2, [sp, #24]
 8010e2e:	e775      	b.n	8010d1c <_dtoa_r+0x7c4>
 8010e30:	9b05      	ldr	r3, [sp, #20]
 8010e32:	2b01      	cmp	r3, #1
 8010e34:	dc18      	bgt.n	8010e68 <_dtoa_r+0x910>
 8010e36:	9b02      	ldr	r3, [sp, #8]
 8010e38:	b9b3      	cbnz	r3, 8010e68 <_dtoa_r+0x910>
 8010e3a:	9b03      	ldr	r3, [sp, #12]
 8010e3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010e40:	b9a3      	cbnz	r3, 8010e6c <_dtoa_r+0x914>
 8010e42:	9b03      	ldr	r3, [sp, #12]
 8010e44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010e48:	0d1b      	lsrs	r3, r3, #20
 8010e4a:	051b      	lsls	r3, r3, #20
 8010e4c:	b12b      	cbz	r3, 8010e5a <_dtoa_r+0x902>
 8010e4e:	9b04      	ldr	r3, [sp, #16]
 8010e50:	3301      	adds	r3, #1
 8010e52:	9304      	str	r3, [sp, #16]
 8010e54:	f108 0801 	add.w	r8, r8, #1
 8010e58:	2301      	movs	r3, #1
 8010e5a:	9306      	str	r3, [sp, #24]
 8010e5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	f47f af74 	bne.w	8010d4c <_dtoa_r+0x7f4>
 8010e64:	2001      	movs	r0, #1
 8010e66:	e779      	b.n	8010d5c <_dtoa_r+0x804>
 8010e68:	2300      	movs	r3, #0
 8010e6a:	e7f6      	b.n	8010e5a <_dtoa_r+0x902>
 8010e6c:	9b02      	ldr	r3, [sp, #8]
 8010e6e:	e7f4      	b.n	8010e5a <_dtoa_r+0x902>
 8010e70:	d085      	beq.n	8010d7e <_dtoa_r+0x826>
 8010e72:	4618      	mov	r0, r3
 8010e74:	301c      	adds	r0, #28
 8010e76:	e77d      	b.n	8010d74 <_dtoa_r+0x81c>
 8010e78:	40240000 	.word	0x40240000
 8010e7c:	9b01      	ldr	r3, [sp, #4]
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	dc38      	bgt.n	8010ef4 <_dtoa_r+0x99c>
 8010e82:	9b05      	ldr	r3, [sp, #20]
 8010e84:	2b02      	cmp	r3, #2
 8010e86:	dd35      	ble.n	8010ef4 <_dtoa_r+0x99c>
 8010e88:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8010e8c:	f1b9 0f00 	cmp.w	r9, #0
 8010e90:	d10d      	bne.n	8010eae <_dtoa_r+0x956>
 8010e92:	4631      	mov	r1, r6
 8010e94:	464b      	mov	r3, r9
 8010e96:	2205      	movs	r2, #5
 8010e98:	4620      	mov	r0, r4
 8010e9a:	f000 ff57 	bl	8011d4c <__multadd>
 8010e9e:	4601      	mov	r1, r0
 8010ea0:	4606      	mov	r6, r0
 8010ea2:	4658      	mov	r0, fp
 8010ea4:	f001 f9b8 	bl	8012218 <__mcmp>
 8010ea8:	2800      	cmp	r0, #0
 8010eaa:	f73f adbd 	bgt.w	8010a28 <_dtoa_r+0x4d0>
 8010eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010eb0:	9d00      	ldr	r5, [sp, #0]
 8010eb2:	ea6f 0a03 	mvn.w	sl, r3
 8010eb6:	f04f 0800 	mov.w	r8, #0
 8010eba:	4631      	mov	r1, r6
 8010ebc:	4620      	mov	r0, r4
 8010ebe:	f000 ff23 	bl	8011d08 <_Bfree>
 8010ec2:	2f00      	cmp	r7, #0
 8010ec4:	f43f aeb4 	beq.w	8010c30 <_dtoa_r+0x6d8>
 8010ec8:	f1b8 0f00 	cmp.w	r8, #0
 8010ecc:	d005      	beq.n	8010eda <_dtoa_r+0x982>
 8010ece:	45b8      	cmp	r8, r7
 8010ed0:	d003      	beq.n	8010eda <_dtoa_r+0x982>
 8010ed2:	4641      	mov	r1, r8
 8010ed4:	4620      	mov	r0, r4
 8010ed6:	f000 ff17 	bl	8011d08 <_Bfree>
 8010eda:	4639      	mov	r1, r7
 8010edc:	4620      	mov	r0, r4
 8010ede:	f000 ff13 	bl	8011d08 <_Bfree>
 8010ee2:	e6a5      	b.n	8010c30 <_dtoa_r+0x6d8>
 8010ee4:	2600      	movs	r6, #0
 8010ee6:	4637      	mov	r7, r6
 8010ee8:	e7e1      	b.n	8010eae <_dtoa_r+0x956>
 8010eea:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8010eec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8010ef0:	4637      	mov	r7, r6
 8010ef2:	e599      	b.n	8010a28 <_dtoa_r+0x4d0>
 8010ef4:	9b08      	ldr	r3, [sp, #32]
 8010ef6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	f000 80fd 	beq.w	80110fa <_dtoa_r+0xba2>
 8010f00:	2d00      	cmp	r5, #0
 8010f02:	dd05      	ble.n	8010f10 <_dtoa_r+0x9b8>
 8010f04:	4639      	mov	r1, r7
 8010f06:	462a      	mov	r2, r5
 8010f08:	4620      	mov	r0, r4
 8010f0a:	f001 f919 	bl	8012140 <__lshift>
 8010f0e:	4607      	mov	r7, r0
 8010f10:	9b06      	ldr	r3, [sp, #24]
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d05c      	beq.n	8010fd0 <_dtoa_r+0xa78>
 8010f16:	6879      	ldr	r1, [r7, #4]
 8010f18:	4620      	mov	r0, r4
 8010f1a:	f000 feb5 	bl	8011c88 <_Balloc>
 8010f1e:	4605      	mov	r5, r0
 8010f20:	b928      	cbnz	r0, 8010f2e <_dtoa_r+0x9d6>
 8010f22:	4b80      	ldr	r3, [pc, #512]	; (8011124 <_dtoa_r+0xbcc>)
 8010f24:	4602      	mov	r2, r0
 8010f26:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010f2a:	f7ff bb2e 	b.w	801058a <_dtoa_r+0x32>
 8010f2e:	693a      	ldr	r2, [r7, #16]
 8010f30:	3202      	adds	r2, #2
 8010f32:	0092      	lsls	r2, r2, #2
 8010f34:	f107 010c 	add.w	r1, r7, #12
 8010f38:	300c      	adds	r0, #12
 8010f3a:	f7fd fb9d 	bl	800e678 <memcpy>
 8010f3e:	2201      	movs	r2, #1
 8010f40:	4629      	mov	r1, r5
 8010f42:	4620      	mov	r0, r4
 8010f44:	f001 f8fc 	bl	8012140 <__lshift>
 8010f48:	9b00      	ldr	r3, [sp, #0]
 8010f4a:	3301      	adds	r3, #1
 8010f4c:	9301      	str	r3, [sp, #4]
 8010f4e:	9b00      	ldr	r3, [sp, #0]
 8010f50:	444b      	add	r3, r9
 8010f52:	9307      	str	r3, [sp, #28]
 8010f54:	9b02      	ldr	r3, [sp, #8]
 8010f56:	f003 0301 	and.w	r3, r3, #1
 8010f5a:	46b8      	mov	r8, r7
 8010f5c:	9306      	str	r3, [sp, #24]
 8010f5e:	4607      	mov	r7, r0
 8010f60:	9b01      	ldr	r3, [sp, #4]
 8010f62:	4631      	mov	r1, r6
 8010f64:	3b01      	subs	r3, #1
 8010f66:	4658      	mov	r0, fp
 8010f68:	9302      	str	r3, [sp, #8]
 8010f6a:	f7ff fa67 	bl	801043c <quorem>
 8010f6e:	4603      	mov	r3, r0
 8010f70:	3330      	adds	r3, #48	; 0x30
 8010f72:	9004      	str	r0, [sp, #16]
 8010f74:	4641      	mov	r1, r8
 8010f76:	4658      	mov	r0, fp
 8010f78:	9308      	str	r3, [sp, #32]
 8010f7a:	f001 f94d 	bl	8012218 <__mcmp>
 8010f7e:	463a      	mov	r2, r7
 8010f80:	4681      	mov	r9, r0
 8010f82:	4631      	mov	r1, r6
 8010f84:	4620      	mov	r0, r4
 8010f86:	f001 f963 	bl	8012250 <__mdiff>
 8010f8a:	68c2      	ldr	r2, [r0, #12]
 8010f8c:	9b08      	ldr	r3, [sp, #32]
 8010f8e:	4605      	mov	r5, r0
 8010f90:	bb02      	cbnz	r2, 8010fd4 <_dtoa_r+0xa7c>
 8010f92:	4601      	mov	r1, r0
 8010f94:	4658      	mov	r0, fp
 8010f96:	f001 f93f 	bl	8012218 <__mcmp>
 8010f9a:	9b08      	ldr	r3, [sp, #32]
 8010f9c:	4602      	mov	r2, r0
 8010f9e:	4629      	mov	r1, r5
 8010fa0:	4620      	mov	r0, r4
 8010fa2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8010fa6:	f000 feaf 	bl	8011d08 <_Bfree>
 8010faa:	9b05      	ldr	r3, [sp, #20]
 8010fac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010fae:	9d01      	ldr	r5, [sp, #4]
 8010fb0:	ea43 0102 	orr.w	r1, r3, r2
 8010fb4:	9b06      	ldr	r3, [sp, #24]
 8010fb6:	430b      	orrs	r3, r1
 8010fb8:	9b08      	ldr	r3, [sp, #32]
 8010fba:	d10d      	bne.n	8010fd8 <_dtoa_r+0xa80>
 8010fbc:	2b39      	cmp	r3, #57	; 0x39
 8010fbe:	d029      	beq.n	8011014 <_dtoa_r+0xabc>
 8010fc0:	f1b9 0f00 	cmp.w	r9, #0
 8010fc4:	dd01      	ble.n	8010fca <_dtoa_r+0xa72>
 8010fc6:	9b04      	ldr	r3, [sp, #16]
 8010fc8:	3331      	adds	r3, #49	; 0x31
 8010fca:	9a02      	ldr	r2, [sp, #8]
 8010fcc:	7013      	strb	r3, [r2, #0]
 8010fce:	e774      	b.n	8010eba <_dtoa_r+0x962>
 8010fd0:	4638      	mov	r0, r7
 8010fd2:	e7b9      	b.n	8010f48 <_dtoa_r+0x9f0>
 8010fd4:	2201      	movs	r2, #1
 8010fd6:	e7e2      	b.n	8010f9e <_dtoa_r+0xa46>
 8010fd8:	f1b9 0f00 	cmp.w	r9, #0
 8010fdc:	db06      	blt.n	8010fec <_dtoa_r+0xa94>
 8010fde:	9905      	ldr	r1, [sp, #20]
 8010fe0:	ea41 0909 	orr.w	r9, r1, r9
 8010fe4:	9906      	ldr	r1, [sp, #24]
 8010fe6:	ea59 0101 	orrs.w	r1, r9, r1
 8010fea:	d120      	bne.n	801102e <_dtoa_r+0xad6>
 8010fec:	2a00      	cmp	r2, #0
 8010fee:	ddec      	ble.n	8010fca <_dtoa_r+0xa72>
 8010ff0:	4659      	mov	r1, fp
 8010ff2:	2201      	movs	r2, #1
 8010ff4:	4620      	mov	r0, r4
 8010ff6:	9301      	str	r3, [sp, #4]
 8010ff8:	f001 f8a2 	bl	8012140 <__lshift>
 8010ffc:	4631      	mov	r1, r6
 8010ffe:	4683      	mov	fp, r0
 8011000:	f001 f90a 	bl	8012218 <__mcmp>
 8011004:	2800      	cmp	r0, #0
 8011006:	9b01      	ldr	r3, [sp, #4]
 8011008:	dc02      	bgt.n	8011010 <_dtoa_r+0xab8>
 801100a:	d1de      	bne.n	8010fca <_dtoa_r+0xa72>
 801100c:	07da      	lsls	r2, r3, #31
 801100e:	d5dc      	bpl.n	8010fca <_dtoa_r+0xa72>
 8011010:	2b39      	cmp	r3, #57	; 0x39
 8011012:	d1d8      	bne.n	8010fc6 <_dtoa_r+0xa6e>
 8011014:	9a02      	ldr	r2, [sp, #8]
 8011016:	2339      	movs	r3, #57	; 0x39
 8011018:	7013      	strb	r3, [r2, #0]
 801101a:	462b      	mov	r3, r5
 801101c:	461d      	mov	r5, r3
 801101e:	3b01      	subs	r3, #1
 8011020:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011024:	2a39      	cmp	r2, #57	; 0x39
 8011026:	d050      	beq.n	80110ca <_dtoa_r+0xb72>
 8011028:	3201      	adds	r2, #1
 801102a:	701a      	strb	r2, [r3, #0]
 801102c:	e745      	b.n	8010eba <_dtoa_r+0x962>
 801102e:	2a00      	cmp	r2, #0
 8011030:	dd03      	ble.n	801103a <_dtoa_r+0xae2>
 8011032:	2b39      	cmp	r3, #57	; 0x39
 8011034:	d0ee      	beq.n	8011014 <_dtoa_r+0xabc>
 8011036:	3301      	adds	r3, #1
 8011038:	e7c7      	b.n	8010fca <_dtoa_r+0xa72>
 801103a:	9a01      	ldr	r2, [sp, #4]
 801103c:	9907      	ldr	r1, [sp, #28]
 801103e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011042:	428a      	cmp	r2, r1
 8011044:	d02a      	beq.n	801109c <_dtoa_r+0xb44>
 8011046:	4659      	mov	r1, fp
 8011048:	2300      	movs	r3, #0
 801104a:	220a      	movs	r2, #10
 801104c:	4620      	mov	r0, r4
 801104e:	f000 fe7d 	bl	8011d4c <__multadd>
 8011052:	45b8      	cmp	r8, r7
 8011054:	4683      	mov	fp, r0
 8011056:	f04f 0300 	mov.w	r3, #0
 801105a:	f04f 020a 	mov.w	r2, #10
 801105e:	4641      	mov	r1, r8
 8011060:	4620      	mov	r0, r4
 8011062:	d107      	bne.n	8011074 <_dtoa_r+0xb1c>
 8011064:	f000 fe72 	bl	8011d4c <__multadd>
 8011068:	4680      	mov	r8, r0
 801106a:	4607      	mov	r7, r0
 801106c:	9b01      	ldr	r3, [sp, #4]
 801106e:	3301      	adds	r3, #1
 8011070:	9301      	str	r3, [sp, #4]
 8011072:	e775      	b.n	8010f60 <_dtoa_r+0xa08>
 8011074:	f000 fe6a 	bl	8011d4c <__multadd>
 8011078:	4639      	mov	r1, r7
 801107a:	4680      	mov	r8, r0
 801107c:	2300      	movs	r3, #0
 801107e:	220a      	movs	r2, #10
 8011080:	4620      	mov	r0, r4
 8011082:	f000 fe63 	bl	8011d4c <__multadd>
 8011086:	4607      	mov	r7, r0
 8011088:	e7f0      	b.n	801106c <_dtoa_r+0xb14>
 801108a:	f1b9 0f00 	cmp.w	r9, #0
 801108e:	9a00      	ldr	r2, [sp, #0]
 8011090:	bfcc      	ite	gt
 8011092:	464d      	movgt	r5, r9
 8011094:	2501      	movle	r5, #1
 8011096:	4415      	add	r5, r2
 8011098:	f04f 0800 	mov.w	r8, #0
 801109c:	4659      	mov	r1, fp
 801109e:	2201      	movs	r2, #1
 80110a0:	4620      	mov	r0, r4
 80110a2:	9301      	str	r3, [sp, #4]
 80110a4:	f001 f84c 	bl	8012140 <__lshift>
 80110a8:	4631      	mov	r1, r6
 80110aa:	4683      	mov	fp, r0
 80110ac:	f001 f8b4 	bl	8012218 <__mcmp>
 80110b0:	2800      	cmp	r0, #0
 80110b2:	dcb2      	bgt.n	801101a <_dtoa_r+0xac2>
 80110b4:	d102      	bne.n	80110bc <_dtoa_r+0xb64>
 80110b6:	9b01      	ldr	r3, [sp, #4]
 80110b8:	07db      	lsls	r3, r3, #31
 80110ba:	d4ae      	bmi.n	801101a <_dtoa_r+0xac2>
 80110bc:	462b      	mov	r3, r5
 80110be:	461d      	mov	r5, r3
 80110c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80110c4:	2a30      	cmp	r2, #48	; 0x30
 80110c6:	d0fa      	beq.n	80110be <_dtoa_r+0xb66>
 80110c8:	e6f7      	b.n	8010eba <_dtoa_r+0x962>
 80110ca:	9a00      	ldr	r2, [sp, #0]
 80110cc:	429a      	cmp	r2, r3
 80110ce:	d1a5      	bne.n	801101c <_dtoa_r+0xac4>
 80110d0:	f10a 0a01 	add.w	sl, sl, #1
 80110d4:	2331      	movs	r3, #49	; 0x31
 80110d6:	e779      	b.n	8010fcc <_dtoa_r+0xa74>
 80110d8:	4b13      	ldr	r3, [pc, #76]	; (8011128 <_dtoa_r+0xbd0>)
 80110da:	f7ff baaf 	b.w	801063c <_dtoa_r+0xe4>
 80110de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	f47f aa86 	bne.w	80105f2 <_dtoa_r+0x9a>
 80110e6:	4b11      	ldr	r3, [pc, #68]	; (801112c <_dtoa_r+0xbd4>)
 80110e8:	f7ff baa8 	b.w	801063c <_dtoa_r+0xe4>
 80110ec:	f1b9 0f00 	cmp.w	r9, #0
 80110f0:	dc03      	bgt.n	80110fa <_dtoa_r+0xba2>
 80110f2:	9b05      	ldr	r3, [sp, #20]
 80110f4:	2b02      	cmp	r3, #2
 80110f6:	f73f aec9 	bgt.w	8010e8c <_dtoa_r+0x934>
 80110fa:	9d00      	ldr	r5, [sp, #0]
 80110fc:	4631      	mov	r1, r6
 80110fe:	4658      	mov	r0, fp
 8011100:	f7ff f99c 	bl	801043c <quorem>
 8011104:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8011108:	f805 3b01 	strb.w	r3, [r5], #1
 801110c:	9a00      	ldr	r2, [sp, #0]
 801110e:	1aaa      	subs	r2, r5, r2
 8011110:	4591      	cmp	r9, r2
 8011112:	ddba      	ble.n	801108a <_dtoa_r+0xb32>
 8011114:	4659      	mov	r1, fp
 8011116:	2300      	movs	r3, #0
 8011118:	220a      	movs	r2, #10
 801111a:	4620      	mov	r0, r4
 801111c:	f000 fe16 	bl	8011d4c <__multadd>
 8011120:	4683      	mov	fp, r0
 8011122:	e7eb      	b.n	80110fc <_dtoa_r+0xba4>
 8011124:	0801371c 	.word	0x0801371c
 8011128:	08013518 	.word	0x08013518
 801112c:	08013699 	.word	0x08013699

08011130 <__sflush_r>:
 8011130:	898a      	ldrh	r2, [r1, #12]
 8011132:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011136:	4605      	mov	r5, r0
 8011138:	0710      	lsls	r0, r2, #28
 801113a:	460c      	mov	r4, r1
 801113c:	d458      	bmi.n	80111f0 <__sflush_r+0xc0>
 801113e:	684b      	ldr	r3, [r1, #4]
 8011140:	2b00      	cmp	r3, #0
 8011142:	dc05      	bgt.n	8011150 <__sflush_r+0x20>
 8011144:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011146:	2b00      	cmp	r3, #0
 8011148:	dc02      	bgt.n	8011150 <__sflush_r+0x20>
 801114a:	2000      	movs	r0, #0
 801114c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011150:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011152:	2e00      	cmp	r6, #0
 8011154:	d0f9      	beq.n	801114a <__sflush_r+0x1a>
 8011156:	2300      	movs	r3, #0
 8011158:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801115c:	682f      	ldr	r7, [r5, #0]
 801115e:	602b      	str	r3, [r5, #0]
 8011160:	d032      	beq.n	80111c8 <__sflush_r+0x98>
 8011162:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011164:	89a3      	ldrh	r3, [r4, #12]
 8011166:	075a      	lsls	r2, r3, #29
 8011168:	d505      	bpl.n	8011176 <__sflush_r+0x46>
 801116a:	6863      	ldr	r3, [r4, #4]
 801116c:	1ac0      	subs	r0, r0, r3
 801116e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011170:	b10b      	cbz	r3, 8011176 <__sflush_r+0x46>
 8011172:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011174:	1ac0      	subs	r0, r0, r3
 8011176:	2300      	movs	r3, #0
 8011178:	4602      	mov	r2, r0
 801117a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801117c:	6a21      	ldr	r1, [r4, #32]
 801117e:	4628      	mov	r0, r5
 8011180:	47b0      	blx	r6
 8011182:	1c43      	adds	r3, r0, #1
 8011184:	89a3      	ldrh	r3, [r4, #12]
 8011186:	d106      	bne.n	8011196 <__sflush_r+0x66>
 8011188:	6829      	ldr	r1, [r5, #0]
 801118a:	291d      	cmp	r1, #29
 801118c:	d82c      	bhi.n	80111e8 <__sflush_r+0xb8>
 801118e:	4a2a      	ldr	r2, [pc, #168]	; (8011238 <__sflush_r+0x108>)
 8011190:	40ca      	lsrs	r2, r1
 8011192:	07d6      	lsls	r6, r2, #31
 8011194:	d528      	bpl.n	80111e8 <__sflush_r+0xb8>
 8011196:	2200      	movs	r2, #0
 8011198:	6062      	str	r2, [r4, #4]
 801119a:	04d9      	lsls	r1, r3, #19
 801119c:	6922      	ldr	r2, [r4, #16]
 801119e:	6022      	str	r2, [r4, #0]
 80111a0:	d504      	bpl.n	80111ac <__sflush_r+0x7c>
 80111a2:	1c42      	adds	r2, r0, #1
 80111a4:	d101      	bne.n	80111aa <__sflush_r+0x7a>
 80111a6:	682b      	ldr	r3, [r5, #0]
 80111a8:	b903      	cbnz	r3, 80111ac <__sflush_r+0x7c>
 80111aa:	6560      	str	r0, [r4, #84]	; 0x54
 80111ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80111ae:	602f      	str	r7, [r5, #0]
 80111b0:	2900      	cmp	r1, #0
 80111b2:	d0ca      	beq.n	801114a <__sflush_r+0x1a>
 80111b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80111b8:	4299      	cmp	r1, r3
 80111ba:	d002      	beq.n	80111c2 <__sflush_r+0x92>
 80111bc:	4628      	mov	r0, r5
 80111be:	f001 fa2d 	bl	801261c <_free_r>
 80111c2:	2000      	movs	r0, #0
 80111c4:	6360      	str	r0, [r4, #52]	; 0x34
 80111c6:	e7c1      	b.n	801114c <__sflush_r+0x1c>
 80111c8:	6a21      	ldr	r1, [r4, #32]
 80111ca:	2301      	movs	r3, #1
 80111cc:	4628      	mov	r0, r5
 80111ce:	47b0      	blx	r6
 80111d0:	1c41      	adds	r1, r0, #1
 80111d2:	d1c7      	bne.n	8011164 <__sflush_r+0x34>
 80111d4:	682b      	ldr	r3, [r5, #0]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d0c4      	beq.n	8011164 <__sflush_r+0x34>
 80111da:	2b1d      	cmp	r3, #29
 80111dc:	d001      	beq.n	80111e2 <__sflush_r+0xb2>
 80111de:	2b16      	cmp	r3, #22
 80111e0:	d101      	bne.n	80111e6 <__sflush_r+0xb6>
 80111e2:	602f      	str	r7, [r5, #0]
 80111e4:	e7b1      	b.n	801114a <__sflush_r+0x1a>
 80111e6:	89a3      	ldrh	r3, [r4, #12]
 80111e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80111ec:	81a3      	strh	r3, [r4, #12]
 80111ee:	e7ad      	b.n	801114c <__sflush_r+0x1c>
 80111f0:	690f      	ldr	r7, [r1, #16]
 80111f2:	2f00      	cmp	r7, #0
 80111f4:	d0a9      	beq.n	801114a <__sflush_r+0x1a>
 80111f6:	0793      	lsls	r3, r2, #30
 80111f8:	680e      	ldr	r6, [r1, #0]
 80111fa:	bf08      	it	eq
 80111fc:	694b      	ldreq	r3, [r1, #20]
 80111fe:	600f      	str	r7, [r1, #0]
 8011200:	bf18      	it	ne
 8011202:	2300      	movne	r3, #0
 8011204:	eba6 0807 	sub.w	r8, r6, r7
 8011208:	608b      	str	r3, [r1, #8]
 801120a:	f1b8 0f00 	cmp.w	r8, #0
 801120e:	dd9c      	ble.n	801114a <__sflush_r+0x1a>
 8011210:	6a21      	ldr	r1, [r4, #32]
 8011212:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011214:	4643      	mov	r3, r8
 8011216:	463a      	mov	r2, r7
 8011218:	4628      	mov	r0, r5
 801121a:	47b0      	blx	r6
 801121c:	2800      	cmp	r0, #0
 801121e:	dc06      	bgt.n	801122e <__sflush_r+0xfe>
 8011220:	89a3      	ldrh	r3, [r4, #12]
 8011222:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011226:	81a3      	strh	r3, [r4, #12]
 8011228:	f04f 30ff 	mov.w	r0, #4294967295
 801122c:	e78e      	b.n	801114c <__sflush_r+0x1c>
 801122e:	4407      	add	r7, r0
 8011230:	eba8 0800 	sub.w	r8, r8, r0
 8011234:	e7e9      	b.n	801120a <__sflush_r+0xda>
 8011236:	bf00      	nop
 8011238:	20400001 	.word	0x20400001

0801123c <_fflush_r>:
 801123c:	b538      	push	{r3, r4, r5, lr}
 801123e:	690b      	ldr	r3, [r1, #16]
 8011240:	4605      	mov	r5, r0
 8011242:	460c      	mov	r4, r1
 8011244:	b913      	cbnz	r3, 801124c <_fflush_r+0x10>
 8011246:	2500      	movs	r5, #0
 8011248:	4628      	mov	r0, r5
 801124a:	bd38      	pop	{r3, r4, r5, pc}
 801124c:	b118      	cbz	r0, 8011256 <_fflush_r+0x1a>
 801124e:	6983      	ldr	r3, [r0, #24]
 8011250:	b90b      	cbnz	r3, 8011256 <_fflush_r+0x1a>
 8011252:	f000 f887 	bl	8011364 <__sinit>
 8011256:	4b14      	ldr	r3, [pc, #80]	; (80112a8 <_fflush_r+0x6c>)
 8011258:	429c      	cmp	r4, r3
 801125a:	d11b      	bne.n	8011294 <_fflush_r+0x58>
 801125c:	686c      	ldr	r4, [r5, #4]
 801125e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011262:	2b00      	cmp	r3, #0
 8011264:	d0ef      	beq.n	8011246 <_fflush_r+0xa>
 8011266:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011268:	07d0      	lsls	r0, r2, #31
 801126a:	d404      	bmi.n	8011276 <_fflush_r+0x3a>
 801126c:	0599      	lsls	r1, r3, #22
 801126e:	d402      	bmi.n	8011276 <_fflush_r+0x3a>
 8011270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011272:	f000 fc88 	bl	8011b86 <__retarget_lock_acquire_recursive>
 8011276:	4628      	mov	r0, r5
 8011278:	4621      	mov	r1, r4
 801127a:	f7ff ff59 	bl	8011130 <__sflush_r>
 801127e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011280:	07da      	lsls	r2, r3, #31
 8011282:	4605      	mov	r5, r0
 8011284:	d4e0      	bmi.n	8011248 <_fflush_r+0xc>
 8011286:	89a3      	ldrh	r3, [r4, #12]
 8011288:	059b      	lsls	r3, r3, #22
 801128a:	d4dd      	bmi.n	8011248 <_fflush_r+0xc>
 801128c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801128e:	f000 fc7b 	bl	8011b88 <__retarget_lock_release_recursive>
 8011292:	e7d9      	b.n	8011248 <_fflush_r+0xc>
 8011294:	4b05      	ldr	r3, [pc, #20]	; (80112ac <_fflush_r+0x70>)
 8011296:	429c      	cmp	r4, r3
 8011298:	d101      	bne.n	801129e <_fflush_r+0x62>
 801129a:	68ac      	ldr	r4, [r5, #8]
 801129c:	e7df      	b.n	801125e <_fflush_r+0x22>
 801129e:	4b04      	ldr	r3, [pc, #16]	; (80112b0 <_fflush_r+0x74>)
 80112a0:	429c      	cmp	r4, r3
 80112a2:	bf08      	it	eq
 80112a4:	68ec      	ldreq	r4, [r5, #12]
 80112a6:	e7da      	b.n	801125e <_fflush_r+0x22>
 80112a8:	08013750 	.word	0x08013750
 80112ac:	08013770 	.word	0x08013770
 80112b0:	08013730 	.word	0x08013730

080112b4 <std>:
 80112b4:	2300      	movs	r3, #0
 80112b6:	b510      	push	{r4, lr}
 80112b8:	4604      	mov	r4, r0
 80112ba:	e9c0 3300 	strd	r3, r3, [r0]
 80112be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80112c2:	6083      	str	r3, [r0, #8]
 80112c4:	8181      	strh	r1, [r0, #12]
 80112c6:	6643      	str	r3, [r0, #100]	; 0x64
 80112c8:	81c2      	strh	r2, [r0, #14]
 80112ca:	6183      	str	r3, [r0, #24]
 80112cc:	4619      	mov	r1, r3
 80112ce:	2208      	movs	r2, #8
 80112d0:	305c      	adds	r0, #92	; 0x5c
 80112d2:	f7fd f9df 	bl	800e694 <memset>
 80112d6:	4b05      	ldr	r3, [pc, #20]	; (80112ec <std+0x38>)
 80112d8:	6263      	str	r3, [r4, #36]	; 0x24
 80112da:	4b05      	ldr	r3, [pc, #20]	; (80112f0 <std+0x3c>)
 80112dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80112de:	4b05      	ldr	r3, [pc, #20]	; (80112f4 <std+0x40>)
 80112e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80112e2:	4b05      	ldr	r3, [pc, #20]	; (80112f8 <std+0x44>)
 80112e4:	6224      	str	r4, [r4, #32]
 80112e6:	6323      	str	r3, [r4, #48]	; 0x30
 80112e8:	bd10      	pop	{r4, pc}
 80112ea:	bf00      	nop
 80112ec:	08012d11 	.word	0x08012d11
 80112f0:	08012d33 	.word	0x08012d33
 80112f4:	08012d6b 	.word	0x08012d6b
 80112f8:	08012d8f 	.word	0x08012d8f

080112fc <_cleanup_r>:
 80112fc:	4901      	ldr	r1, [pc, #4]	; (8011304 <_cleanup_r+0x8>)
 80112fe:	f000 b8af 	b.w	8011460 <_fwalk_reent>
 8011302:	bf00      	nop
 8011304:	0801123d 	.word	0x0801123d

08011308 <__sfmoreglue>:
 8011308:	b570      	push	{r4, r5, r6, lr}
 801130a:	1e4a      	subs	r2, r1, #1
 801130c:	2568      	movs	r5, #104	; 0x68
 801130e:	4355      	muls	r5, r2
 8011310:	460e      	mov	r6, r1
 8011312:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011316:	f001 f9d1 	bl	80126bc <_malloc_r>
 801131a:	4604      	mov	r4, r0
 801131c:	b140      	cbz	r0, 8011330 <__sfmoreglue+0x28>
 801131e:	2100      	movs	r1, #0
 8011320:	e9c0 1600 	strd	r1, r6, [r0]
 8011324:	300c      	adds	r0, #12
 8011326:	60a0      	str	r0, [r4, #8]
 8011328:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801132c:	f7fd f9b2 	bl	800e694 <memset>
 8011330:	4620      	mov	r0, r4
 8011332:	bd70      	pop	{r4, r5, r6, pc}

08011334 <__sfp_lock_acquire>:
 8011334:	4801      	ldr	r0, [pc, #4]	; (801133c <__sfp_lock_acquire+0x8>)
 8011336:	f000 bc26 	b.w	8011b86 <__retarget_lock_acquire_recursive>
 801133a:	bf00      	nop
 801133c:	20014eec 	.word	0x20014eec

08011340 <__sfp_lock_release>:
 8011340:	4801      	ldr	r0, [pc, #4]	; (8011348 <__sfp_lock_release+0x8>)
 8011342:	f000 bc21 	b.w	8011b88 <__retarget_lock_release_recursive>
 8011346:	bf00      	nop
 8011348:	20014eec 	.word	0x20014eec

0801134c <__sinit_lock_acquire>:
 801134c:	4801      	ldr	r0, [pc, #4]	; (8011354 <__sinit_lock_acquire+0x8>)
 801134e:	f000 bc1a 	b.w	8011b86 <__retarget_lock_acquire_recursive>
 8011352:	bf00      	nop
 8011354:	20014ee7 	.word	0x20014ee7

08011358 <__sinit_lock_release>:
 8011358:	4801      	ldr	r0, [pc, #4]	; (8011360 <__sinit_lock_release+0x8>)
 801135a:	f000 bc15 	b.w	8011b88 <__retarget_lock_release_recursive>
 801135e:	bf00      	nop
 8011360:	20014ee7 	.word	0x20014ee7

08011364 <__sinit>:
 8011364:	b510      	push	{r4, lr}
 8011366:	4604      	mov	r4, r0
 8011368:	f7ff fff0 	bl	801134c <__sinit_lock_acquire>
 801136c:	69a3      	ldr	r3, [r4, #24]
 801136e:	b11b      	cbz	r3, 8011378 <__sinit+0x14>
 8011370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011374:	f7ff bff0 	b.w	8011358 <__sinit_lock_release>
 8011378:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801137c:	6523      	str	r3, [r4, #80]	; 0x50
 801137e:	4b13      	ldr	r3, [pc, #76]	; (80113cc <__sinit+0x68>)
 8011380:	4a13      	ldr	r2, [pc, #76]	; (80113d0 <__sinit+0x6c>)
 8011382:	681b      	ldr	r3, [r3, #0]
 8011384:	62a2      	str	r2, [r4, #40]	; 0x28
 8011386:	42a3      	cmp	r3, r4
 8011388:	bf04      	itt	eq
 801138a:	2301      	moveq	r3, #1
 801138c:	61a3      	streq	r3, [r4, #24]
 801138e:	4620      	mov	r0, r4
 8011390:	f000 f820 	bl	80113d4 <__sfp>
 8011394:	6060      	str	r0, [r4, #4]
 8011396:	4620      	mov	r0, r4
 8011398:	f000 f81c 	bl	80113d4 <__sfp>
 801139c:	60a0      	str	r0, [r4, #8]
 801139e:	4620      	mov	r0, r4
 80113a0:	f000 f818 	bl	80113d4 <__sfp>
 80113a4:	2200      	movs	r2, #0
 80113a6:	60e0      	str	r0, [r4, #12]
 80113a8:	2104      	movs	r1, #4
 80113aa:	6860      	ldr	r0, [r4, #4]
 80113ac:	f7ff ff82 	bl	80112b4 <std>
 80113b0:	68a0      	ldr	r0, [r4, #8]
 80113b2:	2201      	movs	r2, #1
 80113b4:	2109      	movs	r1, #9
 80113b6:	f7ff ff7d 	bl	80112b4 <std>
 80113ba:	68e0      	ldr	r0, [r4, #12]
 80113bc:	2202      	movs	r2, #2
 80113be:	2112      	movs	r1, #18
 80113c0:	f7ff ff78 	bl	80112b4 <std>
 80113c4:	2301      	movs	r3, #1
 80113c6:	61a3      	str	r3, [r4, #24]
 80113c8:	e7d2      	b.n	8011370 <__sinit+0xc>
 80113ca:	bf00      	nop
 80113cc:	08013504 	.word	0x08013504
 80113d0:	080112fd 	.word	0x080112fd

080113d4 <__sfp>:
 80113d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113d6:	4607      	mov	r7, r0
 80113d8:	f7ff ffac 	bl	8011334 <__sfp_lock_acquire>
 80113dc:	4b1e      	ldr	r3, [pc, #120]	; (8011458 <__sfp+0x84>)
 80113de:	681e      	ldr	r6, [r3, #0]
 80113e0:	69b3      	ldr	r3, [r6, #24]
 80113e2:	b913      	cbnz	r3, 80113ea <__sfp+0x16>
 80113e4:	4630      	mov	r0, r6
 80113e6:	f7ff ffbd 	bl	8011364 <__sinit>
 80113ea:	3648      	adds	r6, #72	; 0x48
 80113ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80113f0:	3b01      	subs	r3, #1
 80113f2:	d503      	bpl.n	80113fc <__sfp+0x28>
 80113f4:	6833      	ldr	r3, [r6, #0]
 80113f6:	b30b      	cbz	r3, 801143c <__sfp+0x68>
 80113f8:	6836      	ldr	r6, [r6, #0]
 80113fa:	e7f7      	b.n	80113ec <__sfp+0x18>
 80113fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011400:	b9d5      	cbnz	r5, 8011438 <__sfp+0x64>
 8011402:	4b16      	ldr	r3, [pc, #88]	; (801145c <__sfp+0x88>)
 8011404:	60e3      	str	r3, [r4, #12]
 8011406:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801140a:	6665      	str	r5, [r4, #100]	; 0x64
 801140c:	f000 fbba 	bl	8011b84 <__retarget_lock_init_recursive>
 8011410:	f7ff ff96 	bl	8011340 <__sfp_lock_release>
 8011414:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011418:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801141c:	6025      	str	r5, [r4, #0]
 801141e:	61a5      	str	r5, [r4, #24]
 8011420:	2208      	movs	r2, #8
 8011422:	4629      	mov	r1, r5
 8011424:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011428:	f7fd f934 	bl	800e694 <memset>
 801142c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011430:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011434:	4620      	mov	r0, r4
 8011436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011438:	3468      	adds	r4, #104	; 0x68
 801143a:	e7d9      	b.n	80113f0 <__sfp+0x1c>
 801143c:	2104      	movs	r1, #4
 801143e:	4638      	mov	r0, r7
 8011440:	f7ff ff62 	bl	8011308 <__sfmoreglue>
 8011444:	4604      	mov	r4, r0
 8011446:	6030      	str	r0, [r6, #0]
 8011448:	2800      	cmp	r0, #0
 801144a:	d1d5      	bne.n	80113f8 <__sfp+0x24>
 801144c:	f7ff ff78 	bl	8011340 <__sfp_lock_release>
 8011450:	230c      	movs	r3, #12
 8011452:	603b      	str	r3, [r7, #0]
 8011454:	e7ee      	b.n	8011434 <__sfp+0x60>
 8011456:	bf00      	nop
 8011458:	08013504 	.word	0x08013504
 801145c:	ffff0001 	.word	0xffff0001

08011460 <_fwalk_reent>:
 8011460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011464:	4606      	mov	r6, r0
 8011466:	4688      	mov	r8, r1
 8011468:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801146c:	2700      	movs	r7, #0
 801146e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011472:	f1b9 0901 	subs.w	r9, r9, #1
 8011476:	d505      	bpl.n	8011484 <_fwalk_reent+0x24>
 8011478:	6824      	ldr	r4, [r4, #0]
 801147a:	2c00      	cmp	r4, #0
 801147c:	d1f7      	bne.n	801146e <_fwalk_reent+0xe>
 801147e:	4638      	mov	r0, r7
 8011480:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011484:	89ab      	ldrh	r3, [r5, #12]
 8011486:	2b01      	cmp	r3, #1
 8011488:	d907      	bls.n	801149a <_fwalk_reent+0x3a>
 801148a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801148e:	3301      	adds	r3, #1
 8011490:	d003      	beq.n	801149a <_fwalk_reent+0x3a>
 8011492:	4629      	mov	r1, r5
 8011494:	4630      	mov	r0, r6
 8011496:	47c0      	blx	r8
 8011498:	4307      	orrs	r7, r0
 801149a:	3568      	adds	r5, #104	; 0x68
 801149c:	e7e9      	b.n	8011472 <_fwalk_reent+0x12>

0801149e <rshift>:
 801149e:	6903      	ldr	r3, [r0, #16]
 80114a0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80114a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80114a8:	ea4f 1261 	mov.w	r2, r1, asr #5
 80114ac:	f100 0414 	add.w	r4, r0, #20
 80114b0:	dd45      	ble.n	801153e <rshift+0xa0>
 80114b2:	f011 011f 	ands.w	r1, r1, #31
 80114b6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80114ba:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80114be:	d10c      	bne.n	80114da <rshift+0x3c>
 80114c0:	f100 0710 	add.w	r7, r0, #16
 80114c4:	4629      	mov	r1, r5
 80114c6:	42b1      	cmp	r1, r6
 80114c8:	d334      	bcc.n	8011534 <rshift+0x96>
 80114ca:	1a9b      	subs	r3, r3, r2
 80114cc:	009b      	lsls	r3, r3, #2
 80114ce:	1eea      	subs	r2, r5, #3
 80114d0:	4296      	cmp	r6, r2
 80114d2:	bf38      	it	cc
 80114d4:	2300      	movcc	r3, #0
 80114d6:	4423      	add	r3, r4
 80114d8:	e015      	b.n	8011506 <rshift+0x68>
 80114da:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80114de:	f1c1 0820 	rsb	r8, r1, #32
 80114e2:	40cf      	lsrs	r7, r1
 80114e4:	f105 0e04 	add.w	lr, r5, #4
 80114e8:	46a1      	mov	r9, r4
 80114ea:	4576      	cmp	r6, lr
 80114ec:	46f4      	mov	ip, lr
 80114ee:	d815      	bhi.n	801151c <rshift+0x7e>
 80114f0:	1a9b      	subs	r3, r3, r2
 80114f2:	009a      	lsls	r2, r3, #2
 80114f4:	3a04      	subs	r2, #4
 80114f6:	3501      	adds	r5, #1
 80114f8:	42ae      	cmp	r6, r5
 80114fa:	bf38      	it	cc
 80114fc:	2200      	movcc	r2, #0
 80114fe:	18a3      	adds	r3, r4, r2
 8011500:	50a7      	str	r7, [r4, r2]
 8011502:	b107      	cbz	r7, 8011506 <rshift+0x68>
 8011504:	3304      	adds	r3, #4
 8011506:	1b1a      	subs	r2, r3, r4
 8011508:	42a3      	cmp	r3, r4
 801150a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801150e:	bf08      	it	eq
 8011510:	2300      	moveq	r3, #0
 8011512:	6102      	str	r2, [r0, #16]
 8011514:	bf08      	it	eq
 8011516:	6143      	streq	r3, [r0, #20]
 8011518:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801151c:	f8dc c000 	ldr.w	ip, [ip]
 8011520:	fa0c fc08 	lsl.w	ip, ip, r8
 8011524:	ea4c 0707 	orr.w	r7, ip, r7
 8011528:	f849 7b04 	str.w	r7, [r9], #4
 801152c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011530:	40cf      	lsrs	r7, r1
 8011532:	e7da      	b.n	80114ea <rshift+0x4c>
 8011534:	f851 cb04 	ldr.w	ip, [r1], #4
 8011538:	f847 cf04 	str.w	ip, [r7, #4]!
 801153c:	e7c3      	b.n	80114c6 <rshift+0x28>
 801153e:	4623      	mov	r3, r4
 8011540:	e7e1      	b.n	8011506 <rshift+0x68>

08011542 <__hexdig_fun>:
 8011542:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8011546:	2b09      	cmp	r3, #9
 8011548:	d802      	bhi.n	8011550 <__hexdig_fun+0xe>
 801154a:	3820      	subs	r0, #32
 801154c:	b2c0      	uxtb	r0, r0
 801154e:	4770      	bx	lr
 8011550:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8011554:	2b05      	cmp	r3, #5
 8011556:	d801      	bhi.n	801155c <__hexdig_fun+0x1a>
 8011558:	3847      	subs	r0, #71	; 0x47
 801155a:	e7f7      	b.n	801154c <__hexdig_fun+0xa>
 801155c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8011560:	2b05      	cmp	r3, #5
 8011562:	d801      	bhi.n	8011568 <__hexdig_fun+0x26>
 8011564:	3827      	subs	r0, #39	; 0x27
 8011566:	e7f1      	b.n	801154c <__hexdig_fun+0xa>
 8011568:	2000      	movs	r0, #0
 801156a:	4770      	bx	lr

0801156c <__gethex>:
 801156c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011570:	ed2d 8b02 	vpush	{d8}
 8011574:	b089      	sub	sp, #36	; 0x24
 8011576:	ee08 0a10 	vmov	s16, r0
 801157a:	9304      	str	r3, [sp, #16]
 801157c:	4bbc      	ldr	r3, [pc, #752]	; (8011870 <__gethex+0x304>)
 801157e:	681b      	ldr	r3, [r3, #0]
 8011580:	9301      	str	r3, [sp, #4]
 8011582:	4618      	mov	r0, r3
 8011584:	468b      	mov	fp, r1
 8011586:	4690      	mov	r8, r2
 8011588:	f7ee fe22 	bl	80001d0 <strlen>
 801158c:	9b01      	ldr	r3, [sp, #4]
 801158e:	f8db 2000 	ldr.w	r2, [fp]
 8011592:	4403      	add	r3, r0
 8011594:	4682      	mov	sl, r0
 8011596:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801159a:	9305      	str	r3, [sp, #20]
 801159c:	1c93      	adds	r3, r2, #2
 801159e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80115a2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80115a6:	32fe      	adds	r2, #254	; 0xfe
 80115a8:	18d1      	adds	r1, r2, r3
 80115aa:	461f      	mov	r7, r3
 80115ac:	f813 0b01 	ldrb.w	r0, [r3], #1
 80115b0:	9100      	str	r1, [sp, #0]
 80115b2:	2830      	cmp	r0, #48	; 0x30
 80115b4:	d0f8      	beq.n	80115a8 <__gethex+0x3c>
 80115b6:	f7ff ffc4 	bl	8011542 <__hexdig_fun>
 80115ba:	4604      	mov	r4, r0
 80115bc:	2800      	cmp	r0, #0
 80115be:	d13a      	bne.n	8011636 <__gethex+0xca>
 80115c0:	9901      	ldr	r1, [sp, #4]
 80115c2:	4652      	mov	r2, sl
 80115c4:	4638      	mov	r0, r7
 80115c6:	f001 fbe6 	bl	8012d96 <strncmp>
 80115ca:	4605      	mov	r5, r0
 80115cc:	2800      	cmp	r0, #0
 80115ce:	d168      	bne.n	80116a2 <__gethex+0x136>
 80115d0:	f817 000a 	ldrb.w	r0, [r7, sl]
 80115d4:	eb07 060a 	add.w	r6, r7, sl
 80115d8:	f7ff ffb3 	bl	8011542 <__hexdig_fun>
 80115dc:	2800      	cmp	r0, #0
 80115de:	d062      	beq.n	80116a6 <__gethex+0x13a>
 80115e0:	4633      	mov	r3, r6
 80115e2:	7818      	ldrb	r0, [r3, #0]
 80115e4:	2830      	cmp	r0, #48	; 0x30
 80115e6:	461f      	mov	r7, r3
 80115e8:	f103 0301 	add.w	r3, r3, #1
 80115ec:	d0f9      	beq.n	80115e2 <__gethex+0x76>
 80115ee:	f7ff ffa8 	bl	8011542 <__hexdig_fun>
 80115f2:	2301      	movs	r3, #1
 80115f4:	fab0 f480 	clz	r4, r0
 80115f8:	0964      	lsrs	r4, r4, #5
 80115fa:	4635      	mov	r5, r6
 80115fc:	9300      	str	r3, [sp, #0]
 80115fe:	463a      	mov	r2, r7
 8011600:	4616      	mov	r6, r2
 8011602:	3201      	adds	r2, #1
 8011604:	7830      	ldrb	r0, [r6, #0]
 8011606:	f7ff ff9c 	bl	8011542 <__hexdig_fun>
 801160a:	2800      	cmp	r0, #0
 801160c:	d1f8      	bne.n	8011600 <__gethex+0x94>
 801160e:	9901      	ldr	r1, [sp, #4]
 8011610:	4652      	mov	r2, sl
 8011612:	4630      	mov	r0, r6
 8011614:	f001 fbbf 	bl	8012d96 <strncmp>
 8011618:	b980      	cbnz	r0, 801163c <__gethex+0xd0>
 801161a:	b94d      	cbnz	r5, 8011630 <__gethex+0xc4>
 801161c:	eb06 050a 	add.w	r5, r6, sl
 8011620:	462a      	mov	r2, r5
 8011622:	4616      	mov	r6, r2
 8011624:	3201      	adds	r2, #1
 8011626:	7830      	ldrb	r0, [r6, #0]
 8011628:	f7ff ff8b 	bl	8011542 <__hexdig_fun>
 801162c:	2800      	cmp	r0, #0
 801162e:	d1f8      	bne.n	8011622 <__gethex+0xb6>
 8011630:	1bad      	subs	r5, r5, r6
 8011632:	00ad      	lsls	r5, r5, #2
 8011634:	e004      	b.n	8011640 <__gethex+0xd4>
 8011636:	2400      	movs	r4, #0
 8011638:	4625      	mov	r5, r4
 801163a:	e7e0      	b.n	80115fe <__gethex+0x92>
 801163c:	2d00      	cmp	r5, #0
 801163e:	d1f7      	bne.n	8011630 <__gethex+0xc4>
 8011640:	7833      	ldrb	r3, [r6, #0]
 8011642:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011646:	2b50      	cmp	r3, #80	; 0x50
 8011648:	d13b      	bne.n	80116c2 <__gethex+0x156>
 801164a:	7873      	ldrb	r3, [r6, #1]
 801164c:	2b2b      	cmp	r3, #43	; 0x2b
 801164e:	d02c      	beq.n	80116aa <__gethex+0x13e>
 8011650:	2b2d      	cmp	r3, #45	; 0x2d
 8011652:	d02e      	beq.n	80116b2 <__gethex+0x146>
 8011654:	1c71      	adds	r1, r6, #1
 8011656:	f04f 0900 	mov.w	r9, #0
 801165a:	7808      	ldrb	r0, [r1, #0]
 801165c:	f7ff ff71 	bl	8011542 <__hexdig_fun>
 8011660:	1e43      	subs	r3, r0, #1
 8011662:	b2db      	uxtb	r3, r3
 8011664:	2b18      	cmp	r3, #24
 8011666:	d82c      	bhi.n	80116c2 <__gethex+0x156>
 8011668:	f1a0 0210 	sub.w	r2, r0, #16
 801166c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011670:	f7ff ff67 	bl	8011542 <__hexdig_fun>
 8011674:	1e43      	subs	r3, r0, #1
 8011676:	b2db      	uxtb	r3, r3
 8011678:	2b18      	cmp	r3, #24
 801167a:	d91d      	bls.n	80116b8 <__gethex+0x14c>
 801167c:	f1b9 0f00 	cmp.w	r9, #0
 8011680:	d000      	beq.n	8011684 <__gethex+0x118>
 8011682:	4252      	negs	r2, r2
 8011684:	4415      	add	r5, r2
 8011686:	f8cb 1000 	str.w	r1, [fp]
 801168a:	b1e4      	cbz	r4, 80116c6 <__gethex+0x15a>
 801168c:	9b00      	ldr	r3, [sp, #0]
 801168e:	2b00      	cmp	r3, #0
 8011690:	bf14      	ite	ne
 8011692:	2700      	movne	r7, #0
 8011694:	2706      	moveq	r7, #6
 8011696:	4638      	mov	r0, r7
 8011698:	b009      	add	sp, #36	; 0x24
 801169a:	ecbd 8b02 	vpop	{d8}
 801169e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116a2:	463e      	mov	r6, r7
 80116a4:	4625      	mov	r5, r4
 80116a6:	2401      	movs	r4, #1
 80116a8:	e7ca      	b.n	8011640 <__gethex+0xd4>
 80116aa:	f04f 0900 	mov.w	r9, #0
 80116ae:	1cb1      	adds	r1, r6, #2
 80116b0:	e7d3      	b.n	801165a <__gethex+0xee>
 80116b2:	f04f 0901 	mov.w	r9, #1
 80116b6:	e7fa      	b.n	80116ae <__gethex+0x142>
 80116b8:	230a      	movs	r3, #10
 80116ba:	fb03 0202 	mla	r2, r3, r2, r0
 80116be:	3a10      	subs	r2, #16
 80116c0:	e7d4      	b.n	801166c <__gethex+0x100>
 80116c2:	4631      	mov	r1, r6
 80116c4:	e7df      	b.n	8011686 <__gethex+0x11a>
 80116c6:	1bf3      	subs	r3, r6, r7
 80116c8:	3b01      	subs	r3, #1
 80116ca:	4621      	mov	r1, r4
 80116cc:	2b07      	cmp	r3, #7
 80116ce:	dc0b      	bgt.n	80116e8 <__gethex+0x17c>
 80116d0:	ee18 0a10 	vmov	r0, s16
 80116d4:	f000 fad8 	bl	8011c88 <_Balloc>
 80116d8:	4604      	mov	r4, r0
 80116da:	b940      	cbnz	r0, 80116ee <__gethex+0x182>
 80116dc:	4b65      	ldr	r3, [pc, #404]	; (8011874 <__gethex+0x308>)
 80116de:	4602      	mov	r2, r0
 80116e0:	21de      	movs	r1, #222	; 0xde
 80116e2:	4865      	ldr	r0, [pc, #404]	; (8011878 <__gethex+0x30c>)
 80116e4:	f001 fb88 	bl	8012df8 <__assert_func>
 80116e8:	3101      	adds	r1, #1
 80116ea:	105b      	asrs	r3, r3, #1
 80116ec:	e7ee      	b.n	80116cc <__gethex+0x160>
 80116ee:	f100 0914 	add.w	r9, r0, #20
 80116f2:	f04f 0b00 	mov.w	fp, #0
 80116f6:	f1ca 0301 	rsb	r3, sl, #1
 80116fa:	f8cd 9008 	str.w	r9, [sp, #8]
 80116fe:	f8cd b000 	str.w	fp, [sp]
 8011702:	9306      	str	r3, [sp, #24]
 8011704:	42b7      	cmp	r7, r6
 8011706:	d340      	bcc.n	801178a <__gethex+0x21e>
 8011708:	9802      	ldr	r0, [sp, #8]
 801170a:	9b00      	ldr	r3, [sp, #0]
 801170c:	f840 3b04 	str.w	r3, [r0], #4
 8011710:	eba0 0009 	sub.w	r0, r0, r9
 8011714:	1080      	asrs	r0, r0, #2
 8011716:	0146      	lsls	r6, r0, #5
 8011718:	6120      	str	r0, [r4, #16]
 801171a:	4618      	mov	r0, r3
 801171c:	f000 fbaa 	bl	8011e74 <__hi0bits>
 8011720:	1a30      	subs	r0, r6, r0
 8011722:	f8d8 6000 	ldr.w	r6, [r8]
 8011726:	42b0      	cmp	r0, r6
 8011728:	dd63      	ble.n	80117f2 <__gethex+0x286>
 801172a:	1b87      	subs	r7, r0, r6
 801172c:	4639      	mov	r1, r7
 801172e:	4620      	mov	r0, r4
 8011730:	f000 ff44 	bl	80125bc <__any_on>
 8011734:	4682      	mov	sl, r0
 8011736:	b1a8      	cbz	r0, 8011764 <__gethex+0x1f8>
 8011738:	1e7b      	subs	r3, r7, #1
 801173a:	1159      	asrs	r1, r3, #5
 801173c:	f003 021f 	and.w	r2, r3, #31
 8011740:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8011744:	f04f 0a01 	mov.w	sl, #1
 8011748:	fa0a f202 	lsl.w	r2, sl, r2
 801174c:	420a      	tst	r2, r1
 801174e:	d009      	beq.n	8011764 <__gethex+0x1f8>
 8011750:	4553      	cmp	r3, sl
 8011752:	dd05      	ble.n	8011760 <__gethex+0x1f4>
 8011754:	1eb9      	subs	r1, r7, #2
 8011756:	4620      	mov	r0, r4
 8011758:	f000 ff30 	bl	80125bc <__any_on>
 801175c:	2800      	cmp	r0, #0
 801175e:	d145      	bne.n	80117ec <__gethex+0x280>
 8011760:	f04f 0a02 	mov.w	sl, #2
 8011764:	4639      	mov	r1, r7
 8011766:	4620      	mov	r0, r4
 8011768:	f7ff fe99 	bl	801149e <rshift>
 801176c:	443d      	add	r5, r7
 801176e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011772:	42ab      	cmp	r3, r5
 8011774:	da4c      	bge.n	8011810 <__gethex+0x2a4>
 8011776:	ee18 0a10 	vmov	r0, s16
 801177a:	4621      	mov	r1, r4
 801177c:	f000 fac4 	bl	8011d08 <_Bfree>
 8011780:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011782:	2300      	movs	r3, #0
 8011784:	6013      	str	r3, [r2, #0]
 8011786:	27a3      	movs	r7, #163	; 0xa3
 8011788:	e785      	b.n	8011696 <__gethex+0x12a>
 801178a:	1e73      	subs	r3, r6, #1
 801178c:	9a05      	ldr	r2, [sp, #20]
 801178e:	9303      	str	r3, [sp, #12]
 8011790:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011794:	4293      	cmp	r3, r2
 8011796:	d019      	beq.n	80117cc <__gethex+0x260>
 8011798:	f1bb 0f20 	cmp.w	fp, #32
 801179c:	d107      	bne.n	80117ae <__gethex+0x242>
 801179e:	9b02      	ldr	r3, [sp, #8]
 80117a0:	9a00      	ldr	r2, [sp, #0]
 80117a2:	f843 2b04 	str.w	r2, [r3], #4
 80117a6:	9302      	str	r3, [sp, #8]
 80117a8:	2300      	movs	r3, #0
 80117aa:	9300      	str	r3, [sp, #0]
 80117ac:	469b      	mov	fp, r3
 80117ae:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80117b2:	f7ff fec6 	bl	8011542 <__hexdig_fun>
 80117b6:	9b00      	ldr	r3, [sp, #0]
 80117b8:	f000 000f 	and.w	r0, r0, #15
 80117bc:	fa00 f00b 	lsl.w	r0, r0, fp
 80117c0:	4303      	orrs	r3, r0
 80117c2:	9300      	str	r3, [sp, #0]
 80117c4:	f10b 0b04 	add.w	fp, fp, #4
 80117c8:	9b03      	ldr	r3, [sp, #12]
 80117ca:	e00d      	b.n	80117e8 <__gethex+0x27c>
 80117cc:	9b03      	ldr	r3, [sp, #12]
 80117ce:	9a06      	ldr	r2, [sp, #24]
 80117d0:	4413      	add	r3, r2
 80117d2:	42bb      	cmp	r3, r7
 80117d4:	d3e0      	bcc.n	8011798 <__gethex+0x22c>
 80117d6:	4618      	mov	r0, r3
 80117d8:	9901      	ldr	r1, [sp, #4]
 80117da:	9307      	str	r3, [sp, #28]
 80117dc:	4652      	mov	r2, sl
 80117de:	f001 fada 	bl	8012d96 <strncmp>
 80117e2:	9b07      	ldr	r3, [sp, #28]
 80117e4:	2800      	cmp	r0, #0
 80117e6:	d1d7      	bne.n	8011798 <__gethex+0x22c>
 80117e8:	461e      	mov	r6, r3
 80117ea:	e78b      	b.n	8011704 <__gethex+0x198>
 80117ec:	f04f 0a03 	mov.w	sl, #3
 80117f0:	e7b8      	b.n	8011764 <__gethex+0x1f8>
 80117f2:	da0a      	bge.n	801180a <__gethex+0x29e>
 80117f4:	1a37      	subs	r7, r6, r0
 80117f6:	4621      	mov	r1, r4
 80117f8:	ee18 0a10 	vmov	r0, s16
 80117fc:	463a      	mov	r2, r7
 80117fe:	f000 fc9f 	bl	8012140 <__lshift>
 8011802:	1bed      	subs	r5, r5, r7
 8011804:	4604      	mov	r4, r0
 8011806:	f100 0914 	add.w	r9, r0, #20
 801180a:	f04f 0a00 	mov.w	sl, #0
 801180e:	e7ae      	b.n	801176e <__gethex+0x202>
 8011810:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8011814:	42a8      	cmp	r0, r5
 8011816:	dd72      	ble.n	80118fe <__gethex+0x392>
 8011818:	1b45      	subs	r5, r0, r5
 801181a:	42ae      	cmp	r6, r5
 801181c:	dc36      	bgt.n	801188c <__gethex+0x320>
 801181e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011822:	2b02      	cmp	r3, #2
 8011824:	d02a      	beq.n	801187c <__gethex+0x310>
 8011826:	2b03      	cmp	r3, #3
 8011828:	d02c      	beq.n	8011884 <__gethex+0x318>
 801182a:	2b01      	cmp	r3, #1
 801182c:	d115      	bne.n	801185a <__gethex+0x2ee>
 801182e:	42ae      	cmp	r6, r5
 8011830:	d113      	bne.n	801185a <__gethex+0x2ee>
 8011832:	2e01      	cmp	r6, #1
 8011834:	d10b      	bne.n	801184e <__gethex+0x2e2>
 8011836:	9a04      	ldr	r2, [sp, #16]
 8011838:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801183c:	6013      	str	r3, [r2, #0]
 801183e:	2301      	movs	r3, #1
 8011840:	6123      	str	r3, [r4, #16]
 8011842:	f8c9 3000 	str.w	r3, [r9]
 8011846:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011848:	2762      	movs	r7, #98	; 0x62
 801184a:	601c      	str	r4, [r3, #0]
 801184c:	e723      	b.n	8011696 <__gethex+0x12a>
 801184e:	1e71      	subs	r1, r6, #1
 8011850:	4620      	mov	r0, r4
 8011852:	f000 feb3 	bl	80125bc <__any_on>
 8011856:	2800      	cmp	r0, #0
 8011858:	d1ed      	bne.n	8011836 <__gethex+0x2ca>
 801185a:	ee18 0a10 	vmov	r0, s16
 801185e:	4621      	mov	r1, r4
 8011860:	f000 fa52 	bl	8011d08 <_Bfree>
 8011864:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011866:	2300      	movs	r3, #0
 8011868:	6013      	str	r3, [r2, #0]
 801186a:	2750      	movs	r7, #80	; 0x50
 801186c:	e713      	b.n	8011696 <__gethex+0x12a>
 801186e:	bf00      	nop
 8011870:	080137fc 	.word	0x080137fc
 8011874:	0801371c 	.word	0x0801371c
 8011878:	08013790 	.word	0x08013790
 801187c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801187e:	2b00      	cmp	r3, #0
 8011880:	d1eb      	bne.n	801185a <__gethex+0x2ee>
 8011882:	e7d8      	b.n	8011836 <__gethex+0x2ca>
 8011884:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011886:	2b00      	cmp	r3, #0
 8011888:	d1d5      	bne.n	8011836 <__gethex+0x2ca>
 801188a:	e7e6      	b.n	801185a <__gethex+0x2ee>
 801188c:	1e6f      	subs	r7, r5, #1
 801188e:	f1ba 0f00 	cmp.w	sl, #0
 8011892:	d131      	bne.n	80118f8 <__gethex+0x38c>
 8011894:	b127      	cbz	r7, 80118a0 <__gethex+0x334>
 8011896:	4639      	mov	r1, r7
 8011898:	4620      	mov	r0, r4
 801189a:	f000 fe8f 	bl	80125bc <__any_on>
 801189e:	4682      	mov	sl, r0
 80118a0:	117b      	asrs	r3, r7, #5
 80118a2:	2101      	movs	r1, #1
 80118a4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80118a8:	f007 071f 	and.w	r7, r7, #31
 80118ac:	fa01 f707 	lsl.w	r7, r1, r7
 80118b0:	421f      	tst	r7, r3
 80118b2:	4629      	mov	r1, r5
 80118b4:	4620      	mov	r0, r4
 80118b6:	bf18      	it	ne
 80118b8:	f04a 0a02 	orrne.w	sl, sl, #2
 80118bc:	1b76      	subs	r6, r6, r5
 80118be:	f7ff fdee 	bl	801149e <rshift>
 80118c2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80118c6:	2702      	movs	r7, #2
 80118c8:	f1ba 0f00 	cmp.w	sl, #0
 80118cc:	d048      	beq.n	8011960 <__gethex+0x3f4>
 80118ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80118d2:	2b02      	cmp	r3, #2
 80118d4:	d015      	beq.n	8011902 <__gethex+0x396>
 80118d6:	2b03      	cmp	r3, #3
 80118d8:	d017      	beq.n	801190a <__gethex+0x39e>
 80118da:	2b01      	cmp	r3, #1
 80118dc:	d109      	bne.n	80118f2 <__gethex+0x386>
 80118de:	f01a 0f02 	tst.w	sl, #2
 80118e2:	d006      	beq.n	80118f2 <__gethex+0x386>
 80118e4:	f8d9 0000 	ldr.w	r0, [r9]
 80118e8:	ea4a 0a00 	orr.w	sl, sl, r0
 80118ec:	f01a 0f01 	tst.w	sl, #1
 80118f0:	d10e      	bne.n	8011910 <__gethex+0x3a4>
 80118f2:	f047 0710 	orr.w	r7, r7, #16
 80118f6:	e033      	b.n	8011960 <__gethex+0x3f4>
 80118f8:	f04f 0a01 	mov.w	sl, #1
 80118fc:	e7d0      	b.n	80118a0 <__gethex+0x334>
 80118fe:	2701      	movs	r7, #1
 8011900:	e7e2      	b.n	80118c8 <__gethex+0x35c>
 8011902:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011904:	f1c3 0301 	rsb	r3, r3, #1
 8011908:	9315      	str	r3, [sp, #84]	; 0x54
 801190a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801190c:	2b00      	cmp	r3, #0
 801190e:	d0f0      	beq.n	80118f2 <__gethex+0x386>
 8011910:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011914:	f104 0314 	add.w	r3, r4, #20
 8011918:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801191c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011920:	f04f 0c00 	mov.w	ip, #0
 8011924:	4618      	mov	r0, r3
 8011926:	f853 2b04 	ldr.w	r2, [r3], #4
 801192a:	f1b2 3fff 	cmp.w	r2, #4294967295
 801192e:	d01c      	beq.n	801196a <__gethex+0x3fe>
 8011930:	3201      	adds	r2, #1
 8011932:	6002      	str	r2, [r0, #0]
 8011934:	2f02      	cmp	r7, #2
 8011936:	f104 0314 	add.w	r3, r4, #20
 801193a:	d13f      	bne.n	80119bc <__gethex+0x450>
 801193c:	f8d8 2000 	ldr.w	r2, [r8]
 8011940:	3a01      	subs	r2, #1
 8011942:	42b2      	cmp	r2, r6
 8011944:	d10a      	bne.n	801195c <__gethex+0x3f0>
 8011946:	1171      	asrs	r1, r6, #5
 8011948:	2201      	movs	r2, #1
 801194a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801194e:	f006 061f 	and.w	r6, r6, #31
 8011952:	fa02 f606 	lsl.w	r6, r2, r6
 8011956:	421e      	tst	r6, r3
 8011958:	bf18      	it	ne
 801195a:	4617      	movne	r7, r2
 801195c:	f047 0720 	orr.w	r7, r7, #32
 8011960:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011962:	601c      	str	r4, [r3, #0]
 8011964:	9b04      	ldr	r3, [sp, #16]
 8011966:	601d      	str	r5, [r3, #0]
 8011968:	e695      	b.n	8011696 <__gethex+0x12a>
 801196a:	4299      	cmp	r1, r3
 801196c:	f843 cc04 	str.w	ip, [r3, #-4]
 8011970:	d8d8      	bhi.n	8011924 <__gethex+0x3b8>
 8011972:	68a3      	ldr	r3, [r4, #8]
 8011974:	459b      	cmp	fp, r3
 8011976:	db19      	blt.n	80119ac <__gethex+0x440>
 8011978:	6861      	ldr	r1, [r4, #4]
 801197a:	ee18 0a10 	vmov	r0, s16
 801197e:	3101      	adds	r1, #1
 8011980:	f000 f982 	bl	8011c88 <_Balloc>
 8011984:	4681      	mov	r9, r0
 8011986:	b918      	cbnz	r0, 8011990 <__gethex+0x424>
 8011988:	4b1a      	ldr	r3, [pc, #104]	; (80119f4 <__gethex+0x488>)
 801198a:	4602      	mov	r2, r0
 801198c:	2184      	movs	r1, #132	; 0x84
 801198e:	e6a8      	b.n	80116e2 <__gethex+0x176>
 8011990:	6922      	ldr	r2, [r4, #16]
 8011992:	3202      	adds	r2, #2
 8011994:	f104 010c 	add.w	r1, r4, #12
 8011998:	0092      	lsls	r2, r2, #2
 801199a:	300c      	adds	r0, #12
 801199c:	f7fc fe6c 	bl	800e678 <memcpy>
 80119a0:	4621      	mov	r1, r4
 80119a2:	ee18 0a10 	vmov	r0, s16
 80119a6:	f000 f9af 	bl	8011d08 <_Bfree>
 80119aa:	464c      	mov	r4, r9
 80119ac:	6923      	ldr	r3, [r4, #16]
 80119ae:	1c5a      	adds	r2, r3, #1
 80119b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80119b4:	6122      	str	r2, [r4, #16]
 80119b6:	2201      	movs	r2, #1
 80119b8:	615a      	str	r2, [r3, #20]
 80119ba:	e7bb      	b.n	8011934 <__gethex+0x3c8>
 80119bc:	6922      	ldr	r2, [r4, #16]
 80119be:	455a      	cmp	r2, fp
 80119c0:	dd0b      	ble.n	80119da <__gethex+0x46e>
 80119c2:	2101      	movs	r1, #1
 80119c4:	4620      	mov	r0, r4
 80119c6:	f7ff fd6a 	bl	801149e <rshift>
 80119ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80119ce:	3501      	adds	r5, #1
 80119d0:	42ab      	cmp	r3, r5
 80119d2:	f6ff aed0 	blt.w	8011776 <__gethex+0x20a>
 80119d6:	2701      	movs	r7, #1
 80119d8:	e7c0      	b.n	801195c <__gethex+0x3f0>
 80119da:	f016 061f 	ands.w	r6, r6, #31
 80119de:	d0fa      	beq.n	80119d6 <__gethex+0x46a>
 80119e0:	449a      	add	sl, r3
 80119e2:	f1c6 0620 	rsb	r6, r6, #32
 80119e6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80119ea:	f000 fa43 	bl	8011e74 <__hi0bits>
 80119ee:	42b0      	cmp	r0, r6
 80119f0:	dbe7      	blt.n	80119c2 <__gethex+0x456>
 80119f2:	e7f0      	b.n	80119d6 <__gethex+0x46a>
 80119f4:	0801371c 	.word	0x0801371c

080119f8 <L_shift>:
 80119f8:	f1c2 0208 	rsb	r2, r2, #8
 80119fc:	0092      	lsls	r2, r2, #2
 80119fe:	b570      	push	{r4, r5, r6, lr}
 8011a00:	f1c2 0620 	rsb	r6, r2, #32
 8011a04:	6843      	ldr	r3, [r0, #4]
 8011a06:	6804      	ldr	r4, [r0, #0]
 8011a08:	fa03 f506 	lsl.w	r5, r3, r6
 8011a0c:	432c      	orrs	r4, r5
 8011a0e:	40d3      	lsrs	r3, r2
 8011a10:	6004      	str	r4, [r0, #0]
 8011a12:	f840 3f04 	str.w	r3, [r0, #4]!
 8011a16:	4288      	cmp	r0, r1
 8011a18:	d3f4      	bcc.n	8011a04 <L_shift+0xc>
 8011a1a:	bd70      	pop	{r4, r5, r6, pc}

08011a1c <__match>:
 8011a1c:	b530      	push	{r4, r5, lr}
 8011a1e:	6803      	ldr	r3, [r0, #0]
 8011a20:	3301      	adds	r3, #1
 8011a22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011a26:	b914      	cbnz	r4, 8011a2e <__match+0x12>
 8011a28:	6003      	str	r3, [r0, #0]
 8011a2a:	2001      	movs	r0, #1
 8011a2c:	bd30      	pop	{r4, r5, pc}
 8011a2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011a32:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011a36:	2d19      	cmp	r5, #25
 8011a38:	bf98      	it	ls
 8011a3a:	3220      	addls	r2, #32
 8011a3c:	42a2      	cmp	r2, r4
 8011a3e:	d0f0      	beq.n	8011a22 <__match+0x6>
 8011a40:	2000      	movs	r0, #0
 8011a42:	e7f3      	b.n	8011a2c <__match+0x10>

08011a44 <__hexnan>:
 8011a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a48:	680b      	ldr	r3, [r1, #0]
 8011a4a:	6801      	ldr	r1, [r0, #0]
 8011a4c:	115e      	asrs	r6, r3, #5
 8011a4e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011a52:	f013 031f 	ands.w	r3, r3, #31
 8011a56:	b087      	sub	sp, #28
 8011a58:	bf18      	it	ne
 8011a5a:	3604      	addne	r6, #4
 8011a5c:	2500      	movs	r5, #0
 8011a5e:	1f37      	subs	r7, r6, #4
 8011a60:	4682      	mov	sl, r0
 8011a62:	4690      	mov	r8, r2
 8011a64:	9301      	str	r3, [sp, #4]
 8011a66:	f846 5c04 	str.w	r5, [r6, #-4]
 8011a6a:	46b9      	mov	r9, r7
 8011a6c:	463c      	mov	r4, r7
 8011a6e:	9502      	str	r5, [sp, #8]
 8011a70:	46ab      	mov	fp, r5
 8011a72:	784a      	ldrb	r2, [r1, #1]
 8011a74:	1c4b      	adds	r3, r1, #1
 8011a76:	9303      	str	r3, [sp, #12]
 8011a78:	b342      	cbz	r2, 8011acc <__hexnan+0x88>
 8011a7a:	4610      	mov	r0, r2
 8011a7c:	9105      	str	r1, [sp, #20]
 8011a7e:	9204      	str	r2, [sp, #16]
 8011a80:	f7ff fd5f 	bl	8011542 <__hexdig_fun>
 8011a84:	2800      	cmp	r0, #0
 8011a86:	d14f      	bne.n	8011b28 <__hexnan+0xe4>
 8011a88:	9a04      	ldr	r2, [sp, #16]
 8011a8a:	9905      	ldr	r1, [sp, #20]
 8011a8c:	2a20      	cmp	r2, #32
 8011a8e:	d818      	bhi.n	8011ac2 <__hexnan+0x7e>
 8011a90:	9b02      	ldr	r3, [sp, #8]
 8011a92:	459b      	cmp	fp, r3
 8011a94:	dd13      	ble.n	8011abe <__hexnan+0x7a>
 8011a96:	454c      	cmp	r4, r9
 8011a98:	d206      	bcs.n	8011aa8 <__hexnan+0x64>
 8011a9a:	2d07      	cmp	r5, #7
 8011a9c:	dc04      	bgt.n	8011aa8 <__hexnan+0x64>
 8011a9e:	462a      	mov	r2, r5
 8011aa0:	4649      	mov	r1, r9
 8011aa2:	4620      	mov	r0, r4
 8011aa4:	f7ff ffa8 	bl	80119f8 <L_shift>
 8011aa8:	4544      	cmp	r4, r8
 8011aaa:	d950      	bls.n	8011b4e <__hexnan+0x10a>
 8011aac:	2300      	movs	r3, #0
 8011aae:	f1a4 0904 	sub.w	r9, r4, #4
 8011ab2:	f844 3c04 	str.w	r3, [r4, #-4]
 8011ab6:	f8cd b008 	str.w	fp, [sp, #8]
 8011aba:	464c      	mov	r4, r9
 8011abc:	461d      	mov	r5, r3
 8011abe:	9903      	ldr	r1, [sp, #12]
 8011ac0:	e7d7      	b.n	8011a72 <__hexnan+0x2e>
 8011ac2:	2a29      	cmp	r2, #41	; 0x29
 8011ac4:	d156      	bne.n	8011b74 <__hexnan+0x130>
 8011ac6:	3102      	adds	r1, #2
 8011ac8:	f8ca 1000 	str.w	r1, [sl]
 8011acc:	f1bb 0f00 	cmp.w	fp, #0
 8011ad0:	d050      	beq.n	8011b74 <__hexnan+0x130>
 8011ad2:	454c      	cmp	r4, r9
 8011ad4:	d206      	bcs.n	8011ae4 <__hexnan+0xa0>
 8011ad6:	2d07      	cmp	r5, #7
 8011ad8:	dc04      	bgt.n	8011ae4 <__hexnan+0xa0>
 8011ada:	462a      	mov	r2, r5
 8011adc:	4649      	mov	r1, r9
 8011ade:	4620      	mov	r0, r4
 8011ae0:	f7ff ff8a 	bl	80119f8 <L_shift>
 8011ae4:	4544      	cmp	r4, r8
 8011ae6:	d934      	bls.n	8011b52 <__hexnan+0x10e>
 8011ae8:	f1a8 0204 	sub.w	r2, r8, #4
 8011aec:	4623      	mov	r3, r4
 8011aee:	f853 1b04 	ldr.w	r1, [r3], #4
 8011af2:	f842 1f04 	str.w	r1, [r2, #4]!
 8011af6:	429f      	cmp	r7, r3
 8011af8:	d2f9      	bcs.n	8011aee <__hexnan+0xaa>
 8011afa:	1b3b      	subs	r3, r7, r4
 8011afc:	f023 0303 	bic.w	r3, r3, #3
 8011b00:	3304      	adds	r3, #4
 8011b02:	3401      	adds	r4, #1
 8011b04:	3e03      	subs	r6, #3
 8011b06:	42b4      	cmp	r4, r6
 8011b08:	bf88      	it	hi
 8011b0a:	2304      	movhi	r3, #4
 8011b0c:	4443      	add	r3, r8
 8011b0e:	2200      	movs	r2, #0
 8011b10:	f843 2b04 	str.w	r2, [r3], #4
 8011b14:	429f      	cmp	r7, r3
 8011b16:	d2fb      	bcs.n	8011b10 <__hexnan+0xcc>
 8011b18:	683b      	ldr	r3, [r7, #0]
 8011b1a:	b91b      	cbnz	r3, 8011b24 <__hexnan+0xe0>
 8011b1c:	4547      	cmp	r7, r8
 8011b1e:	d127      	bne.n	8011b70 <__hexnan+0x12c>
 8011b20:	2301      	movs	r3, #1
 8011b22:	603b      	str	r3, [r7, #0]
 8011b24:	2005      	movs	r0, #5
 8011b26:	e026      	b.n	8011b76 <__hexnan+0x132>
 8011b28:	3501      	adds	r5, #1
 8011b2a:	2d08      	cmp	r5, #8
 8011b2c:	f10b 0b01 	add.w	fp, fp, #1
 8011b30:	dd06      	ble.n	8011b40 <__hexnan+0xfc>
 8011b32:	4544      	cmp	r4, r8
 8011b34:	d9c3      	bls.n	8011abe <__hexnan+0x7a>
 8011b36:	2300      	movs	r3, #0
 8011b38:	f844 3c04 	str.w	r3, [r4, #-4]
 8011b3c:	2501      	movs	r5, #1
 8011b3e:	3c04      	subs	r4, #4
 8011b40:	6822      	ldr	r2, [r4, #0]
 8011b42:	f000 000f 	and.w	r0, r0, #15
 8011b46:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8011b4a:	6022      	str	r2, [r4, #0]
 8011b4c:	e7b7      	b.n	8011abe <__hexnan+0x7a>
 8011b4e:	2508      	movs	r5, #8
 8011b50:	e7b5      	b.n	8011abe <__hexnan+0x7a>
 8011b52:	9b01      	ldr	r3, [sp, #4]
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d0df      	beq.n	8011b18 <__hexnan+0xd4>
 8011b58:	f04f 32ff 	mov.w	r2, #4294967295
 8011b5c:	f1c3 0320 	rsb	r3, r3, #32
 8011b60:	fa22 f303 	lsr.w	r3, r2, r3
 8011b64:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011b68:	401a      	ands	r2, r3
 8011b6a:	f846 2c04 	str.w	r2, [r6, #-4]
 8011b6e:	e7d3      	b.n	8011b18 <__hexnan+0xd4>
 8011b70:	3f04      	subs	r7, #4
 8011b72:	e7d1      	b.n	8011b18 <__hexnan+0xd4>
 8011b74:	2004      	movs	r0, #4
 8011b76:	b007      	add	sp, #28
 8011b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011b7c <_localeconv_r>:
 8011b7c:	4800      	ldr	r0, [pc, #0]	; (8011b80 <_localeconv_r+0x4>)
 8011b7e:	4770      	bx	lr
 8011b80:	200001bc 	.word	0x200001bc

08011b84 <__retarget_lock_init_recursive>:
 8011b84:	4770      	bx	lr

08011b86 <__retarget_lock_acquire_recursive>:
 8011b86:	4770      	bx	lr

08011b88 <__retarget_lock_release_recursive>:
 8011b88:	4770      	bx	lr

08011b8a <__swhatbuf_r>:
 8011b8a:	b570      	push	{r4, r5, r6, lr}
 8011b8c:	460e      	mov	r6, r1
 8011b8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011b92:	2900      	cmp	r1, #0
 8011b94:	b096      	sub	sp, #88	; 0x58
 8011b96:	4614      	mov	r4, r2
 8011b98:	461d      	mov	r5, r3
 8011b9a:	da07      	bge.n	8011bac <__swhatbuf_r+0x22>
 8011b9c:	2300      	movs	r3, #0
 8011b9e:	602b      	str	r3, [r5, #0]
 8011ba0:	89b3      	ldrh	r3, [r6, #12]
 8011ba2:	061a      	lsls	r2, r3, #24
 8011ba4:	d410      	bmi.n	8011bc8 <__swhatbuf_r+0x3e>
 8011ba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011baa:	e00e      	b.n	8011bca <__swhatbuf_r+0x40>
 8011bac:	466a      	mov	r2, sp
 8011bae:	f001 f963 	bl	8012e78 <_fstat_r>
 8011bb2:	2800      	cmp	r0, #0
 8011bb4:	dbf2      	blt.n	8011b9c <__swhatbuf_r+0x12>
 8011bb6:	9a01      	ldr	r2, [sp, #4]
 8011bb8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011bbc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011bc0:	425a      	negs	r2, r3
 8011bc2:	415a      	adcs	r2, r3
 8011bc4:	602a      	str	r2, [r5, #0]
 8011bc6:	e7ee      	b.n	8011ba6 <__swhatbuf_r+0x1c>
 8011bc8:	2340      	movs	r3, #64	; 0x40
 8011bca:	2000      	movs	r0, #0
 8011bcc:	6023      	str	r3, [r4, #0]
 8011bce:	b016      	add	sp, #88	; 0x58
 8011bd0:	bd70      	pop	{r4, r5, r6, pc}
	...

08011bd4 <__smakebuf_r>:
 8011bd4:	898b      	ldrh	r3, [r1, #12]
 8011bd6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011bd8:	079d      	lsls	r5, r3, #30
 8011bda:	4606      	mov	r6, r0
 8011bdc:	460c      	mov	r4, r1
 8011bde:	d507      	bpl.n	8011bf0 <__smakebuf_r+0x1c>
 8011be0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011be4:	6023      	str	r3, [r4, #0]
 8011be6:	6123      	str	r3, [r4, #16]
 8011be8:	2301      	movs	r3, #1
 8011bea:	6163      	str	r3, [r4, #20]
 8011bec:	b002      	add	sp, #8
 8011bee:	bd70      	pop	{r4, r5, r6, pc}
 8011bf0:	ab01      	add	r3, sp, #4
 8011bf2:	466a      	mov	r2, sp
 8011bf4:	f7ff ffc9 	bl	8011b8a <__swhatbuf_r>
 8011bf8:	9900      	ldr	r1, [sp, #0]
 8011bfa:	4605      	mov	r5, r0
 8011bfc:	4630      	mov	r0, r6
 8011bfe:	f000 fd5d 	bl	80126bc <_malloc_r>
 8011c02:	b948      	cbnz	r0, 8011c18 <__smakebuf_r+0x44>
 8011c04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c08:	059a      	lsls	r2, r3, #22
 8011c0a:	d4ef      	bmi.n	8011bec <__smakebuf_r+0x18>
 8011c0c:	f023 0303 	bic.w	r3, r3, #3
 8011c10:	f043 0302 	orr.w	r3, r3, #2
 8011c14:	81a3      	strh	r3, [r4, #12]
 8011c16:	e7e3      	b.n	8011be0 <__smakebuf_r+0xc>
 8011c18:	4b0d      	ldr	r3, [pc, #52]	; (8011c50 <__smakebuf_r+0x7c>)
 8011c1a:	62b3      	str	r3, [r6, #40]	; 0x28
 8011c1c:	89a3      	ldrh	r3, [r4, #12]
 8011c1e:	6020      	str	r0, [r4, #0]
 8011c20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011c24:	81a3      	strh	r3, [r4, #12]
 8011c26:	9b00      	ldr	r3, [sp, #0]
 8011c28:	6163      	str	r3, [r4, #20]
 8011c2a:	9b01      	ldr	r3, [sp, #4]
 8011c2c:	6120      	str	r0, [r4, #16]
 8011c2e:	b15b      	cbz	r3, 8011c48 <__smakebuf_r+0x74>
 8011c30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011c34:	4630      	mov	r0, r6
 8011c36:	f001 f931 	bl	8012e9c <_isatty_r>
 8011c3a:	b128      	cbz	r0, 8011c48 <__smakebuf_r+0x74>
 8011c3c:	89a3      	ldrh	r3, [r4, #12]
 8011c3e:	f023 0303 	bic.w	r3, r3, #3
 8011c42:	f043 0301 	orr.w	r3, r3, #1
 8011c46:	81a3      	strh	r3, [r4, #12]
 8011c48:	89a0      	ldrh	r0, [r4, #12]
 8011c4a:	4305      	orrs	r5, r0
 8011c4c:	81a5      	strh	r5, [r4, #12]
 8011c4e:	e7cd      	b.n	8011bec <__smakebuf_r+0x18>
 8011c50:	080112fd 	.word	0x080112fd

08011c54 <malloc>:
 8011c54:	4b02      	ldr	r3, [pc, #8]	; (8011c60 <malloc+0xc>)
 8011c56:	4601      	mov	r1, r0
 8011c58:	6818      	ldr	r0, [r3, #0]
 8011c5a:	f000 bd2f 	b.w	80126bc <_malloc_r>
 8011c5e:	bf00      	nop
 8011c60:	20000064 	.word	0x20000064

08011c64 <__ascii_mbtowc>:
 8011c64:	b082      	sub	sp, #8
 8011c66:	b901      	cbnz	r1, 8011c6a <__ascii_mbtowc+0x6>
 8011c68:	a901      	add	r1, sp, #4
 8011c6a:	b142      	cbz	r2, 8011c7e <__ascii_mbtowc+0x1a>
 8011c6c:	b14b      	cbz	r3, 8011c82 <__ascii_mbtowc+0x1e>
 8011c6e:	7813      	ldrb	r3, [r2, #0]
 8011c70:	600b      	str	r3, [r1, #0]
 8011c72:	7812      	ldrb	r2, [r2, #0]
 8011c74:	1e10      	subs	r0, r2, #0
 8011c76:	bf18      	it	ne
 8011c78:	2001      	movne	r0, #1
 8011c7a:	b002      	add	sp, #8
 8011c7c:	4770      	bx	lr
 8011c7e:	4610      	mov	r0, r2
 8011c80:	e7fb      	b.n	8011c7a <__ascii_mbtowc+0x16>
 8011c82:	f06f 0001 	mvn.w	r0, #1
 8011c86:	e7f8      	b.n	8011c7a <__ascii_mbtowc+0x16>

08011c88 <_Balloc>:
 8011c88:	b570      	push	{r4, r5, r6, lr}
 8011c8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011c8c:	4604      	mov	r4, r0
 8011c8e:	460d      	mov	r5, r1
 8011c90:	b976      	cbnz	r6, 8011cb0 <_Balloc+0x28>
 8011c92:	2010      	movs	r0, #16
 8011c94:	f7ff ffde 	bl	8011c54 <malloc>
 8011c98:	4602      	mov	r2, r0
 8011c9a:	6260      	str	r0, [r4, #36]	; 0x24
 8011c9c:	b920      	cbnz	r0, 8011ca8 <_Balloc+0x20>
 8011c9e:	4b18      	ldr	r3, [pc, #96]	; (8011d00 <_Balloc+0x78>)
 8011ca0:	4818      	ldr	r0, [pc, #96]	; (8011d04 <_Balloc+0x7c>)
 8011ca2:	2166      	movs	r1, #102	; 0x66
 8011ca4:	f001 f8a8 	bl	8012df8 <__assert_func>
 8011ca8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011cac:	6006      	str	r6, [r0, #0]
 8011cae:	60c6      	str	r6, [r0, #12]
 8011cb0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011cb2:	68f3      	ldr	r3, [r6, #12]
 8011cb4:	b183      	cbz	r3, 8011cd8 <_Balloc+0x50>
 8011cb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011cb8:	68db      	ldr	r3, [r3, #12]
 8011cba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011cbe:	b9b8      	cbnz	r0, 8011cf0 <_Balloc+0x68>
 8011cc0:	2101      	movs	r1, #1
 8011cc2:	fa01 f605 	lsl.w	r6, r1, r5
 8011cc6:	1d72      	adds	r2, r6, #5
 8011cc8:	0092      	lsls	r2, r2, #2
 8011cca:	4620      	mov	r0, r4
 8011ccc:	f000 fc97 	bl	80125fe <_calloc_r>
 8011cd0:	b160      	cbz	r0, 8011cec <_Balloc+0x64>
 8011cd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011cd6:	e00e      	b.n	8011cf6 <_Balloc+0x6e>
 8011cd8:	2221      	movs	r2, #33	; 0x21
 8011cda:	2104      	movs	r1, #4
 8011cdc:	4620      	mov	r0, r4
 8011cde:	f000 fc8e 	bl	80125fe <_calloc_r>
 8011ce2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011ce4:	60f0      	str	r0, [r6, #12]
 8011ce6:	68db      	ldr	r3, [r3, #12]
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d1e4      	bne.n	8011cb6 <_Balloc+0x2e>
 8011cec:	2000      	movs	r0, #0
 8011cee:	bd70      	pop	{r4, r5, r6, pc}
 8011cf0:	6802      	ldr	r2, [r0, #0]
 8011cf2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011cf6:	2300      	movs	r3, #0
 8011cf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011cfc:	e7f7      	b.n	8011cee <_Balloc+0x66>
 8011cfe:	bf00      	nop
 8011d00:	080136a6 	.word	0x080136a6
 8011d04:	08013810 	.word	0x08013810

08011d08 <_Bfree>:
 8011d08:	b570      	push	{r4, r5, r6, lr}
 8011d0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011d0c:	4605      	mov	r5, r0
 8011d0e:	460c      	mov	r4, r1
 8011d10:	b976      	cbnz	r6, 8011d30 <_Bfree+0x28>
 8011d12:	2010      	movs	r0, #16
 8011d14:	f7ff ff9e 	bl	8011c54 <malloc>
 8011d18:	4602      	mov	r2, r0
 8011d1a:	6268      	str	r0, [r5, #36]	; 0x24
 8011d1c:	b920      	cbnz	r0, 8011d28 <_Bfree+0x20>
 8011d1e:	4b09      	ldr	r3, [pc, #36]	; (8011d44 <_Bfree+0x3c>)
 8011d20:	4809      	ldr	r0, [pc, #36]	; (8011d48 <_Bfree+0x40>)
 8011d22:	218a      	movs	r1, #138	; 0x8a
 8011d24:	f001 f868 	bl	8012df8 <__assert_func>
 8011d28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011d2c:	6006      	str	r6, [r0, #0]
 8011d2e:	60c6      	str	r6, [r0, #12]
 8011d30:	b13c      	cbz	r4, 8011d42 <_Bfree+0x3a>
 8011d32:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011d34:	6862      	ldr	r2, [r4, #4]
 8011d36:	68db      	ldr	r3, [r3, #12]
 8011d38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011d3c:	6021      	str	r1, [r4, #0]
 8011d3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011d42:	bd70      	pop	{r4, r5, r6, pc}
 8011d44:	080136a6 	.word	0x080136a6
 8011d48:	08013810 	.word	0x08013810

08011d4c <__multadd>:
 8011d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d50:	690e      	ldr	r6, [r1, #16]
 8011d52:	4607      	mov	r7, r0
 8011d54:	4698      	mov	r8, r3
 8011d56:	460c      	mov	r4, r1
 8011d58:	f101 0014 	add.w	r0, r1, #20
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	6805      	ldr	r5, [r0, #0]
 8011d60:	b2a9      	uxth	r1, r5
 8011d62:	fb02 8101 	mla	r1, r2, r1, r8
 8011d66:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8011d6a:	0c2d      	lsrs	r5, r5, #16
 8011d6c:	fb02 c505 	mla	r5, r2, r5, ip
 8011d70:	b289      	uxth	r1, r1
 8011d72:	3301      	adds	r3, #1
 8011d74:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8011d78:	429e      	cmp	r6, r3
 8011d7a:	f840 1b04 	str.w	r1, [r0], #4
 8011d7e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8011d82:	dcec      	bgt.n	8011d5e <__multadd+0x12>
 8011d84:	f1b8 0f00 	cmp.w	r8, #0
 8011d88:	d022      	beq.n	8011dd0 <__multadd+0x84>
 8011d8a:	68a3      	ldr	r3, [r4, #8]
 8011d8c:	42b3      	cmp	r3, r6
 8011d8e:	dc19      	bgt.n	8011dc4 <__multadd+0x78>
 8011d90:	6861      	ldr	r1, [r4, #4]
 8011d92:	4638      	mov	r0, r7
 8011d94:	3101      	adds	r1, #1
 8011d96:	f7ff ff77 	bl	8011c88 <_Balloc>
 8011d9a:	4605      	mov	r5, r0
 8011d9c:	b928      	cbnz	r0, 8011daa <__multadd+0x5e>
 8011d9e:	4602      	mov	r2, r0
 8011da0:	4b0d      	ldr	r3, [pc, #52]	; (8011dd8 <__multadd+0x8c>)
 8011da2:	480e      	ldr	r0, [pc, #56]	; (8011ddc <__multadd+0x90>)
 8011da4:	21b5      	movs	r1, #181	; 0xb5
 8011da6:	f001 f827 	bl	8012df8 <__assert_func>
 8011daa:	6922      	ldr	r2, [r4, #16]
 8011dac:	3202      	adds	r2, #2
 8011dae:	f104 010c 	add.w	r1, r4, #12
 8011db2:	0092      	lsls	r2, r2, #2
 8011db4:	300c      	adds	r0, #12
 8011db6:	f7fc fc5f 	bl	800e678 <memcpy>
 8011dba:	4621      	mov	r1, r4
 8011dbc:	4638      	mov	r0, r7
 8011dbe:	f7ff ffa3 	bl	8011d08 <_Bfree>
 8011dc2:	462c      	mov	r4, r5
 8011dc4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8011dc8:	3601      	adds	r6, #1
 8011dca:	f8c3 8014 	str.w	r8, [r3, #20]
 8011dce:	6126      	str	r6, [r4, #16]
 8011dd0:	4620      	mov	r0, r4
 8011dd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011dd6:	bf00      	nop
 8011dd8:	0801371c 	.word	0x0801371c
 8011ddc:	08013810 	.word	0x08013810

08011de0 <__s2b>:
 8011de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011de4:	460c      	mov	r4, r1
 8011de6:	4615      	mov	r5, r2
 8011de8:	461f      	mov	r7, r3
 8011dea:	2209      	movs	r2, #9
 8011dec:	3308      	adds	r3, #8
 8011dee:	4606      	mov	r6, r0
 8011df0:	fb93 f3f2 	sdiv	r3, r3, r2
 8011df4:	2100      	movs	r1, #0
 8011df6:	2201      	movs	r2, #1
 8011df8:	429a      	cmp	r2, r3
 8011dfa:	db09      	blt.n	8011e10 <__s2b+0x30>
 8011dfc:	4630      	mov	r0, r6
 8011dfe:	f7ff ff43 	bl	8011c88 <_Balloc>
 8011e02:	b940      	cbnz	r0, 8011e16 <__s2b+0x36>
 8011e04:	4602      	mov	r2, r0
 8011e06:	4b19      	ldr	r3, [pc, #100]	; (8011e6c <__s2b+0x8c>)
 8011e08:	4819      	ldr	r0, [pc, #100]	; (8011e70 <__s2b+0x90>)
 8011e0a:	21ce      	movs	r1, #206	; 0xce
 8011e0c:	f000 fff4 	bl	8012df8 <__assert_func>
 8011e10:	0052      	lsls	r2, r2, #1
 8011e12:	3101      	adds	r1, #1
 8011e14:	e7f0      	b.n	8011df8 <__s2b+0x18>
 8011e16:	9b08      	ldr	r3, [sp, #32]
 8011e18:	6143      	str	r3, [r0, #20]
 8011e1a:	2d09      	cmp	r5, #9
 8011e1c:	f04f 0301 	mov.w	r3, #1
 8011e20:	6103      	str	r3, [r0, #16]
 8011e22:	dd16      	ble.n	8011e52 <__s2b+0x72>
 8011e24:	f104 0909 	add.w	r9, r4, #9
 8011e28:	46c8      	mov	r8, r9
 8011e2a:	442c      	add	r4, r5
 8011e2c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011e30:	4601      	mov	r1, r0
 8011e32:	3b30      	subs	r3, #48	; 0x30
 8011e34:	220a      	movs	r2, #10
 8011e36:	4630      	mov	r0, r6
 8011e38:	f7ff ff88 	bl	8011d4c <__multadd>
 8011e3c:	45a0      	cmp	r8, r4
 8011e3e:	d1f5      	bne.n	8011e2c <__s2b+0x4c>
 8011e40:	f1a5 0408 	sub.w	r4, r5, #8
 8011e44:	444c      	add	r4, r9
 8011e46:	1b2d      	subs	r5, r5, r4
 8011e48:	1963      	adds	r3, r4, r5
 8011e4a:	42bb      	cmp	r3, r7
 8011e4c:	db04      	blt.n	8011e58 <__s2b+0x78>
 8011e4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e52:	340a      	adds	r4, #10
 8011e54:	2509      	movs	r5, #9
 8011e56:	e7f6      	b.n	8011e46 <__s2b+0x66>
 8011e58:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011e5c:	4601      	mov	r1, r0
 8011e5e:	3b30      	subs	r3, #48	; 0x30
 8011e60:	220a      	movs	r2, #10
 8011e62:	4630      	mov	r0, r6
 8011e64:	f7ff ff72 	bl	8011d4c <__multadd>
 8011e68:	e7ee      	b.n	8011e48 <__s2b+0x68>
 8011e6a:	bf00      	nop
 8011e6c:	0801371c 	.word	0x0801371c
 8011e70:	08013810 	.word	0x08013810

08011e74 <__hi0bits>:
 8011e74:	0c03      	lsrs	r3, r0, #16
 8011e76:	041b      	lsls	r3, r3, #16
 8011e78:	b9d3      	cbnz	r3, 8011eb0 <__hi0bits+0x3c>
 8011e7a:	0400      	lsls	r0, r0, #16
 8011e7c:	2310      	movs	r3, #16
 8011e7e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011e82:	bf04      	itt	eq
 8011e84:	0200      	lsleq	r0, r0, #8
 8011e86:	3308      	addeq	r3, #8
 8011e88:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011e8c:	bf04      	itt	eq
 8011e8e:	0100      	lsleq	r0, r0, #4
 8011e90:	3304      	addeq	r3, #4
 8011e92:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8011e96:	bf04      	itt	eq
 8011e98:	0080      	lsleq	r0, r0, #2
 8011e9a:	3302      	addeq	r3, #2
 8011e9c:	2800      	cmp	r0, #0
 8011e9e:	db05      	blt.n	8011eac <__hi0bits+0x38>
 8011ea0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011ea4:	f103 0301 	add.w	r3, r3, #1
 8011ea8:	bf08      	it	eq
 8011eaa:	2320      	moveq	r3, #32
 8011eac:	4618      	mov	r0, r3
 8011eae:	4770      	bx	lr
 8011eb0:	2300      	movs	r3, #0
 8011eb2:	e7e4      	b.n	8011e7e <__hi0bits+0xa>

08011eb4 <__lo0bits>:
 8011eb4:	6803      	ldr	r3, [r0, #0]
 8011eb6:	f013 0207 	ands.w	r2, r3, #7
 8011eba:	4601      	mov	r1, r0
 8011ebc:	d00b      	beq.n	8011ed6 <__lo0bits+0x22>
 8011ebe:	07da      	lsls	r2, r3, #31
 8011ec0:	d424      	bmi.n	8011f0c <__lo0bits+0x58>
 8011ec2:	0798      	lsls	r0, r3, #30
 8011ec4:	bf49      	itett	mi
 8011ec6:	085b      	lsrmi	r3, r3, #1
 8011ec8:	089b      	lsrpl	r3, r3, #2
 8011eca:	2001      	movmi	r0, #1
 8011ecc:	600b      	strmi	r3, [r1, #0]
 8011ece:	bf5c      	itt	pl
 8011ed0:	600b      	strpl	r3, [r1, #0]
 8011ed2:	2002      	movpl	r0, #2
 8011ed4:	4770      	bx	lr
 8011ed6:	b298      	uxth	r0, r3
 8011ed8:	b9b0      	cbnz	r0, 8011f08 <__lo0bits+0x54>
 8011eda:	0c1b      	lsrs	r3, r3, #16
 8011edc:	2010      	movs	r0, #16
 8011ede:	f013 0fff 	tst.w	r3, #255	; 0xff
 8011ee2:	bf04      	itt	eq
 8011ee4:	0a1b      	lsreq	r3, r3, #8
 8011ee6:	3008      	addeq	r0, #8
 8011ee8:	071a      	lsls	r2, r3, #28
 8011eea:	bf04      	itt	eq
 8011eec:	091b      	lsreq	r3, r3, #4
 8011eee:	3004      	addeq	r0, #4
 8011ef0:	079a      	lsls	r2, r3, #30
 8011ef2:	bf04      	itt	eq
 8011ef4:	089b      	lsreq	r3, r3, #2
 8011ef6:	3002      	addeq	r0, #2
 8011ef8:	07da      	lsls	r2, r3, #31
 8011efa:	d403      	bmi.n	8011f04 <__lo0bits+0x50>
 8011efc:	085b      	lsrs	r3, r3, #1
 8011efe:	f100 0001 	add.w	r0, r0, #1
 8011f02:	d005      	beq.n	8011f10 <__lo0bits+0x5c>
 8011f04:	600b      	str	r3, [r1, #0]
 8011f06:	4770      	bx	lr
 8011f08:	4610      	mov	r0, r2
 8011f0a:	e7e8      	b.n	8011ede <__lo0bits+0x2a>
 8011f0c:	2000      	movs	r0, #0
 8011f0e:	4770      	bx	lr
 8011f10:	2020      	movs	r0, #32
 8011f12:	4770      	bx	lr

08011f14 <__i2b>:
 8011f14:	b510      	push	{r4, lr}
 8011f16:	460c      	mov	r4, r1
 8011f18:	2101      	movs	r1, #1
 8011f1a:	f7ff feb5 	bl	8011c88 <_Balloc>
 8011f1e:	4602      	mov	r2, r0
 8011f20:	b928      	cbnz	r0, 8011f2e <__i2b+0x1a>
 8011f22:	4b05      	ldr	r3, [pc, #20]	; (8011f38 <__i2b+0x24>)
 8011f24:	4805      	ldr	r0, [pc, #20]	; (8011f3c <__i2b+0x28>)
 8011f26:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011f2a:	f000 ff65 	bl	8012df8 <__assert_func>
 8011f2e:	2301      	movs	r3, #1
 8011f30:	6144      	str	r4, [r0, #20]
 8011f32:	6103      	str	r3, [r0, #16]
 8011f34:	bd10      	pop	{r4, pc}
 8011f36:	bf00      	nop
 8011f38:	0801371c 	.word	0x0801371c
 8011f3c:	08013810 	.word	0x08013810

08011f40 <__multiply>:
 8011f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f44:	4614      	mov	r4, r2
 8011f46:	690a      	ldr	r2, [r1, #16]
 8011f48:	6923      	ldr	r3, [r4, #16]
 8011f4a:	429a      	cmp	r2, r3
 8011f4c:	bfb8      	it	lt
 8011f4e:	460b      	movlt	r3, r1
 8011f50:	460d      	mov	r5, r1
 8011f52:	bfbc      	itt	lt
 8011f54:	4625      	movlt	r5, r4
 8011f56:	461c      	movlt	r4, r3
 8011f58:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8011f5c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8011f60:	68ab      	ldr	r3, [r5, #8]
 8011f62:	6869      	ldr	r1, [r5, #4]
 8011f64:	eb0a 0709 	add.w	r7, sl, r9
 8011f68:	42bb      	cmp	r3, r7
 8011f6a:	b085      	sub	sp, #20
 8011f6c:	bfb8      	it	lt
 8011f6e:	3101      	addlt	r1, #1
 8011f70:	f7ff fe8a 	bl	8011c88 <_Balloc>
 8011f74:	b930      	cbnz	r0, 8011f84 <__multiply+0x44>
 8011f76:	4602      	mov	r2, r0
 8011f78:	4b42      	ldr	r3, [pc, #264]	; (8012084 <__multiply+0x144>)
 8011f7a:	4843      	ldr	r0, [pc, #268]	; (8012088 <__multiply+0x148>)
 8011f7c:	f240 115d 	movw	r1, #349	; 0x15d
 8011f80:	f000 ff3a 	bl	8012df8 <__assert_func>
 8011f84:	f100 0614 	add.w	r6, r0, #20
 8011f88:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8011f8c:	4633      	mov	r3, r6
 8011f8e:	2200      	movs	r2, #0
 8011f90:	4543      	cmp	r3, r8
 8011f92:	d31e      	bcc.n	8011fd2 <__multiply+0x92>
 8011f94:	f105 0c14 	add.w	ip, r5, #20
 8011f98:	f104 0314 	add.w	r3, r4, #20
 8011f9c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8011fa0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8011fa4:	9202      	str	r2, [sp, #8]
 8011fa6:	ebac 0205 	sub.w	r2, ip, r5
 8011faa:	3a15      	subs	r2, #21
 8011fac:	f022 0203 	bic.w	r2, r2, #3
 8011fb0:	3204      	adds	r2, #4
 8011fb2:	f105 0115 	add.w	r1, r5, #21
 8011fb6:	458c      	cmp	ip, r1
 8011fb8:	bf38      	it	cc
 8011fba:	2204      	movcc	r2, #4
 8011fbc:	9201      	str	r2, [sp, #4]
 8011fbe:	9a02      	ldr	r2, [sp, #8]
 8011fc0:	9303      	str	r3, [sp, #12]
 8011fc2:	429a      	cmp	r2, r3
 8011fc4:	d808      	bhi.n	8011fd8 <__multiply+0x98>
 8011fc6:	2f00      	cmp	r7, #0
 8011fc8:	dc55      	bgt.n	8012076 <__multiply+0x136>
 8011fca:	6107      	str	r7, [r0, #16]
 8011fcc:	b005      	add	sp, #20
 8011fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fd2:	f843 2b04 	str.w	r2, [r3], #4
 8011fd6:	e7db      	b.n	8011f90 <__multiply+0x50>
 8011fd8:	f8b3 a000 	ldrh.w	sl, [r3]
 8011fdc:	f1ba 0f00 	cmp.w	sl, #0
 8011fe0:	d020      	beq.n	8012024 <__multiply+0xe4>
 8011fe2:	f105 0e14 	add.w	lr, r5, #20
 8011fe6:	46b1      	mov	r9, r6
 8011fe8:	2200      	movs	r2, #0
 8011fea:	f85e 4b04 	ldr.w	r4, [lr], #4
 8011fee:	f8d9 b000 	ldr.w	fp, [r9]
 8011ff2:	b2a1      	uxth	r1, r4
 8011ff4:	fa1f fb8b 	uxth.w	fp, fp
 8011ff8:	fb0a b101 	mla	r1, sl, r1, fp
 8011ffc:	4411      	add	r1, r2
 8011ffe:	f8d9 2000 	ldr.w	r2, [r9]
 8012002:	0c24      	lsrs	r4, r4, #16
 8012004:	0c12      	lsrs	r2, r2, #16
 8012006:	fb0a 2404 	mla	r4, sl, r4, r2
 801200a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801200e:	b289      	uxth	r1, r1
 8012010:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8012014:	45f4      	cmp	ip, lr
 8012016:	f849 1b04 	str.w	r1, [r9], #4
 801201a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801201e:	d8e4      	bhi.n	8011fea <__multiply+0xaa>
 8012020:	9901      	ldr	r1, [sp, #4]
 8012022:	5072      	str	r2, [r6, r1]
 8012024:	9a03      	ldr	r2, [sp, #12]
 8012026:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801202a:	3304      	adds	r3, #4
 801202c:	f1b9 0f00 	cmp.w	r9, #0
 8012030:	d01f      	beq.n	8012072 <__multiply+0x132>
 8012032:	6834      	ldr	r4, [r6, #0]
 8012034:	f105 0114 	add.w	r1, r5, #20
 8012038:	46b6      	mov	lr, r6
 801203a:	f04f 0a00 	mov.w	sl, #0
 801203e:	880a      	ldrh	r2, [r1, #0]
 8012040:	f8be b002 	ldrh.w	fp, [lr, #2]
 8012044:	fb09 b202 	mla	r2, r9, r2, fp
 8012048:	4492      	add	sl, r2
 801204a:	b2a4      	uxth	r4, r4
 801204c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8012050:	f84e 4b04 	str.w	r4, [lr], #4
 8012054:	f851 4b04 	ldr.w	r4, [r1], #4
 8012058:	f8be 2000 	ldrh.w	r2, [lr]
 801205c:	0c24      	lsrs	r4, r4, #16
 801205e:	fb09 2404 	mla	r4, r9, r4, r2
 8012062:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8012066:	458c      	cmp	ip, r1
 8012068:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801206c:	d8e7      	bhi.n	801203e <__multiply+0xfe>
 801206e:	9a01      	ldr	r2, [sp, #4]
 8012070:	50b4      	str	r4, [r6, r2]
 8012072:	3604      	adds	r6, #4
 8012074:	e7a3      	b.n	8011fbe <__multiply+0x7e>
 8012076:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801207a:	2b00      	cmp	r3, #0
 801207c:	d1a5      	bne.n	8011fca <__multiply+0x8a>
 801207e:	3f01      	subs	r7, #1
 8012080:	e7a1      	b.n	8011fc6 <__multiply+0x86>
 8012082:	bf00      	nop
 8012084:	0801371c 	.word	0x0801371c
 8012088:	08013810 	.word	0x08013810

0801208c <__pow5mult>:
 801208c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012090:	4615      	mov	r5, r2
 8012092:	f012 0203 	ands.w	r2, r2, #3
 8012096:	4606      	mov	r6, r0
 8012098:	460f      	mov	r7, r1
 801209a:	d007      	beq.n	80120ac <__pow5mult+0x20>
 801209c:	4c25      	ldr	r4, [pc, #148]	; (8012134 <__pow5mult+0xa8>)
 801209e:	3a01      	subs	r2, #1
 80120a0:	2300      	movs	r3, #0
 80120a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80120a6:	f7ff fe51 	bl	8011d4c <__multadd>
 80120aa:	4607      	mov	r7, r0
 80120ac:	10ad      	asrs	r5, r5, #2
 80120ae:	d03d      	beq.n	801212c <__pow5mult+0xa0>
 80120b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80120b2:	b97c      	cbnz	r4, 80120d4 <__pow5mult+0x48>
 80120b4:	2010      	movs	r0, #16
 80120b6:	f7ff fdcd 	bl	8011c54 <malloc>
 80120ba:	4602      	mov	r2, r0
 80120bc:	6270      	str	r0, [r6, #36]	; 0x24
 80120be:	b928      	cbnz	r0, 80120cc <__pow5mult+0x40>
 80120c0:	4b1d      	ldr	r3, [pc, #116]	; (8012138 <__pow5mult+0xac>)
 80120c2:	481e      	ldr	r0, [pc, #120]	; (801213c <__pow5mult+0xb0>)
 80120c4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80120c8:	f000 fe96 	bl	8012df8 <__assert_func>
 80120cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80120d0:	6004      	str	r4, [r0, #0]
 80120d2:	60c4      	str	r4, [r0, #12]
 80120d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80120d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80120dc:	b94c      	cbnz	r4, 80120f2 <__pow5mult+0x66>
 80120de:	f240 2171 	movw	r1, #625	; 0x271
 80120e2:	4630      	mov	r0, r6
 80120e4:	f7ff ff16 	bl	8011f14 <__i2b>
 80120e8:	2300      	movs	r3, #0
 80120ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80120ee:	4604      	mov	r4, r0
 80120f0:	6003      	str	r3, [r0, #0]
 80120f2:	f04f 0900 	mov.w	r9, #0
 80120f6:	07eb      	lsls	r3, r5, #31
 80120f8:	d50a      	bpl.n	8012110 <__pow5mult+0x84>
 80120fa:	4639      	mov	r1, r7
 80120fc:	4622      	mov	r2, r4
 80120fe:	4630      	mov	r0, r6
 8012100:	f7ff ff1e 	bl	8011f40 <__multiply>
 8012104:	4639      	mov	r1, r7
 8012106:	4680      	mov	r8, r0
 8012108:	4630      	mov	r0, r6
 801210a:	f7ff fdfd 	bl	8011d08 <_Bfree>
 801210e:	4647      	mov	r7, r8
 8012110:	106d      	asrs	r5, r5, #1
 8012112:	d00b      	beq.n	801212c <__pow5mult+0xa0>
 8012114:	6820      	ldr	r0, [r4, #0]
 8012116:	b938      	cbnz	r0, 8012128 <__pow5mult+0x9c>
 8012118:	4622      	mov	r2, r4
 801211a:	4621      	mov	r1, r4
 801211c:	4630      	mov	r0, r6
 801211e:	f7ff ff0f 	bl	8011f40 <__multiply>
 8012122:	6020      	str	r0, [r4, #0]
 8012124:	f8c0 9000 	str.w	r9, [r0]
 8012128:	4604      	mov	r4, r0
 801212a:	e7e4      	b.n	80120f6 <__pow5mult+0x6a>
 801212c:	4638      	mov	r0, r7
 801212e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012132:	bf00      	nop
 8012134:	08013960 	.word	0x08013960
 8012138:	080136a6 	.word	0x080136a6
 801213c:	08013810 	.word	0x08013810

08012140 <__lshift>:
 8012140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012144:	460c      	mov	r4, r1
 8012146:	6849      	ldr	r1, [r1, #4]
 8012148:	6923      	ldr	r3, [r4, #16]
 801214a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801214e:	68a3      	ldr	r3, [r4, #8]
 8012150:	4607      	mov	r7, r0
 8012152:	4691      	mov	r9, r2
 8012154:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012158:	f108 0601 	add.w	r6, r8, #1
 801215c:	42b3      	cmp	r3, r6
 801215e:	db0b      	blt.n	8012178 <__lshift+0x38>
 8012160:	4638      	mov	r0, r7
 8012162:	f7ff fd91 	bl	8011c88 <_Balloc>
 8012166:	4605      	mov	r5, r0
 8012168:	b948      	cbnz	r0, 801217e <__lshift+0x3e>
 801216a:	4602      	mov	r2, r0
 801216c:	4b28      	ldr	r3, [pc, #160]	; (8012210 <__lshift+0xd0>)
 801216e:	4829      	ldr	r0, [pc, #164]	; (8012214 <__lshift+0xd4>)
 8012170:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012174:	f000 fe40 	bl	8012df8 <__assert_func>
 8012178:	3101      	adds	r1, #1
 801217a:	005b      	lsls	r3, r3, #1
 801217c:	e7ee      	b.n	801215c <__lshift+0x1c>
 801217e:	2300      	movs	r3, #0
 8012180:	f100 0114 	add.w	r1, r0, #20
 8012184:	f100 0210 	add.w	r2, r0, #16
 8012188:	4618      	mov	r0, r3
 801218a:	4553      	cmp	r3, sl
 801218c:	db33      	blt.n	80121f6 <__lshift+0xb6>
 801218e:	6920      	ldr	r0, [r4, #16]
 8012190:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012194:	f104 0314 	add.w	r3, r4, #20
 8012198:	f019 091f 	ands.w	r9, r9, #31
 801219c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80121a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80121a4:	d02b      	beq.n	80121fe <__lshift+0xbe>
 80121a6:	f1c9 0e20 	rsb	lr, r9, #32
 80121aa:	468a      	mov	sl, r1
 80121ac:	2200      	movs	r2, #0
 80121ae:	6818      	ldr	r0, [r3, #0]
 80121b0:	fa00 f009 	lsl.w	r0, r0, r9
 80121b4:	4302      	orrs	r2, r0
 80121b6:	f84a 2b04 	str.w	r2, [sl], #4
 80121ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80121be:	459c      	cmp	ip, r3
 80121c0:	fa22 f20e 	lsr.w	r2, r2, lr
 80121c4:	d8f3      	bhi.n	80121ae <__lshift+0x6e>
 80121c6:	ebac 0304 	sub.w	r3, ip, r4
 80121ca:	3b15      	subs	r3, #21
 80121cc:	f023 0303 	bic.w	r3, r3, #3
 80121d0:	3304      	adds	r3, #4
 80121d2:	f104 0015 	add.w	r0, r4, #21
 80121d6:	4584      	cmp	ip, r0
 80121d8:	bf38      	it	cc
 80121da:	2304      	movcc	r3, #4
 80121dc:	50ca      	str	r2, [r1, r3]
 80121de:	b10a      	cbz	r2, 80121e4 <__lshift+0xa4>
 80121e0:	f108 0602 	add.w	r6, r8, #2
 80121e4:	3e01      	subs	r6, #1
 80121e6:	4638      	mov	r0, r7
 80121e8:	612e      	str	r6, [r5, #16]
 80121ea:	4621      	mov	r1, r4
 80121ec:	f7ff fd8c 	bl	8011d08 <_Bfree>
 80121f0:	4628      	mov	r0, r5
 80121f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80121f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80121fa:	3301      	adds	r3, #1
 80121fc:	e7c5      	b.n	801218a <__lshift+0x4a>
 80121fe:	3904      	subs	r1, #4
 8012200:	f853 2b04 	ldr.w	r2, [r3], #4
 8012204:	f841 2f04 	str.w	r2, [r1, #4]!
 8012208:	459c      	cmp	ip, r3
 801220a:	d8f9      	bhi.n	8012200 <__lshift+0xc0>
 801220c:	e7ea      	b.n	80121e4 <__lshift+0xa4>
 801220e:	bf00      	nop
 8012210:	0801371c 	.word	0x0801371c
 8012214:	08013810 	.word	0x08013810

08012218 <__mcmp>:
 8012218:	b530      	push	{r4, r5, lr}
 801221a:	6902      	ldr	r2, [r0, #16]
 801221c:	690c      	ldr	r4, [r1, #16]
 801221e:	1b12      	subs	r2, r2, r4
 8012220:	d10e      	bne.n	8012240 <__mcmp+0x28>
 8012222:	f100 0314 	add.w	r3, r0, #20
 8012226:	3114      	adds	r1, #20
 8012228:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801222c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012230:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012234:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012238:	42a5      	cmp	r5, r4
 801223a:	d003      	beq.n	8012244 <__mcmp+0x2c>
 801223c:	d305      	bcc.n	801224a <__mcmp+0x32>
 801223e:	2201      	movs	r2, #1
 8012240:	4610      	mov	r0, r2
 8012242:	bd30      	pop	{r4, r5, pc}
 8012244:	4283      	cmp	r3, r0
 8012246:	d3f3      	bcc.n	8012230 <__mcmp+0x18>
 8012248:	e7fa      	b.n	8012240 <__mcmp+0x28>
 801224a:	f04f 32ff 	mov.w	r2, #4294967295
 801224e:	e7f7      	b.n	8012240 <__mcmp+0x28>

08012250 <__mdiff>:
 8012250:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012254:	460c      	mov	r4, r1
 8012256:	4606      	mov	r6, r0
 8012258:	4611      	mov	r1, r2
 801225a:	4620      	mov	r0, r4
 801225c:	4617      	mov	r7, r2
 801225e:	f7ff ffdb 	bl	8012218 <__mcmp>
 8012262:	1e05      	subs	r5, r0, #0
 8012264:	d110      	bne.n	8012288 <__mdiff+0x38>
 8012266:	4629      	mov	r1, r5
 8012268:	4630      	mov	r0, r6
 801226a:	f7ff fd0d 	bl	8011c88 <_Balloc>
 801226e:	b930      	cbnz	r0, 801227e <__mdiff+0x2e>
 8012270:	4b39      	ldr	r3, [pc, #228]	; (8012358 <__mdiff+0x108>)
 8012272:	4602      	mov	r2, r0
 8012274:	f240 2132 	movw	r1, #562	; 0x232
 8012278:	4838      	ldr	r0, [pc, #224]	; (801235c <__mdiff+0x10c>)
 801227a:	f000 fdbd 	bl	8012df8 <__assert_func>
 801227e:	2301      	movs	r3, #1
 8012280:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012284:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012288:	bfa4      	itt	ge
 801228a:	463b      	movge	r3, r7
 801228c:	4627      	movge	r7, r4
 801228e:	4630      	mov	r0, r6
 8012290:	6879      	ldr	r1, [r7, #4]
 8012292:	bfa6      	itte	ge
 8012294:	461c      	movge	r4, r3
 8012296:	2500      	movge	r5, #0
 8012298:	2501      	movlt	r5, #1
 801229a:	f7ff fcf5 	bl	8011c88 <_Balloc>
 801229e:	b920      	cbnz	r0, 80122aa <__mdiff+0x5a>
 80122a0:	4b2d      	ldr	r3, [pc, #180]	; (8012358 <__mdiff+0x108>)
 80122a2:	4602      	mov	r2, r0
 80122a4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80122a8:	e7e6      	b.n	8012278 <__mdiff+0x28>
 80122aa:	693e      	ldr	r6, [r7, #16]
 80122ac:	60c5      	str	r5, [r0, #12]
 80122ae:	6925      	ldr	r5, [r4, #16]
 80122b0:	f107 0114 	add.w	r1, r7, #20
 80122b4:	f104 0914 	add.w	r9, r4, #20
 80122b8:	f100 0e14 	add.w	lr, r0, #20
 80122bc:	f107 0210 	add.w	r2, r7, #16
 80122c0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80122c4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80122c8:	46f2      	mov	sl, lr
 80122ca:	2700      	movs	r7, #0
 80122cc:	f859 3b04 	ldr.w	r3, [r9], #4
 80122d0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80122d4:	fa1f f883 	uxth.w	r8, r3
 80122d8:	fa17 f78b 	uxtah	r7, r7, fp
 80122dc:	0c1b      	lsrs	r3, r3, #16
 80122de:	eba7 0808 	sub.w	r8, r7, r8
 80122e2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80122e6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80122ea:	fa1f f888 	uxth.w	r8, r8
 80122ee:	141f      	asrs	r7, r3, #16
 80122f0:	454d      	cmp	r5, r9
 80122f2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80122f6:	f84a 3b04 	str.w	r3, [sl], #4
 80122fa:	d8e7      	bhi.n	80122cc <__mdiff+0x7c>
 80122fc:	1b2b      	subs	r3, r5, r4
 80122fe:	3b15      	subs	r3, #21
 8012300:	f023 0303 	bic.w	r3, r3, #3
 8012304:	3304      	adds	r3, #4
 8012306:	3415      	adds	r4, #21
 8012308:	42a5      	cmp	r5, r4
 801230a:	bf38      	it	cc
 801230c:	2304      	movcc	r3, #4
 801230e:	4419      	add	r1, r3
 8012310:	4473      	add	r3, lr
 8012312:	469e      	mov	lr, r3
 8012314:	460d      	mov	r5, r1
 8012316:	4565      	cmp	r5, ip
 8012318:	d30e      	bcc.n	8012338 <__mdiff+0xe8>
 801231a:	f10c 0203 	add.w	r2, ip, #3
 801231e:	1a52      	subs	r2, r2, r1
 8012320:	f022 0203 	bic.w	r2, r2, #3
 8012324:	3903      	subs	r1, #3
 8012326:	458c      	cmp	ip, r1
 8012328:	bf38      	it	cc
 801232a:	2200      	movcc	r2, #0
 801232c:	441a      	add	r2, r3
 801232e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012332:	b17b      	cbz	r3, 8012354 <__mdiff+0x104>
 8012334:	6106      	str	r6, [r0, #16]
 8012336:	e7a5      	b.n	8012284 <__mdiff+0x34>
 8012338:	f855 8b04 	ldr.w	r8, [r5], #4
 801233c:	fa17 f488 	uxtah	r4, r7, r8
 8012340:	1422      	asrs	r2, r4, #16
 8012342:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8012346:	b2a4      	uxth	r4, r4
 8012348:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801234c:	f84e 4b04 	str.w	r4, [lr], #4
 8012350:	1417      	asrs	r7, r2, #16
 8012352:	e7e0      	b.n	8012316 <__mdiff+0xc6>
 8012354:	3e01      	subs	r6, #1
 8012356:	e7ea      	b.n	801232e <__mdiff+0xde>
 8012358:	0801371c 	.word	0x0801371c
 801235c:	08013810 	.word	0x08013810

08012360 <__ulp>:
 8012360:	b082      	sub	sp, #8
 8012362:	ed8d 0b00 	vstr	d0, [sp]
 8012366:	9b01      	ldr	r3, [sp, #4]
 8012368:	4912      	ldr	r1, [pc, #72]	; (80123b4 <__ulp+0x54>)
 801236a:	4019      	ands	r1, r3
 801236c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8012370:	2900      	cmp	r1, #0
 8012372:	dd05      	ble.n	8012380 <__ulp+0x20>
 8012374:	2200      	movs	r2, #0
 8012376:	460b      	mov	r3, r1
 8012378:	ec43 2b10 	vmov	d0, r2, r3
 801237c:	b002      	add	sp, #8
 801237e:	4770      	bx	lr
 8012380:	4249      	negs	r1, r1
 8012382:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8012386:	ea4f 5021 	mov.w	r0, r1, asr #20
 801238a:	f04f 0200 	mov.w	r2, #0
 801238e:	f04f 0300 	mov.w	r3, #0
 8012392:	da04      	bge.n	801239e <__ulp+0x3e>
 8012394:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8012398:	fa41 f300 	asr.w	r3, r1, r0
 801239c:	e7ec      	b.n	8012378 <__ulp+0x18>
 801239e:	f1a0 0114 	sub.w	r1, r0, #20
 80123a2:	291e      	cmp	r1, #30
 80123a4:	bfda      	itte	le
 80123a6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80123aa:	fa20 f101 	lsrle.w	r1, r0, r1
 80123ae:	2101      	movgt	r1, #1
 80123b0:	460a      	mov	r2, r1
 80123b2:	e7e1      	b.n	8012378 <__ulp+0x18>
 80123b4:	7ff00000 	.word	0x7ff00000

080123b8 <__b2d>:
 80123b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80123ba:	6905      	ldr	r5, [r0, #16]
 80123bc:	f100 0714 	add.w	r7, r0, #20
 80123c0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80123c4:	1f2e      	subs	r6, r5, #4
 80123c6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80123ca:	4620      	mov	r0, r4
 80123cc:	f7ff fd52 	bl	8011e74 <__hi0bits>
 80123d0:	f1c0 0320 	rsb	r3, r0, #32
 80123d4:	280a      	cmp	r0, #10
 80123d6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8012454 <__b2d+0x9c>
 80123da:	600b      	str	r3, [r1, #0]
 80123dc:	dc14      	bgt.n	8012408 <__b2d+0x50>
 80123de:	f1c0 0e0b 	rsb	lr, r0, #11
 80123e2:	fa24 f10e 	lsr.w	r1, r4, lr
 80123e6:	42b7      	cmp	r7, r6
 80123e8:	ea41 030c 	orr.w	r3, r1, ip
 80123ec:	bf34      	ite	cc
 80123ee:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80123f2:	2100      	movcs	r1, #0
 80123f4:	3015      	adds	r0, #21
 80123f6:	fa04 f000 	lsl.w	r0, r4, r0
 80123fa:	fa21 f10e 	lsr.w	r1, r1, lr
 80123fe:	ea40 0201 	orr.w	r2, r0, r1
 8012402:	ec43 2b10 	vmov	d0, r2, r3
 8012406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012408:	42b7      	cmp	r7, r6
 801240a:	bf3a      	itte	cc
 801240c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8012410:	f1a5 0608 	subcc.w	r6, r5, #8
 8012414:	2100      	movcs	r1, #0
 8012416:	380b      	subs	r0, #11
 8012418:	d017      	beq.n	801244a <__b2d+0x92>
 801241a:	f1c0 0c20 	rsb	ip, r0, #32
 801241e:	fa04 f500 	lsl.w	r5, r4, r0
 8012422:	42be      	cmp	r6, r7
 8012424:	fa21 f40c 	lsr.w	r4, r1, ip
 8012428:	ea45 0504 	orr.w	r5, r5, r4
 801242c:	bf8c      	ite	hi
 801242e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8012432:	2400      	movls	r4, #0
 8012434:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8012438:	fa01 f000 	lsl.w	r0, r1, r0
 801243c:	fa24 f40c 	lsr.w	r4, r4, ip
 8012440:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012444:	ea40 0204 	orr.w	r2, r0, r4
 8012448:	e7db      	b.n	8012402 <__b2d+0x4a>
 801244a:	ea44 030c 	orr.w	r3, r4, ip
 801244e:	460a      	mov	r2, r1
 8012450:	e7d7      	b.n	8012402 <__b2d+0x4a>
 8012452:	bf00      	nop
 8012454:	3ff00000 	.word	0x3ff00000

08012458 <__d2b>:
 8012458:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801245c:	4689      	mov	r9, r1
 801245e:	2101      	movs	r1, #1
 8012460:	ec57 6b10 	vmov	r6, r7, d0
 8012464:	4690      	mov	r8, r2
 8012466:	f7ff fc0f 	bl	8011c88 <_Balloc>
 801246a:	4604      	mov	r4, r0
 801246c:	b930      	cbnz	r0, 801247c <__d2b+0x24>
 801246e:	4602      	mov	r2, r0
 8012470:	4b25      	ldr	r3, [pc, #148]	; (8012508 <__d2b+0xb0>)
 8012472:	4826      	ldr	r0, [pc, #152]	; (801250c <__d2b+0xb4>)
 8012474:	f240 310a 	movw	r1, #778	; 0x30a
 8012478:	f000 fcbe 	bl	8012df8 <__assert_func>
 801247c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012480:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012484:	bb35      	cbnz	r5, 80124d4 <__d2b+0x7c>
 8012486:	2e00      	cmp	r6, #0
 8012488:	9301      	str	r3, [sp, #4]
 801248a:	d028      	beq.n	80124de <__d2b+0x86>
 801248c:	4668      	mov	r0, sp
 801248e:	9600      	str	r6, [sp, #0]
 8012490:	f7ff fd10 	bl	8011eb4 <__lo0bits>
 8012494:	9900      	ldr	r1, [sp, #0]
 8012496:	b300      	cbz	r0, 80124da <__d2b+0x82>
 8012498:	9a01      	ldr	r2, [sp, #4]
 801249a:	f1c0 0320 	rsb	r3, r0, #32
 801249e:	fa02 f303 	lsl.w	r3, r2, r3
 80124a2:	430b      	orrs	r3, r1
 80124a4:	40c2      	lsrs	r2, r0
 80124a6:	6163      	str	r3, [r4, #20]
 80124a8:	9201      	str	r2, [sp, #4]
 80124aa:	9b01      	ldr	r3, [sp, #4]
 80124ac:	61a3      	str	r3, [r4, #24]
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	bf14      	ite	ne
 80124b2:	2202      	movne	r2, #2
 80124b4:	2201      	moveq	r2, #1
 80124b6:	6122      	str	r2, [r4, #16]
 80124b8:	b1d5      	cbz	r5, 80124f0 <__d2b+0x98>
 80124ba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80124be:	4405      	add	r5, r0
 80124c0:	f8c9 5000 	str.w	r5, [r9]
 80124c4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80124c8:	f8c8 0000 	str.w	r0, [r8]
 80124cc:	4620      	mov	r0, r4
 80124ce:	b003      	add	sp, #12
 80124d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80124d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80124d8:	e7d5      	b.n	8012486 <__d2b+0x2e>
 80124da:	6161      	str	r1, [r4, #20]
 80124dc:	e7e5      	b.n	80124aa <__d2b+0x52>
 80124de:	a801      	add	r0, sp, #4
 80124e0:	f7ff fce8 	bl	8011eb4 <__lo0bits>
 80124e4:	9b01      	ldr	r3, [sp, #4]
 80124e6:	6163      	str	r3, [r4, #20]
 80124e8:	2201      	movs	r2, #1
 80124ea:	6122      	str	r2, [r4, #16]
 80124ec:	3020      	adds	r0, #32
 80124ee:	e7e3      	b.n	80124b8 <__d2b+0x60>
 80124f0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80124f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80124f8:	f8c9 0000 	str.w	r0, [r9]
 80124fc:	6918      	ldr	r0, [r3, #16]
 80124fe:	f7ff fcb9 	bl	8011e74 <__hi0bits>
 8012502:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012506:	e7df      	b.n	80124c8 <__d2b+0x70>
 8012508:	0801371c 	.word	0x0801371c
 801250c:	08013810 	.word	0x08013810

08012510 <__ratio>:
 8012510:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012514:	4688      	mov	r8, r1
 8012516:	4669      	mov	r1, sp
 8012518:	4681      	mov	r9, r0
 801251a:	f7ff ff4d 	bl	80123b8 <__b2d>
 801251e:	a901      	add	r1, sp, #4
 8012520:	4640      	mov	r0, r8
 8012522:	ec55 4b10 	vmov	r4, r5, d0
 8012526:	f7ff ff47 	bl	80123b8 <__b2d>
 801252a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801252e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012532:	eba3 0c02 	sub.w	ip, r3, r2
 8012536:	e9dd 3200 	ldrd	r3, r2, [sp]
 801253a:	1a9b      	subs	r3, r3, r2
 801253c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8012540:	ec51 0b10 	vmov	r0, r1, d0
 8012544:	2b00      	cmp	r3, #0
 8012546:	bfd6      	itet	le
 8012548:	460a      	movle	r2, r1
 801254a:	462a      	movgt	r2, r5
 801254c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012550:	468b      	mov	fp, r1
 8012552:	462f      	mov	r7, r5
 8012554:	bfd4      	ite	le
 8012556:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801255a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801255e:	4620      	mov	r0, r4
 8012560:	ee10 2a10 	vmov	r2, s0
 8012564:	465b      	mov	r3, fp
 8012566:	4639      	mov	r1, r7
 8012568:	f7ee f970 	bl	800084c <__aeabi_ddiv>
 801256c:	ec41 0b10 	vmov	d0, r0, r1
 8012570:	b003      	add	sp, #12
 8012572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012576 <__copybits>:
 8012576:	3901      	subs	r1, #1
 8012578:	b570      	push	{r4, r5, r6, lr}
 801257a:	1149      	asrs	r1, r1, #5
 801257c:	6914      	ldr	r4, [r2, #16]
 801257e:	3101      	adds	r1, #1
 8012580:	f102 0314 	add.w	r3, r2, #20
 8012584:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012588:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801258c:	1f05      	subs	r5, r0, #4
 801258e:	42a3      	cmp	r3, r4
 8012590:	d30c      	bcc.n	80125ac <__copybits+0x36>
 8012592:	1aa3      	subs	r3, r4, r2
 8012594:	3b11      	subs	r3, #17
 8012596:	f023 0303 	bic.w	r3, r3, #3
 801259a:	3211      	adds	r2, #17
 801259c:	42a2      	cmp	r2, r4
 801259e:	bf88      	it	hi
 80125a0:	2300      	movhi	r3, #0
 80125a2:	4418      	add	r0, r3
 80125a4:	2300      	movs	r3, #0
 80125a6:	4288      	cmp	r0, r1
 80125a8:	d305      	bcc.n	80125b6 <__copybits+0x40>
 80125aa:	bd70      	pop	{r4, r5, r6, pc}
 80125ac:	f853 6b04 	ldr.w	r6, [r3], #4
 80125b0:	f845 6f04 	str.w	r6, [r5, #4]!
 80125b4:	e7eb      	b.n	801258e <__copybits+0x18>
 80125b6:	f840 3b04 	str.w	r3, [r0], #4
 80125ba:	e7f4      	b.n	80125a6 <__copybits+0x30>

080125bc <__any_on>:
 80125bc:	f100 0214 	add.w	r2, r0, #20
 80125c0:	6900      	ldr	r0, [r0, #16]
 80125c2:	114b      	asrs	r3, r1, #5
 80125c4:	4298      	cmp	r0, r3
 80125c6:	b510      	push	{r4, lr}
 80125c8:	db11      	blt.n	80125ee <__any_on+0x32>
 80125ca:	dd0a      	ble.n	80125e2 <__any_on+0x26>
 80125cc:	f011 011f 	ands.w	r1, r1, #31
 80125d0:	d007      	beq.n	80125e2 <__any_on+0x26>
 80125d2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80125d6:	fa24 f001 	lsr.w	r0, r4, r1
 80125da:	fa00 f101 	lsl.w	r1, r0, r1
 80125de:	428c      	cmp	r4, r1
 80125e0:	d10b      	bne.n	80125fa <__any_on+0x3e>
 80125e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80125e6:	4293      	cmp	r3, r2
 80125e8:	d803      	bhi.n	80125f2 <__any_on+0x36>
 80125ea:	2000      	movs	r0, #0
 80125ec:	bd10      	pop	{r4, pc}
 80125ee:	4603      	mov	r3, r0
 80125f0:	e7f7      	b.n	80125e2 <__any_on+0x26>
 80125f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80125f6:	2900      	cmp	r1, #0
 80125f8:	d0f5      	beq.n	80125e6 <__any_on+0x2a>
 80125fa:	2001      	movs	r0, #1
 80125fc:	e7f6      	b.n	80125ec <__any_on+0x30>

080125fe <_calloc_r>:
 80125fe:	b513      	push	{r0, r1, r4, lr}
 8012600:	434a      	muls	r2, r1
 8012602:	4611      	mov	r1, r2
 8012604:	9201      	str	r2, [sp, #4]
 8012606:	f000 f859 	bl	80126bc <_malloc_r>
 801260a:	4604      	mov	r4, r0
 801260c:	b118      	cbz	r0, 8012616 <_calloc_r+0x18>
 801260e:	9a01      	ldr	r2, [sp, #4]
 8012610:	2100      	movs	r1, #0
 8012612:	f7fc f83f 	bl	800e694 <memset>
 8012616:	4620      	mov	r0, r4
 8012618:	b002      	add	sp, #8
 801261a:	bd10      	pop	{r4, pc}

0801261c <_free_r>:
 801261c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801261e:	2900      	cmp	r1, #0
 8012620:	d048      	beq.n	80126b4 <_free_r+0x98>
 8012622:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012626:	9001      	str	r0, [sp, #4]
 8012628:	2b00      	cmp	r3, #0
 801262a:	f1a1 0404 	sub.w	r4, r1, #4
 801262e:	bfb8      	it	lt
 8012630:	18e4      	addlt	r4, r4, r3
 8012632:	f000 fc6f 	bl	8012f14 <__malloc_lock>
 8012636:	4a20      	ldr	r2, [pc, #128]	; (80126b8 <_free_r+0x9c>)
 8012638:	9801      	ldr	r0, [sp, #4]
 801263a:	6813      	ldr	r3, [r2, #0]
 801263c:	4615      	mov	r5, r2
 801263e:	b933      	cbnz	r3, 801264e <_free_r+0x32>
 8012640:	6063      	str	r3, [r4, #4]
 8012642:	6014      	str	r4, [r2, #0]
 8012644:	b003      	add	sp, #12
 8012646:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801264a:	f000 bc69 	b.w	8012f20 <__malloc_unlock>
 801264e:	42a3      	cmp	r3, r4
 8012650:	d90b      	bls.n	801266a <_free_r+0x4e>
 8012652:	6821      	ldr	r1, [r4, #0]
 8012654:	1862      	adds	r2, r4, r1
 8012656:	4293      	cmp	r3, r2
 8012658:	bf04      	itt	eq
 801265a:	681a      	ldreq	r2, [r3, #0]
 801265c:	685b      	ldreq	r3, [r3, #4]
 801265e:	6063      	str	r3, [r4, #4]
 8012660:	bf04      	itt	eq
 8012662:	1852      	addeq	r2, r2, r1
 8012664:	6022      	streq	r2, [r4, #0]
 8012666:	602c      	str	r4, [r5, #0]
 8012668:	e7ec      	b.n	8012644 <_free_r+0x28>
 801266a:	461a      	mov	r2, r3
 801266c:	685b      	ldr	r3, [r3, #4]
 801266e:	b10b      	cbz	r3, 8012674 <_free_r+0x58>
 8012670:	42a3      	cmp	r3, r4
 8012672:	d9fa      	bls.n	801266a <_free_r+0x4e>
 8012674:	6811      	ldr	r1, [r2, #0]
 8012676:	1855      	adds	r5, r2, r1
 8012678:	42a5      	cmp	r5, r4
 801267a:	d10b      	bne.n	8012694 <_free_r+0x78>
 801267c:	6824      	ldr	r4, [r4, #0]
 801267e:	4421      	add	r1, r4
 8012680:	1854      	adds	r4, r2, r1
 8012682:	42a3      	cmp	r3, r4
 8012684:	6011      	str	r1, [r2, #0]
 8012686:	d1dd      	bne.n	8012644 <_free_r+0x28>
 8012688:	681c      	ldr	r4, [r3, #0]
 801268a:	685b      	ldr	r3, [r3, #4]
 801268c:	6053      	str	r3, [r2, #4]
 801268e:	4421      	add	r1, r4
 8012690:	6011      	str	r1, [r2, #0]
 8012692:	e7d7      	b.n	8012644 <_free_r+0x28>
 8012694:	d902      	bls.n	801269c <_free_r+0x80>
 8012696:	230c      	movs	r3, #12
 8012698:	6003      	str	r3, [r0, #0]
 801269a:	e7d3      	b.n	8012644 <_free_r+0x28>
 801269c:	6825      	ldr	r5, [r4, #0]
 801269e:	1961      	adds	r1, r4, r5
 80126a0:	428b      	cmp	r3, r1
 80126a2:	bf04      	itt	eq
 80126a4:	6819      	ldreq	r1, [r3, #0]
 80126a6:	685b      	ldreq	r3, [r3, #4]
 80126a8:	6063      	str	r3, [r4, #4]
 80126aa:	bf04      	itt	eq
 80126ac:	1949      	addeq	r1, r1, r5
 80126ae:	6021      	streq	r1, [r4, #0]
 80126b0:	6054      	str	r4, [r2, #4]
 80126b2:	e7c7      	b.n	8012644 <_free_r+0x28>
 80126b4:	b003      	add	sp, #12
 80126b6:	bd30      	pop	{r4, r5, pc}
 80126b8:	20014170 	.word	0x20014170

080126bc <_malloc_r>:
 80126bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126be:	1ccd      	adds	r5, r1, #3
 80126c0:	f025 0503 	bic.w	r5, r5, #3
 80126c4:	3508      	adds	r5, #8
 80126c6:	2d0c      	cmp	r5, #12
 80126c8:	bf38      	it	cc
 80126ca:	250c      	movcc	r5, #12
 80126cc:	2d00      	cmp	r5, #0
 80126ce:	4606      	mov	r6, r0
 80126d0:	db01      	blt.n	80126d6 <_malloc_r+0x1a>
 80126d2:	42a9      	cmp	r1, r5
 80126d4:	d903      	bls.n	80126de <_malloc_r+0x22>
 80126d6:	230c      	movs	r3, #12
 80126d8:	6033      	str	r3, [r6, #0]
 80126da:	2000      	movs	r0, #0
 80126dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80126de:	f000 fc19 	bl	8012f14 <__malloc_lock>
 80126e2:	4921      	ldr	r1, [pc, #132]	; (8012768 <_malloc_r+0xac>)
 80126e4:	680a      	ldr	r2, [r1, #0]
 80126e6:	4614      	mov	r4, r2
 80126e8:	b99c      	cbnz	r4, 8012712 <_malloc_r+0x56>
 80126ea:	4f20      	ldr	r7, [pc, #128]	; (801276c <_malloc_r+0xb0>)
 80126ec:	683b      	ldr	r3, [r7, #0]
 80126ee:	b923      	cbnz	r3, 80126fa <_malloc_r+0x3e>
 80126f0:	4621      	mov	r1, r4
 80126f2:	4630      	mov	r0, r6
 80126f4:	f000 fafc 	bl	8012cf0 <_sbrk_r>
 80126f8:	6038      	str	r0, [r7, #0]
 80126fa:	4629      	mov	r1, r5
 80126fc:	4630      	mov	r0, r6
 80126fe:	f000 faf7 	bl	8012cf0 <_sbrk_r>
 8012702:	1c43      	adds	r3, r0, #1
 8012704:	d123      	bne.n	801274e <_malloc_r+0x92>
 8012706:	230c      	movs	r3, #12
 8012708:	6033      	str	r3, [r6, #0]
 801270a:	4630      	mov	r0, r6
 801270c:	f000 fc08 	bl	8012f20 <__malloc_unlock>
 8012710:	e7e3      	b.n	80126da <_malloc_r+0x1e>
 8012712:	6823      	ldr	r3, [r4, #0]
 8012714:	1b5b      	subs	r3, r3, r5
 8012716:	d417      	bmi.n	8012748 <_malloc_r+0x8c>
 8012718:	2b0b      	cmp	r3, #11
 801271a:	d903      	bls.n	8012724 <_malloc_r+0x68>
 801271c:	6023      	str	r3, [r4, #0]
 801271e:	441c      	add	r4, r3
 8012720:	6025      	str	r5, [r4, #0]
 8012722:	e004      	b.n	801272e <_malloc_r+0x72>
 8012724:	6863      	ldr	r3, [r4, #4]
 8012726:	42a2      	cmp	r2, r4
 8012728:	bf0c      	ite	eq
 801272a:	600b      	streq	r3, [r1, #0]
 801272c:	6053      	strne	r3, [r2, #4]
 801272e:	4630      	mov	r0, r6
 8012730:	f000 fbf6 	bl	8012f20 <__malloc_unlock>
 8012734:	f104 000b 	add.w	r0, r4, #11
 8012738:	1d23      	adds	r3, r4, #4
 801273a:	f020 0007 	bic.w	r0, r0, #7
 801273e:	1ac2      	subs	r2, r0, r3
 8012740:	d0cc      	beq.n	80126dc <_malloc_r+0x20>
 8012742:	1a1b      	subs	r3, r3, r0
 8012744:	50a3      	str	r3, [r4, r2]
 8012746:	e7c9      	b.n	80126dc <_malloc_r+0x20>
 8012748:	4622      	mov	r2, r4
 801274a:	6864      	ldr	r4, [r4, #4]
 801274c:	e7cc      	b.n	80126e8 <_malloc_r+0x2c>
 801274e:	1cc4      	adds	r4, r0, #3
 8012750:	f024 0403 	bic.w	r4, r4, #3
 8012754:	42a0      	cmp	r0, r4
 8012756:	d0e3      	beq.n	8012720 <_malloc_r+0x64>
 8012758:	1a21      	subs	r1, r4, r0
 801275a:	4630      	mov	r0, r6
 801275c:	f000 fac8 	bl	8012cf0 <_sbrk_r>
 8012760:	3001      	adds	r0, #1
 8012762:	d1dd      	bne.n	8012720 <_malloc_r+0x64>
 8012764:	e7cf      	b.n	8012706 <_malloc_r+0x4a>
 8012766:	bf00      	nop
 8012768:	20014170 	.word	0x20014170
 801276c:	20014174 	.word	0x20014174

08012770 <__ssputs_r>:
 8012770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012774:	688e      	ldr	r6, [r1, #8]
 8012776:	429e      	cmp	r6, r3
 8012778:	4682      	mov	sl, r0
 801277a:	460c      	mov	r4, r1
 801277c:	4690      	mov	r8, r2
 801277e:	461f      	mov	r7, r3
 8012780:	d838      	bhi.n	80127f4 <__ssputs_r+0x84>
 8012782:	898a      	ldrh	r2, [r1, #12]
 8012784:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012788:	d032      	beq.n	80127f0 <__ssputs_r+0x80>
 801278a:	6825      	ldr	r5, [r4, #0]
 801278c:	6909      	ldr	r1, [r1, #16]
 801278e:	eba5 0901 	sub.w	r9, r5, r1
 8012792:	6965      	ldr	r5, [r4, #20]
 8012794:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012798:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801279c:	3301      	adds	r3, #1
 801279e:	444b      	add	r3, r9
 80127a0:	106d      	asrs	r5, r5, #1
 80127a2:	429d      	cmp	r5, r3
 80127a4:	bf38      	it	cc
 80127a6:	461d      	movcc	r5, r3
 80127a8:	0553      	lsls	r3, r2, #21
 80127aa:	d531      	bpl.n	8012810 <__ssputs_r+0xa0>
 80127ac:	4629      	mov	r1, r5
 80127ae:	f7ff ff85 	bl	80126bc <_malloc_r>
 80127b2:	4606      	mov	r6, r0
 80127b4:	b950      	cbnz	r0, 80127cc <__ssputs_r+0x5c>
 80127b6:	230c      	movs	r3, #12
 80127b8:	f8ca 3000 	str.w	r3, [sl]
 80127bc:	89a3      	ldrh	r3, [r4, #12]
 80127be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80127c2:	81a3      	strh	r3, [r4, #12]
 80127c4:	f04f 30ff 	mov.w	r0, #4294967295
 80127c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127cc:	6921      	ldr	r1, [r4, #16]
 80127ce:	464a      	mov	r2, r9
 80127d0:	f7fb ff52 	bl	800e678 <memcpy>
 80127d4:	89a3      	ldrh	r3, [r4, #12]
 80127d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80127da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80127de:	81a3      	strh	r3, [r4, #12]
 80127e0:	6126      	str	r6, [r4, #16]
 80127e2:	6165      	str	r5, [r4, #20]
 80127e4:	444e      	add	r6, r9
 80127e6:	eba5 0509 	sub.w	r5, r5, r9
 80127ea:	6026      	str	r6, [r4, #0]
 80127ec:	60a5      	str	r5, [r4, #8]
 80127ee:	463e      	mov	r6, r7
 80127f0:	42be      	cmp	r6, r7
 80127f2:	d900      	bls.n	80127f6 <__ssputs_r+0x86>
 80127f4:	463e      	mov	r6, r7
 80127f6:	4632      	mov	r2, r6
 80127f8:	6820      	ldr	r0, [r4, #0]
 80127fa:	4641      	mov	r1, r8
 80127fc:	f000 fb70 	bl	8012ee0 <memmove>
 8012800:	68a3      	ldr	r3, [r4, #8]
 8012802:	6822      	ldr	r2, [r4, #0]
 8012804:	1b9b      	subs	r3, r3, r6
 8012806:	4432      	add	r2, r6
 8012808:	60a3      	str	r3, [r4, #8]
 801280a:	6022      	str	r2, [r4, #0]
 801280c:	2000      	movs	r0, #0
 801280e:	e7db      	b.n	80127c8 <__ssputs_r+0x58>
 8012810:	462a      	mov	r2, r5
 8012812:	f000 fb8b 	bl	8012f2c <_realloc_r>
 8012816:	4606      	mov	r6, r0
 8012818:	2800      	cmp	r0, #0
 801281a:	d1e1      	bne.n	80127e0 <__ssputs_r+0x70>
 801281c:	6921      	ldr	r1, [r4, #16]
 801281e:	4650      	mov	r0, sl
 8012820:	f7ff fefc 	bl	801261c <_free_r>
 8012824:	e7c7      	b.n	80127b6 <__ssputs_r+0x46>
	...

08012828 <_svfiprintf_r>:
 8012828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801282c:	4698      	mov	r8, r3
 801282e:	898b      	ldrh	r3, [r1, #12]
 8012830:	061b      	lsls	r3, r3, #24
 8012832:	b09d      	sub	sp, #116	; 0x74
 8012834:	4607      	mov	r7, r0
 8012836:	460d      	mov	r5, r1
 8012838:	4614      	mov	r4, r2
 801283a:	d50e      	bpl.n	801285a <_svfiprintf_r+0x32>
 801283c:	690b      	ldr	r3, [r1, #16]
 801283e:	b963      	cbnz	r3, 801285a <_svfiprintf_r+0x32>
 8012840:	2140      	movs	r1, #64	; 0x40
 8012842:	f7ff ff3b 	bl	80126bc <_malloc_r>
 8012846:	6028      	str	r0, [r5, #0]
 8012848:	6128      	str	r0, [r5, #16]
 801284a:	b920      	cbnz	r0, 8012856 <_svfiprintf_r+0x2e>
 801284c:	230c      	movs	r3, #12
 801284e:	603b      	str	r3, [r7, #0]
 8012850:	f04f 30ff 	mov.w	r0, #4294967295
 8012854:	e0d1      	b.n	80129fa <_svfiprintf_r+0x1d2>
 8012856:	2340      	movs	r3, #64	; 0x40
 8012858:	616b      	str	r3, [r5, #20]
 801285a:	2300      	movs	r3, #0
 801285c:	9309      	str	r3, [sp, #36]	; 0x24
 801285e:	2320      	movs	r3, #32
 8012860:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012864:	f8cd 800c 	str.w	r8, [sp, #12]
 8012868:	2330      	movs	r3, #48	; 0x30
 801286a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8012a14 <_svfiprintf_r+0x1ec>
 801286e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012872:	f04f 0901 	mov.w	r9, #1
 8012876:	4623      	mov	r3, r4
 8012878:	469a      	mov	sl, r3
 801287a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801287e:	b10a      	cbz	r2, 8012884 <_svfiprintf_r+0x5c>
 8012880:	2a25      	cmp	r2, #37	; 0x25
 8012882:	d1f9      	bne.n	8012878 <_svfiprintf_r+0x50>
 8012884:	ebba 0b04 	subs.w	fp, sl, r4
 8012888:	d00b      	beq.n	80128a2 <_svfiprintf_r+0x7a>
 801288a:	465b      	mov	r3, fp
 801288c:	4622      	mov	r2, r4
 801288e:	4629      	mov	r1, r5
 8012890:	4638      	mov	r0, r7
 8012892:	f7ff ff6d 	bl	8012770 <__ssputs_r>
 8012896:	3001      	adds	r0, #1
 8012898:	f000 80aa 	beq.w	80129f0 <_svfiprintf_r+0x1c8>
 801289c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801289e:	445a      	add	r2, fp
 80128a0:	9209      	str	r2, [sp, #36]	; 0x24
 80128a2:	f89a 3000 	ldrb.w	r3, [sl]
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	f000 80a2 	beq.w	80129f0 <_svfiprintf_r+0x1c8>
 80128ac:	2300      	movs	r3, #0
 80128ae:	f04f 32ff 	mov.w	r2, #4294967295
 80128b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80128b6:	f10a 0a01 	add.w	sl, sl, #1
 80128ba:	9304      	str	r3, [sp, #16]
 80128bc:	9307      	str	r3, [sp, #28]
 80128be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80128c2:	931a      	str	r3, [sp, #104]	; 0x68
 80128c4:	4654      	mov	r4, sl
 80128c6:	2205      	movs	r2, #5
 80128c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80128cc:	4851      	ldr	r0, [pc, #324]	; (8012a14 <_svfiprintf_r+0x1ec>)
 80128ce:	f7ed fc87 	bl	80001e0 <memchr>
 80128d2:	9a04      	ldr	r2, [sp, #16]
 80128d4:	b9d8      	cbnz	r0, 801290e <_svfiprintf_r+0xe6>
 80128d6:	06d0      	lsls	r0, r2, #27
 80128d8:	bf44      	itt	mi
 80128da:	2320      	movmi	r3, #32
 80128dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80128e0:	0711      	lsls	r1, r2, #28
 80128e2:	bf44      	itt	mi
 80128e4:	232b      	movmi	r3, #43	; 0x2b
 80128e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80128ea:	f89a 3000 	ldrb.w	r3, [sl]
 80128ee:	2b2a      	cmp	r3, #42	; 0x2a
 80128f0:	d015      	beq.n	801291e <_svfiprintf_r+0xf6>
 80128f2:	9a07      	ldr	r2, [sp, #28]
 80128f4:	4654      	mov	r4, sl
 80128f6:	2000      	movs	r0, #0
 80128f8:	f04f 0c0a 	mov.w	ip, #10
 80128fc:	4621      	mov	r1, r4
 80128fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012902:	3b30      	subs	r3, #48	; 0x30
 8012904:	2b09      	cmp	r3, #9
 8012906:	d94e      	bls.n	80129a6 <_svfiprintf_r+0x17e>
 8012908:	b1b0      	cbz	r0, 8012938 <_svfiprintf_r+0x110>
 801290a:	9207      	str	r2, [sp, #28]
 801290c:	e014      	b.n	8012938 <_svfiprintf_r+0x110>
 801290e:	eba0 0308 	sub.w	r3, r0, r8
 8012912:	fa09 f303 	lsl.w	r3, r9, r3
 8012916:	4313      	orrs	r3, r2
 8012918:	9304      	str	r3, [sp, #16]
 801291a:	46a2      	mov	sl, r4
 801291c:	e7d2      	b.n	80128c4 <_svfiprintf_r+0x9c>
 801291e:	9b03      	ldr	r3, [sp, #12]
 8012920:	1d19      	adds	r1, r3, #4
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	9103      	str	r1, [sp, #12]
 8012926:	2b00      	cmp	r3, #0
 8012928:	bfbb      	ittet	lt
 801292a:	425b      	neglt	r3, r3
 801292c:	f042 0202 	orrlt.w	r2, r2, #2
 8012930:	9307      	strge	r3, [sp, #28]
 8012932:	9307      	strlt	r3, [sp, #28]
 8012934:	bfb8      	it	lt
 8012936:	9204      	strlt	r2, [sp, #16]
 8012938:	7823      	ldrb	r3, [r4, #0]
 801293a:	2b2e      	cmp	r3, #46	; 0x2e
 801293c:	d10c      	bne.n	8012958 <_svfiprintf_r+0x130>
 801293e:	7863      	ldrb	r3, [r4, #1]
 8012940:	2b2a      	cmp	r3, #42	; 0x2a
 8012942:	d135      	bne.n	80129b0 <_svfiprintf_r+0x188>
 8012944:	9b03      	ldr	r3, [sp, #12]
 8012946:	1d1a      	adds	r2, r3, #4
 8012948:	681b      	ldr	r3, [r3, #0]
 801294a:	9203      	str	r2, [sp, #12]
 801294c:	2b00      	cmp	r3, #0
 801294e:	bfb8      	it	lt
 8012950:	f04f 33ff 	movlt.w	r3, #4294967295
 8012954:	3402      	adds	r4, #2
 8012956:	9305      	str	r3, [sp, #20]
 8012958:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012a24 <_svfiprintf_r+0x1fc>
 801295c:	7821      	ldrb	r1, [r4, #0]
 801295e:	2203      	movs	r2, #3
 8012960:	4650      	mov	r0, sl
 8012962:	f7ed fc3d 	bl	80001e0 <memchr>
 8012966:	b140      	cbz	r0, 801297a <_svfiprintf_r+0x152>
 8012968:	2340      	movs	r3, #64	; 0x40
 801296a:	eba0 000a 	sub.w	r0, r0, sl
 801296e:	fa03 f000 	lsl.w	r0, r3, r0
 8012972:	9b04      	ldr	r3, [sp, #16]
 8012974:	4303      	orrs	r3, r0
 8012976:	3401      	adds	r4, #1
 8012978:	9304      	str	r3, [sp, #16]
 801297a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801297e:	4826      	ldr	r0, [pc, #152]	; (8012a18 <_svfiprintf_r+0x1f0>)
 8012980:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012984:	2206      	movs	r2, #6
 8012986:	f7ed fc2b 	bl	80001e0 <memchr>
 801298a:	2800      	cmp	r0, #0
 801298c:	d038      	beq.n	8012a00 <_svfiprintf_r+0x1d8>
 801298e:	4b23      	ldr	r3, [pc, #140]	; (8012a1c <_svfiprintf_r+0x1f4>)
 8012990:	bb1b      	cbnz	r3, 80129da <_svfiprintf_r+0x1b2>
 8012992:	9b03      	ldr	r3, [sp, #12]
 8012994:	3307      	adds	r3, #7
 8012996:	f023 0307 	bic.w	r3, r3, #7
 801299a:	3308      	adds	r3, #8
 801299c:	9303      	str	r3, [sp, #12]
 801299e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80129a0:	4433      	add	r3, r6
 80129a2:	9309      	str	r3, [sp, #36]	; 0x24
 80129a4:	e767      	b.n	8012876 <_svfiprintf_r+0x4e>
 80129a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80129aa:	460c      	mov	r4, r1
 80129ac:	2001      	movs	r0, #1
 80129ae:	e7a5      	b.n	80128fc <_svfiprintf_r+0xd4>
 80129b0:	2300      	movs	r3, #0
 80129b2:	3401      	adds	r4, #1
 80129b4:	9305      	str	r3, [sp, #20]
 80129b6:	4619      	mov	r1, r3
 80129b8:	f04f 0c0a 	mov.w	ip, #10
 80129bc:	4620      	mov	r0, r4
 80129be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80129c2:	3a30      	subs	r2, #48	; 0x30
 80129c4:	2a09      	cmp	r2, #9
 80129c6:	d903      	bls.n	80129d0 <_svfiprintf_r+0x1a8>
 80129c8:	2b00      	cmp	r3, #0
 80129ca:	d0c5      	beq.n	8012958 <_svfiprintf_r+0x130>
 80129cc:	9105      	str	r1, [sp, #20]
 80129ce:	e7c3      	b.n	8012958 <_svfiprintf_r+0x130>
 80129d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80129d4:	4604      	mov	r4, r0
 80129d6:	2301      	movs	r3, #1
 80129d8:	e7f0      	b.n	80129bc <_svfiprintf_r+0x194>
 80129da:	ab03      	add	r3, sp, #12
 80129dc:	9300      	str	r3, [sp, #0]
 80129de:	462a      	mov	r2, r5
 80129e0:	4b0f      	ldr	r3, [pc, #60]	; (8012a20 <_svfiprintf_r+0x1f8>)
 80129e2:	a904      	add	r1, sp, #16
 80129e4:	4638      	mov	r0, r7
 80129e6:	f7fb fefd 	bl	800e7e4 <_printf_float>
 80129ea:	1c42      	adds	r2, r0, #1
 80129ec:	4606      	mov	r6, r0
 80129ee:	d1d6      	bne.n	801299e <_svfiprintf_r+0x176>
 80129f0:	89ab      	ldrh	r3, [r5, #12]
 80129f2:	065b      	lsls	r3, r3, #25
 80129f4:	f53f af2c 	bmi.w	8012850 <_svfiprintf_r+0x28>
 80129f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80129fa:	b01d      	add	sp, #116	; 0x74
 80129fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a00:	ab03      	add	r3, sp, #12
 8012a02:	9300      	str	r3, [sp, #0]
 8012a04:	462a      	mov	r2, r5
 8012a06:	4b06      	ldr	r3, [pc, #24]	; (8012a20 <_svfiprintf_r+0x1f8>)
 8012a08:	a904      	add	r1, sp, #16
 8012a0a:	4638      	mov	r0, r7
 8012a0c:	f7fc f98e 	bl	800ed2c <_printf_i>
 8012a10:	e7eb      	b.n	80129ea <_svfiprintf_r+0x1c2>
 8012a12:	bf00      	nop
 8012a14:	0801396c 	.word	0x0801396c
 8012a18:	08013976 	.word	0x08013976
 8012a1c:	0800e7e5 	.word	0x0800e7e5
 8012a20:	08012771 	.word	0x08012771
 8012a24:	08013972 	.word	0x08013972

08012a28 <__sfputc_r>:
 8012a28:	6893      	ldr	r3, [r2, #8]
 8012a2a:	3b01      	subs	r3, #1
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	b410      	push	{r4}
 8012a30:	6093      	str	r3, [r2, #8]
 8012a32:	da08      	bge.n	8012a46 <__sfputc_r+0x1e>
 8012a34:	6994      	ldr	r4, [r2, #24]
 8012a36:	42a3      	cmp	r3, r4
 8012a38:	db01      	blt.n	8012a3e <__sfputc_r+0x16>
 8012a3a:	290a      	cmp	r1, #10
 8012a3c:	d103      	bne.n	8012a46 <__sfputc_r+0x1e>
 8012a3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a42:	f7fd bc3b 	b.w	80102bc <__swbuf_r>
 8012a46:	6813      	ldr	r3, [r2, #0]
 8012a48:	1c58      	adds	r0, r3, #1
 8012a4a:	6010      	str	r0, [r2, #0]
 8012a4c:	7019      	strb	r1, [r3, #0]
 8012a4e:	4608      	mov	r0, r1
 8012a50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a54:	4770      	bx	lr

08012a56 <__sfputs_r>:
 8012a56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a58:	4606      	mov	r6, r0
 8012a5a:	460f      	mov	r7, r1
 8012a5c:	4614      	mov	r4, r2
 8012a5e:	18d5      	adds	r5, r2, r3
 8012a60:	42ac      	cmp	r4, r5
 8012a62:	d101      	bne.n	8012a68 <__sfputs_r+0x12>
 8012a64:	2000      	movs	r0, #0
 8012a66:	e007      	b.n	8012a78 <__sfputs_r+0x22>
 8012a68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012a6c:	463a      	mov	r2, r7
 8012a6e:	4630      	mov	r0, r6
 8012a70:	f7ff ffda 	bl	8012a28 <__sfputc_r>
 8012a74:	1c43      	adds	r3, r0, #1
 8012a76:	d1f3      	bne.n	8012a60 <__sfputs_r+0xa>
 8012a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012a7c <_vfiprintf_r>:
 8012a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a80:	460d      	mov	r5, r1
 8012a82:	b09d      	sub	sp, #116	; 0x74
 8012a84:	4614      	mov	r4, r2
 8012a86:	4698      	mov	r8, r3
 8012a88:	4606      	mov	r6, r0
 8012a8a:	b118      	cbz	r0, 8012a94 <_vfiprintf_r+0x18>
 8012a8c:	6983      	ldr	r3, [r0, #24]
 8012a8e:	b90b      	cbnz	r3, 8012a94 <_vfiprintf_r+0x18>
 8012a90:	f7fe fc68 	bl	8011364 <__sinit>
 8012a94:	4b89      	ldr	r3, [pc, #548]	; (8012cbc <_vfiprintf_r+0x240>)
 8012a96:	429d      	cmp	r5, r3
 8012a98:	d11b      	bne.n	8012ad2 <_vfiprintf_r+0x56>
 8012a9a:	6875      	ldr	r5, [r6, #4]
 8012a9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012a9e:	07d9      	lsls	r1, r3, #31
 8012aa0:	d405      	bmi.n	8012aae <_vfiprintf_r+0x32>
 8012aa2:	89ab      	ldrh	r3, [r5, #12]
 8012aa4:	059a      	lsls	r2, r3, #22
 8012aa6:	d402      	bmi.n	8012aae <_vfiprintf_r+0x32>
 8012aa8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012aaa:	f7ff f86c 	bl	8011b86 <__retarget_lock_acquire_recursive>
 8012aae:	89ab      	ldrh	r3, [r5, #12]
 8012ab0:	071b      	lsls	r3, r3, #28
 8012ab2:	d501      	bpl.n	8012ab8 <_vfiprintf_r+0x3c>
 8012ab4:	692b      	ldr	r3, [r5, #16]
 8012ab6:	b9eb      	cbnz	r3, 8012af4 <_vfiprintf_r+0x78>
 8012ab8:	4629      	mov	r1, r5
 8012aba:	4630      	mov	r0, r6
 8012abc:	f7fd fc50 	bl	8010360 <__swsetup_r>
 8012ac0:	b1c0      	cbz	r0, 8012af4 <_vfiprintf_r+0x78>
 8012ac2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012ac4:	07dc      	lsls	r4, r3, #31
 8012ac6:	d50e      	bpl.n	8012ae6 <_vfiprintf_r+0x6a>
 8012ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8012acc:	b01d      	add	sp, #116	; 0x74
 8012ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ad2:	4b7b      	ldr	r3, [pc, #492]	; (8012cc0 <_vfiprintf_r+0x244>)
 8012ad4:	429d      	cmp	r5, r3
 8012ad6:	d101      	bne.n	8012adc <_vfiprintf_r+0x60>
 8012ad8:	68b5      	ldr	r5, [r6, #8]
 8012ada:	e7df      	b.n	8012a9c <_vfiprintf_r+0x20>
 8012adc:	4b79      	ldr	r3, [pc, #484]	; (8012cc4 <_vfiprintf_r+0x248>)
 8012ade:	429d      	cmp	r5, r3
 8012ae0:	bf08      	it	eq
 8012ae2:	68f5      	ldreq	r5, [r6, #12]
 8012ae4:	e7da      	b.n	8012a9c <_vfiprintf_r+0x20>
 8012ae6:	89ab      	ldrh	r3, [r5, #12]
 8012ae8:	0598      	lsls	r0, r3, #22
 8012aea:	d4ed      	bmi.n	8012ac8 <_vfiprintf_r+0x4c>
 8012aec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012aee:	f7ff f84b 	bl	8011b88 <__retarget_lock_release_recursive>
 8012af2:	e7e9      	b.n	8012ac8 <_vfiprintf_r+0x4c>
 8012af4:	2300      	movs	r3, #0
 8012af6:	9309      	str	r3, [sp, #36]	; 0x24
 8012af8:	2320      	movs	r3, #32
 8012afa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012afe:	f8cd 800c 	str.w	r8, [sp, #12]
 8012b02:	2330      	movs	r3, #48	; 0x30
 8012b04:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012cc8 <_vfiprintf_r+0x24c>
 8012b08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012b0c:	f04f 0901 	mov.w	r9, #1
 8012b10:	4623      	mov	r3, r4
 8012b12:	469a      	mov	sl, r3
 8012b14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012b18:	b10a      	cbz	r2, 8012b1e <_vfiprintf_r+0xa2>
 8012b1a:	2a25      	cmp	r2, #37	; 0x25
 8012b1c:	d1f9      	bne.n	8012b12 <_vfiprintf_r+0x96>
 8012b1e:	ebba 0b04 	subs.w	fp, sl, r4
 8012b22:	d00b      	beq.n	8012b3c <_vfiprintf_r+0xc0>
 8012b24:	465b      	mov	r3, fp
 8012b26:	4622      	mov	r2, r4
 8012b28:	4629      	mov	r1, r5
 8012b2a:	4630      	mov	r0, r6
 8012b2c:	f7ff ff93 	bl	8012a56 <__sfputs_r>
 8012b30:	3001      	adds	r0, #1
 8012b32:	f000 80aa 	beq.w	8012c8a <_vfiprintf_r+0x20e>
 8012b36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012b38:	445a      	add	r2, fp
 8012b3a:	9209      	str	r2, [sp, #36]	; 0x24
 8012b3c:	f89a 3000 	ldrb.w	r3, [sl]
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	f000 80a2 	beq.w	8012c8a <_vfiprintf_r+0x20e>
 8012b46:	2300      	movs	r3, #0
 8012b48:	f04f 32ff 	mov.w	r2, #4294967295
 8012b4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012b50:	f10a 0a01 	add.w	sl, sl, #1
 8012b54:	9304      	str	r3, [sp, #16]
 8012b56:	9307      	str	r3, [sp, #28]
 8012b58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012b5c:	931a      	str	r3, [sp, #104]	; 0x68
 8012b5e:	4654      	mov	r4, sl
 8012b60:	2205      	movs	r2, #5
 8012b62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b66:	4858      	ldr	r0, [pc, #352]	; (8012cc8 <_vfiprintf_r+0x24c>)
 8012b68:	f7ed fb3a 	bl	80001e0 <memchr>
 8012b6c:	9a04      	ldr	r2, [sp, #16]
 8012b6e:	b9d8      	cbnz	r0, 8012ba8 <_vfiprintf_r+0x12c>
 8012b70:	06d1      	lsls	r1, r2, #27
 8012b72:	bf44      	itt	mi
 8012b74:	2320      	movmi	r3, #32
 8012b76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012b7a:	0713      	lsls	r3, r2, #28
 8012b7c:	bf44      	itt	mi
 8012b7e:	232b      	movmi	r3, #43	; 0x2b
 8012b80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012b84:	f89a 3000 	ldrb.w	r3, [sl]
 8012b88:	2b2a      	cmp	r3, #42	; 0x2a
 8012b8a:	d015      	beq.n	8012bb8 <_vfiprintf_r+0x13c>
 8012b8c:	9a07      	ldr	r2, [sp, #28]
 8012b8e:	4654      	mov	r4, sl
 8012b90:	2000      	movs	r0, #0
 8012b92:	f04f 0c0a 	mov.w	ip, #10
 8012b96:	4621      	mov	r1, r4
 8012b98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012b9c:	3b30      	subs	r3, #48	; 0x30
 8012b9e:	2b09      	cmp	r3, #9
 8012ba0:	d94e      	bls.n	8012c40 <_vfiprintf_r+0x1c4>
 8012ba2:	b1b0      	cbz	r0, 8012bd2 <_vfiprintf_r+0x156>
 8012ba4:	9207      	str	r2, [sp, #28]
 8012ba6:	e014      	b.n	8012bd2 <_vfiprintf_r+0x156>
 8012ba8:	eba0 0308 	sub.w	r3, r0, r8
 8012bac:	fa09 f303 	lsl.w	r3, r9, r3
 8012bb0:	4313      	orrs	r3, r2
 8012bb2:	9304      	str	r3, [sp, #16]
 8012bb4:	46a2      	mov	sl, r4
 8012bb6:	e7d2      	b.n	8012b5e <_vfiprintf_r+0xe2>
 8012bb8:	9b03      	ldr	r3, [sp, #12]
 8012bba:	1d19      	adds	r1, r3, #4
 8012bbc:	681b      	ldr	r3, [r3, #0]
 8012bbe:	9103      	str	r1, [sp, #12]
 8012bc0:	2b00      	cmp	r3, #0
 8012bc2:	bfbb      	ittet	lt
 8012bc4:	425b      	neglt	r3, r3
 8012bc6:	f042 0202 	orrlt.w	r2, r2, #2
 8012bca:	9307      	strge	r3, [sp, #28]
 8012bcc:	9307      	strlt	r3, [sp, #28]
 8012bce:	bfb8      	it	lt
 8012bd0:	9204      	strlt	r2, [sp, #16]
 8012bd2:	7823      	ldrb	r3, [r4, #0]
 8012bd4:	2b2e      	cmp	r3, #46	; 0x2e
 8012bd6:	d10c      	bne.n	8012bf2 <_vfiprintf_r+0x176>
 8012bd8:	7863      	ldrb	r3, [r4, #1]
 8012bda:	2b2a      	cmp	r3, #42	; 0x2a
 8012bdc:	d135      	bne.n	8012c4a <_vfiprintf_r+0x1ce>
 8012bde:	9b03      	ldr	r3, [sp, #12]
 8012be0:	1d1a      	adds	r2, r3, #4
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	9203      	str	r2, [sp, #12]
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	bfb8      	it	lt
 8012bea:	f04f 33ff 	movlt.w	r3, #4294967295
 8012bee:	3402      	adds	r4, #2
 8012bf0:	9305      	str	r3, [sp, #20]
 8012bf2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012cd8 <_vfiprintf_r+0x25c>
 8012bf6:	7821      	ldrb	r1, [r4, #0]
 8012bf8:	2203      	movs	r2, #3
 8012bfa:	4650      	mov	r0, sl
 8012bfc:	f7ed faf0 	bl	80001e0 <memchr>
 8012c00:	b140      	cbz	r0, 8012c14 <_vfiprintf_r+0x198>
 8012c02:	2340      	movs	r3, #64	; 0x40
 8012c04:	eba0 000a 	sub.w	r0, r0, sl
 8012c08:	fa03 f000 	lsl.w	r0, r3, r0
 8012c0c:	9b04      	ldr	r3, [sp, #16]
 8012c0e:	4303      	orrs	r3, r0
 8012c10:	3401      	adds	r4, #1
 8012c12:	9304      	str	r3, [sp, #16]
 8012c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c18:	482c      	ldr	r0, [pc, #176]	; (8012ccc <_vfiprintf_r+0x250>)
 8012c1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012c1e:	2206      	movs	r2, #6
 8012c20:	f7ed fade 	bl	80001e0 <memchr>
 8012c24:	2800      	cmp	r0, #0
 8012c26:	d03f      	beq.n	8012ca8 <_vfiprintf_r+0x22c>
 8012c28:	4b29      	ldr	r3, [pc, #164]	; (8012cd0 <_vfiprintf_r+0x254>)
 8012c2a:	bb1b      	cbnz	r3, 8012c74 <_vfiprintf_r+0x1f8>
 8012c2c:	9b03      	ldr	r3, [sp, #12]
 8012c2e:	3307      	adds	r3, #7
 8012c30:	f023 0307 	bic.w	r3, r3, #7
 8012c34:	3308      	adds	r3, #8
 8012c36:	9303      	str	r3, [sp, #12]
 8012c38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c3a:	443b      	add	r3, r7
 8012c3c:	9309      	str	r3, [sp, #36]	; 0x24
 8012c3e:	e767      	b.n	8012b10 <_vfiprintf_r+0x94>
 8012c40:	fb0c 3202 	mla	r2, ip, r2, r3
 8012c44:	460c      	mov	r4, r1
 8012c46:	2001      	movs	r0, #1
 8012c48:	e7a5      	b.n	8012b96 <_vfiprintf_r+0x11a>
 8012c4a:	2300      	movs	r3, #0
 8012c4c:	3401      	adds	r4, #1
 8012c4e:	9305      	str	r3, [sp, #20]
 8012c50:	4619      	mov	r1, r3
 8012c52:	f04f 0c0a 	mov.w	ip, #10
 8012c56:	4620      	mov	r0, r4
 8012c58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012c5c:	3a30      	subs	r2, #48	; 0x30
 8012c5e:	2a09      	cmp	r2, #9
 8012c60:	d903      	bls.n	8012c6a <_vfiprintf_r+0x1ee>
 8012c62:	2b00      	cmp	r3, #0
 8012c64:	d0c5      	beq.n	8012bf2 <_vfiprintf_r+0x176>
 8012c66:	9105      	str	r1, [sp, #20]
 8012c68:	e7c3      	b.n	8012bf2 <_vfiprintf_r+0x176>
 8012c6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8012c6e:	4604      	mov	r4, r0
 8012c70:	2301      	movs	r3, #1
 8012c72:	e7f0      	b.n	8012c56 <_vfiprintf_r+0x1da>
 8012c74:	ab03      	add	r3, sp, #12
 8012c76:	9300      	str	r3, [sp, #0]
 8012c78:	462a      	mov	r2, r5
 8012c7a:	4b16      	ldr	r3, [pc, #88]	; (8012cd4 <_vfiprintf_r+0x258>)
 8012c7c:	a904      	add	r1, sp, #16
 8012c7e:	4630      	mov	r0, r6
 8012c80:	f7fb fdb0 	bl	800e7e4 <_printf_float>
 8012c84:	4607      	mov	r7, r0
 8012c86:	1c78      	adds	r0, r7, #1
 8012c88:	d1d6      	bne.n	8012c38 <_vfiprintf_r+0x1bc>
 8012c8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012c8c:	07d9      	lsls	r1, r3, #31
 8012c8e:	d405      	bmi.n	8012c9c <_vfiprintf_r+0x220>
 8012c90:	89ab      	ldrh	r3, [r5, #12]
 8012c92:	059a      	lsls	r2, r3, #22
 8012c94:	d402      	bmi.n	8012c9c <_vfiprintf_r+0x220>
 8012c96:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012c98:	f7fe ff76 	bl	8011b88 <__retarget_lock_release_recursive>
 8012c9c:	89ab      	ldrh	r3, [r5, #12]
 8012c9e:	065b      	lsls	r3, r3, #25
 8012ca0:	f53f af12 	bmi.w	8012ac8 <_vfiprintf_r+0x4c>
 8012ca4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012ca6:	e711      	b.n	8012acc <_vfiprintf_r+0x50>
 8012ca8:	ab03      	add	r3, sp, #12
 8012caa:	9300      	str	r3, [sp, #0]
 8012cac:	462a      	mov	r2, r5
 8012cae:	4b09      	ldr	r3, [pc, #36]	; (8012cd4 <_vfiprintf_r+0x258>)
 8012cb0:	a904      	add	r1, sp, #16
 8012cb2:	4630      	mov	r0, r6
 8012cb4:	f7fc f83a 	bl	800ed2c <_printf_i>
 8012cb8:	e7e4      	b.n	8012c84 <_vfiprintf_r+0x208>
 8012cba:	bf00      	nop
 8012cbc:	08013750 	.word	0x08013750
 8012cc0:	08013770 	.word	0x08013770
 8012cc4:	08013730 	.word	0x08013730
 8012cc8:	0801396c 	.word	0x0801396c
 8012ccc:	08013976 	.word	0x08013976
 8012cd0:	0800e7e5 	.word	0x0800e7e5
 8012cd4:	08012a57 	.word	0x08012a57
 8012cd8:	08013972 	.word	0x08013972
 8012cdc:	00000000 	.word	0x00000000

08012ce0 <nan>:
 8012ce0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012ce8 <nan+0x8>
 8012ce4:	4770      	bx	lr
 8012ce6:	bf00      	nop
 8012ce8:	00000000 	.word	0x00000000
 8012cec:	7ff80000 	.word	0x7ff80000

08012cf0 <_sbrk_r>:
 8012cf0:	b538      	push	{r3, r4, r5, lr}
 8012cf2:	4d06      	ldr	r5, [pc, #24]	; (8012d0c <_sbrk_r+0x1c>)
 8012cf4:	2300      	movs	r3, #0
 8012cf6:	4604      	mov	r4, r0
 8012cf8:	4608      	mov	r0, r1
 8012cfa:	602b      	str	r3, [r5, #0]
 8012cfc:	f7f3 fb18 	bl	8006330 <_sbrk>
 8012d00:	1c43      	adds	r3, r0, #1
 8012d02:	d102      	bne.n	8012d0a <_sbrk_r+0x1a>
 8012d04:	682b      	ldr	r3, [r5, #0]
 8012d06:	b103      	cbz	r3, 8012d0a <_sbrk_r+0x1a>
 8012d08:	6023      	str	r3, [r4, #0]
 8012d0a:	bd38      	pop	{r3, r4, r5, pc}
 8012d0c:	20014ef0 	.word	0x20014ef0

08012d10 <__sread>:
 8012d10:	b510      	push	{r4, lr}
 8012d12:	460c      	mov	r4, r1
 8012d14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d18:	f000 f92e 	bl	8012f78 <_read_r>
 8012d1c:	2800      	cmp	r0, #0
 8012d1e:	bfab      	itete	ge
 8012d20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012d22:	89a3      	ldrhlt	r3, [r4, #12]
 8012d24:	181b      	addge	r3, r3, r0
 8012d26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012d2a:	bfac      	ite	ge
 8012d2c:	6563      	strge	r3, [r4, #84]	; 0x54
 8012d2e:	81a3      	strhlt	r3, [r4, #12]
 8012d30:	bd10      	pop	{r4, pc}

08012d32 <__swrite>:
 8012d32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d36:	461f      	mov	r7, r3
 8012d38:	898b      	ldrh	r3, [r1, #12]
 8012d3a:	05db      	lsls	r3, r3, #23
 8012d3c:	4605      	mov	r5, r0
 8012d3e:	460c      	mov	r4, r1
 8012d40:	4616      	mov	r6, r2
 8012d42:	d505      	bpl.n	8012d50 <__swrite+0x1e>
 8012d44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d48:	2302      	movs	r3, #2
 8012d4a:	2200      	movs	r2, #0
 8012d4c:	f000 f8b6 	bl	8012ebc <_lseek_r>
 8012d50:	89a3      	ldrh	r3, [r4, #12]
 8012d52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012d56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012d5a:	81a3      	strh	r3, [r4, #12]
 8012d5c:	4632      	mov	r2, r6
 8012d5e:	463b      	mov	r3, r7
 8012d60:	4628      	mov	r0, r5
 8012d62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012d66:	f000 b835 	b.w	8012dd4 <_write_r>

08012d6a <__sseek>:
 8012d6a:	b510      	push	{r4, lr}
 8012d6c:	460c      	mov	r4, r1
 8012d6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d72:	f000 f8a3 	bl	8012ebc <_lseek_r>
 8012d76:	1c43      	adds	r3, r0, #1
 8012d78:	89a3      	ldrh	r3, [r4, #12]
 8012d7a:	bf15      	itete	ne
 8012d7c:	6560      	strne	r0, [r4, #84]	; 0x54
 8012d7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012d82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012d86:	81a3      	strheq	r3, [r4, #12]
 8012d88:	bf18      	it	ne
 8012d8a:	81a3      	strhne	r3, [r4, #12]
 8012d8c:	bd10      	pop	{r4, pc}

08012d8e <__sclose>:
 8012d8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d92:	f000 b84f 	b.w	8012e34 <_close_r>

08012d96 <strncmp>:
 8012d96:	b510      	push	{r4, lr}
 8012d98:	b16a      	cbz	r2, 8012db6 <strncmp+0x20>
 8012d9a:	3901      	subs	r1, #1
 8012d9c:	1884      	adds	r4, r0, r2
 8012d9e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012da2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8012da6:	4293      	cmp	r3, r2
 8012da8:	d103      	bne.n	8012db2 <strncmp+0x1c>
 8012daa:	42a0      	cmp	r0, r4
 8012dac:	d001      	beq.n	8012db2 <strncmp+0x1c>
 8012dae:	2b00      	cmp	r3, #0
 8012db0:	d1f5      	bne.n	8012d9e <strncmp+0x8>
 8012db2:	1a98      	subs	r0, r3, r2
 8012db4:	bd10      	pop	{r4, pc}
 8012db6:	4610      	mov	r0, r2
 8012db8:	e7fc      	b.n	8012db4 <strncmp+0x1e>

08012dba <__ascii_wctomb>:
 8012dba:	b149      	cbz	r1, 8012dd0 <__ascii_wctomb+0x16>
 8012dbc:	2aff      	cmp	r2, #255	; 0xff
 8012dbe:	bf85      	ittet	hi
 8012dc0:	238a      	movhi	r3, #138	; 0x8a
 8012dc2:	6003      	strhi	r3, [r0, #0]
 8012dc4:	700a      	strbls	r2, [r1, #0]
 8012dc6:	f04f 30ff 	movhi.w	r0, #4294967295
 8012dca:	bf98      	it	ls
 8012dcc:	2001      	movls	r0, #1
 8012dce:	4770      	bx	lr
 8012dd0:	4608      	mov	r0, r1
 8012dd2:	4770      	bx	lr

08012dd4 <_write_r>:
 8012dd4:	b538      	push	{r3, r4, r5, lr}
 8012dd6:	4d07      	ldr	r5, [pc, #28]	; (8012df4 <_write_r+0x20>)
 8012dd8:	4604      	mov	r4, r0
 8012dda:	4608      	mov	r0, r1
 8012ddc:	4611      	mov	r1, r2
 8012dde:	2200      	movs	r2, #0
 8012de0:	602a      	str	r2, [r5, #0]
 8012de2:	461a      	mov	r2, r3
 8012de4:	f7f3 fa53 	bl	800628e <_write>
 8012de8:	1c43      	adds	r3, r0, #1
 8012dea:	d102      	bne.n	8012df2 <_write_r+0x1e>
 8012dec:	682b      	ldr	r3, [r5, #0]
 8012dee:	b103      	cbz	r3, 8012df2 <_write_r+0x1e>
 8012df0:	6023      	str	r3, [r4, #0]
 8012df2:	bd38      	pop	{r3, r4, r5, pc}
 8012df4:	20014ef0 	.word	0x20014ef0

08012df8 <__assert_func>:
 8012df8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012dfa:	4614      	mov	r4, r2
 8012dfc:	461a      	mov	r2, r3
 8012dfe:	4b09      	ldr	r3, [pc, #36]	; (8012e24 <__assert_func+0x2c>)
 8012e00:	681b      	ldr	r3, [r3, #0]
 8012e02:	4605      	mov	r5, r0
 8012e04:	68d8      	ldr	r0, [r3, #12]
 8012e06:	b14c      	cbz	r4, 8012e1c <__assert_func+0x24>
 8012e08:	4b07      	ldr	r3, [pc, #28]	; (8012e28 <__assert_func+0x30>)
 8012e0a:	9100      	str	r1, [sp, #0]
 8012e0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012e10:	4906      	ldr	r1, [pc, #24]	; (8012e2c <__assert_func+0x34>)
 8012e12:	462b      	mov	r3, r5
 8012e14:	f000 f81e 	bl	8012e54 <fiprintf>
 8012e18:	f000 f8c0 	bl	8012f9c <abort>
 8012e1c:	4b04      	ldr	r3, [pc, #16]	; (8012e30 <__assert_func+0x38>)
 8012e1e:	461c      	mov	r4, r3
 8012e20:	e7f3      	b.n	8012e0a <__assert_func+0x12>
 8012e22:	bf00      	nop
 8012e24:	20000064 	.word	0x20000064
 8012e28:	0801397d 	.word	0x0801397d
 8012e2c:	0801398a 	.word	0x0801398a
 8012e30:	080139b8 	.word	0x080139b8

08012e34 <_close_r>:
 8012e34:	b538      	push	{r3, r4, r5, lr}
 8012e36:	4d06      	ldr	r5, [pc, #24]	; (8012e50 <_close_r+0x1c>)
 8012e38:	2300      	movs	r3, #0
 8012e3a:	4604      	mov	r4, r0
 8012e3c:	4608      	mov	r0, r1
 8012e3e:	602b      	str	r3, [r5, #0]
 8012e40:	f7f3 fa41 	bl	80062c6 <_close>
 8012e44:	1c43      	adds	r3, r0, #1
 8012e46:	d102      	bne.n	8012e4e <_close_r+0x1a>
 8012e48:	682b      	ldr	r3, [r5, #0]
 8012e4a:	b103      	cbz	r3, 8012e4e <_close_r+0x1a>
 8012e4c:	6023      	str	r3, [r4, #0]
 8012e4e:	bd38      	pop	{r3, r4, r5, pc}
 8012e50:	20014ef0 	.word	0x20014ef0

08012e54 <fiprintf>:
 8012e54:	b40e      	push	{r1, r2, r3}
 8012e56:	b503      	push	{r0, r1, lr}
 8012e58:	4601      	mov	r1, r0
 8012e5a:	ab03      	add	r3, sp, #12
 8012e5c:	4805      	ldr	r0, [pc, #20]	; (8012e74 <fiprintf+0x20>)
 8012e5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012e62:	6800      	ldr	r0, [r0, #0]
 8012e64:	9301      	str	r3, [sp, #4]
 8012e66:	f7ff fe09 	bl	8012a7c <_vfiprintf_r>
 8012e6a:	b002      	add	sp, #8
 8012e6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012e70:	b003      	add	sp, #12
 8012e72:	4770      	bx	lr
 8012e74:	20000064 	.word	0x20000064

08012e78 <_fstat_r>:
 8012e78:	b538      	push	{r3, r4, r5, lr}
 8012e7a:	4d07      	ldr	r5, [pc, #28]	; (8012e98 <_fstat_r+0x20>)
 8012e7c:	2300      	movs	r3, #0
 8012e7e:	4604      	mov	r4, r0
 8012e80:	4608      	mov	r0, r1
 8012e82:	4611      	mov	r1, r2
 8012e84:	602b      	str	r3, [r5, #0]
 8012e86:	f7f3 fa2a 	bl	80062de <_fstat>
 8012e8a:	1c43      	adds	r3, r0, #1
 8012e8c:	d102      	bne.n	8012e94 <_fstat_r+0x1c>
 8012e8e:	682b      	ldr	r3, [r5, #0]
 8012e90:	b103      	cbz	r3, 8012e94 <_fstat_r+0x1c>
 8012e92:	6023      	str	r3, [r4, #0]
 8012e94:	bd38      	pop	{r3, r4, r5, pc}
 8012e96:	bf00      	nop
 8012e98:	20014ef0 	.word	0x20014ef0

08012e9c <_isatty_r>:
 8012e9c:	b538      	push	{r3, r4, r5, lr}
 8012e9e:	4d06      	ldr	r5, [pc, #24]	; (8012eb8 <_isatty_r+0x1c>)
 8012ea0:	2300      	movs	r3, #0
 8012ea2:	4604      	mov	r4, r0
 8012ea4:	4608      	mov	r0, r1
 8012ea6:	602b      	str	r3, [r5, #0]
 8012ea8:	f7f3 fa29 	bl	80062fe <_isatty>
 8012eac:	1c43      	adds	r3, r0, #1
 8012eae:	d102      	bne.n	8012eb6 <_isatty_r+0x1a>
 8012eb0:	682b      	ldr	r3, [r5, #0]
 8012eb2:	b103      	cbz	r3, 8012eb6 <_isatty_r+0x1a>
 8012eb4:	6023      	str	r3, [r4, #0]
 8012eb6:	bd38      	pop	{r3, r4, r5, pc}
 8012eb8:	20014ef0 	.word	0x20014ef0

08012ebc <_lseek_r>:
 8012ebc:	b538      	push	{r3, r4, r5, lr}
 8012ebe:	4d07      	ldr	r5, [pc, #28]	; (8012edc <_lseek_r+0x20>)
 8012ec0:	4604      	mov	r4, r0
 8012ec2:	4608      	mov	r0, r1
 8012ec4:	4611      	mov	r1, r2
 8012ec6:	2200      	movs	r2, #0
 8012ec8:	602a      	str	r2, [r5, #0]
 8012eca:	461a      	mov	r2, r3
 8012ecc:	f7f3 fa22 	bl	8006314 <_lseek>
 8012ed0:	1c43      	adds	r3, r0, #1
 8012ed2:	d102      	bne.n	8012eda <_lseek_r+0x1e>
 8012ed4:	682b      	ldr	r3, [r5, #0]
 8012ed6:	b103      	cbz	r3, 8012eda <_lseek_r+0x1e>
 8012ed8:	6023      	str	r3, [r4, #0]
 8012eda:	bd38      	pop	{r3, r4, r5, pc}
 8012edc:	20014ef0 	.word	0x20014ef0

08012ee0 <memmove>:
 8012ee0:	4288      	cmp	r0, r1
 8012ee2:	b510      	push	{r4, lr}
 8012ee4:	eb01 0402 	add.w	r4, r1, r2
 8012ee8:	d902      	bls.n	8012ef0 <memmove+0x10>
 8012eea:	4284      	cmp	r4, r0
 8012eec:	4623      	mov	r3, r4
 8012eee:	d807      	bhi.n	8012f00 <memmove+0x20>
 8012ef0:	1e43      	subs	r3, r0, #1
 8012ef2:	42a1      	cmp	r1, r4
 8012ef4:	d008      	beq.n	8012f08 <memmove+0x28>
 8012ef6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012efa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012efe:	e7f8      	b.n	8012ef2 <memmove+0x12>
 8012f00:	4402      	add	r2, r0
 8012f02:	4601      	mov	r1, r0
 8012f04:	428a      	cmp	r2, r1
 8012f06:	d100      	bne.n	8012f0a <memmove+0x2a>
 8012f08:	bd10      	pop	{r4, pc}
 8012f0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012f0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012f12:	e7f7      	b.n	8012f04 <memmove+0x24>

08012f14 <__malloc_lock>:
 8012f14:	4801      	ldr	r0, [pc, #4]	; (8012f1c <__malloc_lock+0x8>)
 8012f16:	f7fe be36 	b.w	8011b86 <__retarget_lock_acquire_recursive>
 8012f1a:	bf00      	nop
 8012f1c:	20014ee8 	.word	0x20014ee8

08012f20 <__malloc_unlock>:
 8012f20:	4801      	ldr	r0, [pc, #4]	; (8012f28 <__malloc_unlock+0x8>)
 8012f22:	f7fe be31 	b.w	8011b88 <__retarget_lock_release_recursive>
 8012f26:	bf00      	nop
 8012f28:	20014ee8 	.word	0x20014ee8

08012f2c <_realloc_r>:
 8012f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f2e:	4607      	mov	r7, r0
 8012f30:	4614      	mov	r4, r2
 8012f32:	460e      	mov	r6, r1
 8012f34:	b921      	cbnz	r1, 8012f40 <_realloc_r+0x14>
 8012f36:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012f3a:	4611      	mov	r1, r2
 8012f3c:	f7ff bbbe 	b.w	80126bc <_malloc_r>
 8012f40:	b922      	cbnz	r2, 8012f4c <_realloc_r+0x20>
 8012f42:	f7ff fb6b 	bl	801261c <_free_r>
 8012f46:	4625      	mov	r5, r4
 8012f48:	4628      	mov	r0, r5
 8012f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012f4c:	f000 f82d 	bl	8012faa <_malloc_usable_size_r>
 8012f50:	42a0      	cmp	r0, r4
 8012f52:	d20f      	bcs.n	8012f74 <_realloc_r+0x48>
 8012f54:	4621      	mov	r1, r4
 8012f56:	4638      	mov	r0, r7
 8012f58:	f7ff fbb0 	bl	80126bc <_malloc_r>
 8012f5c:	4605      	mov	r5, r0
 8012f5e:	2800      	cmp	r0, #0
 8012f60:	d0f2      	beq.n	8012f48 <_realloc_r+0x1c>
 8012f62:	4631      	mov	r1, r6
 8012f64:	4622      	mov	r2, r4
 8012f66:	f7fb fb87 	bl	800e678 <memcpy>
 8012f6a:	4631      	mov	r1, r6
 8012f6c:	4638      	mov	r0, r7
 8012f6e:	f7ff fb55 	bl	801261c <_free_r>
 8012f72:	e7e9      	b.n	8012f48 <_realloc_r+0x1c>
 8012f74:	4635      	mov	r5, r6
 8012f76:	e7e7      	b.n	8012f48 <_realloc_r+0x1c>

08012f78 <_read_r>:
 8012f78:	b538      	push	{r3, r4, r5, lr}
 8012f7a:	4d07      	ldr	r5, [pc, #28]	; (8012f98 <_read_r+0x20>)
 8012f7c:	4604      	mov	r4, r0
 8012f7e:	4608      	mov	r0, r1
 8012f80:	4611      	mov	r1, r2
 8012f82:	2200      	movs	r2, #0
 8012f84:	602a      	str	r2, [r5, #0]
 8012f86:	461a      	mov	r2, r3
 8012f88:	f7f3 f964 	bl	8006254 <_read>
 8012f8c:	1c43      	adds	r3, r0, #1
 8012f8e:	d102      	bne.n	8012f96 <_read_r+0x1e>
 8012f90:	682b      	ldr	r3, [r5, #0]
 8012f92:	b103      	cbz	r3, 8012f96 <_read_r+0x1e>
 8012f94:	6023      	str	r3, [r4, #0]
 8012f96:	bd38      	pop	{r3, r4, r5, pc}
 8012f98:	20014ef0 	.word	0x20014ef0

08012f9c <abort>:
 8012f9c:	b508      	push	{r3, lr}
 8012f9e:	2006      	movs	r0, #6
 8012fa0:	f000 f834 	bl	801300c <raise>
 8012fa4:	2001      	movs	r0, #1
 8012fa6:	f7f3 f94b 	bl	8006240 <_exit>

08012faa <_malloc_usable_size_r>:
 8012faa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012fae:	1f18      	subs	r0, r3, #4
 8012fb0:	2b00      	cmp	r3, #0
 8012fb2:	bfbc      	itt	lt
 8012fb4:	580b      	ldrlt	r3, [r1, r0]
 8012fb6:	18c0      	addlt	r0, r0, r3
 8012fb8:	4770      	bx	lr

08012fba <_raise_r>:
 8012fba:	291f      	cmp	r1, #31
 8012fbc:	b538      	push	{r3, r4, r5, lr}
 8012fbe:	4604      	mov	r4, r0
 8012fc0:	460d      	mov	r5, r1
 8012fc2:	d904      	bls.n	8012fce <_raise_r+0x14>
 8012fc4:	2316      	movs	r3, #22
 8012fc6:	6003      	str	r3, [r0, #0]
 8012fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8012fcc:	bd38      	pop	{r3, r4, r5, pc}
 8012fce:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012fd0:	b112      	cbz	r2, 8012fd8 <_raise_r+0x1e>
 8012fd2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012fd6:	b94b      	cbnz	r3, 8012fec <_raise_r+0x32>
 8012fd8:	4620      	mov	r0, r4
 8012fda:	f000 f831 	bl	8013040 <_getpid_r>
 8012fde:	462a      	mov	r2, r5
 8012fe0:	4601      	mov	r1, r0
 8012fe2:	4620      	mov	r0, r4
 8012fe4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012fe8:	f000 b818 	b.w	801301c <_kill_r>
 8012fec:	2b01      	cmp	r3, #1
 8012fee:	d00a      	beq.n	8013006 <_raise_r+0x4c>
 8012ff0:	1c59      	adds	r1, r3, #1
 8012ff2:	d103      	bne.n	8012ffc <_raise_r+0x42>
 8012ff4:	2316      	movs	r3, #22
 8012ff6:	6003      	str	r3, [r0, #0]
 8012ff8:	2001      	movs	r0, #1
 8012ffa:	e7e7      	b.n	8012fcc <_raise_r+0x12>
 8012ffc:	2400      	movs	r4, #0
 8012ffe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013002:	4628      	mov	r0, r5
 8013004:	4798      	blx	r3
 8013006:	2000      	movs	r0, #0
 8013008:	e7e0      	b.n	8012fcc <_raise_r+0x12>
	...

0801300c <raise>:
 801300c:	4b02      	ldr	r3, [pc, #8]	; (8013018 <raise+0xc>)
 801300e:	4601      	mov	r1, r0
 8013010:	6818      	ldr	r0, [r3, #0]
 8013012:	f7ff bfd2 	b.w	8012fba <_raise_r>
 8013016:	bf00      	nop
 8013018:	20000064 	.word	0x20000064

0801301c <_kill_r>:
 801301c:	b538      	push	{r3, r4, r5, lr}
 801301e:	4d07      	ldr	r5, [pc, #28]	; (801303c <_kill_r+0x20>)
 8013020:	2300      	movs	r3, #0
 8013022:	4604      	mov	r4, r0
 8013024:	4608      	mov	r0, r1
 8013026:	4611      	mov	r1, r2
 8013028:	602b      	str	r3, [r5, #0]
 801302a:	f7f3 f8f9 	bl	8006220 <_kill>
 801302e:	1c43      	adds	r3, r0, #1
 8013030:	d102      	bne.n	8013038 <_kill_r+0x1c>
 8013032:	682b      	ldr	r3, [r5, #0]
 8013034:	b103      	cbz	r3, 8013038 <_kill_r+0x1c>
 8013036:	6023      	str	r3, [r4, #0]
 8013038:	bd38      	pop	{r3, r4, r5, pc}
 801303a:	bf00      	nop
 801303c:	20014ef0 	.word	0x20014ef0

08013040 <_getpid_r>:
 8013040:	f7f3 b8e6 	b.w	8006210 <_getpid>

08013044 <_init>:
 8013044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013046:	bf00      	nop
 8013048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801304a:	bc08      	pop	{r3}
 801304c:	469e      	mov	lr, r3
 801304e:	4770      	bx	lr

08013050 <_fini>:
 8013050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013052:	bf00      	nop
 8013054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013056:	bc08      	pop	{r3}
 8013058:	469e      	mov	lr, r3
 801305a:	4770      	bx	lr
