

================================================================
== Vitis HLS Report for 'drive_group_head_phase'
================================================================
* Date:           Thu Nov 27 14:52:30 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        drive_group_head_phase
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.187 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        7|  20.000 ns|  70.000 ns|    3|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_run_single_head_fu_110  |run_single_head  |        3|        4|  30.000 ns|  40.000 ns|    3|    4|       no|
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln199 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:199]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %head_ctx_ref, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i66 %head_ctx_ref"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %group_idx"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_idx, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_idx"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_idx, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%start_r_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:201]   --->   Operation 15 'read' 'start_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:201]   --->   Operation 16 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%group_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %group_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:201]   --->   Operation 17 'read' 'group_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %group_idx_read, i32 2, i32 31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 18 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.99ns)   --->   "%icmp_ln217 = icmp_sgt  i30 %tmp, i30 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 19 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %if.end, void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 20 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i32 %group_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:220]   --->   Operation 21 'zext' 'zext_ln220' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln220 = trunc i32 %group_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:220]   --->   Operation 22 'trunc' 'trunc_ln220' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%head_ctx_ref_addr = getelementptr i66 %head_ctx_ref, i64 0, i64 %zext_ln220" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:222]   --->   Operation 23 'getelementptr' 'head_ctx_ref_addr' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%head_ctx_ref_load = load i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:222]   --->   Operation 24 'load' 'head_ctx_ref_load' <Predicate = (!icmp_ln217)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln220, i4 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:220]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 26 [1/2] ( I:0.67ns O:0.67ns )   --->   "%head_ctx_ref_load = load i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:222]   --->   Operation 26 'load' 'head_ctx_ref_load' <Predicate = (!icmp_ln217)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i66.i32.i32, i66 %head_ctx_ref_load, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:222]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.76ns)   --->   "%icmp_ln222 = icmp_eq  i8 %trunc_ln, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:222]   --->   Operation 28 'icmp' 'icmp_ln222' <Predicate = (!icmp_ln217)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %if.then3, void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:222]   --->   Operation 29 'br' 'br_ln222' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.76ns)   --->   "%icmp_ln223 = icmp_eq  i8 %trunc_ln, i8 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:223]   --->   Operation 30 'icmp' 'icmp_ln223' <Predicate = (!icmp_ln217 & !icmp_ln222)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.28ns)   --->   "%and_ln223 = and i1 %icmp_ln223, i1 %start_r_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:223]   --->   Operation 31 'and' 'and_ln223' <Predicate = (!icmp_ln217 & !icmp_ln222)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i66.i32.i32, i66 %head_ctx_ref_load, i32 52, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:223]   --->   Operation 32 'partselect' 'tmp_s' <Predicate = (!icmp_ln217 & !icmp_ln222)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i66 %head_ctx_ref_load" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:223]   --->   Operation 33 'trunc' 'trunc_ln223' <Predicate = (!icmp_ln217 & !icmp_ln222)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i14.i1.i51, i14 %tmp_s, i1 %and_ln223, i51 %trunc_ln223" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:223]   --->   Operation 34 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln217 & !icmp_ln222)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln223 = store i66 %or_ln, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:223]   --->   Operation 35 'store' 'store_ln223' <Predicate = (!icmp_ln217 & !icmp_ln222)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln233 = br void %if.then3._crit_edge" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:233]   --->   Operation 36 'br' 'br_ln233' <Predicate = (icmp_ln222) | (icmp_ln217)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.97>
ST_3 : Operation 37 [2/2] (3.97ns)   --->   "%head_done = call i1 @run_single_head, i66 %head_ctx_ref, i6 %shl_ln, i32 %layer_idx_read, i1 %and_ln223" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:224]   --->   Operation 37 'call' 'head_done' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.68>
ST_4 : Operation 38 [1/2] (1.25ns)   --->   "%head_done = call i1 @run_single_head, i66 %head_ctx_ref, i6 %shl_ln, i32 %layer_idx_read, i1 %and_ln223" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:224]   --->   Operation 38 'call' 'head_done' <Predicate = (!icmp_ln217 & !icmp_ln222)> <Delay = 1.25> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 39 [1/1] (0.42ns)   --->   "%br_ln233 = br i1 %head_done, void %if.then3._crit_edge1, void %if.then3._crit_edge" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:233]   --->   Operation 39 'br' 'br_ln233' <Predicate = (!icmp_ln217 & !icmp_ln222)> <Delay = 0.42>
ST_4 : Operation 40 [1/1] (0.42ns)   --->   "%br_ln233 = br void %if.then3._crit_edge1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:233]   --->   Operation 40 'br' 'br_ln233' <Predicate = (head_done) | (icmp_ln222) | (icmp_ln217)> <Delay = 0.42>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty = phi i1 1, void %if.then3._crit_edge, i1 0, void %if.then3"   --->   Operation 41 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln238 = ret i1 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:238]   --->   Operation 42 'ret' 'ret_ln238' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ head_ctx_ref]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ group_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap   ) [ 00000]
spectopmodule_ln199 (spectopmodule ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specbitsmap_ln0     (specbitsmap   ) [ 00000]
specbitsmap_ln0     (specbitsmap   ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specbitsmap_ln0     (specbitsmap   ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specbitsmap_ln0     (specbitsmap   ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
start_r_read        (read          ) [ 00100]
layer_idx_read      (read          ) [ 00111]
group_idx_read      (read          ) [ 00000]
tmp                 (partselect    ) [ 00000]
icmp_ln217          (icmp          ) [ 01111]
br_ln217            (br            ) [ 00000]
zext_ln220          (zext          ) [ 00000]
trunc_ln220         (trunc         ) [ 00100]
head_ctx_ref_addr   (getelementptr ) [ 00100]
shl_ln              (bitconcatenate) [ 00011]
head_ctx_ref_load   (load          ) [ 00000]
trunc_ln            (partselect    ) [ 00000]
icmp_ln222          (icmp          ) [ 00111]
br_ln222            (br            ) [ 00000]
icmp_ln223          (icmp          ) [ 00000]
and_ln223           (and           ) [ 00011]
tmp_s               (partselect    ) [ 00000]
trunc_ln223         (trunc         ) [ 00000]
or_ln               (bitconcatenate) [ 00000]
store_ln223         (store         ) [ 00000]
br_ln233            (br            ) [ 00000]
head_done           (call          ) [ 00001]
br_ln233            (br            ) [ 00000]
br_ln233            (br            ) [ 00000]
empty               (phi           ) [ 00000]
ret_ln238           (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="head_ctx_ref">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="group_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="group_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_idx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_idx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="start_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i66.i14.i1.i51"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_single_head"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="start_r_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_r_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="layer_idx_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_idx_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="group_idx_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="group_idx_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="head_ctx_ref_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="66" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="head_ctx_ref_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="2" slack="0"/>
<pin id="95" dir="0" index="1" bw="66" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="head_ctx_ref_load/1 store_ln223/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="empty_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="101" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_run_single_head_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="66" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="1"/>
<pin id="114" dir="0" index="3" bw="32" slack="2"/>
<pin id="115" dir="0" index="4" bw="1" slack="1"/>
<pin id="116" dir="1" index="5" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="head_done/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="30" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="3" slack="0"/>
<pin id="123" dir="0" index="3" bw="6" slack="0"/>
<pin id="124" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln217_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="30" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln220_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln220_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln220/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="shl_ln_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="1"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="66" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="0" index="3" bw="7" slack="0"/>
<pin id="156" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln222_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="5" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln223_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln223/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="and_ln223_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="1"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln223/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="0"/>
<pin id="180" dir="0" index="1" bw="66" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="0" index="3" bw="8" slack="0"/>
<pin id="183" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln223_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="66" slack="0"/>
<pin id="190" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln223/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="or_ln_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="66" slack="0"/>
<pin id="194" dir="0" index="1" bw="14" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="0" index="3" bw="51" slack="0"/>
<pin id="197" dir="1" index="4" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="start_r_read_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="start_r_read "/>
</bind>
</comp>

<comp id="208" class="1005" name="layer_idx_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2"/>
<pin id="210" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="layer_idx_read "/>
</bind>
</comp>

<comp id="213" class="1005" name="icmp_ln217_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln217 "/>
</bind>
</comp>

<comp id="217" class="1005" name="trunc_ln220_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="1"/>
<pin id="219" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln220 "/>
</bind>
</comp>

<comp id="222" class="1005" name="head_ctx_ref_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="1"/>
<pin id="224" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="head_ctx_ref_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="shl_ln_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="1"/>
<pin id="229" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln222_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="2"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln222 "/>
</bind>
</comp>

<comp id="236" class="1005" name="and_ln223_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln223 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="108"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="117"><net_src comp="64" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="80" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="133"><net_src comp="119" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="80" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="143"><net_src comp="80" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="93" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="50" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="165"><net_src comp="151" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="151" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="56" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="93" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="58" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="60" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="191"><net_src comp="93" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="178" pin="4"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="173" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="192" pin=3"/></net>

<net id="202"><net_src comp="192" pin="4"/><net_sink comp="93" pin=1"/></net>

<net id="206"><net_src comp="68" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="211"><net_src comp="74" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="110" pin=3"/></net>

<net id="216"><net_src comp="129" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="140" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="225"><net_src comp="86" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="230"><net_src comp="144" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="235"><net_src comp="161" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="173" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="110" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: head_ctx_ref | {2 3 4 }
 - Input state : 
	Port: drive_group_head_phase : head_ctx_ref | {1 2 3 4 }
	Port: drive_group_head_phase : group_idx | {1 }
	Port: drive_group_head_phase : layer_idx | {1 }
	Port: drive_group_head_phase : start_r | {1 }
  - Chain level:
	State 1
		icmp_ln217 : 1
		br_ln217 : 2
		head_ctx_ref_addr : 1
		head_ctx_ref_load : 2
	State 2
		trunc_ln : 1
		icmp_ln222 : 2
		br_ln222 : 3
		icmp_ln223 : 2
		and_ln223 : 3
		tmp_s : 1
		trunc_ln223 : 1
		or_ln : 3
		store_ln223 : 4
	State 3
	State 4
		br_ln233 : 1
		empty : 2
		ret_ln238 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   call   | grp_run_single_head_fu_110 |  1.9975 |   318   |   5302  |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln217_fu_129     |    0    |    0    |    37   |
|   icmp   |      icmp_ln222_fu_161     |    0    |    0    |    15   |
|          |      icmp_ln223_fu_167     |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|    and   |      and_ln223_fu_173      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |   start_r_read_read_fu_68  |    0    |    0    |    0    |
|   read   |  layer_idx_read_read_fu_74 |    0    |    0    |    0    |
|          |  group_idx_read_read_fu_80 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_119         |    0    |    0    |    0    |
|partselect|       trunc_ln_fu_151      |    0    |    0    |    0    |
|          |        tmp_s_fu_178        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln220_fu_135     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln220_fu_140     |    0    |    0    |    0    |
|          |     trunc_ln223_fu_188     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln_fu_144       |    0    |    0    |    0    |
|          |        or_ln_fu_192        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |  1.9975 |   318   |   5371  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    and_ln223_reg_236    |    1   |
|       empty_reg_99      |    1   |
|head_ctx_ref_addr_reg_222|    2   |
|    icmp_ln217_reg_213   |    1   |
|    icmp_ln222_reg_232   |    1   |
|  layer_idx_read_reg_208 |   32   |
|      shl_ln_reg_227     |    6   |
|   start_r_read_reg_203  |    1   |
|   trunc_ln220_reg_217   |    2   |
+-------------------------+--------+
|          Total          |   47   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_93 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    4   ||  0.427  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   318  |  5371  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   47   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   365  |  5380  |
+-----------+--------+--------+--------+
