

================================================================
== Vitis HLS Report for 'convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s'
================================================================
* Date:           Mon Jan 29 21:01:21 2024

* Version:        2019.2 (Build 2708876 on Wed Nov 06 22:05:07 MST 2019)
* Project:        line_buffer_code_C
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 4.503 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   |  min | max |   Type  |
    +---------+---------+-----------+----------+------+-----+---------+
    |     1922|        ?| 12.801 us |         ?|  1922|    ?|   none  |
    +---------+---------+-----------+----------+------+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L_L_Push_pixel     |     1921|        ?|   5 ~ ?  |          -|          -|    384|    no    |
        | + L_L_Push_pixel.1  |        1|        ?|         1|          1|          1| 1 ~ ? |    yes   |
        | + Shift_win_right   |       45|        ?|        46|          1|          1| 1 ~ ? |    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 5 }
  Pipeline-1 : II = 1, D = 46, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 6 5 
6 --> 53 7 
7 --> 53 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 7 
53 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%padding_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %padding" [./CNN.h:31]   --->   Operation 54 'read' 'padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_2 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read" [./CNN.h:31]   --->   Operation 55 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %padding_read, i1" [./CNN.h:31]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.66ns)   --->   "%add_ln31 = add i32 %shl_ln, i32" [./CNN.h:31]   --->   Operation 57 'add' 'add_ln31' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.85ns)   --->   "%icmp_ln42 = icmp_sgt  i32 %add_ln31, i32" [./CNN.h:42]   --->   Operation 58 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.66ns)   --->   "%sub13 = add i32 %shl_ln, i32" [./CNN.h:31]   --->   Operation 59 'add' 'sub13' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.66ns)   --->   "%sub47 = add i32 %shl_ln, i32" [./CNN.h:31]   --->   Operation 60 'add' 'sub47' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.85ns)   --->   "%cmp4827 = icmp_sgt  i32 %sub47, i32" [./CNN.h:31]   --->   Operation 61 'icmp' 'cmp4827' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i64 %p_read_2" [./CNN.h:49]   --->   Operation 62 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.60ns)   --->   "%br_ln39 = br void" [./CNN.h:39]   --->   Operation 63 'br' 'br_ln39' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.59>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%num_ker = phi i4, void, i4 %select_ln40_11, void %._crit_edge31" [./CNN.h:40]   --->   Operation 64 'phi' 'num_ker' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %num_ker" [./CNN.h:40]   --->   Operation 65 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%empty_31 = trunc i4 %num_ker" [./CNN.h:40]   --->   Operation 66 'trunc' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%bias_conv4_addr = getelementptr i64 %bias_conv4, i64, i64 %zext_ln40" [./CNN.h:40]   --->   Operation 67 'getelementptr' 'bias_conv4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (0.59ns)   --->   "%bias_conv4_load = load i3 %bias_conv4_addr" [./CNN.h:40]   --->   Operation 68 'load' 'bias_conv4_load' <Predicate = true> <Delay = 0.59> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>

State 3 <SV = 2> <Delay = 3.80>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten109 = phi i9, void, i9 %add_ln39, void %._crit_edge31" [./CNN.h:39]   --->   Operation 69 'phi' 'indvar_flatten109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%num_channel = phi i4, void, i4 %select_ln39_12, void %._crit_edge31" [./CNN.h:39]   --->   Operation 70 'phi' 'num_channel' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7, void, i7 %select_ln40_12, void %._crit_edge31" [./CNN.h:40]   --->   Operation 71 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%i = phi i3, void, i3 %add_ln41, void %._crit_edge31" [./CNN.h:41]   --->   Operation 72 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %num_channel" [./CNN.h:39]   --->   Operation 73 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty = trunc i4 %num_channel" [./CNN.h:39]   --->   Operation 74 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3" [./CNN.h:39]   --->   Operation 75 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.43ns)   --->   "%add_ln83_7 = add i6 %p_shl, i6 %zext_ln39" [./CNN.h:83]   --->   Operation 76 'add' 'add_ln83_7' <Predicate = true> <Delay = 0.43> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i6 %add_ln83_7" [./CNN.h:83]   --->   Operation 77 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (0.59ns)   --->   "%bias_conv4_load = load i3 %bias_conv4_addr" [./CNN.h:40]   --->   Operation 78 'load' 'bias_conv4_load' <Predicate = true> <Delay = 0.59> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3, i3 %empty_31, i3 %empty_31, i3" [./CNN.h:83]   --->   Operation 79 'bitconcatenate' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln83_9 = zext i9 %tmp5" [./CNN.h:83]   --->   Operation 80 'zext' 'zext_ln83_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.51ns)   --->   "%add_ln83 = add i10 %zext_ln83_9, i10 %zext_ln83" [./CNN.h:83]   --->   Operation 81 'add' 'add_ln83' <Predicate = true> <Delay = 0.51> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.59ns)   --->   "%icmp_ln39 = icmp_eq  i9 %indvar_flatten109, i9" [./CNN.h:39]   --->   Operation 82 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.51ns)   --->   "%add_ln39 = add i9, i9 %indvar_flatten109" [./CNN.h:39]   --->   Operation 83 'add' 'add_ln39' <Predicate = true> <Delay = 0.51> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split14, void" [./CNN.h:39]   --->   Operation 84 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.59ns)   --->   "%icmp_ln40 = icmp_eq  i7 %indvar_flatten, i7" [./CNN.h:40]   --->   Operation 85 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.59> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.35ns)   --->   "%select_ln39 = select i1 %icmp_ln40, i4, i4 %num_ker" [./CNN.h:39]   --->   Operation 86 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.33ns)   --->   "%add_ln39_3 = add i4, i4 %num_channel" [./CNN.h:39]   --->   Operation 87 'add' 'add_ln39_3' <Predicate = (!icmp_ln39)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i4 %add_ln39_3" [./CNN.h:39]   --->   Operation 88 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%empty_36 = trunc i4 %add_ln39_3" [./CNN.h:39]   --->   Operation 89 'trunc' 'empty_36' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_36, i3" [./CNN.h:39]   --->   Operation 90 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.43ns)   --->   "%add_ln83_8 = add i6 %p_shl_mid1, i6 %zext_ln39_3" [./CNN.h:83]   --->   Operation 91 'add' 'add_ln83_8' <Predicate = (!icmp_ln39)> <Delay = 0.43> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_10)   --->   "%zext_ln83_10 = zext i6 %add_ln83_8" [./CNN.h:83]   --->   Operation 92 'zext' 'zext_ln83_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln83_9)   --->   "%select_ln39_9 = select i1 %icmp_ln40, i6 %add_ln83_8, i6 %add_ln83_7" [./CNN.h:39]   --->   Operation 93 'select' 'select_ln39_9' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln83_9)   --->   "%zext_ln40_28 = zext i6 %select_ln39_9" [./CNN.h:40]   --->   Operation 94 'zext' 'zext_ln40_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_10)   --->   "%select_ln39_11 = select i1 %icmp_ln40, i10 %zext_ln83_10, i10 %add_ln83" [./CNN.h:39]   --->   Operation 95 'select' 'select_ln39_11' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%xor_ln39 = xor i1 %icmp_ln40, i1" [./CNN.h:39]   --->   Operation 96 'xor' 'xor_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.49ns)   --->   "%icmp_ln41 = icmp_eq  i3 %i, i3" [./CNN.h:41]   --->   Operation 97 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.49> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %icmp_ln41, i1 %xor_ln39" [./CNN.h:39]   --->   Operation 98 'and' 'and_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.35ns)   --->   "%select_ln39_12 = select i1 %icmp_ln40, i4 %add_ln39_3, i4 %num_channel" [./CNN.h:39]   --->   Operation 99 'select' 'select_ln39_12' <Predicate = (!icmp_ln39)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.33ns)   --->   "%add_ln40 = add i4, i4 %select_ln39" [./CNN.h:40]   --->   Operation 100 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln40_19 = zext i4 %add_ln40" [./CNN.h:40]   --->   Operation 101 'zext' 'zext_ln40_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%empty_37 = trunc i4 %add_ln40" [./CNN.h:40]   --->   Operation 102 'trunc' 'empty_37' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%bias_conv4_addr_1 = getelementptr i64 %bias_conv4, i64, i64 %zext_ln40_19" [./CNN.h:40]   --->   Operation 103 'getelementptr' 'bias_conv4_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (0.59ns)   --->   "%bias_conv4_load_1 = load i3 %bias_conv4_addr_1" [./CNN.h:40]   --->   Operation 104 'load' 'bias_conv4_load_1' <Predicate = (!icmp_ln39)> <Delay = 0.59> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln83_9)   --->   "%tmp5_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3, i3 %empty_37, i3 %empty_37, i3" [./CNN.h:83]   --->   Operation 105 'bitconcatenate' 'tmp5_mid1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln83_9)   --->   "%zext_ln83_11 = zext i9 %tmp5_mid1" [./CNN.h:83]   --->   Operation 106 'zext' 'zext_ln83_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.51ns) (out node of the LUT)   --->   "%add_ln83_9 = add i10 %zext_ln83_11, i10 %zext_ln40_28" [./CNN.h:83]   --->   Operation 107 'add' 'add_ln83_9' <Predicate = (!icmp_ln39)> <Delay = 0.51> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln40_10 = select i1 %and_ln39, i10 %add_ln83_9, i10 %select_ln39_11" [./CNN.h:40]   --->   Operation 108 'select' 'select_ln40_10' <Predicate = (!icmp_ln39)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln83_12 = zext i10 %select_ln40_10" [./CNN.h:83]   --->   Operation 109 'zext' 'zext_ln83_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%kernel_conv4_addr = getelementptr i64 %kernel_conv4, i64, i64 %zext_ln83_12" [./CNN.h:83]   --->   Operation 110 'getelementptr' 'kernel_conv4_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (1.15ns)   --->   "%kernel_conv4_load = load i10 %kernel_conv4_addr" [./CNN.h:40]   --->   Operation 111 'load' 'kernel_conv4_load' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_3 : Operation 112 [1/1] (0.54ns)   --->   "%add_ln40_19 = add i10, i10 %select_ln40_10" [./CNN.h:40]   --->   Operation 112 'add' 'add_ln40_19' <Predicate = (!icmp_ln39)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln40_20 = zext i10 %add_ln40_19" [./CNN.h:40]   --->   Operation 113 'zext' 'zext_ln40_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%kernel_conv4_addr_1 = getelementptr i64 %kernel_conv4, i64, i64 %zext_ln40_20" [./CNN.h:83]   --->   Operation 114 'getelementptr' 'kernel_conv4_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 115 [2/2] (1.15ns)   --->   "%kernel_conv4_load_1 = load i10 %kernel_conv4_addr_1" [./CNN.h:40]   --->   Operation 115 'load' 'kernel_conv4_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_3 : Operation 116 [1/1] (0.54ns)   --->   "%add_ln40_20 = add i10, i10 %select_ln40_10" [./CNN.h:40]   --->   Operation 116 'add' 'add_ln40_20' <Predicate = (!icmp_ln39)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln40_21 = zext i10 %add_ln40_20" [./CNN.h:40]   --->   Operation 117 'zext' 'zext_ln40_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%kernel_conv4_addr_2 = getelementptr i64 %kernel_conv4, i64, i64 %zext_ln40_21" [./CNN.h:83]   --->   Operation 118 'getelementptr' 'kernel_conv4_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (1.15ns)   --->   "%kernel_conv4_load_2 = load i10 %kernel_conv4_addr_2" [./CNN.h:40]   --->   Operation 119 'load' 'kernel_conv4_load_2' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_3 : Operation 120 [1/1] (0.54ns)   --->   "%add_ln40_21 = add i10, i10 %select_ln40_10" [./CNN.h:40]   --->   Operation 120 'add' 'add_ln40_21' <Predicate = (!icmp_ln39)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln40_22 = zext i10 %add_ln40_21" [./CNN.h:40]   --->   Operation 121 'zext' 'zext_ln40_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%kernel_conv4_addr_3 = getelementptr i64 %kernel_conv4, i64, i64 %zext_ln40_22" [./CNN.h:83]   --->   Operation 122 'getelementptr' 'kernel_conv4_addr_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (1.15ns)   --->   "%kernel_conv4_load_3 = load i10 %kernel_conv4_addr_3" [./CNN.h:40]   --->   Operation 123 'load' 'kernel_conv4_load_3' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_3 : Operation 124 [1/1] (0.54ns)   --->   "%add_ln40_22 = add i10, i10 %select_ln40_10" [./CNN.h:40]   --->   Operation 124 'add' 'add_ln40_22' <Predicate = (!icmp_ln39)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln40_23 = zext i10 %add_ln40_22" [./CNN.h:40]   --->   Operation 125 'zext' 'zext_ln40_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%kernel_conv4_addr_4 = getelementptr i64 %kernel_conv4, i64, i64 %zext_ln40_23" [./CNN.h:83]   --->   Operation 126 'getelementptr' 'kernel_conv4_addr_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (1.15ns)   --->   "%kernel_conv4_load_4 = load i10 %kernel_conv4_addr_4" [./CNN.h:40]   --->   Operation 127 'load' 'kernel_conv4_load_4' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_3 : Operation 128 [1/1] (0.54ns)   --->   "%add_ln40_23 = add i10, i10 %select_ln40_10" [./CNN.h:40]   --->   Operation 128 'add' 'add_ln40_23' <Predicate = (!icmp_ln39)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln40_24 = zext i10 %add_ln40_23" [./CNN.h:40]   --->   Operation 129 'zext' 'zext_ln40_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%kernel_conv4_addr_5 = getelementptr i64 %kernel_conv4, i64, i64 %zext_ln40_24" [./CNN.h:83]   --->   Operation 130 'getelementptr' 'kernel_conv4_addr_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 131 [2/2] (1.15ns)   --->   "%kernel_conv4_load_5 = load i10 %kernel_conv4_addr_5" [./CNN.h:40]   --->   Operation 131 'load' 'kernel_conv4_load_5' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_3 : Operation 132 [1/1] (0.54ns)   --->   "%add_ln40_24 = add i10, i10 %select_ln40_10" [./CNN.h:40]   --->   Operation 132 'add' 'add_ln40_24' <Predicate = (!icmp_ln39)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln40_25 = zext i10 %add_ln40_24" [./CNN.h:40]   --->   Operation 133 'zext' 'zext_ln40_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%kernel_conv4_addr_6 = getelementptr i64 %kernel_conv4, i64, i64 %zext_ln40_25" [./CNN.h:83]   --->   Operation 134 'getelementptr' 'kernel_conv4_addr_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 135 [2/2] (1.15ns)   --->   "%kernel_conv4_load_6 = load i10 %kernel_conv4_addr_6" [./CNN.h:40]   --->   Operation 135 'load' 'kernel_conv4_load_6' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_3 : Operation 136 [1/1] (0.54ns)   --->   "%add_ln40_25 = add i10, i10 %select_ln40_10" [./CNN.h:40]   --->   Operation 136 'add' 'add_ln40_25' <Predicate = (!icmp_ln39)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln40_26 = zext i10 %add_ln40_25" [./CNN.h:40]   --->   Operation 137 'zext' 'zext_ln40_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%kernel_conv4_addr_7 = getelementptr i64 %kernel_conv4, i64, i64 %zext_ln40_26" [./CNN.h:83]   --->   Operation 138 'getelementptr' 'kernel_conv4_addr_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 139 [2/2] (1.15ns)   --->   "%kernel_conv4_load_7 = load i10 %kernel_conv4_addr_7" [./CNN.h:40]   --->   Operation 139 'load' 'kernel_conv4_load_7' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_3 : Operation 140 [1/1] (0.54ns)   --->   "%add_ln40_26 = add i10, i10 %select_ln40_10" [./CNN.h:40]   --->   Operation 140 'add' 'add_ln40_26' <Predicate = (!icmp_ln39)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln40_27 = zext i10 %add_ln40_26" [./CNN.h:40]   --->   Operation 141 'zext' 'zext_ln40_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%kernel_conv4_addr_8 = getelementptr i64 %kernel_conv4, i64, i64 %zext_ln40_27" [./CNN.h:83]   --->   Operation 142 'getelementptr' 'kernel_conv4_addr_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 143 [2/2] (1.15ns)   --->   "%kernel_conv4_load_8 = load i10 %kernel_conv4_addr_8" [./CNN.h:40]   --->   Operation 143 'load' 'kernel_conv4_load_8' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_3 : Operation 144 [1/1] (0.35ns)   --->   "%select_ln40_11 = select i1 %and_ln39, i4 %add_ln40, i4 %select_ln39" [./CNN.h:40]   --->   Operation 144 'select' 'select_ln40_11' <Predicate = (!icmp_ln39)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln95 = ret" [./CNN.h:95]   --->   Operation 145 'ret' 'ret_ln95' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_L_Push_pixel_str"   --->   Operation 146 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 147 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_9)   --->   "%select_ln39_10 = select i1 %icmp_ln40, i64, i64 %bias_conv4_load" [./CNN.h:39]   --->   Operation 148 'select' 'select_ln39_10' <Predicate = (!and_ln39)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_Push_pixel_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%or_ln40 = or i1 %and_ln39, i1 %icmp_ln40" [./CNN.h:40]   --->   Operation 150 'or' 'or_ln40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln40 = select i1 %or_ln40, i3, i3 %i" [./CNN.h:40]   --->   Operation 151 'select' 'select_ln40' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/2] (0.59ns)   --->   "%bias_conv4_load_1 = load i3 %bias_conv4_addr_1" [./CNN.h:40]   --->   Operation 152 'load' 'bias_conv4_load_1' <Predicate = true> <Delay = 0.59> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_4 : Operation 153 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln40_9 = select i1 %and_ln39, i64 %bias_conv4_load_1, i64 %select_ln39_10" [./CNN.h:40]   --->   Operation 153 'select' 'select_ln40_9' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 154 [1/2] (1.15ns)   --->   "%kernel_conv4_load = load i10 %kernel_conv4_addr" [./CNN.h:40]   --->   Operation 154 'load' 'kernel_conv4_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_4 : Operation 155 [1/2] (1.15ns)   --->   "%kernel_conv4_load_1 = load i10 %kernel_conv4_addr_1" [./CNN.h:40]   --->   Operation 155 'load' 'kernel_conv4_load_1' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_4 : Operation 156 [1/2] (1.15ns)   --->   "%kernel_conv4_load_2 = load i10 %kernel_conv4_addr_2" [./CNN.h:40]   --->   Operation 156 'load' 'kernel_conv4_load_2' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_4 : Operation 157 [1/2] (1.15ns)   --->   "%kernel_conv4_load_3 = load i10 %kernel_conv4_addr_3" [./CNN.h:40]   --->   Operation 157 'load' 'kernel_conv4_load_3' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_4 : Operation 158 [1/2] (1.15ns)   --->   "%kernel_conv4_load_4 = load i10 %kernel_conv4_addr_4" [./CNN.h:40]   --->   Operation 158 'load' 'kernel_conv4_load_4' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_4 : Operation 159 [1/2] (1.15ns)   --->   "%kernel_conv4_load_5 = load i10 %kernel_conv4_addr_5" [./CNN.h:40]   --->   Operation 159 'load' 'kernel_conv4_load_5' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_4 : Operation 160 [1/2] (1.15ns)   --->   "%kernel_conv4_load_6 = load i10 %kernel_conv4_addr_6" [./CNN.h:40]   --->   Operation 160 'load' 'kernel_conv4_load_6' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_4 : Operation 161 [1/2] (1.15ns)   --->   "%kernel_conv4_load_7 = load i10 %kernel_conv4_addr_7" [./CNN.h:40]   --->   Operation 161 'load' 'kernel_conv4_load_7' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_4 : Operation 162 [1/2] (1.15ns)   --->   "%kernel_conv4_load_8 = load i10 %kernel_conv4_addr_8" [./CNN.h:40]   --->   Operation 162 'load' 'kernel_conv4_load_8' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 576> <ROM>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./CNN.h:42]   --->   Operation 163 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %._crit_edge, void %.lr.ph.preheader" [./CNN.h:42]   --->   Operation 164 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.49ns)   --->   "%icmp_ln45_6 = icmp_eq  i3 %select_ln40, i3" [./CNN.h:45]   --->   Operation 165 'icmp' 'icmp_ln45_6' <Predicate = (icmp_ln42)> <Delay = 0.49> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.49ns)   --->   "%icmp_ln45_7 = icmp_eq  i3 %select_ln40, i3" [./CNN.h:45]   --->   Operation 166 'icmp' 'icmp_ln45_7' <Predicate = (icmp_ln42)> <Delay = 0.49> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.12ns)   --->   "%or_ln45 = or i1 %icmp_ln45_6, i1 %icmp_ln45_7" [./CNN.h:45]   --->   Operation 167 'or' 'or_ln45' <Predicate = (icmp_ln42)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.60ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 168 'br' 'br_ln0' <Predicate = (icmp_ln42)> <Delay = 0.60>

State 5 <SV = 4> <Delay = 1.27>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln42, void %._crit_edge341, i31, void %.lr.ph.preheader" [./CNN.h:42]   --->   Operation 169 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [./CNN.h:42]   --->   Operation 170 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 171 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.85ns)   --->   "%icmp_ln42_3 = icmp_eq  i32 %j_cast, i32 %add_ln31" [./CNN.h:42]   --->   Operation 172 'icmp' 'icmp_ln42_3' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 173 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.66ns)   --->   "%add_ln42 = add i31 %j, i31" [./CNN.h:42]   --->   Operation 174 'add' 'add_ln42' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_3, void %.split, void %._crit_edge.loopexit" [./CNN.h:42]   --->   Operation 175 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i31 %j" [./CNN.h:43]   --->   Operation 176 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln42_3)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%line_buffer_1_10_0_load_1 = load i64 %line_buffer_1_10_0" [./CNN.h:43]   --->   Operation 177 'load' 'line_buffer_1_10_0_load_1' <Predicate = (!icmp_ln42_3)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%line_buffer_1_10_1_load_1 = load i64 %line_buffer_1_10_1" [./CNN.h:43]   --->   Operation 178 'load' 'line_buffer_1_10_1_load_1' <Predicate = (!icmp_ln42_3)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%line_buffer_1_10_2_load_1 = load i64 %line_buffer_1_10_2" [./CNN.h:43]   --->   Operation 179 'load' 'line_buffer_1_10_2_load_1' <Predicate = (!icmp_ln42_3)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%line_buffer_1_10_3_load_1 = load i64 %line_buffer_1_10_3" [./CNN.h:43]   --->   Operation 180 'load' 'line_buffer_1_10_3_load_1' <Predicate = (!icmp_ln42_3)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.39ns)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 %line_buffer_1_10_0_load_1, i64 %line_buffer_1_10_1_load_1, i64 %line_buffer_1_10_2_load_1, i64 %line_buffer_1_10_3_load_1, i2 %trunc_ln43" [./CNN.h:43]   --->   Operation 181 'mux' 'tmp_7' <Predicate = (!icmp_ln42_3)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 17 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%line_buffer_2_10_0_load_1 = load i64 %line_buffer_2_10_0" [./CNN.h:44]   --->   Operation 182 'load' 'line_buffer_2_10_0_load_1' <Predicate = (!icmp_ln42_3)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%line_buffer_2_10_1_load_1 = load i64 %line_buffer_2_10_1" [./CNN.h:44]   --->   Operation 183 'load' 'line_buffer_2_10_1_load_1' <Predicate = (!icmp_ln42_3)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%line_buffer_2_10_2_load_1 = load i64 %line_buffer_2_10_2" [./CNN.h:44]   --->   Operation 184 'load' 'line_buffer_2_10_2_load_1' <Predicate = (!icmp_ln42_3)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%line_buffer_2_10_3_load_1 = load i64 %line_buffer_2_10_3" [./CNN.h:44]   --->   Operation 185 'load' 'line_buffer_2_10_3_load_1' <Predicate = (!icmp_ln42_3)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.39ns)   --->   "%tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 %line_buffer_2_10_0_load_1, i64 %line_buffer_2_10_1_load_1, i64 %line_buffer_2_10_2_load_1, i64 %line_buffer_2_10_3_load_1, i2 %trunc_ln43" [./CNN.h:44]   --->   Operation 186 'mux' 'tmp_8' <Predicate = (!icmp_ln42_3)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 17 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.65ns)   --->   "%switch_ln43 = switch i2 %trunc_ln43, void %branch23, i2, void %branch20, i2, void %branch21, i2, void %branch22" [./CNN.h:43]   --->   Operation 187 'switch' 'switch_ln43' <Predicate = (!icmp_ln42_3)> <Delay = 0.65>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln43 = store i64 %tmp_7, i64 %line_buffer_0_10_2" [./CNN.h:43]   --->   Operation 188 'store' 'store_ln43' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 2)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln44 = store i64 %tmp_8, i64 %line_buffer_1_10_2, i64 %line_buffer_1_10_2_load_1" [./CNN.h:44]   --->   Operation 189 'store' 'store_ln44' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 2)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split57_ifconv"   --->   Operation 190 'br' 'br_ln0' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 2)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln43 = store i64 %tmp_7, i64 %line_buffer_0_10_1" [./CNN.h:43]   --->   Operation 191 'store' 'store_ln43' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 1)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln44 = store i64 %tmp_8, i64 %line_buffer_1_10_1, i64 %line_buffer_1_10_1_load_1" [./CNN.h:44]   --->   Operation 192 'store' 'store_ln44' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 1)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split57_ifconv"   --->   Operation 193 'br' 'br_ln0' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 1)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln43 = store i64 %tmp_7, i64 %line_buffer_0_10_0" [./CNN.h:43]   --->   Operation 194 'store' 'store_ln43' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 0)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln44 = store i64 %tmp_8, i64 %line_buffer_1_10_0, i64 %line_buffer_1_10_0_load_1" [./CNN.h:44]   --->   Operation 195 'store' 'store_ln44' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 0)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split57_ifconv"   --->   Operation 196 'br' 'br_ln0' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 0)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln43 = store i64 %tmp_7, i64 %line_buffer_0_10_3" [./CNN.h:43]   --->   Operation 197 'store' 'store_ln43' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 3)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln44 = store i64 %tmp_8, i64 %line_buffer_1_10_3, i64 %line_buffer_1_10_3_load_1" [./CNN.h:44]   --->   Operation 198 'store' 'store_ln44' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 3)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split57_ifconv"   --->   Operation 199 'br' 'br_ln0' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 3)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.84ns)   --->   "%icmp_ln45 = icmp_eq  i31 %j, i31" [./CNN.h:45]   --->   Operation 200 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln42_3)> <Delay = 0.84> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.85ns)   --->   "%icmp_ln45_3 = icmp_eq  i32 %j_cast, i32 %sub13" [./CNN.h:45]   --->   Operation 201 'icmp' 'icmp_ln45_3' <Predicate = (!icmp_ln42_3)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45_5 = or i1 %icmp_ln45_3, i1 %icmp_ln45" [./CNN.h:45]   --->   Operation 202 'or' 'or_ln45_5' <Predicate = (!icmp_ln42_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45_6 = or i1 %or_ln45_5, i1 %or_ln45" [./CNN.h:45]   --->   Operation 203 'or' 'or_ln45_6' <Predicate = (!icmp_ln42_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %or_ln45_6, i64, i64 %bitcast_ln49" [./CNN.h:45]   --->   Operation 204 'select' 'select_ln45' <Predicate = (!icmp_ln42_3)> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.65ns)   --->   "%switch_ln49 = switch i2 %trunc_ln43, void %branch7, i2, void %branch4, i2, void %branch5, i2, void %branch6" [./CNN.h:49]   --->   Operation 205 'switch' 'switch_ln49' <Predicate = (!icmp_ln42_3)> <Delay = 0.65>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln49 = store i64 %select_ln45, i64 %line_buffer_2_10_2, i64 %line_buffer_2_10_2_load_1" [./CNN.h:49]   --->   Operation 206 'store' 'store_ln49' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 2)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln49 = br void %._crit_edge341" [./CNN.h:49]   --->   Operation 207 'br' 'br_ln49' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 2)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln49 = store i64 %select_ln45, i64 %line_buffer_2_10_1, i64 %line_buffer_2_10_1_load_1" [./CNN.h:49]   --->   Operation 208 'store' 'store_ln49' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 1)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln49 = br void %._crit_edge341" [./CNN.h:49]   --->   Operation 209 'br' 'br_ln49' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 1)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln49 = store i64 %select_ln45, i64 %line_buffer_2_10_0, i64 %line_buffer_2_10_0_load_1" [./CNN.h:49]   --->   Operation 210 'store' 'store_ln49' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 0)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln49 = br void %._crit_edge341" [./CNN.h:49]   --->   Operation 211 'br' 'br_ln49' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 0)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln49 = store i64 %select_ln45, i64 %line_buffer_2_10_3, i64 %line_buffer_2_10_3_load_1" [./CNN.h:49]   --->   Operation 212 'store' 'store_ln49' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 3)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln49 = br void %._crit_edge341" [./CNN.h:49]   --->   Operation 213 'br' 'br_ln49' <Predicate = (!icmp_ln42_3 & trunc_ln43 == 3)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 214 'br' 'br_ln0' <Predicate = (!icmp_ln42_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.60>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 215 'br' 'br_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %select_ln40, i32, i32" [./CNN.h:52]   --->   Operation 216 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.34ns)   --->   "%icmp_ln52 = icmp_eq  i2 %tmp, i2" [./CNN.h:52]   --->   Operation 217 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void, void %._crit_edge31" [./CNN.h:52]   --->   Operation 218 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%line_buffer_0_10_0_load = load i64 %line_buffer_0_10_0" [./CNN.h:57]   --->   Operation 219 'load' 'line_buffer_0_10_0_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%line_buffer_1_10_0_load = load i64 %line_buffer_1_10_0" [./CNN.h:58]   --->   Operation 220 'load' 'line_buffer_1_10_0_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%line_buffer_2_10_0_load = load i64 %line_buffer_2_10_0" [./CNN.h:59]   --->   Operation 221 'load' 'line_buffer_2_10_0_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%line_buffer_0_10_1_load = load i64 %line_buffer_0_10_1" [./CNN.h:60]   --->   Operation 222 'load' 'line_buffer_0_10_1_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%line_buffer_1_10_1_load = load i64 %line_buffer_1_10_1" [./CNN.h:61]   --->   Operation 223 'load' 'line_buffer_1_10_1_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%line_buffer_2_10_1_load = load i64 %line_buffer_2_10_1" [./CNN.h:62]   --->   Operation 224 'load' 'line_buffer_2_10_1_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %cmp4827, void %._crit_edge31, void %.lr.ph30.preheader" [./CNN.h:64]   --->   Operation 225 'br' 'br_ln64' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%line_buffer_0_10_2_load = load i64 %line_buffer_0_10_2" [./CNN.h:69]   --->   Operation 226 'load' 'line_buffer_0_10_2_load' <Predicate = (!icmp_ln52 & cmp4827)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%line_buffer_0_10_3_load = load i64 %line_buffer_0_10_3" [./CNN.h:69]   --->   Operation 227 'load' 'line_buffer_0_10_3_load' <Predicate = (!icmp_ln52 & cmp4827)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%line_buffer_1_10_2_load = load i64 %line_buffer_1_10_2" [./CNN.h:72]   --->   Operation 228 'load' 'line_buffer_1_10_2_load' <Predicate = (!icmp_ln52 & cmp4827)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%line_buffer_1_10_3_load = load i64 %line_buffer_1_10_3" [./CNN.h:72]   --->   Operation 229 'load' 'line_buffer_1_10_3_load' <Predicate = (!icmp_ln52 & cmp4827)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%line_buffer_2_10_2_load = load i64 %line_buffer_2_10_2" [./CNN.h:75]   --->   Operation 230 'load' 'line_buffer_2_10_2_load' <Predicate = (!icmp_ln52 & cmp4827)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%line_buffer_2_10_3_load = load i64 %line_buffer_2_10_3" [./CNN.h:75]   --->   Operation 231 'load' 'line_buffer_2_10_3_load' <Predicate = (!icmp_ln52 & cmp4827)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.60ns)   --->   "%br_ln0 = br void %.lr.ph30"   --->   Operation 232 'br' 'br_ln0' <Predicate = (!icmp_ln52 & cmp4827)> <Delay = 0.60>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%window_buffer_load_5_2 = phi i64 %select_ln75, void %.split8, i64 %line_buffer_2_10_1_load, void %.lr.ph30.preheader" [./CNN.h:75]   --->   Operation 233 'phi' 'window_buffer_load_5_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%window_buffer_load_2 = phi i64 %window_buffer_load_5_2, void %.split8, i64 %line_buffer_2_10_0_load, void %.lr.ph30.preheader" [./CNN.h:75]   --->   Operation 234 'phi' 'window_buffer_load_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%window_buffer_load_5_1 = phi i64 %select_ln72, void %.split8, i64 %line_buffer_1_10_1_load, void %.lr.ph30.preheader" [./CNN.h:72]   --->   Operation 235 'phi' 'window_buffer_load_5_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%window_buffer_load_1 = phi i64 %window_buffer_load_5_1, void %.split8, i64 %line_buffer_1_10_0_load, void %.lr.ph30.preheader" [./CNN.h:72]   --->   Operation 236 'phi' 'window_buffer_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%window_buffer_load_5_0 = phi i64 %select_ln69, void %.split8, i64 %line_buffer_0_10_1_load, void %.lr.ph30.preheader" [./CNN.h:69]   --->   Operation 237 'phi' 'window_buffer_load_5_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%window_buffer_load_0 = phi i64 %window_buffer_load_5_0, void %.split8, i64 %line_buffer_0_10_0_load, void %.lr.ph30.preheader" [./CNN.h:69]   --->   Operation 238 'phi' 'window_buffer_load_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%b = phi i31 %add_ln64, void %.split8, i31, void %.lr.ph30.preheader" [./CNN.h:64]   --->   Operation 239 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%b_cast = zext i31 %b" [./CNN.h:64]   --->   Operation 240 'zext' 'b_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 241 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.85ns)   --->   "%icmp_ln64 = icmp_eq  i32 %b_cast, i32 %sub47" [./CNN.h:64]   --->   Operation 242 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 243 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.66ns)   --->   "%add_ln64 = add i31 %b, i31" [./CNN.h:64]   --->   Operation 244 'add' 'add_ln64' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.split8, void %._crit_edge31.loopexit" [./CNN.h:64]   --->   Operation 245 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%empty_34 = trunc i31 %b" [./CNN.h:64]   --->   Operation 246 'trunc' 'empty_34' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.34ns)   --->   "%icmp_ln69 = icmp_eq  i2 %empty_34, i2" [./CNN.h:69]   --->   Operation 247 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln64)> <Delay = 0.34> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.41ns)   --->   "%select_ln69 = select i1 %icmp_ln69, i64 %line_buffer_0_10_2_load, i64 %line_buffer_0_10_3_load" [./CNN.h:69]   --->   Operation 248 'select' 'select_ln69' <Predicate = (!icmp_ln64)> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (0.41ns)   --->   "%select_ln72 = select i1 %icmp_ln69, i64 %line_buffer_1_10_2_load, i64 %line_buffer_1_10_3_load" [./CNN.h:72]   --->   Operation 249 'select' 'select_ln72' <Predicate = (!icmp_ln64)> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.41ns)   --->   "%select_ln75 = select i1 %icmp_ln69, i64 %line_buffer_2_10_2_load, i64 %line_buffer_2_10_3_load" [./CNN.h:75]   --->   Operation 250 'select' 'select_ln75' <Predicate = (!icmp_ln64)> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 251 [4/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv4_load" [./CNN.h:83]   --->   Operation 251 'dmul' 'mul' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [4/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv4_load_3" [./CNN.h:83]   --->   Operation 252 'dmul' 'mul_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [4/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv4_load_6" [./CNN.h:83]   --->   Operation 253 'dmul' 'mul_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 254 [3/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv4_load" [./CNN.h:83]   --->   Operation 254 'dmul' 'mul' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 255 [4/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load_5_0, i64 %kernel_conv4_load_1" [./CNN.h:83]   --->   Operation 255 'dmul' 'mul_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [3/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv4_load_3" [./CNN.h:83]   --->   Operation 256 'dmul' 'mul_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [4/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_5_1, i64 %kernel_conv4_load_4" [./CNN.h:83]   --->   Operation 257 'dmul' 'mul_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [3/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv4_load_6" [./CNN.h:83]   --->   Operation 258 'dmul' 'mul_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [4/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_5_2, i64 %kernel_conv4_load_7" [./CNN.h:83]   --->   Operation 259 'dmul' 'mul_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.50>
ST_9 : Operation 260 [2/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv4_load" [./CNN.h:83]   --->   Operation 260 'dmul' 'mul' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 261 [3/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load_5_0, i64 %kernel_conv4_load_1" [./CNN.h:83]   --->   Operation 261 'dmul' 'mul_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 262 [4/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %select_ln69, i64 %kernel_conv4_load_2" [./CNN.h:83]   --->   Operation 262 'dmul' 'mul_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [2/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv4_load_3" [./CNN.h:83]   --->   Operation 263 'dmul' 'mul_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [3/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_5_1, i64 %kernel_conv4_load_4" [./CNN.h:83]   --->   Operation 264 'dmul' 'mul_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 265 [4/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %select_ln72, i64 %kernel_conv4_load_5" [./CNN.h:83]   --->   Operation 265 'dmul' 'mul_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [2/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv4_load_6" [./CNN.h:83]   --->   Operation 266 'dmul' 'mul_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [3/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_5_2, i64 %kernel_conv4_load_7" [./CNN.h:83]   --->   Operation 267 'dmul' 'mul_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 268 [4/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %select_ln75, i64 %kernel_conv4_load_8" [./CNN.h:83]   --->   Operation 268 'dmul' 'mul_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.50>
ST_10 : Operation 269 [1/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv4_load" [./CNN.h:83]   --->   Operation 269 'dmul' 'mul' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [2/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load_5_0, i64 %kernel_conv4_load_1" [./CNN.h:83]   --->   Operation 270 'dmul' 'mul_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [3/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %select_ln69, i64 %kernel_conv4_load_2" [./CNN.h:83]   --->   Operation 271 'dmul' 'mul_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 272 [1/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv4_load_3" [./CNN.h:83]   --->   Operation 272 'dmul' 'mul_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [2/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_5_1, i64 %kernel_conv4_load_4" [./CNN.h:83]   --->   Operation 273 'dmul' 'mul_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [3/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %select_ln72, i64 %kernel_conv4_load_5" [./CNN.h:83]   --->   Operation 274 'dmul' 'mul_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 275 [1/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv4_load_6" [./CNN.h:83]   --->   Operation 275 'dmul' 'mul_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [2/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_5_2, i64 %kernel_conv4_load_7" [./CNN.h:83]   --->   Operation 276 'dmul' 'mul_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [3/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %select_ln75, i64 %kernel_conv4_load_8" [./CNN.h:83]   --->   Operation 277 'dmul' 'mul_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.50>
ST_11 : Operation 278 [4/4] (4.33ns)   --->   "%sum_7 = dadd i64 %mul, i64" [./CNN.h:83]   --->   Operation 278 'dadd' 'sum_7' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [1/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load_5_0, i64 %kernel_conv4_load_1" [./CNN.h:83]   --->   Operation 279 'dmul' 'mul_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [2/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %select_ln69, i64 %kernel_conv4_load_2" [./CNN.h:83]   --->   Operation 280 'dmul' 'mul_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [1/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_5_1, i64 %kernel_conv4_load_4" [./CNN.h:83]   --->   Operation 281 'dmul' 'mul_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [2/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %select_ln72, i64 %kernel_conv4_load_5" [./CNN.h:83]   --->   Operation 282 'dmul' 'mul_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [1/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_5_2, i64 %kernel_conv4_load_7" [./CNN.h:83]   --->   Operation 283 'dmul' 'mul_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [2/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %select_ln75, i64 %kernel_conv4_load_8" [./CNN.h:83]   --->   Operation 284 'dmul' 'mul_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.50>
ST_12 : Operation 285 [3/4] (4.33ns)   --->   "%sum_7 = dadd i64 %mul, i64" [./CNN.h:83]   --->   Operation 285 'dadd' 'sum_7' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [1/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %select_ln69, i64 %kernel_conv4_load_2" [./CNN.h:83]   --->   Operation 286 'dmul' 'mul_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [1/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %select_ln72, i64 %kernel_conv4_load_5" [./CNN.h:83]   --->   Operation 287 'dmul' 'mul_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 288 [1/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %select_ln75, i64 %kernel_conv4_load_8" [./CNN.h:83]   --->   Operation 288 'dmul' 'mul_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 289 [2/4] (4.33ns)   --->   "%sum_7 = dadd i64 %mul, i64" [./CNN.h:83]   --->   Operation 289 'dadd' 'sum_7' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 290 [1/4] (4.33ns)   --->   "%sum_7 = dadd i64 %mul, i64" [./CNN.h:83]   --->   Operation 290 'dadd' 'sum_7' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 291 [4/4] (4.33ns)   --->   "%sum_7_0_1 = dadd i64 %sum_7, i64 %mul_0_1" [./CNN.h:83]   --->   Operation 291 'dadd' 'sum_7_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 292 [3/4] (4.33ns)   --->   "%sum_7_0_1 = dadd i64 %sum_7, i64 %mul_0_1" [./CNN.h:83]   --->   Operation 292 'dadd' 'sum_7_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 293 [2/4] (4.33ns)   --->   "%sum_7_0_1 = dadd i64 %sum_7, i64 %mul_0_1" [./CNN.h:83]   --->   Operation 293 'dadd' 'sum_7_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 294 [1/4] (4.33ns)   --->   "%sum_7_0_1 = dadd i64 %sum_7, i64 %mul_0_1" [./CNN.h:83]   --->   Operation 294 'dadd' 'sum_7_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 295 [4/4] (4.33ns)   --->   "%sum_7_0_2 = dadd i64 %sum_7_0_1, i64 %mul_0_2" [./CNN.h:83]   --->   Operation 295 'dadd' 'sum_7_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 296 [3/4] (4.33ns)   --->   "%sum_7_0_2 = dadd i64 %sum_7_0_1, i64 %mul_0_2" [./CNN.h:83]   --->   Operation 296 'dadd' 'sum_7_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 297 [2/4] (4.33ns)   --->   "%sum_7_0_2 = dadd i64 %sum_7_0_1, i64 %mul_0_2" [./CNN.h:83]   --->   Operation 297 'dadd' 'sum_7_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 298 [1/4] (4.33ns)   --->   "%sum_7_0_2 = dadd i64 %sum_7_0_1, i64 %mul_0_2" [./CNN.h:83]   --->   Operation 298 'dadd' 'sum_7_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 299 [4/4] (4.33ns)   --->   "%sum_7_1 = dadd i64 %sum_7_0_2, i64 %mul_1" [./CNN.h:83]   --->   Operation 299 'dadd' 'sum_7_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 300 [3/4] (4.33ns)   --->   "%sum_7_1 = dadd i64 %sum_7_0_2, i64 %mul_1" [./CNN.h:83]   --->   Operation 300 'dadd' 'sum_7_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 301 [2/4] (4.33ns)   --->   "%sum_7_1 = dadd i64 %sum_7_0_2, i64 %mul_1" [./CNN.h:83]   --->   Operation 301 'dadd' 'sum_7_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 302 [1/4] (4.33ns)   --->   "%sum_7_1 = dadd i64 %sum_7_0_2, i64 %mul_1" [./CNN.h:83]   --->   Operation 302 'dadd' 'sum_7_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 303 [4/4] (4.33ns)   --->   "%sum_7_1_1 = dadd i64 %sum_7_1, i64 %mul_1_1" [./CNN.h:83]   --->   Operation 303 'dadd' 'sum_7_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 304 [3/4] (4.33ns)   --->   "%sum_7_1_1 = dadd i64 %sum_7_1, i64 %mul_1_1" [./CNN.h:83]   --->   Operation 304 'dadd' 'sum_7_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 305 [2/4] (4.33ns)   --->   "%sum_7_1_1 = dadd i64 %sum_7_1, i64 %mul_1_1" [./CNN.h:83]   --->   Operation 305 'dadd' 'sum_7_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 306 [1/4] (4.33ns)   --->   "%sum_7_1_1 = dadd i64 %sum_7_1, i64 %mul_1_1" [./CNN.h:83]   --->   Operation 306 'dadd' 'sum_7_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 307 [4/4] (4.33ns)   --->   "%sum_7_1_2 = dadd i64 %sum_7_1_1, i64 %mul_1_2" [./CNN.h:83]   --->   Operation 307 'dadd' 'sum_7_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 308 [3/4] (4.33ns)   --->   "%sum_7_1_2 = dadd i64 %sum_7_1_1, i64 %mul_1_2" [./CNN.h:83]   --->   Operation 308 'dadd' 'sum_7_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 309 [2/4] (4.33ns)   --->   "%sum_7_1_2 = dadd i64 %sum_7_1_1, i64 %mul_1_2" [./CNN.h:83]   --->   Operation 309 'dadd' 'sum_7_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 310 [1/4] (4.33ns)   --->   "%sum_7_1_2 = dadd i64 %sum_7_1_1, i64 %mul_1_2" [./CNN.h:83]   --->   Operation 310 'dadd' 'sum_7_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 311 [4/4] (4.33ns)   --->   "%sum_7_2 = dadd i64 %sum_7_1_2, i64 %mul_2" [./CNN.h:83]   --->   Operation 311 'dadd' 'sum_7_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 312 [3/4] (4.33ns)   --->   "%sum_7_2 = dadd i64 %sum_7_1_2, i64 %mul_2" [./CNN.h:83]   --->   Operation 312 'dadd' 'sum_7_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 313 [2/4] (4.33ns)   --->   "%sum_7_2 = dadd i64 %sum_7_1_2, i64 %mul_2" [./CNN.h:83]   --->   Operation 313 'dadd' 'sum_7_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 314 [1/4] (4.33ns)   --->   "%sum_7_2 = dadd i64 %sum_7_1_2, i64 %mul_2" [./CNN.h:83]   --->   Operation 314 'dadd' 'sum_7_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 315 [4/4] (4.33ns)   --->   "%sum_7_2_1 = dadd i64 %sum_7_2, i64 %mul_2_1" [./CNN.h:83]   --->   Operation 315 'dadd' 'sum_7_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 316 [3/4] (4.33ns)   --->   "%sum_7_2_1 = dadd i64 %sum_7_2, i64 %mul_2_1" [./CNN.h:83]   --->   Operation 316 'dadd' 'sum_7_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.33>
ST_41 : Operation 317 [2/4] (4.33ns)   --->   "%sum_7_2_1 = dadd i64 %sum_7_2, i64 %mul_2_1" [./CNN.h:83]   --->   Operation 317 'dadd' 'sum_7_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.33>
ST_42 : Operation 318 [1/4] (4.33ns)   --->   "%sum_7_2_1 = dadd i64 %sum_7_2, i64 %mul_2_1" [./CNN.h:83]   --->   Operation 318 'dadd' 'sum_7_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.33>
ST_43 : Operation 319 [4/4] (4.33ns)   --->   "%sum_7_2_2 = dadd i64 %sum_7_2_1, i64 %mul_2_2" [./CNN.h:83]   --->   Operation 319 'dadd' 'sum_7_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.33>
ST_44 : Operation 320 [3/4] (4.33ns)   --->   "%sum_7_2_2 = dadd i64 %sum_7_2_1, i64 %mul_2_2" [./CNN.h:83]   --->   Operation 320 'dadd' 'sum_7_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.33>
ST_45 : Operation 321 [2/4] (4.33ns)   --->   "%sum_7_2_2 = dadd i64 %sum_7_2_1, i64 %mul_2_2" [./CNN.h:83]   --->   Operation 321 'dadd' 'sum_7_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.33>
ST_46 : Operation 322 [1/4] (4.33ns)   --->   "%sum_7_2_2 = dadd i64 %sum_7_2_1, i64 %mul_2_2" [./CNN.h:83]   --->   Operation 322 'dadd' 'sum_7_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.33>
ST_47 : Operation 323 [4/4] (4.33ns)   --->   "%sum = dadd i64 %sum_7_2_2, i64 %select_ln40_9" [./CNN.h:86]   --->   Operation 323 'dadd' 'sum' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.33>
ST_48 : Operation 324 [3/4] (4.33ns)   --->   "%sum = dadd i64 %sum_7_2_2, i64 %select_ln40_9" [./CNN.h:86]   --->   Operation 324 'dadd' 'sum' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.33>
ST_49 : Operation 325 [2/4] (4.33ns)   --->   "%sum = dadd i64 %sum_7_2_2, i64 %select_ln40_9" [./CNN.h:86]   --->   Operation 325 'dadd' 'sum' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.33>
ST_50 : Operation 326 [1/4] (4.33ns)   --->   "%sum = dadd i64 %sum_7_2_2, i64 %select_ln40_9" [./CNN.h:86]   --->   Operation 326 'dadd' 'sum' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.01>
ST_51 : Operation 327 [2/2] (2.01ns)   --->   "%tmp_s = fcmp_ogt  i64 %sum, i64" [./CNN.h:11]   --->   Operation 327 'dcmp' 'tmp_s' <Predicate = (!icmp_ln64)> <Delay = 2.01> <Core = "DCompare">   --->   Core 86 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.42>
ST_52 : Operation 328 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./CNN.h:65]   --->   Operation 328 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_52 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i64 %sum" [./CNN.h:11]   --->   Operation 329 'bitcast' 'bitcast_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_52 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln11, i32, i32" [./CNN.h:11]   --->   Operation 330 'partselect' 'tmp_9' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_52 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i64 %bitcast_ln11" [./CNN.h:11]   --->   Operation 331 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_52 : Operation 332 [1/1] (0.61ns)   --->   "%icmp_ln11 = icmp_ne  i11 %tmp_9, i11" [./CNN.h:11]   --->   Operation 332 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 333 [1/1] (0.98ns)   --->   "%icmp_ln11_3 = icmp_eq  i52 %trunc_ln11, i52" [./CNN.h:11]   --->   Operation 333 'icmp' 'icmp_ln11_3' <Predicate = (!icmp_ln64)> <Delay = 0.98> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%or_ln11 = or i1 %icmp_ln11_3, i1 %icmp_ln11" [./CNN.h:11]   --->   Operation 334 'or' 'or_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 335 [1/2] (2.01ns)   --->   "%tmp_s = fcmp_ogt  i64 %sum, i64" [./CNN.h:11]   --->   Operation 335 'dcmp' 'tmp_s' <Predicate = (!icmp_ln64)> <Delay = 2.01> <Core = "DCompare">   --->   Core 86 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%and_ln11 = and i1 %or_ln11, i1 %tmp_s" [./CNN.h:11]   --->   Operation 336 'and' 'and_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 337 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln88 = select i1 %and_ln11, i64 %bitcast_ln11, i64" [./CNN.h:88]   --->   Operation 337 'select' 'select_ln88' <Predicate = (!icmp_ln64)> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 338 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_conv4, i64 %select_ln88" [./CNN.h:88]   --->   Operation 338 'write' 'write_ln88' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_52 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph30"   --->   Operation 339 'br' 'br_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 53 <SV = 7> <Delay = 0.71>
ST_53 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge31"   --->   Operation 340 'br' 'br_ln0' <Predicate = (!icmp_ln52 & cmp4827)> <Delay = 0.00>
ST_53 : Operation 341 [1/1] (0.26ns)   --->   "%add_ln41 = add i3 %select_ln40, i3" [./CNN.h:41]   --->   Operation 341 'add' 'add_ln41' <Predicate = true> <Delay = 0.26> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 342 [1/1] (0.40ns)   --->   "%add_ln40_27 = add i7 %indvar_flatten, i7" [./CNN.h:40]   --->   Operation 342 'add' 'add_ln40_27' <Predicate = (!icmp_ln40)> <Delay = 0.40> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 343 [1/1] (0.30ns)   --->   "%select_ln40_12 = select i1 %icmp_ln40, i7, i7 %add_ln40_27" [./CNN.h:40]   --->   Operation 343 'select' 'select_ln40_12' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 344 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 1.8ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	wire read on port 'padding' (./CNN.h:31) [21]  (0 ns)
	'add' operation ('width', ./CNN.h:31) [24]  (0.669 ns)
	'icmp' operation ('icmp_ln42', ./CNN.h:42) [25]  (0.859 ns)

 <State 2>: 0.594ns
The critical path consists of the following:
	'phi' operation ('num_ker', ./CNN.h:40) with incoming values : ('select_ln40_11', ./CNN.h:40) [35]  (0 ns)
	'getelementptr' operation ('bias_conv4_addr', ./CNN.h:40) [44]  (0 ns)
	'load' operation ('bias_conv4_load', ./CNN.h:40) on array 'bias_conv4' [45]  (0.594 ns)

 <State 3>: 3.8ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ./CNN.h:40) with incoming values : ('select_ln40_12', ./CNN.h:40) [34]  (0 ns)
	'icmp' operation ('icmp_ln40', ./CNN.h:40) [55]  (0.6 ns)
	'select' operation ('select_ln39', ./CNN.h:39) [56]  (0.351 ns)
	'add' operation ('add_ln40', ./CNN.h:40) [71]  (0.336 ns)
	'add' operation ('add_ln83_9', ./CNN.h:83) [82]  (0.512 ns)
	'select' operation ('select_ln40_10', ./CNN.h:40) [83]  (0.303 ns)
	'add' operation ('add_ln40_19', ./CNN.h:40) [87]  (0.543 ns)
	'getelementptr' operation ('kernel_conv4_addr_1', ./CNN.h:83) [89]  (0 ns)
	'load' operation ('kernel_conv4_load_1', ./CNN.h:40) on array 'kernel_conv4' [90]  (1.16 ns)

 <State 4>: 1.16ns
The critical path consists of the following:
	'load' operation ('kernel_conv4_load', ./CNN.h:40) on array 'kernel_conv4' [86]  (1.16 ns)

 <State 5>: 1.27ns
The critical path consists of the following:
	'phi' operation ('j', ./CNN.h:42) with incoming values : ('add_ln42', ./CNN.h:42) [128]  (0 ns)
	'icmp' operation ('icmp_ln45_3', ./CNN.h:45) [166]  (0.859 ns)
	'or' operation ('or_ln45_5', ./CNN.h:45) [167]  (0 ns)
	'or' operation ('or_ln45_6', ./CNN.h:45) [168]  (0 ns)
	'select' operation ('select_ln45', ./CNN.h:45) [169]  (0.411 ns)
	'store' operation ('store_ln49', ./CNN.h:49) of variable 'select_ln45', ./CNN.h:45 on static variable 'line_buffer_2_10_2' [172]  (0 ns)

 <State 6>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('window_buffer_load_5_2', ./CNN.h:75) with incoming values : ('line_buffer_2_10_1_load', ./CNN.h:62) ('select_ln75', ./CNN.h:75) [208]  (0.603 ns)

 <State 7>: 4.5ns
The critical path consists of the following:
	'phi' operation ('window_buffer_load_2', ./CNN.h:75) with incoming values : ('line_buffer_2_10_0_load', ./CNN.h:59) ('line_buffer_2_10_1_load', ./CNN.h:62) ('select_ln75', ./CNN.h:75) [209]  (0 ns)
	'dmul' operation ('mul_2', ./CNN.h:83) [240]  (4.5 ns)

 <State 8>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul', ./CNN.h:83) [228]  (4.5 ns)

 <State 9>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul', ./CNN.h:83) [228]  (4.5 ns)

 <State 10>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul', ./CNN.h:83) [228]  (4.5 ns)

 <State 11>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_0_1', ./CNN.h:83) [230]  (4.5 ns)

 <State 12>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_0_2', ./CNN.h:83) [232]  (4.5 ns)

 <State 13>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7', ./CNN.h:83) [229]  (4.33 ns)

 <State 14>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7', ./CNN.h:83) [229]  (4.33 ns)

 <State 15>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_0_1', ./CNN.h:83) [231]  (4.33 ns)

 <State 16>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_0_1', ./CNN.h:83) [231]  (4.33 ns)

 <State 17>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_0_1', ./CNN.h:83) [231]  (4.33 ns)

 <State 18>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_0_1', ./CNN.h:83) [231]  (4.33 ns)

 <State 19>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_0_2', ./CNN.h:83) [233]  (4.33 ns)

 <State 20>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_0_2', ./CNN.h:83) [233]  (4.33 ns)

 <State 21>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_0_2', ./CNN.h:83) [233]  (4.33 ns)

 <State 22>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_0_2', ./CNN.h:83) [233]  (4.33 ns)

 <State 23>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_1', ./CNN.h:83) [235]  (4.33 ns)

 <State 24>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_1', ./CNN.h:83) [235]  (4.33 ns)

 <State 25>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_1', ./CNN.h:83) [235]  (4.33 ns)

 <State 26>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_1', ./CNN.h:83) [235]  (4.33 ns)

 <State 27>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_1_1', ./CNN.h:83) [237]  (4.33 ns)

 <State 28>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_1_1', ./CNN.h:83) [237]  (4.33 ns)

 <State 29>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_1_1', ./CNN.h:83) [237]  (4.33 ns)

 <State 30>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_1_1', ./CNN.h:83) [237]  (4.33 ns)

 <State 31>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_1_2', ./CNN.h:83) [239]  (4.33 ns)

 <State 32>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_1_2', ./CNN.h:83) [239]  (4.33 ns)

 <State 33>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_1_2', ./CNN.h:83) [239]  (4.33 ns)

 <State 34>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_1_2', ./CNN.h:83) [239]  (4.33 ns)

 <State 35>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_2', ./CNN.h:83) [241]  (4.33 ns)

 <State 36>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_2', ./CNN.h:83) [241]  (4.33 ns)

 <State 37>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_2', ./CNN.h:83) [241]  (4.33 ns)

 <State 38>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_2', ./CNN.h:83) [241]  (4.33 ns)

 <State 39>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_2_1', ./CNN.h:83) [243]  (4.33 ns)

 <State 40>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_2_1', ./CNN.h:83) [243]  (4.33 ns)

 <State 41>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_2_1', ./CNN.h:83) [243]  (4.33 ns)

 <State 42>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_2_1', ./CNN.h:83) [243]  (4.33 ns)

 <State 43>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_2_2', ./CNN.h:83) [245]  (4.33 ns)

 <State 44>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_2_2', ./CNN.h:83) [245]  (4.33 ns)

 <State 45>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_2_2', ./CNN.h:83) [245]  (4.33 ns)

 <State 46>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_7_2_2', ./CNN.h:83) [245]  (4.33 ns)

 <State 47>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:86) [246]  (4.33 ns)

 <State 48>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:86) [246]  (4.33 ns)

 <State 49>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:86) [246]  (4.33 ns)

 <State 50>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:86) [246]  (4.33 ns)

 <State 51>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_s', ./CNN.h:11) [253]  (2.01 ns)

 <State 52>: 2.42ns
The critical path consists of the following:
	'dcmp' operation ('tmp_s', ./CNN.h:11) [253]  (2.01 ns)
	'and' operation ('and_ln11', ./CNN.h:11) [254]  (0 ns)
	'select' operation ('select_ln88', ./CNN.h:88) [255]  (0.411 ns)

 <State 53>: 0.712ns
The critical path consists of the following:
	'add' operation ('add_ln40_27', ./CNN.h:40) [262]  (0.404 ns)
	'select' operation ('select_ln40_12', ./CNN.h:40) [263]  (0.308 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
