// Seed: 1535980553
module module_0 (
    output wand id_0
    , id_2
);
  assign id_0 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    output logic id_5
    , id_8,
    output uwire id_6
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 (id_6);
  always @(1 + (id_9) or posedge id_2 + -1) begin : LABEL_0
    id_5 = !id_4;
  end
  wire id_11;
  wor  id_12 = 'h0;
endmodule
