Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jun 25 13:43:39 2024
| Host         : LAPTOP-OPG22R0F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LSTM_net_timing_summary_routed.rpt -pb LSTM_net_timing_summary_routed.pb -rpx LSTM_net_timing_summary_routed.rpx -warn_on_violation
| Design       : LSTM_net
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
XDCH-2  Warning   Same min and max delay values on IO port  207         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.796        0.000                      0                 4312        0.056        0.000                      0                 4312        9.500        0.000                       0                  1735  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.796        0.000                      0                 3465        0.056        0.000                      0                 3465        9.500        0.000                       0                  1735  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                   11.031        0.000                      0                  847        0.156        0.000                      0                  847  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 u0/f1/gen_ff[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][33]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        19.054ns  (logic 7.265ns (38.128%)  route 11.789ns (61.872%))
  Logic Levels:           19  (DSP48E1=2 LUT2=2 LUT3=2 LUT4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 23.606 - 20.000 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.250     3.943    u0/f1/gen_ff[10].dff/clock_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  u0/f1/gen_ff[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.341     4.284 f  u0/f1/gen_ff[10].dff/q_reg/Q
                         net (fo=84, routed)          1.623     5.907    u0/f1/gen_ff[8].dff/r_1_reg[sign_mul]
    SLICE_X44Y39         LUT4 (Prop_lut4_I1_O)        0.111     6.018 f  u0/f1/gen_ff[8].dff/mantissa_r0_i_87/O
                         net (fo=159, routed)         1.413     7.431    u0/u0/u0/lzc2_32_comp/maca11
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.244     7.675 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_314/O
                         net (fo=2, routed)           0.417     8.093    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X64Y53         LUT6 (Prop_lut6_I0_O)        0.234     8.327 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_298/O
                         net (fo=5, routed)           0.323     8.649    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/V1
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097     8.746 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_204/O
                         net (fo=19, routed)          0.441     9.187    u0/u0/u0/lzc2_32_comp/lzc2_32_o[c][2]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.097     9.284 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311/O
                         net (fo=1, routed)           0.513     9.797    u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.097     9.894 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_215/O
                         net (fo=14, routed)          0.455    10.349    u0/u0/u0/fp_ext2_comp/mantissa_r0
    SLICE_X62Y51         LUT2 (Prop_lut2_I1_O)        0.097    10.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199/O
                         net (fo=14, routed)          0.901    11.346    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.100    11.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302/O
                         net (fo=2, routed)           0.292    11.738    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I3_O)        0.255    11.993 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_210/O
                         net (fo=3, routed)           0.579    12.572    u0/f1/gen_ff[8].dff/fp_ext2_o[result][7]
    SLICE_X56Y48         LUT6 (Prop_lut6_I4_O)        0.234    12.806 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_83/O
                         net (fo=1, routed)           0.494    13.300    u0/f1/gen_ff[8].dff/mantissa_r0_i_83_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    13.397 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_18/O
                         net (fo=2, routed)           0.536    13.933    u0/u0/u0/fp_fma_comp/A[23]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      2.970    16.903 r  u0/u0/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.905    u0/u0/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.107    18.012 r  u0/u0/u0/fp_fma_comp/mantissa_r0__0/P[2]
                         net (fo=5, routed)           0.881    18.893    u0/u0/u0/fp_fma_comp/mantissa_r0__0_0[2]
    SLICE_X51Y47         LUT4 (Prop_lut4_I3_O)        0.097    18.990 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_6/O
                         net (fo=1, routed)           0.514    19.504    u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_6_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I5_O)        0.239    19.743 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_5/O
                         net (fo=2, routed)           0.605    20.348    u0/u0/u0/fp_fma_comp/mantissa_r0__0_6
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.100    20.448 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][41]_i_3/O
                         net (fo=3, routed)           0.938    21.386    u0/u0/u0/fp_fma_comp/mantissa_r0_24
    SLICE_X47Y45         LUT3 (Prop_lut3_I0_O)        0.248    21.634 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][17]_i_3/O
                         net (fo=3, routed)           0.479    22.113    u0/f1/gen_ff[8].dff/r_1_reg[mantissa_add][1]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.253    22.366 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][33]_i_2/O
                         net (fo=2, routed)           0.384    22.750    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][33]_i_2_n_0
    SLICE_X47Y44         LUT2 (Prop_lut2_I0_O)        0.247    22.997 r  u0/f1/gen_ff[8].dff/r_1[mantissa_add][33]_i_1/O
                         net (fo=1, routed)           0.000    22.997    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][73]_0[33]
    SLICE_X47Y44         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.142    23.606    u0/u0/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][33]/C
                         clock pessimism              0.290    23.896    
                         clock uncertainty           -0.135    23.761    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)        0.032    23.793    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][33]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -22.997    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 u0/f1/gen_ff[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][33]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        19.064ns  (logic 7.275ns (38.161%)  route 11.789ns (61.839%))
  Logic Levels:           19  (DSP48E1=2 LUT2=1 LUT3=3 LUT4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 23.606 - 20.000 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.250     3.943    u0/f1/gen_ff[10].dff/clock_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  u0/f1/gen_ff[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.341     4.284 f  u0/f1/gen_ff[10].dff/q_reg/Q
                         net (fo=84, routed)          1.623     5.907    u0/f1/gen_ff[8].dff/r_1_reg[sign_mul]
    SLICE_X44Y39         LUT4 (Prop_lut4_I1_O)        0.111     6.018 f  u0/f1/gen_ff[8].dff/mantissa_r0_i_87/O
                         net (fo=159, routed)         1.413     7.431    u0/u0/u0/lzc2_32_comp/maca11
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.244     7.675 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_314/O
                         net (fo=2, routed)           0.417     8.093    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X64Y53         LUT6 (Prop_lut6_I0_O)        0.234     8.327 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_298/O
                         net (fo=5, routed)           0.323     8.649    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/V1
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097     8.746 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_204/O
                         net (fo=19, routed)          0.441     9.187    u0/u0/u0/lzc2_32_comp/lzc2_32_o[c][2]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.097     9.284 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311/O
                         net (fo=1, routed)           0.513     9.797    u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.097     9.894 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_215/O
                         net (fo=14, routed)          0.455    10.349    u0/u0/u0/fp_ext2_comp/mantissa_r0
    SLICE_X62Y51         LUT2 (Prop_lut2_I1_O)        0.097    10.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199/O
                         net (fo=14, routed)          0.901    11.346    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.100    11.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302/O
                         net (fo=2, routed)           0.292    11.738    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I3_O)        0.255    11.993 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_210/O
                         net (fo=3, routed)           0.579    12.572    u0/f1/gen_ff[8].dff/fp_ext2_o[result][7]
    SLICE_X56Y48         LUT6 (Prop_lut6_I4_O)        0.234    12.806 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_83/O
                         net (fo=1, routed)           0.494    13.300    u0/f1/gen_ff[8].dff/mantissa_r0_i_83_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    13.397 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_18/O
                         net (fo=2, routed)           0.536    13.933    u0/u0/u0/fp_fma_comp/A[23]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      2.970    16.903 r  u0/u0/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.905    u0/u0/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.107    18.012 r  u0/u0/u0/fp_fma_comp/mantissa_r0__0/P[2]
                         net (fo=5, routed)           0.881    18.893    u0/u0/u0/fp_fma_comp/mantissa_r0__0_0[2]
    SLICE_X51Y47         LUT4 (Prop_lut4_I3_O)        0.097    18.990 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_6/O
                         net (fo=1, routed)           0.514    19.504    u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_6_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I5_O)        0.239    19.743 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_5/O
                         net (fo=2, routed)           0.605    20.348    u0/u0/u0/fp_fma_comp/mantissa_r0__0_6
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.100    20.448 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][41]_i_3/O
                         net (fo=3, routed)           0.938    21.386    u0/u0/u0/fp_fma_comp/mantissa_r0_24
    SLICE_X47Y45         LUT3 (Prop_lut3_I0_O)        0.248    21.634 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][17]_i_3/O
                         net (fo=3, routed)           0.479    22.113    u0/f1/gen_ff[8].dff/r_1_reg[mantissa_add][1]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.253    22.366 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][33]_i_2/O
                         net (fo=2, routed)           0.384    22.750    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][33]_i_2_n_0
    SLICE_X47Y44         LUT3 (Prop_lut3_I0_O)        0.257    23.007 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][33]_i_1/O
                         net (fo=1, routed)           0.000    23.007    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[33]
    SLICE_X47Y44         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.142    23.606    u0/u0/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][33]/C
                         clock pessimism              0.290    23.896    
                         clock uncertainty           -0.135    23.761    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)        0.064    23.825    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][33]
  -------------------------------------------------------------------
                         required time                         23.825    
                         arrival time                         -23.007    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 u0/f1/gen_ff[14].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][33]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        18.953ns  (logic 6.865ns (36.222%)  route 12.088ns (63.778%))
  Logic Levels:           19  (DSP48E1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns = ( 23.605 - 20.000 ) 
    Source Clock Delay      (SCD):    3.921ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.228     3.921    u0/f1/gen_ff[14].dff/clock_IBUF_BUFG
    SLICE_X42Y27         FDCE                                         r  u0/f1/gen_ff[14].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.393     4.314 r  u0/f1/gen_ff[14].dff/q_reg/Q
                         net (fo=226, routed)         0.978     5.293    u0/r3/mantissa_r0[0]
    SLICE_X48Y21         LUT3 (Prop_lut3_I1_O)        0.097     5.390 r  u0/r3/mantissa_r0_i_87__0/O
                         net (fo=4, routed)           0.660     6.050    u0/u1/u0/lzc2_32_comp/macb2[12]
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.147 r  u0/u1/u0/lzc2_32_comp/i_/mantissa_r0_i_254/O
                         net (fo=4, routed)           0.546     6.693    u0/u1/u0/lzc2_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.097     6.790 r  u0/u1/u0/lzc2_32_comp/i_/mantissa_r0_i_237/O
                         net (fo=5, routed)           0.488     7.278    u0/u1/u0/lzc2_32_comp/lzc_16_comp_1/V1
    SLICE_X47Y18         LUT5 (Prop_lut5_I0_O)        0.097     7.375 r  u0/u1/u0/lzc2_32_comp/i_/mantissa_r0_i_173/O
                         net (fo=16, routed)          0.409     7.784    u0/u1/u0/lzc2_32_comp/lzc2_32_o[c][2]
    SLICE_X47Y17         LUT6 (Prop_lut6_I5_O)        0.097     7.881 f  u0/u1/u0/lzc2_32_comp/i_/mantissa_r0_i_251/O
                         net (fo=1, routed)           0.420     8.301    u0/u1/u0/lzc2_32_comp/i_/mantissa_r0_i_251_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.097     8.398 f  u0/u1/u0/lzc2_32_comp/i_/mantissa_r0_i_184/O
                         net (fo=14, routed)          0.820     9.218    u0/u1/u0/fp_ext2_comp/mantissa_r0
    SLICE_X47Y19         LUT2 (Prop_lut2_I1_O)        0.097     9.315 r  u0/u1/u0/fp_ext2_comp/i_/mantissa_r0_i_168/O
                         net (fo=14, routed)          0.475     9.789    u0/u1/u0/fp_ext2_comp/i_/mantissa_r0_i_168_n_0
    SLICE_X45Y20         LUT5 (Prop_lut5_I1_O)        0.111     9.900 r  u0/u1/u0/fp_ext2_comp/i_/mantissa_r0_i_242/O
                         net (fo=2, routed)           0.590    10.491    u0/u1/u0/fp_ext2_comp/i_/mantissa_r0_i_242_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.239    10.730 r  u0/u1/u0/fp_ext2_comp/i_/mantissa_r0_i_176/O
                         net (fo=3, routed)           0.728    11.458    u0/r3/fp_ext2_o[result][6]
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.097    11.555 r  u0/r3/mantissa_r0_i_83__0/O
                         net (fo=1, routed)           0.492    12.047    u0/r3/mantissa_r0_i_83__0_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.097    12.144 r  u0/r3/mantissa_r0_i_18__0/O
                         net (fo=2, routed)           0.731    12.875    u0/u1/u0/fp_fma_comp/A[23]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      2.970    15.845 r  u0/u1/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.847    u0/u1/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.107    16.954 r  u0/u1/u0/fp_fma_comp/mantissa_r0__0/P[2]
                         net (fo=5, routed)           1.169    18.123    u0/u1/u0/fp_fma_comp/mantissa_r0__0_n_103
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.101    18.224 r  u0/u1/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_6__0/O
                         net (fo=1, routed)           0.299    18.523    u0/u1/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_6__0_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I5_O)        0.239    18.762 r  u0/u1/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_5__0/O
                         net (fo=2, routed)           0.741    19.503    u0/u1/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_5__0_n_0
    SLICE_X49Y11         LUT3 (Prop_lut3_I2_O)        0.097    19.600 r  u0/u1/u0/fp_fma_comp/r_1[mantissa_mul][41]_i_3__0/O
                         net (fo=3, routed)           1.072    20.673    u0/u1/u0/fp_fma_comp/mantissa_r0_0
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.253    20.926 r  u0/u1/u0/fp_fma_comp/r_1[mantissa_mul][17]_i_3__0/O
                         net (fo=3, routed)           0.606    21.531    u0/u1/u0/fp_fma_comp/r_1[mantissa_mul][9]_i_2__0_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I2_O)        0.243    21.774 r  u0/u1/u0/fp_fma_comp/r_1[mantissa_mul][33]_i_2__0/O
                         net (fo=2, routed)           0.528    22.302    u0/u1/u0/fp_fma_comp/r_1[mantissa_mul][33]_i_2__0_n_0
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.239    22.541 r  u0/u1/u0/fp_fma_comp/r_1[mantissa_add][33]_i_1__0/O
                         net (fo=1, routed)           0.332    22.874    u0/u1/u0/fp_fma_comp/rin_1[mantissa_add][33]
    SLICE_X48Y11         FDRE                                         r  u0/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.141    23.605    u0/u1/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  u0/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][33]/C
                         clock pessimism              0.290    23.895    
                         clock uncertainty           -0.135    23.760    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)       -0.039    23.721    u0/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][33]
  -------------------------------------------------------------------
                         required time                         23.721    
                         arrival time                         -22.874    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 u0/f1/gen_ff[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][27]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        19.000ns  (logic 7.107ns (37.405%)  route 11.893ns (62.595%))
  Logic Levels:           19  (DSP48E1=2 LUT2=2 LUT4=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 23.608 - 20.000 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.250     3.943    u0/f1/gen_ff[10].dff/clock_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  u0/f1/gen_ff[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.341     4.284 f  u0/f1/gen_ff[10].dff/q_reg/Q
                         net (fo=84, routed)          1.623     5.907    u0/f1/gen_ff[8].dff/r_1_reg[sign_mul]
    SLICE_X44Y39         LUT4 (Prop_lut4_I1_O)        0.111     6.018 f  u0/f1/gen_ff[8].dff/mantissa_r0_i_87/O
                         net (fo=159, routed)         1.413     7.431    u0/u0/u0/lzc2_32_comp/maca11
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.244     7.675 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_314/O
                         net (fo=2, routed)           0.417     8.093    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X64Y53         LUT6 (Prop_lut6_I0_O)        0.234     8.327 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_298/O
                         net (fo=5, routed)           0.323     8.649    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/V1
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097     8.746 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_204/O
                         net (fo=19, routed)          0.441     9.187    u0/u0/u0/lzc2_32_comp/lzc2_32_o[c][2]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.097     9.284 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311/O
                         net (fo=1, routed)           0.513     9.797    u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.097     9.894 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_215/O
                         net (fo=14, routed)          0.455    10.349    u0/u0/u0/fp_ext2_comp/mantissa_r0
    SLICE_X62Y51         LUT2 (Prop_lut2_I1_O)        0.097    10.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199/O
                         net (fo=14, routed)          0.901    11.346    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.100    11.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302/O
                         net (fo=2, routed)           0.292    11.738    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I3_O)        0.255    11.993 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_210/O
                         net (fo=3, routed)           0.579    12.572    u0/f1/gen_ff[8].dff/fp_ext2_o[result][7]
    SLICE_X56Y48         LUT6 (Prop_lut6_I4_O)        0.234    12.806 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_83/O
                         net (fo=1, routed)           0.494    13.300    u0/f1/gen_ff[8].dff/mantissa_r0_i_83_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    13.397 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_18/O
                         net (fo=2, routed)           0.536    13.933    u0/u0/u0/fp_fma_comp/A[23]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      2.970    16.903 r  u0/u0/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.905    u0/u0/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.012 r  u0/u0/u0/fp_fma_comp/mantissa_r0__0/P[0]
                         net (fo=5, routed)           0.691    18.703    u0/u0/u0/fp_fma_comp/mantissa_r0__0_0[0]
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.112    18.815 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][31]_i_8/O
                         net (fo=1, routed)           0.587    19.401    u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][31]_i_8_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.234    19.635 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][31]_i_5/O
                         net (fo=3, routed)           0.623    20.259    u0/f1/gen_ff[8].dff/r_1_reg[mantissa_add][7]_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.097    20.356 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][43]_i_5/O
                         net (fo=2, routed)           0.612    20.968    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][43]_i_5_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.101    21.069 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][43]_i_2/O
                         net (fo=4, routed)           0.751    21.819    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][43]_i_2_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.243    22.062 f  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][27]_i_2/O
                         net (fo=2, routed)           0.642    22.704    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][27]_i_2_n_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.239    22.943 r  u0/f1/gen_ff[8].dff/r_1[mantissa_add][27]_i_1/O
                         net (fo=1, routed)           0.000    22.943    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][73]_0[27]
    SLICE_X49Y43         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.144    23.608    u0/u0/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][27]/C
                         clock pessimism              0.290    23.898    
                         clock uncertainty           -0.135    23.763    
    SLICE_X49Y43         FDRE (Setup_fdre_C_D)        0.032    23.795    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][27]
  -------------------------------------------------------------------
                         required time                         23.795    
                         arrival time                         -22.943    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 u0/f1/gen_ff[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][27]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        19.008ns  (logic 7.115ns (37.431%)  route 11.893ns (62.569%))
  Logic Levels:           19  (DSP48E1=2 LUT2=1 LUT3=1 LUT4=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 23.608 - 20.000 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.250     3.943    u0/f1/gen_ff[10].dff/clock_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  u0/f1/gen_ff[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.341     4.284 f  u0/f1/gen_ff[10].dff/q_reg/Q
                         net (fo=84, routed)          1.623     5.907    u0/f1/gen_ff[8].dff/r_1_reg[sign_mul]
    SLICE_X44Y39         LUT4 (Prop_lut4_I1_O)        0.111     6.018 f  u0/f1/gen_ff[8].dff/mantissa_r0_i_87/O
                         net (fo=159, routed)         1.413     7.431    u0/u0/u0/lzc2_32_comp/maca11
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.244     7.675 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_314/O
                         net (fo=2, routed)           0.417     8.093    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X64Y53         LUT6 (Prop_lut6_I0_O)        0.234     8.327 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_298/O
                         net (fo=5, routed)           0.323     8.649    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/V1
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097     8.746 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_204/O
                         net (fo=19, routed)          0.441     9.187    u0/u0/u0/lzc2_32_comp/lzc2_32_o[c][2]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.097     9.284 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311/O
                         net (fo=1, routed)           0.513     9.797    u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.097     9.894 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_215/O
                         net (fo=14, routed)          0.455    10.349    u0/u0/u0/fp_ext2_comp/mantissa_r0
    SLICE_X62Y51         LUT2 (Prop_lut2_I1_O)        0.097    10.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199/O
                         net (fo=14, routed)          0.901    11.346    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.100    11.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302/O
                         net (fo=2, routed)           0.292    11.738    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I3_O)        0.255    11.993 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_210/O
                         net (fo=3, routed)           0.579    12.572    u0/f1/gen_ff[8].dff/fp_ext2_o[result][7]
    SLICE_X56Y48         LUT6 (Prop_lut6_I4_O)        0.234    12.806 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_83/O
                         net (fo=1, routed)           0.494    13.300    u0/f1/gen_ff[8].dff/mantissa_r0_i_83_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    13.397 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_18/O
                         net (fo=2, routed)           0.536    13.933    u0/u0/u0/fp_fma_comp/A[23]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      2.970    16.903 r  u0/u0/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.905    u0/u0/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.012 r  u0/u0/u0/fp_fma_comp/mantissa_r0__0/P[0]
                         net (fo=5, routed)           0.691    18.703    u0/u0/u0/fp_fma_comp/mantissa_r0__0_0[0]
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.112    18.815 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][31]_i_8/O
                         net (fo=1, routed)           0.587    19.401    u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][31]_i_8_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.234    19.635 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][31]_i_5/O
                         net (fo=3, routed)           0.623    20.259    u0/f1/gen_ff[8].dff/r_1_reg[mantissa_add][7]_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.097    20.356 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][43]_i_5/O
                         net (fo=2, routed)           0.612    20.968    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][43]_i_5_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.101    21.069 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][43]_i_2/O
                         net (fo=4, routed)           0.751    21.819    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][43]_i_2_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.243    22.062 f  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][27]_i_2/O
                         net (fo=2, routed)           0.642    22.704    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][27]_i_2_n_0
    SLICE_X49Y43         LUT3 (Prop_lut3_I0_O)        0.247    22.951 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][27]_i_1/O
                         net (fo=1, routed)           0.000    22.951    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[27]
    SLICE_X49Y43         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.144    23.608    u0/u0/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][27]/C
                         clock pessimism              0.290    23.898    
                         clock uncertainty           -0.135    23.763    
    SLICE_X49Y43         FDRE (Setup_fdre_C_D)        0.064    23.827    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][27]
  -------------------------------------------------------------------
                         required time                         23.827    
                         arrival time                         -22.951    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 u0/f1/gen_ff[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        18.918ns  (logic 6.880ns (36.368%)  route 12.038ns (63.633%))
  Logic Levels:           18  (DSP48E1=2 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 23.606 - 20.000 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.250     3.943    u0/f1/gen_ff[10].dff/clock_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  u0/f1/gen_ff[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.341     4.284 f  u0/f1/gen_ff[10].dff/q_reg/Q
                         net (fo=84, routed)          1.623     5.907    u0/f1/gen_ff[8].dff/r_1_reg[sign_mul]
    SLICE_X44Y39         LUT4 (Prop_lut4_I1_O)        0.111     6.018 f  u0/f1/gen_ff[8].dff/mantissa_r0_i_87/O
                         net (fo=159, routed)         1.413     7.431    u0/u0/u0/lzc2_32_comp/maca11
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.244     7.675 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_314/O
                         net (fo=2, routed)           0.417     8.093    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X64Y53         LUT6 (Prop_lut6_I0_O)        0.234     8.327 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_298/O
                         net (fo=5, routed)           0.323     8.649    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/V1
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097     8.746 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_204/O
                         net (fo=19, routed)          0.441     9.187    u0/u0/u0/lzc2_32_comp/lzc2_32_o[c][2]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.097     9.284 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311/O
                         net (fo=1, routed)           0.513     9.797    u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.097     9.894 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_215/O
                         net (fo=14, routed)          0.455    10.349    u0/u0/u0/fp_ext2_comp/mantissa_r0
    SLICE_X62Y51         LUT2 (Prop_lut2_I1_O)        0.097    10.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199/O
                         net (fo=14, routed)          0.901    11.346    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.100    11.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302/O
                         net (fo=2, routed)           0.292    11.738    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I3_O)        0.255    11.993 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_210/O
                         net (fo=3, routed)           0.579    12.572    u0/f1/gen_ff[8].dff/fp_ext2_o[result][7]
    SLICE_X56Y48         LUT6 (Prop_lut6_I4_O)        0.234    12.806 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_83/O
                         net (fo=1, routed)           0.494    13.300    u0/f1/gen_ff[8].dff/mantissa_r0_i_83_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    13.397 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_18/O
                         net (fo=2, routed)           0.536    13.933    u0/u0/u0/fp_fma_comp/A[23]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      2.970    16.903 r  u0/u0/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.905    u0/u0/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    18.012 r  u0/u0/u0/fp_fma_comp/mantissa_r0__0/P[23]
                         net (fo=3, routed)           1.027    19.039    u0/f1/gen_ff[8].dff/P[23]
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.097    19.136 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][66]_i_6/O
                         net (fo=2, routed)           0.995    20.131    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][66]_i_6_n_0
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.113    20.244 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][64]_i_4/O
                         net (fo=5, routed)           0.423    20.667    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][64]_i_4_n_0
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.234    20.901 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][56]_i_3/O
                         net (fo=2, routed)           0.673    21.574    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][56]_i_3_n_0
    SLICE_X47Y46         LUT3 (Prop_lut3_I0_O)        0.115    21.689 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][56]_i_2/O
                         net (fo=4, routed)           0.932    22.621    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][56]_i_2_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.240    22.861 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][24]_i_1/O
                         net (fo=1, routed)           0.000    22.861    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[24]
    SLICE_X45Y43         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.142    23.606    u0/u0/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][24]/C
                         clock pessimism              0.290    23.896    
                         clock uncertainty           -0.135    23.761    
    SLICE_X45Y43         FDRE (Setup_fdre_C_D)        0.030    23.791    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][24]
  -------------------------------------------------------------------
                         required time                         23.791    
                         arrival time                         -22.861    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 u0/f1/gen_ff[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        18.836ns  (logic 7.010ns (37.217%)  route 11.826ns (62.783%))
  Logic Levels:           18  (DSP48E1=2 LUT2=1 LUT3=2 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 23.606 - 20.000 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.250     3.943    u0/f1/gen_ff[10].dff/clock_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  u0/f1/gen_ff[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.341     4.284 f  u0/f1/gen_ff[10].dff/q_reg/Q
                         net (fo=84, routed)          1.623     5.907    u0/f1/gen_ff[8].dff/r_1_reg[sign_mul]
    SLICE_X44Y39         LUT4 (Prop_lut4_I1_O)        0.111     6.018 f  u0/f1/gen_ff[8].dff/mantissa_r0_i_87/O
                         net (fo=159, routed)         1.413     7.431    u0/u0/u0/lzc2_32_comp/maca11
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.244     7.675 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_314/O
                         net (fo=2, routed)           0.417     8.093    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X64Y53         LUT6 (Prop_lut6_I0_O)        0.234     8.327 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_298/O
                         net (fo=5, routed)           0.323     8.649    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/V1
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097     8.746 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_204/O
                         net (fo=19, routed)          0.441     9.187    u0/u0/u0/lzc2_32_comp/lzc2_32_o[c][2]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.097     9.284 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311/O
                         net (fo=1, routed)           0.513     9.797    u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.097     9.894 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_215/O
                         net (fo=14, routed)          0.455    10.349    u0/u0/u0/fp_ext2_comp/mantissa_r0
    SLICE_X62Y51         LUT2 (Prop_lut2_I1_O)        0.097    10.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199/O
                         net (fo=14, routed)          0.901    11.346    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.100    11.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302/O
                         net (fo=2, routed)           0.292    11.738    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I3_O)        0.255    11.993 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_210/O
                         net (fo=3, routed)           0.579    12.572    u0/f1/gen_ff[8].dff/fp_ext2_o[result][7]
    SLICE_X56Y48         LUT6 (Prop_lut6_I4_O)        0.234    12.806 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_83/O
                         net (fo=1, routed)           0.494    13.300    u0/f1/gen_ff[8].dff/mantissa_r0_i_83_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    13.397 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_18/O
                         net (fo=2, routed)           0.536    13.933    u0/u0/u0/fp_fma_comp/A[23]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      2.970    16.903 r  u0/u0/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.905    u0/u0/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.107    18.012 r  u0/u0/u0/fp_fma_comp/mantissa_r0__0/P[2]
                         net (fo=5, routed)           0.881    18.893    u0/u0/u0/fp_fma_comp/mantissa_r0__0_0[2]
    SLICE_X51Y47         LUT4 (Prop_lut4_I3_O)        0.097    18.990 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_6/O
                         net (fo=1, routed)           0.514    19.504    u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_6_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I5_O)        0.239    19.743 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_5/O
                         net (fo=2, routed)           0.605    20.348    u0/u0/u0/fp_fma_comp/mantissa_r0__0_6
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.100    20.448 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][41]_i_3/O
                         net (fo=3, routed)           0.938    21.386    u0/u0/u0/fp_fma_comp/mantissa_r0_24
    SLICE_X47Y45         LUT3 (Prop_lut3_I0_O)        0.248    21.634 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][17]_i_3/O
                         net (fo=3, routed)           0.479    22.113    u0/f1/gen_ff[8].dff/r_1_reg[mantissa_add][1]
    SLICE_X47Y45         LUT4 (Prop_lut4_I0_O)        0.245    22.358 r  u0/f1/gen_ff[8].dff/r_1[mantissa_add][1]_i_1__0/O
                         net (fo=1, routed)           0.421    22.779    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][73]_0[1]
    SLICE_X47Y45         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.142    23.606    u0/u0/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][1]/C
                         clock pessimism              0.290    23.896    
                         clock uncertainty           -0.135    23.761    
    SLICE_X47Y45         FDRE (Setup_fdre_C_D)       -0.034    23.727    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][1]
  -------------------------------------------------------------------
                         required time                         23.727    
                         arrival time                         -22.779    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 u0/f1/gen_ff[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        18.757ns  (logic 7.010ns (37.372%)  route 11.747ns (62.628%))
  Logic Levels:           18  (DSP48E1=2 LUT2=1 LUT3=2 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 23.606 - 20.000 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.250     3.943    u0/f1/gen_ff[10].dff/clock_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  u0/f1/gen_ff[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.341     4.284 f  u0/f1/gen_ff[10].dff/q_reg/Q
                         net (fo=84, routed)          1.623     5.907    u0/f1/gen_ff[8].dff/r_1_reg[sign_mul]
    SLICE_X44Y39         LUT4 (Prop_lut4_I1_O)        0.111     6.018 f  u0/f1/gen_ff[8].dff/mantissa_r0_i_87/O
                         net (fo=159, routed)         1.413     7.431    u0/u0/u0/lzc2_32_comp/maca11
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.244     7.675 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_314/O
                         net (fo=2, routed)           0.417     8.093    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X64Y53         LUT6 (Prop_lut6_I0_O)        0.234     8.327 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_298/O
                         net (fo=5, routed)           0.323     8.649    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/V1
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097     8.746 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_204/O
                         net (fo=19, routed)          0.441     9.187    u0/u0/u0/lzc2_32_comp/lzc2_32_o[c][2]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.097     9.284 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311/O
                         net (fo=1, routed)           0.513     9.797    u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.097     9.894 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_215/O
                         net (fo=14, routed)          0.455    10.349    u0/u0/u0/fp_ext2_comp/mantissa_r0
    SLICE_X62Y51         LUT2 (Prop_lut2_I1_O)        0.097    10.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199/O
                         net (fo=14, routed)          0.901    11.346    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.100    11.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302/O
                         net (fo=2, routed)           0.292    11.738    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I3_O)        0.255    11.993 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_210/O
                         net (fo=3, routed)           0.579    12.572    u0/f1/gen_ff[8].dff/fp_ext2_o[result][7]
    SLICE_X56Y48         LUT6 (Prop_lut6_I4_O)        0.234    12.806 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_83/O
                         net (fo=1, routed)           0.494    13.300    u0/f1/gen_ff[8].dff/mantissa_r0_i_83_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    13.397 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_18/O
                         net (fo=2, routed)           0.536    13.933    u0/u0/u0/fp_fma_comp/A[23]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      2.970    16.903 r  u0/u0/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.905    u0/u0/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.107    18.012 r  u0/u0/u0/fp_fma_comp/mantissa_r0__0/P[2]
                         net (fo=5, routed)           0.881    18.893    u0/u0/u0/fp_fma_comp/mantissa_r0__0_0[2]
    SLICE_X51Y47         LUT4 (Prop_lut4_I3_O)        0.097    18.990 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_6/O
                         net (fo=1, routed)           0.514    19.504    u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_6_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I5_O)        0.239    19.743 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][45]_i_5/O
                         net (fo=2, routed)           0.605    20.348    u0/u0/u0/fp_fma_comp/mantissa_r0__0_6
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.100    20.448 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][41]_i_3/O
                         net (fo=3, routed)           0.938    21.386    u0/u0/u0/fp_fma_comp/mantissa_r0_24
    SLICE_X47Y45         LUT3 (Prop_lut3_I0_O)        0.248    21.634 r  u0/u0/u0/fp_fma_comp/r_1[mantissa_mul][17]_i_3/O
                         net (fo=3, routed)           0.407    22.041    u0/f1/gen_ff[8].dff/r_1_reg[mantissa_add][1]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.245    22.286 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][17]_i_1/O
                         net (fo=1, routed)           0.414    22.701    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[17]
    SLICE_X47Y45         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.142    23.606    u0/u0/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][17]/C
                         clock pessimism              0.290    23.896    
                         clock uncertainty           -0.135    23.761    
    SLICE_X47Y45         FDRE (Setup_fdre_C_D)       -0.030    23.731    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][17]
  -------------------------------------------------------------------
                         required time                         23.731    
                         arrival time                         -22.701    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 u0/f1/gen_ff[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        18.693ns  (logic 6.566ns (35.125%)  route 12.127ns (64.875%))
  Logic Levels:           18  (DSP48E1=2 LUT2=2 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 23.606 - 20.000 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.250     3.943    u0/f1/gen_ff[10].dff/clock_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  u0/f1/gen_ff[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.341     4.284 f  u0/f1/gen_ff[10].dff/q_reg/Q
                         net (fo=84, routed)          1.623     5.907    u0/f1/gen_ff[8].dff/r_1_reg[sign_mul]
    SLICE_X44Y39         LUT4 (Prop_lut4_I1_O)        0.111     6.018 f  u0/f1/gen_ff[8].dff/mantissa_r0_i_87/O
                         net (fo=159, routed)         1.413     7.431    u0/u0/u0/lzc2_32_comp/maca11
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.244     7.675 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_314/O
                         net (fo=2, routed)           0.417     8.093    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X64Y53         LUT6 (Prop_lut6_I0_O)        0.234     8.327 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_298/O
                         net (fo=5, routed)           0.323     8.649    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/V1
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097     8.746 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_204/O
                         net (fo=19, routed)          0.441     9.187    u0/u0/u0/lzc2_32_comp/lzc2_32_o[c][2]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.097     9.284 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311/O
                         net (fo=1, routed)           0.513     9.797    u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.097     9.894 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_215/O
                         net (fo=14, routed)          0.455    10.349    u0/u0/u0/fp_ext2_comp/mantissa_r0
    SLICE_X62Y51         LUT2 (Prop_lut2_I1_O)        0.097    10.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199/O
                         net (fo=14, routed)          0.901    11.346    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.100    11.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302/O
                         net (fo=2, routed)           0.292    11.738    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I3_O)        0.255    11.993 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_210/O
                         net (fo=3, routed)           0.579    12.572    u0/f1/gen_ff[8].dff/fp_ext2_o[result][7]
    SLICE_X56Y48         LUT6 (Prop_lut6_I4_O)        0.234    12.806 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_83/O
                         net (fo=1, routed)           0.494    13.300    u0/f1/gen_ff[8].dff/mantissa_r0_i_83_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    13.397 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_18/O
                         net (fo=2, routed)           0.536    13.933    u0/u0/u0/fp_fma_comp/A[23]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      2.970    16.903 r  u0/u0/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.905    u0/u0/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.107    18.012 r  u0/u0/u0/fp_fma_comp/mantissa_r0__0/P[25]
                         net (fo=4, routed)           0.912    18.924    u0/f1/gen_ff[8].dff/P[25]
    SLICE_X50Y51         LUT5 (Prop_lut5_I0_O)        0.097    19.021 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][68]_i_7/O
                         net (fo=4, routed)           0.860    19.881    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][68]_i_7_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I2_O)        0.097    19.978 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][66]_i_4/O
                         net (fo=6, routed)           0.908    20.886    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][66]_i_4_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.097    20.983 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][26]_i_4/O
                         net (fo=1, routed)           0.223    21.205    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][26]_i_4_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.097    21.302 f  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][26]_i_2/O
                         net (fo=2, routed)           0.698    22.001    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][26]_i_2_n_0
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.097    22.098 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][26]_i_1/O
                         net (fo=1, routed)           0.539    22.637    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[26]
    SLICE_X45Y49         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.142    23.606    u0/u0/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][26]/C
                         clock pessimism              0.290    23.896    
                         clock uncertainty           -0.135    23.761    
    SLICE_X45Y49         FDRE (Setup_fdre_C_D)       -0.039    23.722    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][26]
  -------------------------------------------------------------------
                         required time                         23.722    
                         arrival time                         -22.637    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 u0/f1/gen_ff[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 6.706ns (35.757%)  route 12.048ns (64.243%))
  Logic Levels:           18  (DSP48E1=2 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 23.606 - 20.000 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.250     3.943    u0/f1/gen_ff[10].dff/clock_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  u0/f1/gen_ff[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.341     4.284 f  u0/f1/gen_ff[10].dff/q_reg/Q
                         net (fo=84, routed)          1.623     5.907    u0/f1/gen_ff[8].dff/r_1_reg[sign_mul]
    SLICE_X44Y39         LUT4 (Prop_lut4_I1_O)        0.111     6.018 f  u0/f1/gen_ff[8].dff/mantissa_r0_i_87/O
                         net (fo=159, routed)         1.413     7.431    u0/u0/u0/lzc2_32_comp/maca11
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.244     7.675 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_314/O
                         net (fo=2, routed)           0.417     8.093    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X64Y53         LUT6 (Prop_lut6_I0_O)        0.234     8.327 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_298/O
                         net (fo=5, routed)           0.323     8.649    u0/u0/u0/lzc2_32_comp/lzc_16_comp_1/V1
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097     8.746 r  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_204/O
                         net (fo=19, routed)          0.441     9.187    u0/u0/u0/lzc2_32_comp/lzc2_32_o[c][2]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.097     9.284 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311/O
                         net (fo=1, routed)           0.513     9.797    u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_311_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.097     9.894 f  u0/u0/u0/lzc2_32_comp/i_/mantissa_r0_i_215/O
                         net (fo=14, routed)          0.455    10.349    u0/u0/u0/fp_ext2_comp/mantissa_r0
    SLICE_X62Y51         LUT2 (Prop_lut2_I1_O)        0.097    10.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199/O
                         net (fo=14, routed)          0.901    11.346    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_199_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.100    11.446 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302/O
                         net (fo=2, routed)           0.292    11.738    u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_302_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I3_O)        0.255    11.993 r  u0/u0/u0/fp_ext2_comp/i_/mantissa_r0_i_210/O
                         net (fo=3, routed)           0.579    12.572    u0/f1/gen_ff[8].dff/fp_ext2_o[result][7]
    SLICE_X56Y48         LUT6 (Prop_lut6_I4_O)        0.234    12.806 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_83/O
                         net (fo=1, routed)           0.494    13.300    u0/f1/gen_ff[8].dff/mantissa_r0_i_83_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    13.397 r  u0/f1/gen_ff[8].dff/mantissa_r0_i_18/O
                         net (fo=2, routed)           0.536    13.933    u0/u0/u0/fp_fma_comp/A[23]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      2.970    16.903 r  u0/u0/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.905    u0/u0/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.107    18.012 r  u0/u0/u0/fp_fma_comp/mantissa_r0__0/P[25]
                         net (fo=4, routed)           0.912    18.924    u0/f1/gen_ff[8].dff/P[25]
    SLICE_X50Y51         LUT5 (Prop_lut5_I0_O)        0.097    19.021 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][68]_i_7/O
                         net (fo=4, routed)           0.860    19.881    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][68]_i_7_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I2_O)        0.097    19.978 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][66]_i_4/O
                         net (fo=6, routed)           0.956    20.934    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][66]_i_4_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I2_O)        0.100    21.034 r  u0/f1/gen_ff[8].dff/r_1[mantissa_add][6]_i_2/O
                         net (fo=2, routed)           0.587    21.621    u0/f1/gen_ff[8].dff/r_1[mantissa_add][6]_i_2_n_0
    SLICE_X43Y49         LUT5 (Prop_lut5_I0_O)        0.234    21.855 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][54]_i_2/O
                         net (fo=4, routed)           0.746    22.601    u0/f1/gen_ff[8].dff/r_1[mantissa_mul][54]_i_2_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I5_O)        0.097    22.698 r  u0/f1/gen_ff[8].dff/r_1[mantissa_mul][22]_i_1/O
                         net (fo=1, routed)           0.000    22.698    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[22]
    SLICE_X45Y42         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.142    23.606    u0/u0/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][22]/C
                         clock pessimism              0.290    23.896    
                         clock uncertainty           -0.135    23.761    
    SLICE_X45Y42         FDRE (Setup_fdre_C_D)        0.032    23.793    u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][22]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                         -22.698    
  -------------------------------------------------------------------
                         slack                                  1.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 input[25]
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[0][25]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.687ns (18.283%)  route 3.072ns (81.717%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    L16                                               0.000     0.500 r  input[25] (IN)
                         net (fo=0)                   0.000     0.500    input[25]
    L16                  IBUF (Prop_ibuf_I_O)         0.687     1.187 r  reg_reg[0][25]_i_1/O
                         net (fo=1, routed)           3.072     4.259    m1/D[25]
    SLICE_X29Y48         FDCE                                         r  m1/reg_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.242     3.936    m1/clock_IBUF_BUFG
    SLICE_X29Y48         FDCE                                         r  m1/reg_reg[0][25]/C
                         clock pessimism              0.000     3.936    
                         clock uncertainty            0.135     4.071    
    SLICE_X29Y48         FDCE (Hold_fdce_C_D)         0.131     4.202    m1/reg_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -4.202    
                         arrival time                           4.259    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u0/u1/u0/fp_fma_comp/r_2_reg[qnan]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/r8/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.132%)  route 0.109ns (36.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.553     1.621    u0/u1/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  u0/u1/u0/fp_fma_comp/r_2_reg[qnan]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.762 f  u0/u1/u0/fp_fma_comp/r_2_reg[qnan]/Q
                         net (fo=6, routed)           0.109     1.870    u0/u1/u0/fp_fma_comp/fp_fma_o[fp_rnd][qnan]
    SLICE_X42Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.915 r  u0/u1/u0/fp_fma_comp/q[31]_i_2__2/O
                         net (fo=1, routed)           0.000     1.915    u0/r8/q_reg[31]_0[31]
    SLICE_X42Y26         FDCE                                         r  u0/r8/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.820     2.143    u0/r8/clock_IBUF_BUFG
    SLICE_X42Y26         FDCE                                         r  u0/r8/q_reg[31]/C
                         clock pessimism             -0.509     1.634    
                         clock uncertainty            0.100     1.734    
    SLICE_X42Y26         FDCE (Hold_fdce_C_D)         0.120     1.854    u0/r8/q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 m1/reg_reg[5][23]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[6][23]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.203%)  route 0.105ns (42.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.566     1.634    m1/clock_IBUF_BUFG
    SLICE_X31Y48         FDCE                                         r  m1/reg_reg[5][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.141     1.775 r  m1/reg_reg[5][23]/Q
                         net (fo=2, routed)           0.105     1.880    m1/reg[5][23]
    SLICE_X32Y48         FDCE                                         r  m1/reg_reg[6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.835     2.158    m1/clock_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  m1/reg_reg[6][23]/C
                         clock pessimism             -0.508     1.650    
                         clock uncertainty            0.100     1.750    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.066     1.816    m1/reg_reg[6][23]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 input[17]
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[0][17]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.694ns (18.382%)  route 3.082ns (81.618%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    T18                                               0.000     0.500 r  input[17] (IN)
                         net (fo=0)                   0.000     0.500    input[17]
    T18                  IBUF (Prop_ibuf_I_O)         0.694     1.194 r  reg_reg[0][17]_i_1/O
                         net (fo=1, routed)           3.082     4.276    m1/D[17]
    SLICE_X15Y35         FDCE                                         r  m1/reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.239     3.933    m1/clock_IBUF_BUFG
    SLICE_X15Y35         FDCE                                         r  m1/reg_reg[0][17]/C
                         clock pessimism              0.000     3.933    
                         clock uncertainty            0.135     4.068    
    SLICE_X15Y35         FDCE (Hold_fdce_C_D)         0.140     4.208    m1/reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -4.208    
                         arrival time                           4.276    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 m1/reg_reg[8][12]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[9][12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.566     1.634    m1/clock_IBUF_BUFG
    SLICE_X48Y38         FDCE                                         r  m1/reg_reg[8][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDCE (Prop_fdce_C_Q)         0.141     1.775 r  m1/reg_reg[8][12]/Q
                         net (fo=2, routed)           0.117     1.892    m1/reg[8][12]
    SLICE_X48Y37         FDCE                                         r  m1/reg_reg[9][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.834     2.157    m1/clock_IBUF_BUFG
    SLICE_X48Y37         FDCE                                         r  m1/reg_reg[9][12]/C
                         clock pessimism             -0.509     1.648    
                         clock uncertainty            0.100     1.748    
    SLICE_X48Y37         FDCE (Hold_fdce_C_D)         0.076     1.824    m1/reg_reg[9][12]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 m1/reg_reg[3][12]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[4][12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.565     1.633    m1/clock_IBUF_BUFG
    SLICE_X49Y37         FDCE                                         r  m1/reg_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDCE (Prop_fdce_C_Q)         0.141     1.774 r  m1/reg_reg[3][12]/Q
                         net (fo=2, routed)           0.109     1.883    m1/reg[3][12]
    SLICE_X48Y37         FDCE                                         r  m1/reg_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.834     2.157    m1/clock_IBUF_BUFG
    SLICE_X48Y37         FDCE                                         r  m1/reg_reg[4][12]/C
                         clock pessimism             -0.511     1.646    
                         clock uncertainty            0.100     1.746    
    SLICE_X48Y37         FDCE (Hold_fdce_C_D)         0.066     1.812    m1/reg_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 m1/reg_reg[5][30]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[6][30]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.560     1.628    m1/clock_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  m1/reg_reg[5][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.141     1.769 r  m1/reg_reg[5][30]/Q
                         net (fo=2, routed)           0.116     1.885    m1/reg[5][30]
    SLICE_X36Y51         FDCE                                         r  m1/reg_reg[6][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.828     2.152    m1/clock_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  m1/reg_reg[6][30]/C
                         clock pessimism             -0.508     1.644    
                         clock uncertainty            0.100     1.744    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.066     1.810    m1/reg_reg[6][30]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 m1/reg_reg[3][18]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[4][18]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.564     1.632    m1/clock_IBUF_BUFG
    SLICE_X48Y35         FDCE                                         r  m1/reg_reg[3][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.141     1.773 r  m1/reg_reg[3][18]/Q
                         net (fo=2, routed)           0.118     1.891    m1/reg[3][18]
    SLICE_X48Y36         FDCE                                         r  m1/reg_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.833     2.156    m1/clock_IBUF_BUFG
    SLICE_X48Y36         FDCE                                         r  m1/reg_reg[4][18]/C
                         clock pessimism             -0.509     1.647    
                         clock uncertainty            0.100     1.747    
    SLICE_X48Y36         FDCE (Hold_fdce_C_D)         0.066     1.813    m1/reg_reg[4][18]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 m1/reg_reg[3][30]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[4][30]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.973%)  route 0.125ns (47.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.560     1.628    m1/clock_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  m1/reg_reg[3][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.141     1.769 r  m1/reg_reg[3][30]/Q
                         net (fo=2, routed)           0.125     1.894    m1/reg[3][30]
    SLICE_X36Y52         FDCE                                         r  m1/reg_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.828     2.152    m1/clock_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  m1/reg_reg[4][30]/C
                         clock pessimism             -0.508     1.644    
                         clock uncertainty            0.100     1.744    
    SLICE_X36Y52         FDCE (Hold_fdce_C_D)         0.070     1.814    m1/reg_reg[4][30]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 input[24]
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[0][24]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.687ns (18.165%)  route 3.094ns (81.835%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    L18                                               0.000     0.500 r  input[24] (IN)
                         net (fo=0)                   0.000     0.500    input[24]
    L18                  IBUF (Prop_ibuf_I_O)         0.687     1.187 r  reg_reg[0][24]_i_1/O
                         net (fo=1, routed)           3.094     4.280    m1/D[24]
    SLICE_X15Y35         FDCE                                         r  m1/reg_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.239     3.933    m1/clock_IBUF_BUFG
    SLICE_X15Y35         FDCE                                         r  m1/reg_reg[0][24]/C
                         clock pessimism              0.000     3.933    
                         clock uncertainty            0.135     4.068    
    SLICE_X15Y35         FDCE (Hold_fdce_C_D)         0.131     4.199    m1/reg_reg[0][24]
  -------------------------------------------------------------------
                         required time                         -4.199    
                         arrival time                           4.280    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         20.000      18.038     RAMB18_X1Y12    u0/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         20.000      18.038     RAMB18_X1Y12    u0/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y83     f0/gen_ff[0].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y83     f0/gen_ff[1].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y66    f1/gen_ff[0].dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y83     f0/gen_ff[0].dff/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y83     f0/gen_ff[0].dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y83     f0/gen_ff[0].dff/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y83     f0/gen_ff[0].dff/q_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       11.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.031ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/f1/gen_ff[15].dff/q_reg/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 0.825ns (7.089%)  route 10.810ns (92.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 23.593 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=1687, routed)       10.810    12.134    u0/f1/gen_ff[15].dff/reset_IBUF
    SLICE_X37Y20         FDCE                                         f  u0/f1/gen_ff[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.129    23.593    u0/f1/gen_ff[15].dff/clock_IBUF_BUFG
    SLICE_X37Y20         FDCE                                         r  u0/f1/gen_ff[15].dff/q_reg/C
                         clock pessimism              0.000    23.593    
                         clock uncertainty           -0.135    23.458    
    SLICE_X37Y20         FDCE (Recov_fdce_C_CLR)     -0.293    23.165    u0/f1/gen_ff[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         23.165    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                 11.031    

Slack (MET) :             11.031ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/f1/gen_ff[16].dff/q_reg/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 0.825ns (7.089%)  route 10.810ns (92.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 23.593 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=1687, routed)       10.810    12.134    u0/f1/gen_ff[16].dff/reset_IBUF
    SLICE_X37Y20         FDCE                                         f  u0/f1/gen_ff[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.129    23.593    u0/f1/gen_ff[16].dff/clock_IBUF_BUFG
    SLICE_X37Y20         FDCE                                         r  u0/f1/gen_ff[16].dff/q_reg/C
                         clock pessimism              0.000    23.593    
                         clock uncertainty           -0.135    23.458    
    SLICE_X37Y20         FDCE (Recov_fdce_C_CLR)     -0.293    23.165    u0/f1/gen_ff[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         23.165    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                 11.031    

Slack (MET) :             11.049ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/r8/q_reg[10]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.614ns  (logic 0.825ns (7.101%)  route 10.790ns (92.899%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 23.591 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=1687, routed)       10.790    12.114    u0/r8/reset_IBUF
    SLICE_X37Y21         FDCE                                         f  u0/r8/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.127    23.591    u0/r8/clock_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  u0/r8/q_reg[10]/C
                         clock pessimism              0.000    23.591    
                         clock uncertainty           -0.135    23.456    
    SLICE_X37Y21         FDCE (Recov_fdce_C_CLR)     -0.293    23.163    u0/r8/q_reg[10]
  -------------------------------------------------------------------
                         required time                         23.163    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                 11.049    

Slack (MET) :             11.131ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/r2/q_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 0.825ns (7.154%)  route 10.705ns (92.846%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 23.588 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=1687, routed)       10.705    12.029    u0/r2/reset_IBUF
    SLICE_X36Y24         FDCE                                         f  u0/r2/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.124    23.588    u0/r2/clock_IBUF_BUFG
    SLICE_X36Y24         FDCE                                         r  u0/r2/q_reg[1]/C
                         clock pessimism              0.000    23.588    
                         clock uncertainty           -0.135    23.453    
    SLICE_X36Y24         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/r2/q_reg[1]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -12.029    
  -------------------------------------------------------------------
                         slack                                 11.131    

Slack (MET) :             11.131ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/r2/q_reg[8]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 0.825ns (7.154%)  route 10.705ns (92.846%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 23.588 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=1687, routed)       10.705    12.029    u0/r2/reset_IBUF
    SLICE_X36Y24         FDCE                                         f  u0/r2/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.124    23.588    u0/r2/clock_IBUF_BUFG
    SLICE_X36Y24         FDCE                                         r  u0/r2/q_reg[8]/C
                         clock pessimism              0.000    23.588    
                         clock uncertainty           -0.135    23.453    
    SLICE_X36Y24         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/r2/q_reg[8]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -12.029    
  -------------------------------------------------------------------
                         slack                                 11.131    

Slack (MET) :             11.131ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/r2/q_reg[9]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 0.825ns (7.154%)  route 10.705ns (92.846%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 23.588 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=1687, routed)       10.705    12.029    u0/r2/reset_IBUF
    SLICE_X36Y24         FDCE                                         f  u0/r2/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.124    23.588    u0/r2/clock_IBUF_BUFG
    SLICE_X36Y24         FDCE                                         r  u0/r2/q_reg[9]/C
                         clock pessimism              0.000    23.588    
                         clock uncertainty           -0.135    23.453    
    SLICE_X36Y24         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/r2/q_reg[9]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -12.029    
  -------------------------------------------------------------------
                         slack                                 11.131    

Slack (MET) :             11.134ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/r2/q_reg[13]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.526ns  (logic 0.825ns (7.156%)  route 10.701ns (92.844%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 23.588 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=1687, routed)       10.701    12.026    u0/r2/reset_IBUF
    SLICE_X37Y24         FDCE                                         f  u0/r2/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.124    23.588    u0/r2/clock_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  u0/r2/q_reg[13]/C
                         clock pessimism              0.000    23.588    
                         clock uncertainty           -0.135    23.453    
    SLICE_X37Y24         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/r2/q_reg[13]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 11.134    

Slack (MET) :             11.134ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/r2/q_reg[14]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.526ns  (logic 0.825ns (7.156%)  route 10.701ns (92.844%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 23.588 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=1687, routed)       10.701    12.026    u0/r2/reset_IBUF
    SLICE_X37Y24         FDCE                                         f  u0/r2/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.124    23.588    u0/r2/clock_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  u0/r2/q_reg[14]/C
                         clock pessimism              0.000    23.588    
                         clock uncertainty           -0.135    23.453    
    SLICE_X37Y24         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/r2/q_reg[14]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 11.134    

Slack (MET) :             11.142ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/r8/q_reg[12]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.587ns  (logic 0.825ns (7.118%)  route 10.762ns (92.882%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 23.591 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=1687, routed)       10.762    12.087    u0/r8/reset_IBUF
    SLICE_X38Y22         FDCE                                         f  u0/r8/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.127    23.591    u0/r8/clock_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  u0/r8/q_reg[12]/C
                         clock pessimism              0.000    23.591    
                         clock uncertainty           -0.135    23.456    
    SLICE_X38Y22         FDCE (Recov_fdce_C_CLR)     -0.227    23.229    u0/r8/q_reg[12]
  -------------------------------------------------------------------
                         required time                         23.229    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                 11.142    

Slack (MET) :             11.142ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/r8/q_reg[13]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.587ns  (logic 0.825ns (7.118%)  route 10.762ns (92.882%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 23.591 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=1687, routed)       10.762    12.087    u0/r8/reset_IBUF
    SLICE_X38Y22         FDCE                                         f  u0/r8/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.127    23.591    u0/r8/clock_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  u0/r8/q_reg[13]/C
                         clock pessimism              0.000    23.591    
                         clock uncertainty           -0.135    23.456    
    SLICE_X38Y22         FDCE (Recov_fdce_C_CLR)     -0.227    23.229    u0/r8/q_reg[13]
  -------------------------------------------------------------------
                         required time                         23.229    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                 11.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f0/gen_ff[0].dff/q_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.694ns (19.330%)  route 2.895ns (80.670%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.694     1.194 f  reset_IBUF_inst/O
                         net (fo=1687, routed)        2.895     4.088    f0/gen_ff[0].dff/reset_IBUF
    SLICE_X0Y83          FDCE                                         f  f0/gen_ff[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.275     3.969    f0/gen_ff[0].dff/clock_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  f0/gen_ff[0].dff/q_reg/C
                         clock pessimism              0.000     3.969    
                         clock uncertainty            0.135     4.104    
    SLICE_X0Y83          FDCE (Remov_fdce_C_CLR)     -0.172     3.932    f0/gen_ff[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -3.932    
                         arrival time                           4.088    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f0/gen_ff[1].dff/q_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.694ns (19.330%)  route 2.895ns (80.670%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.694     1.194 f  reset_IBUF_inst/O
                         net (fo=1687, routed)        2.895     4.088    f0/gen_ff[1].dff/reset_IBUF
    SLICE_X0Y83          FDCE                                         f  f0/gen_ff[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.275     3.969    f0/gen_ff[1].dff/clock_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  f0/gen_ff[1].dff/q_reg/C
                         clock pessimism              0.000     3.969    
                         clock uncertainty            0.135     4.104    
    SLICE_X0Y83          FDCE (Remov_fdce_C_CLR)     -0.172     3.932    f0/gen_ff[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -3.932    
                         arrival time                           4.088    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/f1/gen_ff[15].dff/q_reg_lopt_replica/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.204ns (8.352%)  route 2.243ns (91.648%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=1687, routed)        2.243     2.947    u1/f1/gen_ff[15].dff/reset_IBUF
    SLICE_X14Y69         FDCE                                         f  u1/f1/gen_ff[15].dff/q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.822     2.145    u1/f1/gen_ff[15].dff/clock_IBUF_BUFG
    SLICE_X14Y69         FDCE                                         r  u1/f1/gen_ff[15].dff/q_reg_lopt_replica/C
                         clock pessimism              0.000     2.145    
                         clock uncertainty            0.135     2.280    
    SLICE_X14Y69         FDCE (Remov_fdce_C_CLR)     -0.067     2.213    u1/f1/gen_ff[15].dff/q_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/r3/q_reg[26]_lopt_replica/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.204ns (7.790%)  route 2.420ns (92.210%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=1687, routed)        2.420     3.124    u1/r3/reset_IBUF
    SLICE_X29Y70         FDCE                                         f  u1/r3/q_reg[26]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.818     2.141    u1/r3/clock_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  u1/r3/q_reg[26]_lopt_replica/C
                         clock pessimism              0.000     2.141    
                         clock uncertainty            0.135     2.276    
    SLICE_X29Y70         FDCE (Remov_fdce_C_CLR)     -0.092     2.184    u1/r3/q_reg[26]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/r3/q_reg[27]_lopt_replica/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.204ns (7.790%)  route 2.420ns (92.210%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=1687, routed)        2.420     3.124    u1/r3/reset_IBUF
    SLICE_X29Y70         FDCE                                         f  u1/r3/q_reg[27]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.818     2.141    u1/r3/clock_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  u1/r3/q_reg[27]_lopt_replica/C
                         clock pessimism              0.000     2.141    
                         clock uncertainty            0.135     2.276    
    SLICE_X29Y70         FDCE (Remov_fdce_C_CLR)     -0.092     2.184    u1/r3/q_reg[27]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/r3/q_reg[28]_lopt_replica/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.204ns (7.790%)  route 2.420ns (92.210%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=1687, routed)        2.420     3.124    u1/r3/reset_IBUF
    SLICE_X29Y70         FDCE                                         f  u1/r3/q_reg[28]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.818     2.141    u1/r3/clock_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  u1/r3/q_reg[28]_lopt_replica/C
                         clock pessimism              0.000     2.141    
                         clock uncertainty            0.135     2.276    
    SLICE_X29Y70         FDCE (Remov_fdce_C_CLR)     -0.092     2.184    u1/r3/q_reg[28]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/r3/q_reg[31]_lopt_replica/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.204ns (7.790%)  route 2.420ns (92.210%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=1687, routed)        2.420     3.124    u1/r3/reset_IBUF
    SLICE_X29Y70         FDCE                                         f  u1/r3/q_reg[31]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.818     2.141    u1/r3/clock_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  u1/r3/q_reg[31]_lopt_replica/C
                         clock pessimism              0.000     2.141    
                         clock uncertainty            0.135     2.276    
    SLICE_X29Y70         FDCE (Remov_fdce_C_CLR)     -0.092     2.184    u1/r3/q_reg[31]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/r3/q_reg[22]_lopt_replica/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.204ns (7.780%)  route 2.423ns (92.220%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=1687, routed)        2.423     3.127    u1/r3/reset_IBUF
    SLICE_X28Y70         FDCE                                         f  u1/r3/q_reg[22]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.818     2.141    u1/r3/clock_IBUF_BUFG
    SLICE_X28Y70         FDCE                                         r  u1/r3/q_reg[22]_lopt_replica/C
                         clock pessimism              0.000     2.141    
                         clock uncertainty            0.135     2.276    
    SLICE_X28Y70         FDCE (Remov_fdce_C_CLR)     -0.092     2.184    u1/r3/q_reg[22]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/r3/q_reg[24]_lopt_replica/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.204ns (7.574%)  route 2.495ns (92.426%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=1687, routed)        2.495     3.199    u1/r3/reset_IBUF
    SLICE_X32Y69         FDCE                                         f  u1/r3/q_reg[24]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.817     2.141    u1/r3/clock_IBUF_BUFG
    SLICE_X32Y69         FDCE                                         r  u1/r3/q_reg[24]_lopt_replica/C
                         clock pessimism              0.000     2.141    
                         clock uncertainty            0.135     2.276    
    SLICE_X32Y69         FDCE (Remov_fdce_C_CLR)     -0.092     2.184    u1/r3/q_reg[24]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/r3/q_reg[25]_lopt_replica/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.204ns (7.574%)  route 2.495ns (92.426%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=1687, routed)        2.495     3.199    u1/r3/reset_IBUF
    SLICE_X32Y69         FDCE                                         f  u1/r3/q_reg[25]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.817     2.141    u1/r3/clock_IBUF_BUFG
    SLICE_X32Y69         FDCE                                         r  u1/r3/q_reg[25]_lopt_replica/C
                         clock pessimism              0.000     2.141    
                         clock uncertainty            0.135     2.276    
    SLICE_X32Y69         FDCE (Remov_fdce_C_CLR)     -0.092     2.184    u1/r3/q_reg[25]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  1.015    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][39]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.366ns  (logic 3.309ns (44.924%)  route 4.057ns (55.076%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[20])
                                                      2.659     2.661 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[20]
                         net (fo=2, routed)           1.150     3.811    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[20]
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.114     3.925 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][64]_i_5__1/O
                         net (fo=6, routed)           0.711     4.636    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][64]_i_5__1_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I5_O)        0.240     4.876 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_4/O
                         net (fo=2, routed)           0.704     5.580    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_4_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.097     5.677 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_3__1/O
                         net (fo=1, routed)           0.598     6.275    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_3__1_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I1_O)        0.097     6.372 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_2__1/O
                         net (fo=2, routed)           0.892     7.264    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_2__1_n_0
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.102     7.366 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_1__1/O
                         net (fo=1, routed)           0.000     7.366    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[39]
    SLICE_X59Y23         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.189     3.653    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][39]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][39]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.163ns  (logic 3.304ns (46.127%)  route 3.859ns (53.873%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[20])
                                                      2.659     2.661 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[20]
                         net (fo=2, routed)           1.150     3.811    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[20]
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.114     3.925 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][64]_i_5__1/O
                         net (fo=6, routed)           0.711     4.636    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][64]_i_5__1_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I5_O)        0.240     4.876 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_4/O
                         net (fo=2, routed)           0.704     5.580    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_4_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.097     5.677 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_3__1/O
                         net (fo=1, routed)           0.598     6.275    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_3__1_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I1_O)        0.097     6.372 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_2__1/O
                         net (fo=2, routed)           0.694     7.066    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_2__1_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.097     7.163 r  u0/f1/gen_ff[20].dff/r_1[mantissa_add][39]_i_1__2/O
                         net (fo=1, routed)           0.000     7.163    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][73]_0[39]
    SLICE_X59Y22         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.191     3.655    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][39]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][36]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.106ns  (logic 3.144ns (44.244%)  route 3.962ns (55.756%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[18])
                                                      2.659     2.661 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[18]
                         net (fo=4, routed)           1.279     3.940    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[18]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.097     4.037 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][61]_i_7/O
                         net (fo=4, routed)           0.669     4.706    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][61]_i_7_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I0_O)        0.097     4.803 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][36]_i_4/O
                         net (fo=2, routed)           0.754     5.557    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][36]_i_4_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.097     5.654 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][36]_i_3__1/O
                         net (fo=1, routed)           0.429     6.083    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][36]_i_3__1_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I1_O)        0.097     6.180 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][36]_i_2__1/O
                         net (fo=2, routed)           0.330     6.510    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][36]_i_2__1_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.097     6.607 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][36]_i_1__1/O
                         net (fo=1, routed)           0.499     7.106    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[36]
    SLICE_X61Y21         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.191     3.655    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][36]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.000ns  (logic 3.144ns (44.913%)  route 3.856ns (55.087%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[13])
                                                      2.659     2.661 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[13]
                         net (fo=4, routed)           1.219     3.880    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[13]
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.097     3.977 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_7/O
                         net (fo=4, routed)           0.606     4.583    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_7_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.097     4.680 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][37]_i_4/O
                         net (fo=3, routed)           1.082     5.762    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][37]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.097     5.859 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][29]_i_3/O
                         net (fo=1, routed)           0.326     6.185    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][29]_i_3_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.097     6.282 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][29]_i_2__1/O
                         net (fo=2, routed)           0.621     6.903    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][29]_i_2__1_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.097     7.000 r  u0/f1/gen_ff[20].dff/r_1[mantissa_add][29]_i_1__1/O
                         net (fo=1, routed)           0.000     7.000    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][73]_0[29]
    SLICE_X59Y22         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.191     3.655    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][29]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][38]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.977ns  (logic 3.146ns (45.094%)  route 3.831ns (54.906%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[13])
                                                      2.659     2.661 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[13]
                         net (fo=4, routed)           1.219     3.880    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[13]
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.097     3.977 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_7/O
                         net (fo=4, routed)           0.952     4.930    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_7_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.097     5.027 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][38]_i_5/O
                         net (fo=2, routed)           0.316     5.343    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][38]_i_5_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.097     5.440 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][38]_i_3__1/O
                         net (fo=1, routed)           0.514     5.954    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][38]_i_3__1_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.097     6.051 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][38]_i_2__1/O
                         net (fo=2, routed)           0.826     6.878    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][38]_i_2__1_n_0
    SLICE_X59Y24         LUT3 (Prop_lut3_I0_O)        0.099     6.977 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][38]_i_1__1/O
                         net (fo=1, routed)           0.000     6.977    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[38]
    SLICE_X59Y24         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.188     3.652    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][38]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][61]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.976ns  (logic 3.466ns (49.685%)  route 3.510ns (50.315%))
  Logic Levels:           6  (DSP48E1=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[20])
                                                      2.659     2.661 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[20]
                         net (fo=2, routed)           1.150     3.811    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[20]
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.114     3.925 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][64]_i_5__1/O
                         net (fo=6, routed)           0.723     4.648    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][64]_i_5__1_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.240     4.888 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][61]_i_4__1/O
                         net (fo=3, routed)           0.500     5.388    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][61]_i_4__1_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.097     5.485 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][61]_i_3__1/O
                         net (fo=3, routed)           0.609     6.094    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][61]_i_3__1_n_0
    SLICE_X62Y25         LUT3 (Prop_lut3_I1_O)        0.101     6.195 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][61]_i_2__2/O
                         net (fo=2, routed)           0.526     6.721    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][61]_i_2__2_n_0
    SLICE_X61Y27         LUT3 (Prop_lut3_I0_O)        0.255     6.976 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][61]_i_1/O
                         net (fo=1, routed)           0.000     6.976    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[61]
    SLICE_X61Y27         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.191     3.655    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][61]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 3.154ns (45.470%)  route 3.782ns (54.530%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[13])
                                                      2.659     2.661 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[13]
                         net (fo=4, routed)           1.219     3.880    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[13]
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.097     3.977 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_7/O
                         net (fo=4, routed)           0.606     4.583    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][39]_i_7_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.097     4.680 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][37]_i_4/O
                         net (fo=3, routed)           1.082     5.762    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][37]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.097     5.859 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][29]_i_3/O
                         net (fo=1, routed)           0.326     6.185    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][29]_i_3_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.097     6.282 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][29]_i_2__1/O
                         net (fo=2, routed)           0.547     6.829    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][29]_i_2__1_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.107     6.936 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][29]_i_1__1/O
                         net (fo=1, routed)           0.000     6.936    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[29]
    SLICE_X59Y22         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.191     3.655    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][29]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][53]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 3.146ns (45.363%)  route 3.789ns (54.637%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[24])
                                                      2.659     2.661 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[24]
                         net (fo=2, routed)           0.896     3.557    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[24]
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.097     3.654 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][68]_i_10/O
                         net (fo=6, routed)           0.886     4.541    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][68]_i_10_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.097     4.638 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_3__1/O
                         net (fo=5, routed)           0.421     5.059    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_3__1_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.097     5.156 f  u0/f1/gen_ff[20].dff/r_1[mantissa_add][5]_i_2/O
                         net (fo=2, routed)           0.771     5.927    u0/f1/gen_ff[20].dff/r_1[mantissa_add][5]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.097     6.024 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][53]_i_2__1/O
                         net (fo=4, routed)           0.813     6.836    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][53]_i_2__1_n_0
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.099     6.935 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][53]_i_1__1/O
                         net (fo=1, routed)           0.000     6.935    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[53]
    SLICE_X59Y25         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.188     3.652    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][53]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.882ns  (logic 3.460ns (50.273%)  route 3.422ns (49.727%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[20])
                                                      2.659     2.661 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[20]
                         net (fo=2, routed)           1.150     3.811    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[20]
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.114     3.925 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][64]_i_5__1/O
                         net (fo=6, routed)           0.523     4.448    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][64]_i_5__1_n_0
    SLICE_X65Y30         LUT3 (Prop_lut3_I0_O)        0.240     4.688 f  u0/f1/gen_ff[20].dff/r_1[mantissa_add][6]_i_4__1/O
                         net (fo=2, routed)           0.371     5.059    u0/r1/r_1_reg[mantissa_add][2]
    SLICE_X64Y30         LUT6 (Prop_lut6_I3_O)        0.097     5.156 f  u0/r1/r_1[mantissa_add][2]_i_2__1/O
                         net (fo=4, routed)           0.565     5.721    u0/f1/gen_ff[20].dff/r_1_reg[mantissa_add][2]
    SLICE_X58Y30         LUT5 (Prop_lut5_I3_O)        0.111     5.832 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][58]_i_2__1/O
                         net (fo=4, routed)           0.812     6.643    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][58]_i_2__1_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.239     6.882 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][26]_i_1__1/O
                         net (fo=1, routed)           0.000     6.882    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[26]
    SLICE_X58Y20         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.193     3.657    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][26]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][42]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.861ns  (logic 3.306ns (48.182%)  route 3.555ns (51.818%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=4)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[11])
                                                      2.659     2.661 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[11]
                         net (fo=2, routed)           0.657     3.318    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[11]
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.102     3.420 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][25]_i_13/O
                         net (fo=6, routed)           1.020     4.440    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][25]_i_13_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I2_O)        0.250     4.690 f  u0/f1/gen_ff[20].dff/r_1[mantissa_add][6]_i_7/O
                         net (fo=2, routed)           0.379     5.069    u0/f1/gen_ff[20].dff/r_1[mantissa_add][6]_i_7_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.097     5.166 f  u0/f1/gen_ff[20].dff/r_1[mantissa_add][2]_i_3__1/O
                         net (fo=3, routed)           0.608     5.774    u0/f1/gen_ff[20].dff/r_1[mantissa_add][2]_i_3__1_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I3_O)        0.097     5.871 f  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][42]_i_3__2/O
                         net (fo=5, routed)           0.889     6.760    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][42]_i_3__2_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I0_O)        0.101     6.861 r  u0/f1/gen_ff[20].dff/r_1[mantissa_add][42]_i_1__1/O
                         net (fo=1, routed)           0.000     6.861    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][73]_0[42]
    SLICE_X58Y22         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.191     3.655    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][42]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][62]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.566ns (61.261%)  route 0.358ns (38.739%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[18])
                                                      0.521     0.523 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[18]
                         net (fo=4, routed)           0.356     0.879    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[18]
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.924 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][62]_i_1/O
                         net (fo=1, routed)           0.000     0.924    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[62]
    SLICE_X61Y28         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.854     2.177    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][62]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][65]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.566ns (55.471%)  route 0.454ns (44.529%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[21])
                                                      0.521     0.523 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[21]
                         net (fo=2, routed)           0.452     0.975    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[21]
    SLICE_X59Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.020 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_1__0/O
                         net (fo=1, routed)           0.000     1.020    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[65]
    SLICE_X59Y28         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.854     2.177    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][65]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][67]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.566ns (54.939%)  route 0.464ns (45.061%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[23])
                                                      0.521     0.523 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[23]
                         net (fo=2, routed)           0.462     0.985    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[23]
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.030 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][67]_i_1__0/O
                         net (fo=1, routed)           0.000     1.030    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[67]
    SLICE_X58Y28         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.854     2.177    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][67]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][60]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.566ns (54.747%)  route 0.468ns (45.253%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[16])
                                                      0.521     0.523 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[16]
                         net (fo=4, routed)           0.466     0.989    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[16]
    SLICE_X61Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.034 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][60]_i_1/O
                         net (fo=1, routed)           0.000     1.034    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[60]
    SLICE_X61Y29         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.855     2.178    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][60]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][69]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.564ns (54.422%)  route 0.472ns (45.578%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[25])
                                                      0.521     0.523 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[25]
                         net (fo=3, routed)           0.470     0.993    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[25]
    SLICE_X61Y27         LUT3 (Prop_lut3_I2_O)        0.043     1.036 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][69]_i_1/O
                         net (fo=1, routed)           0.000     1.036    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[69]
    SLICE_X61Y27         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.853     2.176    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][69]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][59]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.566ns (54.082%)  route 0.481ns (45.918%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[15])
                                                      0.521     0.523 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[15]
                         net (fo=4, routed)           0.479     1.002    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[15]
    SLICE_X61Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.047 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][59]_i_1/O
                         net (fo=1, routed)           0.000     1.047    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[59]
    SLICE_X61Y27         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.853     2.176    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][59]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][47]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.566ns (53.882%)  route 0.484ns (46.118%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[3])
                                                      0.521     0.523 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[3]
                         net (fo=5, routed)           0.482     1.005    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.050 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][47]_i_1__1/O
                         net (fo=1, routed)           0.000     1.050    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[47]
    SLICE_X62Y23         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.853     2.176    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][47]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][58]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.566ns (53.318%)  route 0.496ns (46.682%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[14])
                                                      0.521     0.523 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[14]
                         net (fo=4, routed)           0.494     1.017    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[14]
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.062 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][58]_i_1__1/O
                         net (fo=1, routed)           0.000     1.062    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[58]
    SLICE_X59Y26         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.851     2.174    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][58]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][53]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.566ns (52.889%)  route 0.504ns (47.111%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[9])
                                                      0.521     0.523 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[9]
                         net (fo=4, routed)           0.502     1.025    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[9]
    SLICE_X59Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.070 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][53]_i_1__1/O
                         net (fo=1, routed)           0.000     1.070    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[53]
    SLICE_X59Y25         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.850     2.173    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][53]/C

Slack:                    inf
  Source:                 u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][64]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.566ns (52.255%)  route 0.517ns (47.745%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  u0/u2/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    u0/u2/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[20])
                                                      0.521     0.523 r  u0/u2/u0/fp_fma_comp/mantissa_r0__0/P[20]
                         net (fo=2, routed)           0.515     1.038    u0/f1/gen_ff[20].dff/r_1[mantissa_mul][65]_i_2__1_0[20]
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.083 r  u0/f1/gen_ff[20].dff/r_1[mantissa_mul][64]_i_1__0/O
                         net (fo=1, routed)           0.000     1.083    u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][73]_0[64]
    SLICE_X62Y28         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.856     2.179    u0/u2/u0/fp_fma_comp/clock_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u0/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][64]/C





