// Seed: 3132577858
module module_0;
  initial
    if (-1) id_1 <= -1'h0;
    else id_2 <<= -1'b0 - id_2;
  wire id_3;
  assign module_2.type_11 = 0;
  wire id_4;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  always $display(1, "", -1'd0 == 1);
  parameter id_2 = id_1;
  always id_3 = id_2;
  module_0 modCall_1 ();
  assign id_4 = 1'b0;
  wire id_5 = id_3;
  parameter id_6 = -1'b0;
  wire id_7;
endmodule
module module_2 (
    input supply1 id_0,
    output wire id_1,
    input supply0 id_2,
    input wire id_3,
    input uwire id_4,
    output uwire id_5,
    input wand id_6,
    output supply1 id_7,
    output tri0 id_8,
    input wor id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply0 id_13#(
        .id_19(-1 - id_12),
        .id_20(-1),
        .id_21(id_20)
    ),
    output uwire id_14,
    output tri id_15,
    input wand id_16,
    output uwire id_17
);
  id_22(
      .id_0(1)
  );
  bit id_23, id_24;
  reg id_25;
  parameter id_26 = id_26;
  initial begin : LABEL_0
    id_24 <= id_25;
  end
  module_0 modCall_1 ();
  tri id_27 = this;
  genvar id_28;
  wire id_29;
  wire id_30;
  assign id_27 = id_11;
  wire id_31;
endmodule
