[1] N. E. Jerger, A. Kannan, Z. Li, and G. H. Loh, “NoC Architectures for
Silicon Interposer Systems: Why Pay for more Wires when you Can Get
them (from your interposer) for Free?,” In IEEE Micro, Cambridge, pp.
458-470, 2014.
[2] International Technology Roadmap for Semiconductors (ITRS), online:
http://www. itrs2.net/itrs-reports.html

[3] A.W Topol, et al. “Three-dimensional integrated circuits,” IBM Journal
of Research and Development. vol50, no. 4.5, pp. 491-506, 2006.

[4] G.H. Loh, N.E. Jerger, A. Kannan, and Y. Eckert, “Interconnect-Memory
Challenges for Multi-chip, Silicon Interposer Systems,” In MEMSYS '15,
ACM, 3-10, 2015.

[5] K.C.. Yong, et. al., “Signaling analysis of inter-chip I/O package routing
for Multi-Chip Package,” In 4th ASQED, pp.243-248, 2012.

[6] 8S. Abadal et al., "Broadcast-Enabled Massive Multicore Architectures: A
Wireless RF Approach," in IEEE Micro, vol. 35, no. 5, pp. 52-61, Sept.Oct. 2015.

[7] J.E. Jaussi, M. Leddige, B. Horine, F. O'Mahony and B. Casper, "MultiGbit I/O and interconnect co-design for power efficient links," In
Proceedings of the IEEE 19th Conference on Electrical Performance of
Electronic Packaging and Systems (EPEPS), pp. 1-4, 2010.

[8] X. Wu, etal., “Union: A Unified Inter/Intrachip Optical Network for Chip
Multiprocessors,” In IEEE TVLSI. vol.22, no.5, pp.1082-1095, 2010.

[9] H. Matsutani, et al., “Low-latency wireless 3D NoCs via randomized
shortcut chips,” In DATE’ 14, pp.1,6, 24-28, 2014.

[10] J. Ouyang, J. Xie, M. Poremba, and Y. Xie, "Evaluation of using
inductive/capacitive-coupling vertical interconnects in 3D network-onchip," In Proceedings of the IEEE/ACM ICCAD, pp. 477-482, 2010.

[11] M. S. Shamim, et al, "A Wireless Interconnection Framework for
Seamless Inter and Intra-chip Communication in Multichip Systems," in
JEEE Transactions on Computers , vol.PP, no.99, 2017.

[12] S. Laha, et al. 2015. A new frontier in ultralow power wireless links:
network-on-chip and chip-to-chip interconnects. IEEE TCAD. 34(2),
pp. 186-198.

[13] I. Akgun, J. Zhan, Y. Wang and Y. Xie, "Scalable memory fabric for
silicon interposer-based multi-core systems," IEEE 34th International
Conference on Computer Design (ICCD), 2016, pp. 33-40.

[14] J. Rattner, “Concurrent processing: A new direction in scientific
computing,” in Proc. the National Computer Conference, pp. 157-166,
July 1985.

[15] M. Binesh Marvasti and T. H. Szymanski, "An Analysis of Hypermesh
NoCs in FPGAs," in IEEE Transactions on Parallel and Distributed
Systems, vol. 26, no. 10, pp. 2643-2656, Oct. 1 2015.

[16] J. Kim, and Y. Kim. "HBM: Memory Solution for Bandwidth-Hungry
Processors." In Proc. IEEE 26th Symposium on Hot Chips (HCS’14), vol.
00, no. , pp. 1-24, 2014.

[17] J. Duato, S. Yalamanchili, and L. M. Ni, “Interconnection networks: an
engineering approach,” Morgan Kaufmann, 2003.

[18] Jong Kim and C. R. Das, “Hypercube communication delay with
wormhole routing," in IEEE Transactions on Computers, vol. 43, no. 7,
pp. 806-814, Jul 1994.

[19] P. Pande, et. al., “Performance evaluation and design trade-offs for
network-on-chip interconnect architectures,” IEEE transactions on
Computers.54(8), pp.1025-1040, 2005.

[20] A. Kannan, N. E. Jerger and G. H. Loh, "Enabling interposer-based
disintegration of multi-core processors," 2015 48th MICRO, 2015, pp.
546-558.