
          Lattice Mapping Report File for Design Module 'Compuertas'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     practica2_impl1.ngd -o practica2_impl1_map.ncd -pr practica2_impl1.prf -mp
     practica2_impl1.mrp -lpf
     C:/Users/luisj/Documents/GitHub/escom/fdd/impl1/practica2_impl1.lpf -lpf
     C:/Users/luisj/Documents/GitHub/escom/fdd/practica2.lpf -c 0 -gui -msgset
     C:/Users/luisj/Documents/GitHub/escom/fdd/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  09/20/19  02:42:24

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         2 out of  3432 (0%)
      SLICEs as Logic/ROM:      2 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          2 out of  6864 (0%)
      Number used as logic LUTs:          2
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 11 + 4(JTAG) out of 115 (13%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0

                                    Page 1




Design:  Compuertas                                    Date:  09/20/19  02:42:24

Design Summary (cont)
---------------------
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net E_c_c: 3 loads
     Net A_c_c: 2 loads
     Net C_c_c: 2 loads
     Net D_c_c: 2 loads
     Net F_c: 1 loads
     Net G_c: 1 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| A                   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B                   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| C                   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D                   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| E                   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| F                   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| G                   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| AI                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| BI                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DI                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i26 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.

                                    Page 2




Design:  Compuertas                                    Date:  09/20/19  02:42:24

Removed logic (cont)
--------------------
Block i25 undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        












































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
