[INFO]: Current run directory is /openLANE_flow/designs/fsm/runs/04-05_14-36
[INFO]: Preparing LEF Files
[INFO]: Extracting the number of available metal layers from /home/vscheyer/pdks/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef
[INFO]: The number of available metal layers is 6
[INFO]: The available metal layers are li1 met1 met2 met3 met4 met5
[INFO]: Merging LEF Files...
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[INFO]: current step index: 1
[INFO]: Changing netlist from 0 to /openLANE_flow/designs/fsm/runs/04-05_14-36/results/synthesis/fsm.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 2
[INFO]: Synthesis was successful
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 3
[INFO]: Core area width: 43.7
[INFO]: Core area height: 43.519999999999996
[WARNING]: Current core area is too small for a power grid
[WARNING]: Minimizing the power grid!!!!
[INFO]: Changing layout from 0 to /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/floorplan/3-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 4
[INFO]: Changing layout from /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/floorplan/3-verilog2def_openroad.def to /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/floorplan/4-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 5
[INFO]: Changing layout from /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/floorplan/4-ioPlacer.def to /openLANE_flow/designs/fsm/runs/04-05_14-36/results/floorplan/fsm.floorplan.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 6
[INFO]: Screenshot taken.
[INFO]: Power planning the following nets
[INFO]: Power: VPWR
[INFO]: Ground: VGND
[INFO]: Generating PDN...
[INFO]: current step index: 7
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /openLANE_flow/designs/fsm/runs/04-05_14-36/results/floorplan/fsm.floorplan.def to /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/floorplan/7-pdn.def
[INFO]: Running Placement...
[INFO]: Running Global Placement...
[INFO]: current step index: 8
[INFO]: Global placement was successful
[INFO]: Changing layout from /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/floorplan/7-pdn.def to /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/placement/8-replace.def
[INFO]: Skipping OpenPhySyn Timing Optimizations.
[INFO]: Running Resizer Design Optimizations...
[INFO]: Generating Exclude List...
[INFO]: Creating ::env(DONT_USE_CELLS)...
[INFO]: Changing layout from /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/placement/8-replace.def to /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/placement/8-resizer.def
[INFO]: Writing Verilog...
[INFO]: current step index: 9
[INFO]: Changing netlist from /openLANE_flow/designs/fsm/runs/04-05_14-36/results/synthesis/fsm.synthesis.v to /openLANE_flow/designs/fsm/runs/04-05_14-36/results/synthesis/fsm.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 10
[INFO]: Running Detailed Placement...
[INFO]: current step index: 11
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_opendp.tcl |& tee >&@stdout /openLANE_flow/designs/fsm/runs/04-05_14-36/logs/placement/11-opendp.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/fsm/runs/04-05_14-36/error.log
[INFO]: Calculating Runtime From the Start...
[INFO]: Flow failed for fsm/04-05_14-36 in 0h0m33s
[INFO]: Generating Final Summary Report...
[INFO]: Design Name: fsm
Run Directory: /openLANE_flow/designs/fsm/runs/04-05_14-36
Source not found.
----------------------------------------

LVS Summary:
Source: /openLANE_flow/designs/fsm/runs/04-05_14-36/results/lvs/fsm.lvs_parsed.gds.log
Source not found.
----------------------------------------

Antenna Summary:
No antenna report found.
[INFO]: check full report here: /openLANE_flow/designs/fsm/runs/04-05_14-36/reports/final_summary_report.csv
[ERROR]: Flow Failed.
[WARNING]: A run for fsm with tag '04-05_14-36' already exists. Pass -overwrite option to overwrite it
[INFO]: Now you can run commands that pick up where '04-05_14-36' left off
[INFO]: Current run directory is /openLANE_flow/designs/fsm/runs/04-05_14-36
[INFO]: Sourcing /openLANE_flow/designs/fsm/runs/04-05_14-36/config.tcl
Any changes to the DESIGN config file will NOT be applied
[INFO]: Current DEF: /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/placement/8-resizer.def.
[INFO]: Use 'set_def file_name.def' if you'd like to change it.
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[WARNING]: A netlist at /openLANE_flow/designs/fsm/runs/04-05_14-36/results/synthesis/fsm.synthesis.v already exists...
[WARNING]: Skipping synthesis
[INFO]: Changing netlist from /openLANE_flow/designs/fsm/runs/04-05_14-36/results/synthesis/fsm.synthesis_optimized.v to /openLANE_flow/designs/fsm/runs/04-05_14-36/results/synthesis/fsm.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 12
[INFO]: Synthesis was successful
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 13
[INFO]: Core area width: 43.7
[INFO]: Core area height: 43.519999999999996
[WARNING]: Current core area is too small for a power grid
[WARNING]: Minimizing the power grid!!!!
[INFO]: Changing layout from /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/placement/8-resizer.def to /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/floorplan/13-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 14
[INFO]: Changing layout from /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/floorplan/13-verilog2def_openroad.def to /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/floorplan/14-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 15
[INFO]: Changing layout from /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/floorplan/14-ioPlacer.def to /openLANE_flow/designs/fsm/runs/04-05_14-36/results/floorplan/fsm.floorplan.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 16
[INFO]: Screenshot taken.
[INFO]: Power planning the following nets
[INFO]: Power: VPWR
[INFO]: Ground: VGND
[INFO]: Generating PDN...
[INFO]: current step index: 17
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /openLANE_flow/designs/fsm/runs/04-05_14-36/results/floorplan/fsm.floorplan.def to /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/floorplan/17-pdn.def
[INFO]: Running Placement...
[INFO]: Running Global Placement...
[INFO]: current step index: 18
[INFO]: Global placement was successful
[INFO]: Changing layout from /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/floorplan/17-pdn.def to /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/placement/18-replace.def
[INFO]: Skipping OpenPhySyn Timing Optimizations.
[INFO]: Running Resizer Design Optimizations...
[INFO]: Generating Exclude List...
[INFO]: Creating ::env(DONT_USE_CELLS)...
[INFO]: Changing layout from /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/placement/18-replace.def to /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/placement/18-resizer.def
[INFO]: Writing Verilog...
[INFO]: current step index: 19
[INFO]: Changing netlist from /openLANE_flow/designs/fsm/runs/04-05_14-36/results/synthesis/fsm.synthesis.v to /openLANE_flow/designs/fsm/runs/04-05_14-36/results/synthesis/fsm.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 20
[INFO]: Running Detailed Placement...
[INFO]: current step index: 21
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_opendp.tcl |& tee >&@stdout /openLANE_flow/designs/fsm/runs/04-05_14-36/logs/placement/21-opendp.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/fsm/runs/04-05_14-36/error.log
[INFO]: Calculating Runtime From the Start...
[INFO]: Flow failed for fsm/04-05_14-36 in 0h0m34s
[INFO]: Generating Final Summary Report...
[INFO]: Design Name: fsm
Run Directory: /openLANE_flow/designs/fsm/runs/04-05_14-36
Source not found.
----------------------------------------

LVS Summary:
Source: /openLANE_flow/designs/fsm/runs/04-05_14-36/results/lvs/fsm.lvs_parsed.gds.log
Source not found.
----------------------------------------

Antenna Summary:
No antenna report found.
[INFO]: check full report here: /openLANE_flow/designs/fsm/runs/04-05_14-36/reports/final_summary_report.csv
[ERROR]: Flow Failed.
