$date
	Mon Oct 09 16:43:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sisotb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ si $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ si $end
$var wire 1 ! q $end
$var reg 4 % temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
x$
1#
0"
x!
$end
#5
bx1 %
1$
0#
1"
#10
0"
#15
bx10 %
1"
0$
#20
0"
#25
bx100 %
1"
#30
0"
1$
#35
1!
b1001 %
1"
#40
0"
#45
0!
b11 %
1"
#50
0"
0$
#55
b110 %
1"
#60
0"
#65
1!
b1100 %
1"
#70
0"
#75
b1001 %
1"
1$
#80
0"
#85
0!
b11 %
1"
#90
0"
#95
b111 %
1"
#100
0"
#105
1!
b1111 %
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
