set NETLIST_CACHE(xor2,cells) {{icon nmos /programs/micromagic/mmi/sue/schematics/mspice/nmos.sue {}} {icon pmos /programs/micromagic/mmi/sue/schematics/mspice/pmos.sue {}}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(xor2,globals) {vdd gnd}
set NETLIST_EXPLICIT_GLOBALS {}
set NETLIST_CACHE(xor2,version) MMI_SUE5.6.18
set NETLIST_CACHE(xor2) {{.SUBCKT xor2 a b out } {M_1 net_4 b vdd vdd p W='12*1u' L=lp_min ad='areap(12,sdd)' } {+ as='areap(12,sdd)' pd='perip(12,sdd)' ps='perip(12,sdd)' } {M_2 out net_1 net_4 vdd p W='12*1u' L=lp_min ad='areap(12,sdd)' } {+ as='areap(12,sdd)' pd='perip(12,sdd)' ps='perip(12,sdd)' } {M_3 out a net_6 vdd p W='12*1u' L=lp_min ad='areap(12,sdd)' } {+ as='areap(12,sdd)' pd='perip(12,sdd)' ps='perip(12,sdd)' } {M_4 net_6 net_3 vdd vdd p W='12*1u' L=lp_min ad='areap(12,sdd)' } {+ as='areap(12,sdd)' pd='perip(12,sdd)' ps='perip(12,sdd)' } {M_5 net_2 b gnd gnd n W='6*1u' L=ln_min ad='arean(6,sdd)' } {+ as='arean(6,sdd)' pd='perin(6,sdd)' ps='perin(6,sdd)' } {M_6 net_5 net_3 gnd gnd n W='6*1u' L=ln_min ad='arean(6,sdd)' } {+ as='arean(6,sdd)' pd='perin(6,sdd)' ps='perin(6,sdd)' } {M_7 out a net_2 gnd n W='6*1u' L=ln_min ad='arean(6,sdd)' } {+ as='arean(6,sdd)' pd='perin(6,sdd)' ps='perin(6,sdd)' } {M_8 out net_1 net_5 gnd n W='6*1u' L=ln_min ad='arean(6,sdd)' } {+ as='arean(6,sdd)' pd='perin(6,sdd)' ps='perin(6,sdd)' } {M_9 net_1 a vdd vdd p W='12*1u' L=lp_min ad='areap(12,sdd)' } {+ as='areap(12,sdd)' pd='perip(12,sdd)' ps='perip(12,sdd)' } {M_10 net_1 a gnd gnd n W='6*1u' L=ln_min ad='arean(6,sdd)' } {+ as='arean(6,sdd)' pd='perin(6,sdd)' ps='perin(6,sdd)' } {M_11 net_3 b vdd vdd p W='12*1u' L=lp_min ad='areap(12,sdd)' } {+ as='areap(12,sdd)' pd='perip(12,sdd)' ps='perip(12,sdd)' } {M_12 net_3 b gnd gnd n W='6*1u' L=ln_min ad='arean(6,sdd)' } {+ as='arean(6,sdd)' pd='perin(6,sdd)' ps='perin(6,sdd)' } {.ENDS	$ xor2} {}}
set NETLIST_CACHE(xor2,names) {{140 210 {0 b}} {-90 370 {0 a} {2 a}} {-150 410 {0 net_2} {1 net_2}} {-580 430 {0 M_10}} {-580 250 {0 net_1}} {-380 450 {0 net_3}} {-150 330 {0 out} {1 out}} {-90 290 {0 net_1}} {-580 170 {0 vdd} {2 vdd}} {-380 370 {0 net_1}} {-150 250 {0 net_4} {1 net_4}} {80 210 {0 M_11}} {-150 170 {0 vdd}} {-380 290 {0 a} {2 a}} {-150 450 {0 M_5}} {-640 320 {1 a}} {140 430 {0 b}} {-250 170 {1 vdd}} {-150 370 {0 M_7}} {-320 210 {0 M_4}} {-580 470 {0 gnd} {2 gnd}} {-150 290 {0 M_2}} {-580 390 {0 net_1}} {80 430 {0 M_12}} {80 250 {0 net_3}} {-320 410 {0 net_5} {1 net_5}} {80 170 {0 vdd} {2 vdd}} {-50 330 {1 out}} {-150 490 {0 gnd}} {-320 330 {0 out} {1 out}} {-250 490 {1 gnd}} {-90 210 {0 b} {2 b}} {-320 250 {0 net_6} {1 net_6}} {140 320 {1 b}} {-640 210 {0 a}} {-320 170 {0 vdd}} {-320 450 {0 M_6}} {80 470 {0 gnd} {2 gnd}} {-380 210 {0 net_3}} {-320 370 {0 M_8}} {80 390 {0 net_3}} {-580 210 {0 M_9}} {-320 290 {0 M_3}} {-150 210 {0 M_1}} {-640 430 {0 a}} {-320 490 {0 gnd}} {-90 450 {0 b} {2 b}}}
set NETLIST_CACHE(xor2,wires) {{-320 170 -250 170 vdd} {-320 490 -250 490 gnd} {-250 170 -150 170 vdd} {-250 490 -150 490 gnd} {-320 330 -150 330 out} {-150 330 -50 330 out} {-640 210 -640 320 a} {-640 320 -640 430 a} {140 210 140 320 b} {140 320 140 430 b} {-580 250 -580 330 net_1} {-580 330 -580 390 net_1} {80 250 80 280 net_3} {80 280 80 390 net_3} {-20 30 -20 290 net_1} {-90 290 -20 290 net_1} {-500 30 -500 330 net_1} {-500 30 -20 30 net_1} {-580 330 -500 330 net_1} {-500 330 -380 330 net_1} {-380 330 -380 370 net_1} {-450 450 -380 450 net_3} {-450 100 -450 450 net_3} {-450 100 -380 100 net_3} {-380 100 10 100 net_3} {10 100 10 280 net_3} {10 280 80 280 net_3} {-380 100 -380 210 net_3}}
