--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\programy\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml MII_schem.twx MII_schem.ncd -o MII_schem.twr
MII_schem.pcf -ucf PHY.ucf -ucf GenIO.ucf

Design file:              MII_schem.ncd
Physical constraint file: MII_schem.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2333 paths analyzed, 457 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.050ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_6/XLXI_3.B (RAMB16_X1Y6.DIB1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Mram_ram.B (RAM)
  Destination:          XLXI_6/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.036ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.108 - 0.122)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Mram_ram.B to XLXI_6/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB1     Tbcko                 2.812   XLXI_5/Mram_ram
                                                       XLXI_5/Mram_ram.B
    SLICE_X40Y34.G2      net (fanout=7)        2.835   XLXN_23<1>
    SLICE_X40Y34.Y       Tilo                  0.759   XLXN_29<1>
                                                       XLXI_7/char<1>_SW0
    SLICE_X40Y34.F4      net (fanout=1)        0.023   XLXI_7/char<1>_SW0/O
    SLICE_X40Y34.X       Tilo                  0.759   XLXN_29<1>
                                                       XLXI_7/char<1>
    SLICE_X43Y42.G2      net (fanout=1)        0.891   XLXN_29<1>
    SLICE_X43Y42.Y       Tilo                  0.704   XLXI_6/XLXN_698<2>
                                                       XLXI_6/I_CursorCnt/RAM_DI_Out<1>1
    RAMB16_X1Y6.DIB1     net (fanout=1)        1.026   XLXI_6/XLXN_698<1>
    RAMB16_X1Y6.CLKB     Tbdck                 0.227   XLXI_6/XLXI_3
                                                       XLXI_6/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     10.036ns (5.261ns logic, 4.775ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Mram_ram.B (RAM)
  Destination:          XLXI_6/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.561ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.108 - 0.122)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Mram_ram.B to XLXI_6/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB2     Tbcko                 2.812   XLXI_5/Mram_ram
                                                       XLXI_5/Mram_ram.B
    SLICE_X40Y34.G1      net (fanout=6)        2.360   XLXN_23<2>
    SLICE_X40Y34.Y       Tilo                  0.759   XLXN_29<1>
                                                       XLXI_7/char<1>_SW0
    SLICE_X40Y34.F4      net (fanout=1)        0.023   XLXI_7/char<1>_SW0/O
    SLICE_X40Y34.X       Tilo                  0.759   XLXN_29<1>
                                                       XLXI_7/char<1>
    SLICE_X43Y42.G2      net (fanout=1)        0.891   XLXN_29<1>
    SLICE_X43Y42.Y       Tilo                  0.704   XLXI_6/XLXN_698<2>
                                                       XLXI_6/I_CursorCnt/RAM_DI_Out<1>1
    RAMB16_X1Y6.DIB1     net (fanout=1)        1.026   XLXI_6/XLXN_698<1>
    RAMB16_X1Y6.CLKB     Tbdck                 0.227   XLXI_6/XLXI_3
                                                       XLXI_6/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                      9.561ns (5.261ns logic, 4.300ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Mram_ram.B (RAM)
  Destination:          XLXI_6/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.554ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.108 - 0.122)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Mram_ram.B to XLXI_6/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB1     Tbcko                 2.812   XLXI_5/Mram_ram
                                                       XLXI_5/Mram_ram.B
    SLICE_X40Y34.F1      net (fanout=7)        3.135   XLXN_23<1>
    SLICE_X40Y34.X       Tilo                  0.759   XLXN_29<1>
                                                       XLXI_7/char<1>
    SLICE_X43Y42.G2      net (fanout=1)        0.891   XLXN_29<1>
    SLICE_X43Y42.Y       Tilo                  0.704   XLXI_6/XLXN_698<2>
                                                       XLXI_6/I_CursorCnt/RAM_DI_Out<1>1
    RAMB16_X1Y6.DIB1     net (fanout=1)        1.026   XLXI_6/XLXN_698<1>
    RAMB16_X1Y6.CLKB     Tbdck                 0.227   XLXI_6/XLXI_3
                                                       XLXI_6/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                      9.554ns (4.502ns logic, 5.052ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/XLXI_3.B (RAMB16_X1Y6.DIB2), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Mram_ram.B (RAM)
  Destination:          XLXI_6/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.024ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.108 - 0.122)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Mram_ram.B to XLXI_6/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Tbcko                 2.812   XLXI_5/Mram_ram
                                                       XLXI_5/Mram_ram.B
    SLICE_X42Y35.G2      net (fanout=3)        2.532   XLXN_23<0>
    SLICE_X42Y35.Y       Tilo                  0.759   XLXN_29<2>
                                                       XLXI_7/char<2>_SW1
    SLICE_X42Y35.F3      net (fanout=1)        0.023   XLXI_7/char<2>_SW1/O
    SLICE_X42Y35.X       Tilo                  0.759   XLXN_29<2>
                                                       XLXI_7/char<2>
    SLICE_X43Y42.F1      net (fanout=1)        0.781   XLXN_29<2>
    SLICE_X43Y42.X       Tilo                  0.704   XLXI_6/XLXN_698<2>
                                                       XLXI_6/I_CursorCnt/RAM_DI_Out<2>1
    RAMB16_X1Y6.DIB2     net (fanout=1)        1.427   XLXI_6/XLXN_698<2>
    RAMB16_X1Y6.CLKB     Tbdck                 0.227   XLXI_6/XLXI_3
                                                       XLXI_6/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     10.024ns (5.261ns logic, 4.763ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Mram_ram.B (RAM)
  Destination:          XLXI_6/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.489ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.108 - 0.122)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Mram_ram.B to XLXI_6/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB1     Tbcko                 2.812   XLXI_5/Mram_ram
                                                       XLXI_5/Mram_ram.B
    SLICE_X42Y35.G4      net (fanout=7)        1.997   XLXN_23<1>
    SLICE_X42Y35.Y       Tilo                  0.759   XLXN_29<2>
                                                       XLXI_7/char<2>_SW1
    SLICE_X42Y35.F3      net (fanout=1)        0.023   XLXI_7/char<2>_SW1/O
    SLICE_X42Y35.X       Tilo                  0.759   XLXN_29<2>
                                                       XLXI_7/char<2>
    SLICE_X43Y42.F1      net (fanout=1)        0.781   XLXN_29<2>
    SLICE_X43Y42.X       Tilo                  0.704   XLXI_6/XLXN_698<2>
                                                       XLXI_6/I_CursorCnt/RAM_DI_Out<2>1
    RAMB16_X1Y6.DIB2     net (fanout=1)        1.427   XLXI_6/XLXN_698<2>
    RAMB16_X1Y6.CLKB     Tbdck                 0.227   XLXI_6/XLXI_3
                                                       XLXI_6/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                      9.489ns (5.261ns logic, 4.228ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Mram_ram.B (RAM)
  Destination:          XLXI_6/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.406ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.108 - 0.122)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Mram_ram.B to XLXI_6/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB3     Tbcko                 2.812   XLXI_5/Mram_ram
                                                       XLXI_5/Mram_ram.B
    SLICE_X42Y35.G3      net (fanout=6)        1.914   XLXN_23<3>
    SLICE_X42Y35.Y       Tilo                  0.759   XLXN_29<2>
                                                       XLXI_7/char<2>_SW1
    SLICE_X42Y35.F3      net (fanout=1)        0.023   XLXI_7/char<2>_SW1/O
    SLICE_X42Y35.X       Tilo                  0.759   XLXN_29<2>
                                                       XLXI_7/char<2>
    SLICE_X43Y42.F1      net (fanout=1)        0.781   XLXN_29<2>
    SLICE_X43Y42.X       Tilo                  0.704   XLXI_6/XLXN_698<2>
                                                       XLXI_6/I_CursorCnt/RAM_DI_Out<2>1
    RAMB16_X1Y6.DIB2     net (fanout=1)        1.427   XLXI_6/XLXN_698<2>
    RAMB16_X1Y6.CLKB     Tbdck                 0.227   XLXI_6/XLXI_3
                                                       XLXI_6/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                      9.406ns (5.261ns logic, 4.145ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/XLXI_3.B (RAMB16_X1Y6.DIB4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Mram_ram.B (RAM)
  Destination:          XLXI_6/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.417ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.108 - 0.122)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Mram_ram.B to XLXI_6/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB1     Tbcko                 2.812   XLXI_5/Mram_ram
                                                       XLXI_5/Mram_ram.B
    SLICE_X40Y35.G4      net (fanout=7)        3.088   XLXN_23<1>
    SLICE_X40Y35.Y       Tilo                  0.759   XLXI_6/XLXN_698<4>
                                                       XLXI_7/char<4>1
    SLICE_X40Y35.F3      net (fanout=1)        0.023   XLXN_29<4>
    SLICE_X40Y35.X       Tilo                  0.759   XLXI_6/XLXN_698<4>
                                                       XLXI_6/I_CursorCnt/RAM_DI_Out<4>1
    RAMB16_X1Y6.DIB4     net (fanout=1)        1.749   XLXI_6/XLXN_698<4>
    RAMB16_X1Y6.CLKB     Tbdck                 0.227   XLXI_6/XLXI_3
                                                       XLXI_6/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                      9.417ns (4.557ns logic, 4.860ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Mram_ram.B (RAM)
  Destination:          XLXI_6/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.689ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.108 - 0.122)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Mram_ram.B to XLXI_6/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB2     Tbcko                 2.812   XLXI_5/Mram_ram
                                                       XLXI_5/Mram_ram.B
    SLICE_X40Y35.G1      net (fanout=6)        2.360   XLXN_23<2>
    SLICE_X40Y35.Y       Tilo                  0.759   XLXI_6/XLXN_698<4>
                                                       XLXI_7/char<4>1
    SLICE_X40Y35.F3      net (fanout=1)        0.023   XLXN_29<4>
    SLICE_X40Y35.X       Tilo                  0.759   XLXI_6/XLXN_698<4>
                                                       XLXI_6/I_CursorCnt/RAM_DI_Out<4>1
    RAMB16_X1Y6.DIB4     net (fanout=1)        1.749   XLXI_6/XLXN_698<4>
    RAMB16_X1Y6.CLKB     Tbdck                 0.227   XLXI_6/XLXI_3
                                                       XLXI_6/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                      8.689ns (4.557ns logic, 4.132ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Mram_ram.B (RAM)
  Destination:          XLXI_6/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.225ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.108 - 0.122)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Mram_ram.B to XLXI_6/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB3     Tbcko                 2.812   XLXI_5/Mram_ram
                                                       XLXI_5/Mram_ram.B
    SLICE_X40Y35.G3      net (fanout=6)        1.896   XLXN_23<3>
    SLICE_X40Y35.Y       Tilo                  0.759   XLXI_6/XLXN_698<4>
                                                       XLXI_7/char<4>1
    SLICE_X40Y35.F3      net (fanout=1)        0.023   XLXN_29<4>
    SLICE_X40Y35.X       Tilo                  0.759   XLXI_6/XLXN_698<4>
                                                       XLXI_6/I_CursorCnt/RAM_DI_Out<4>1
    RAMB16_X1Y6.DIB4     net (fanout=1)        1.749   XLXI_6/XLXN_698<4>
    RAMB16_X1Y6.CLKB     Tbdck                 0.227   XLXI_6/XLXI_3
                                                       XLXI_6/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                      8.225ns (4.557ns logic, 3.668ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_7/state_FSM_FFd2 (SLICE_X48Y35.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/state_FSM_FFd3 (FF)
  Destination:          XLXI_7/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.009ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/state_FSM_FFd3 to XLXI_7/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.YQ      Tcko                  0.470   XLXI_7/state_FSM_FFd4
                                                       XLXI_7/state_FSM_FFd3
    SLICE_X48Y35.BX      net (fanout=2)        0.405   XLXI_7/state_FSM_FFd3
    SLICE_X48Y35.CLK     Tckdi       (-Th)    -0.134   XLXI_7/state_FSM_FFd2
                                                       XLXI_7/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.009ns (0.604ns logic, 0.405ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/XLXI_115/XLXI_151/O (SLICE_X54Y65.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/XLXI_115/XLXI_151/Q (FF)
  Destination:          XLXI_6/XLXI_115/XLXI_151/O (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.022 - 0.016)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_6/XLXI_115/XLXI_151/Q to XLXI_6/XLXI_115/XLXI_151/O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y64.YQ      Tcko                  0.522   XLXI_6/XLXI_115/XLXI_151/Q
                                                       XLXI_6/XLXI_115/XLXI_151/Q
    SLICE_X54Y65.BY      net (fanout=1)        0.377   XLXI_6/XLXI_115/XLXI_151/Q
    SLICE_X54Y65.CLK     Tckdi       (-Th)    -0.152   XLXI_6/XLXI_115/XLXI_151/O
                                                       XLXI_6/XLXI_115/XLXI_151/O
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.674ns logic, 0.377ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram.A (RAMB16_X1Y7.ADDRA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/I_ModeCtrl/cntMod30_1 (FF)
  Destination:          XLXI_6/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.033 - 0.022)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_6/I_ModeCtrl/cntMod30_1 to XLXI_6/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y60.YQ      Tcko                  0.522   XLXI_6/I_ModeCtrl/cntMod30<0>
                                                       XLXI_6/I_ModeCtrl/cntMod30_1
    RAMB16_X1Y7.ADDRA3   net (fanout=8)        0.734   XLXI_6/I_ModeCtrl/cntMod30<1>
    RAMB16_X1Y7.CLKA     Tbcka       (-Th)     0.131   XLXI_6/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram
                                                       XLXI_6/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.125ns (0.391ns logic, 0.734ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_5/Mram_ram/CLKB
  Logical resource: XLXI_5/Mram_ram.B/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_5/Mram_ram/CLKB
  Logical resource: XLXI_5/Mram_ram.B/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_5/Mram_ram/CLKB
  Logical resource: XLXI_5/Mram_ram.B/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   10.050|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2333 paths, 0 nets, and 854 connections

Design statistics:
   Minimum period:  10.050ns{1}   (Maximum frequency:  99.502MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 18 21:12:38 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 164 MB



