Timing Analyzer report for FPGACode
Wed Nov  5 20:35:14 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; FPGACode                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.96        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.9%      ;
;     Processor 3            ;  11.5%      ;
;     Processor 4            ;   5.4%      ;
;     Processors 5-16        ;   5.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; timings.sdc   ; OK     ; Wed Nov  5 20:35:12 2025 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; main_clk ; c_pll|altpll_component|auto_generated|pll1|inclk[0] ; { c_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; main_clk                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { MAIN_CLK }                                          ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 110.67 MHz ; 110.67 MHz      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.964 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.376 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.926 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.717 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.694 ; 0.000         ;
; main_clk                                          ; 9.858 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.964 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.957      ;
; 1.021 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.900      ;
; 1.033 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.888      ;
; 1.148 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.773      ;
; 1.243 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.678      ;
; 1.290 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.631      ;
; 1.381 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.540      ;
; 1.563 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.395      ; 8.833      ;
; 1.564 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.395      ; 8.832      ;
; 1.625 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.770      ;
; 1.626 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.769      ;
; 1.633 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.762      ;
; 1.635 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.760      ;
; 1.635 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.760      ;
; 1.636 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.759      ;
; 1.645 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.750      ;
; 1.645 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.750      ;
; 1.677 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.402      ; 8.726      ;
; 1.682 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.713      ;
; 1.683 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.712      ;
; 1.690 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.705      ;
; 1.692 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.703      ;
; 1.692 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.703      ;
; 1.693 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.702      ;
; 1.694 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.701      ;
; 1.695 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.700      ;
; 1.701 ; eth_port:c_eth4|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~portb_address_reg0 ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.407     ; 7.893      ;
; 1.702 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.693      ;
; 1.702 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.693      ;
; 1.702 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.693      ;
; 1.704 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.691      ;
; 1.704 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.691      ;
; 1.705 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.690      ;
; 1.714 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.681      ;
; 1.714 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.681      ;
; 1.725 ; eth_port:c_eth4|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~portb_address_reg0 ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.387     ; 7.889      ;
; 1.725 ; eth_port:c_eth4|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~portb_address_reg0 ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.387     ; 7.889      ;
; 1.728 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.395      ; 8.668      ;
; 1.729 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.395      ; 8.667      ;
; 1.734 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.664      ;
; 1.734 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.664      ;
; 1.735 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.663      ;
; 1.735 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.663      ;
; 1.735 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.663      ;
; 1.736 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.662      ;
; 1.736 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.662      ;
; 1.736 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.662      ;
; 1.736 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.662      ;
; 1.755 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[8]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.166      ;
; 1.761 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.637      ;
; 1.761 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.637      ;
; 1.762 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.636      ;
; 1.762 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.636      ;
; 1.762 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.636      ;
; 1.763 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.635      ;
; 1.763 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.635      ;
; 1.763 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.635      ;
; 1.763 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.635      ;
; 1.809 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.586      ;
; 1.810 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.585      ;
; 1.817 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.578      ;
; 1.819 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.576      ;
; 1.819 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.576      ;
; 1.820 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.575      ;
; 1.829 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.566      ;
; 1.829 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.566      ;
; 1.832 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.566      ;
; 1.832 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.566      ;
; 1.833 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.565      ;
; 1.833 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.565      ;
; 1.833 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.565      ;
; 1.834 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.564      ;
; 1.834 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.564      ;
; 1.834 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.564      ;
; 1.834 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.564      ;
; 1.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.402      ; 8.561      ;
; 1.869 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.052      ;
; 1.873 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 8.050      ;
; 1.874 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 8.049      ;
; 1.891 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.395      ; 8.505      ;
; 1.893 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.395      ; 8.503      ;
; 1.894 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.395      ; 8.502      ;
; 1.896 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.025      ;
; 1.898 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 8.025      ;
; 1.899 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 8.024      ;
; 1.901 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 8.022      ;
; 1.901 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 8.022      ;
; 1.904 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.491      ;
; 1.905 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.490      ;
; 1.912 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.483      ;
; 1.914 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.481      ;
; 1.914 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.481      ;
; 1.915 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.480      ;
; 1.924 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.471      ;
; 1.924 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.394      ; 8.471      ;
; 1.925 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.996      ;
; 1.930 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.468      ;
; 1.930 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.468      ;
; 1.931 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.395      ; 8.465      ;
; 1.931 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.397      ; 8.467      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.376 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.104      ;
; 0.402 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; eth_port:c_eth3|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.126      ;
; 0.429 ; ringbuffer:c_eth2_rb|ram_a_din[3]                                      ; ringbuffer:c_eth2_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.164      ;
; 0.429 ; ringbuffer:c_eth4_rb|ram_a_din[6]                                      ; ringbuffer:c_eth4_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.172      ;
; 0.429 ; ringbuffer:c_eth0_rb|ram_a_din[8]                                      ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.163      ;
; 0.432 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[4]               ; eth_port:c_eth2|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.160      ;
; 0.433 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]              ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]              ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]              ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail            ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]              ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]              ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; ringbuffer:c_eth4_rb|ram_a_addr[6]                                     ; ringbuffer:c_eth4_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.171      ;
; 0.435 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs           ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.439 ; ringbuffer:c_eth2_rb|ram_b_addr[5]                                     ; ringbuffer:c_eth2_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.168      ;
; 0.439 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[5]               ; eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.167      ;
; 0.441 ; ringbuffer:c_eth3_rb|ram_a_din[7]                                      ; ringbuffer:c_eth3_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.176      ;
; 0.447 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[1]               ; eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.175      ;
; 0.448 ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; eth_port:c_eth2|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.185      ;
; 0.448 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[0]               ; eth_port:c_eth3|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.174      ;
; 0.449 ; ringbuffer:c_eth4_rb|ram_2048x9_cascade:u_ram|b_dout_reg[0]            ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.184      ;
; 0.449 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[6]               ; eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.177      ;
; 0.449 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[3]               ; eth_port:c_eth3|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.175      ;
; 0.450 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.182      ;
; 0.451 ; ringbuffer:c_eth2_rb|ram_b_addr[6]                                     ; ringbuffer:c_eth2_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.180      ;
; 0.451 ; eth_port:c_eth2|eth_rx:c_rx|rx_decoder:decoder|new_mid[2]              ; eth_port:c_eth2|eth_rx:c_rx|rx_decoder:decoder|new_mid[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; eth_port:c_eth2|eth_rx:c_rx|rx_decoder:decoder|new_mid[1]              ; eth_port:c_eth2|eth_rx:c_rx|rx_decoder:decoder|new_mid[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth3_rb|out_state                                         ; ringbuffer:c_eth3_rb|out_state                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth3_rb|ram_b_addr[10]                                    ; ringbuffer:c_eth3_rb|ram_b_addr[10]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth3_rb|ram_b_addr[9]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[9]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth3_rb|ram_b_addr[8]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[8]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth3_rb|ram_b_addr[7]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[7]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth3_rb|ram_b_addr[6]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[6]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth3_rb|ram_b_addr[5]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[5]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth3_rb|ram_b_addr[4]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[4]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth3_rb|ram_b_addr[3]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[3]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth3_rb|ram_b_addr[2]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[2]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth3_rb|ram_b_addr[1]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[1]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth3_rb|ram_b_addr[0]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[0]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth3_rb|cap_len[0]                                        ; ringbuffer:c_eth3_rb|cap_len[0]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth3_rb|cap_len[11]                                       ; ringbuffer:c_eth3_rb|cap_len[11]                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth2|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth2|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth2_rb|ram_b_addr[10]                                    ; ringbuffer:c_eth2_rb|ram_b_addr[10]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth2_rb|out_state                                         ; ringbuffer:c_eth2_rb|out_state                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth1_rb|ram_b_addr[1]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[1]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|finalcount               ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|finalcount               ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|final                    ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|final                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs           ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect           ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.183      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.926 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.962      ;
; 3.931 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.957      ;
; 3.931 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.957      ;
; 3.931 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.957      ;
; 3.931 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.957      ;
; 3.931 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[29] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.957      ;
; 3.931 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.957      ;
; 3.931 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.957      ;
; 3.931 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.957      ;
; 3.931 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.957      ;
; 3.931 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.957      ;
; 3.937 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.950      ;
; 3.937 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.950      ;
; 3.937 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.950      ;
; 3.937 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.950      ;
; 3.937 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[23]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.950      ;
; 3.937 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.950      ;
; 3.937 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[20]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.950      ;
; 3.937 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[21]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.950      ;
; 3.937 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.950      ;
; 3.937 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.950      ;
; 3.937 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.950      ;
; 3.937 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.950      ;
; 3.937 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.950      ;
; 3.937 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.950      ;
; 4.178 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 5.714      ;
; 4.178 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 5.714      ;
; 4.178 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 5.714      ;
; 4.178 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 5.714      ;
; 4.178 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 5.714      ;
; 4.179 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.712      ;
; 4.179 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.712      ;
; 4.179 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.712      ;
; 4.179 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.712      ;
; 4.179 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.712      ;
; 4.179 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.712      ;
; 4.179 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.712      ;
; 4.179 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.712      ;
; 4.179 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.712      ;
; 4.179 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.712      ;
; 4.193 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.697      ;
; 4.193 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.697      ;
; 4.193 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.697      ;
; 4.193 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.697      ;
; 4.193 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.697      ;
; 4.193 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.697      ;
; 4.193 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[3]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.697      ;
; 4.193 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[0]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.697      ;
; 4.193 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[2]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.697      ;
; 4.193 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[1]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.697      ;
; 4.193 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[7]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.697      ;
; 4.193 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[6]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.697      ;
; 4.193 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[5]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.697      ;
; 4.193 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[4]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.697      ;
; 4.280 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.613      ;
; 4.280 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.613      ;
; 4.280 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.613      ;
; 4.280 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.613      ;
; 4.280 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.613      ;
; 4.280 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.613      ;
; 4.280 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.613      ;
; 4.280 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.613      ;
; 4.280 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.613      ;
; 4.280 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.613      ;
; 4.280 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.613      ;
; 4.280 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.613      ;
; 4.280 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.613      ;
; 4.317 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.570      ;
; 4.317 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.570      ;
; 4.317 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.570      ;
; 4.317 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.570      ;
; 4.317 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.570      ;
; 4.317 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.570      ;
; 4.317 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.570      ;
; 4.317 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.570      ;
; 4.317 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.570      ;
; 4.317 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.570      ;
; 4.317 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 5.570      ;
; 4.328 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 5.558      ;
; 4.328 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 5.558      ;
; 4.328 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 5.558      ;
; 4.328 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 5.558      ;
; 4.328 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 5.558      ;
; 4.328 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 5.558      ;
; 4.328 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 5.558      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.559      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.001      ;
; 2.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.001      ;
; 2.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.001      ;
; 2.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.001      ;
; 2.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.001      ;
; 2.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.001      ;
; 2.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[15] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.001      ;
; 2.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.001      ;
; 2.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.001      ;
; 2.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[16] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.001      ;
; 2.811 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.111      ;
; 2.811 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.111      ;
; 2.811 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.111      ;
; 2.947 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.233      ;
; 2.947 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.233      ;
; 2.947 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.233      ;
; 3.018 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.318      ;
; 3.018 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.318      ;
; 3.018 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.318      ;
; 3.018 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.318      ;
; 3.018 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.318      ;
; 3.018 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.318      ;
; 3.018 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.318      ;
; 3.018 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.318      ;
; 3.018 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.318      ;
; 3.086 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.381      ;
; 3.086 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.381      ;
; 3.086 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.381      ;
; 3.086 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.381      ;
; 3.086 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.381      ;
; 3.086 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.381      ;
; 3.086 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.381      ;
; 3.086 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.381      ;
; 3.086 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.381      ;
; 3.086 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.381      ;
; 3.086 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.381      ;
; 3.119 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.414      ;
; 3.119 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.414      ;
; 3.119 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[26]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.414      ;
; 3.119 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.414      ;
; 3.119 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.414      ;
; 3.119 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.414      ;
; 3.119 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.414      ;
; 3.119 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.414      ;
; 3.174 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.459      ;
; 3.174 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.459      ;
; 3.174 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.459      ;
; 3.174 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.459      ;
; 3.174 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.459      ;
; 3.174 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.459      ;
; 3.174 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.459      ;
; 3.174 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.459      ;
; 3.174 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[26]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.459      ;
; 3.174 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.459      ;
; 3.174 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.459      ;
; 3.185 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.470      ;
; 3.185 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.470      ;
; 3.185 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.470      ;
; 3.185 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.470      ;
; 3.185 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.470      ;
; 3.185 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.470      ;
; 3.185 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.470      ;
; 3.185 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.470      ;
; 3.185 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.470      ;
; 3.185 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.470      ;
; 3.391 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.686      ;
; 3.391 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.686      ;
; 3.391 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.686      ;
; 3.391 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.686      ;
; 3.391 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.686      ;
; 3.391 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.686      ;
; 3.391 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.686      ;
; 3.391 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.686      ;
; 3.391 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.686      ;
; 3.391 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.686      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.727      ;
; 3.494 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.794      ;
; 3.494 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.794      ;
; 3.494 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.794      ;
; 3.494 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.794      ;
; 3.494 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.794      ;
; 3.494 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.794      ;
; 3.494 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.794      ;
; 3.494 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.794      ;
; 3.494 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.794      ;
; 3.494 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.794      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.271 ns




+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 120.22 MHz ; 120.22 MHz      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.682 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.350 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.392 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.453 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.673 ; 0.000         ;
; main_clk                                          ; 9.855 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.682 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.247      ;
; 1.735 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.194      ;
; 1.746 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.183      ;
; 1.849 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.080      ;
; 1.935 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.994      ;
; 1.971 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.958      ;
; 2.054 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.875      ;
; 2.235 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.378      ; 8.145      ;
; 2.236 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.378      ; 8.144      ;
; 2.260 ; eth_port:c_eth4|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~portb_address_reg0 ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.361     ; 7.381      ;
; 2.324 ; eth_port:c_eth4|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~portb_address_reg0 ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 7.335      ;
; 2.325 ; eth_port:c_eth4|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~portb_address_reg0 ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 7.334      ;
; 2.347 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.031      ;
; 2.348 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.030      ;
; 2.348 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.030      ;
; 2.348 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.030      ;
; 2.348 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.030      ;
; 2.349 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.029      ;
; 2.349 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.029      ;
; 2.349 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.029      ;
; 2.350 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.028      ;
; 2.374 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.004      ;
; 2.375 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.003      ;
; 2.375 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.003      ;
; 2.375 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.003      ;
; 2.375 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.003      ;
; 2.376 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.002      ;
; 2.376 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.002      ;
; 2.376 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.002      ;
; 2.377 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 7.997      ;
; 2.377 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 8.001      ;
; 2.378 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 7.996      ;
; 2.383 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.992      ;
; 2.384 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 7.990      ;
; 2.386 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.989      ;
; 2.386 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.989      ;
; 2.394 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.981      ;
; 2.395 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.980      ;
; 2.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 7.981      ;
; 2.405 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.378      ; 7.975      ;
; 2.406 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.378      ; 7.974      ;
; 2.430 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 7.944      ;
; 2.431 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 7.943      ;
; 2.436 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.939      ;
; 2.437 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 7.937      ;
; 2.439 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.936      ;
; 2.439 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.936      ;
; 2.441 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 7.933      ;
; 2.442 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[8]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.487      ;
; 2.442 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 7.932      ;
; 2.447 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.928      ;
; 2.447 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.928      ;
; 2.448 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.927      ;
; 2.448 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 7.926      ;
; 2.450 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.925      ;
; 2.450 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.925      ;
; 2.458 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.917      ;
; 2.459 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.919      ;
; 2.459 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.916      ;
; 2.460 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.918      ;
; 2.460 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.918      ;
; 2.460 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.918      ;
; 2.460 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.918      ;
; 2.461 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.917      ;
; 2.461 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.917      ;
; 2.461 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.917      ;
; 2.462 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.916      ;
; 2.499 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.434      ;
; 2.499 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.431      ;
; 2.500 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.433      ;
; 2.506 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 7.871      ;
; 2.517 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.861      ;
; 2.518 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.860      ;
; 2.518 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.860      ;
; 2.518 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.860      ;
; 2.518 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.860      ;
; 2.519 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.859      ;
; 2.519 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.859      ;
; 2.519 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.859      ;
; 2.520 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.376      ; 7.858      ;
; 2.523 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.378      ; 7.857      ;
; 2.524 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.409      ;
; 2.524 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.378      ; 7.856      ;
; 2.525 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.408      ;
; 2.526 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.404      ;
; 2.544 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 7.830      ;
; 2.545 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 7.829      ;
; 2.550 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.825      ;
; 2.551 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 7.823      ;
; 2.553 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.822      ;
; 2.553 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.822      ;
; 2.561 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.814      ;
; 2.562 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.373      ; 7.813      ;
; 2.566 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 7.811      ;
; 2.571 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 7.811      ;
; 2.573 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 7.804      ;
; 2.584 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.378      ; 7.796      ;
; 2.585 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.378      ; 7.795      ;
; 2.586 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.347      ;
; 2.587 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.346      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.350 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.001      ;
; 0.381 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; eth_port:c_eth3|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.023      ;
; 0.382 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]              ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail            ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]              ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]              ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]              ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]              ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs           ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.400 ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth4|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth3|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ringbuffer:c_eth3_rb|ram_b_addr[9]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[9]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth2|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth2|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail            ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.AXI           ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.AXI                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth2|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]            ; eth_port:c_eth2|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]              ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]              ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs           ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail            ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect           ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_rx:c_rx|rx_decoder:decoder|data_out                ; eth_port:c_eth3|eth_rx:c_rx|rx_decoder:decoder|data_out                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_rx:c_rx|rx_decoder:decoder|bit_valid               ; eth_port:c_eth3|eth_rx:c_rx|rx_decoder:decoder|bit_valid                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]            ; eth_port:c_eth3|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]              ; eth_port:c_eth3|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_rx:c_rx|rx_decoder:decoder|midcapture              ; eth_port:c_eth3|eth_rx:c_rx|rx_decoder:decoder|midcapture                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth3|eth_rx:c_rx|rx_decoder:decoder|timeout                 ; eth_port:c_eth3|eth_rx:c_rx|rx_decoder:decoder|timeout                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; reset_ctrl:c_reset_ctrl|r_resetn                                       ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|btn                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth2|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset_ctrl:c_trigger_ctrl|r_resetn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth3_rb|out_state                                         ; ringbuffer:c_eth3_rb|out_state                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth3_rb|ram_b_addr[10]                                    ; ringbuffer:c_eth3_rb|ram_b_addr[10]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth3_rb|ram_b_addr[8]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[8]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth3_rb|ram_b_addr[7]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[7]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth3_rb|ram_b_addr[6]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[6]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth3_rb|ram_b_addr[5]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[5]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth3_rb|ram_b_addr[4]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[4]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth3_rb|ram_b_addr[3]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[3]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth3_rb|ram_b_addr[2]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[2]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth3_rb|ram_b_addr[1]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[1]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth3_rb|ram_b_addr[0]                                     ; ringbuffer:c_eth3_rb|ram_b_addr[0]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth3_rb|cap_len[0]                                        ; ringbuffer:c_eth3_rb|cap_len[0]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth3_rb|cap_len[11]                                       ; ringbuffer:c_eth3_rb|cap_len[11]                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth3|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.506      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.506      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.506      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.506      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[23]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.506      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.506      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[20]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.506      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[21]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.506      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.506      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.506      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.506      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.506      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.506      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.506      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.392 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.505      ;
; 4.399 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.500      ;
; 4.399 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.500      ;
; 4.399 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.500      ;
; 4.399 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.500      ;
; 4.399 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[29] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.500      ;
; 4.399 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.500      ;
; 4.399 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.500      ;
; 4.399 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.500      ;
; 4.399 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.500      ;
; 4.399 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.500      ;
; 4.578 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.321      ;
; 4.578 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.321      ;
; 4.578 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.321      ;
; 4.578 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.321      ;
; 4.578 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.321      ;
; 4.578 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.321      ;
; 4.578 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.321      ;
; 4.578 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.321      ;
; 4.578 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.321      ;
; 4.578 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.321      ;
; 4.581 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.319      ;
; 4.581 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.319      ;
; 4.581 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.319      ;
; 4.581 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.319      ;
; 4.581 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.319      ;
; 4.596 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.302      ;
; 4.596 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.302      ;
; 4.596 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.302      ;
; 4.596 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.302      ;
; 4.596 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.302      ;
; 4.596 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.302      ;
; 4.596 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[3]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.302      ;
; 4.596 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[0]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.302      ;
; 4.596 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[2]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.302      ;
; 4.596 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[1]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.302      ;
; 4.596 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[7]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.302      ;
; 4.596 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[6]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.302      ;
; 4.596 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[5]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.302      ;
; 4.596 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[4]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.302      ;
; 4.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.199      ;
; 4.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.199      ;
; 4.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.199      ;
; 4.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.199      ;
; 4.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.199      ;
; 4.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.199      ;
; 4.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.199      ;
; 4.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.199      ;
; 4.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.199      ;
; 4.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.199      ;
; 4.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.199      ;
; 4.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.199      ;
; 4.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.199      ;
; 4.732 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.166      ;
; 4.732 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.166      ;
; 4.732 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.166      ;
; 4.732 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.166      ;
; 4.732 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.166      ;
; 4.732 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.166      ;
; 4.732 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.166      ;
; 4.732 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.166      ;
; 4.732 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.166      ;
; 4.732 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.166      ;
; 4.732 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.166      ;
; 4.737 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.164      ;
; 4.751 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.147      ;
; 4.751 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.147      ;
; 4.751 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.147      ;
; 4.751 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.147      ;
; 4.751 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.147      ;
; 4.751 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.147      ;
; 4.751 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.147      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.713      ;
; 2.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.713      ;
; 2.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.713      ;
; 2.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.713      ;
; 2.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.713      ;
; 2.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.713      ;
; 2.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[15] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.713      ;
; 2.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.713      ;
; 2.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.713      ;
; 2.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[16] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.713      ;
; 2.533 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.805      ;
; 2.533 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.805      ;
; 2.533 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.805      ;
; 2.652 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.911      ;
; 2.652 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.911      ;
; 2.652 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.911      ;
; 2.739 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.012      ;
; 2.739 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.012      ;
; 2.739 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.012      ;
; 2.739 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.012      ;
; 2.739 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.012      ;
; 2.739 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.012      ;
; 2.739 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.012      ;
; 2.739 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.012      ;
; 2.739 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.012      ;
; 2.817 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.087      ;
; 2.817 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.087      ;
; 2.817 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.087      ;
; 2.817 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.087      ;
; 2.817 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.087      ;
; 2.817 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.087      ;
; 2.817 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.087      ;
; 2.817 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.087      ;
; 2.817 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.087      ;
; 2.817 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.087      ;
; 2.817 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.087      ;
; 2.848 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.112      ;
; 2.848 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.112      ;
; 2.848 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[26]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.112      ;
; 2.848 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.112      ;
; 2.848 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.112      ;
; 2.848 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.112      ;
; 2.848 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.112      ;
; 2.848 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.112      ;
; 2.914 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.174      ;
; 2.914 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.174      ;
; 2.914 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.174      ;
; 2.914 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.174      ;
; 2.914 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.174      ;
; 2.914 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.174      ;
; 2.914 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.174      ;
; 2.914 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.174      ;
; 2.914 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[26]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.174      ;
; 2.914 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.174      ;
; 2.914 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.174      ;
; 2.917 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.178      ;
; 2.917 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.178      ;
; 2.917 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.178      ;
; 2.917 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.178      ;
; 2.917 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.178      ;
; 2.917 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.178      ;
; 2.917 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.178      ;
; 2.917 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.178      ;
; 2.917 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.178      ;
; 2.917 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.178      ;
; 3.112 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.382      ;
; 3.112 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.382      ;
; 3.112 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.382      ;
; 3.112 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.382      ;
; 3.112 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.382      ;
; 3.112 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.382      ;
; 3.112 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.382      ;
; 3.112 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.382      ;
; 3.112 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.382      ;
; 3.112 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.382      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.139 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.406      ;
; 3.207 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.466      ;
; 3.207 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.466      ;
; 3.207 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.466      ;
; 3.207 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.466      ;
; 3.207 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.466      ;
; 3.207 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.466      ;
; 3.207 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.466      ;
; 3.207 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.466      ;
; 3.207 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.466      ;
; 3.207 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.466      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.546 ns




+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.112 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.125 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.180 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.177 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.732 ; 0.000         ;
; main_clk                                          ; 9.423 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.112 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.838      ;
; 6.115 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.835      ;
; 6.117 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.833      ;
; 6.189 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.761      ;
; 6.194 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.756      ;
; 6.267 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.683      ;
; 6.267 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.683      ;
; 6.307 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.835      ;
; 6.308 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.834      ;
; 6.358 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.784      ;
; 6.359 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.783      ;
; 6.371 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.771      ;
; 6.372 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.770      ;
; 6.387 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.754      ;
; 6.388 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.753      ;
; 6.389 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.753      ;
; 6.390 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.752      ;
; 6.390 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.751      ;
; 6.391 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.751      ;
; 6.391 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.750      ;
; 6.392 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.749      ;
; 6.392 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.750      ;
; 6.393 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 3.752      ;
; 6.393 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.748      ;
; 6.393 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.749      ;
; 6.394 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.748      ;
; 6.394 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.748      ;
; 6.395 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.747      ;
; 6.396 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.746      ;
; 6.397 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.744      ;
; 6.400 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.741      ;
; 6.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.741      ;
; 6.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.741      ;
; 6.402 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.739      ;
; 6.404 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.738      ;
; 6.404 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.738      ;
; 6.406 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.740      ;
; 6.406 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.736      ;
; 6.406 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.736      ;
; 6.407 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.739      ;
; 6.408 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.738      ;
; 6.409 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.737      ;
; 6.409 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.737      ;
; 6.409 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.737      ;
; 6.410 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.736      ;
; 6.410 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.736      ;
; 6.410 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.736      ;
; 6.417 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.729      ;
; 6.418 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.728      ;
; 6.419 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.727      ;
; 6.419 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.727      ;
; 6.420 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.726      ;
; 6.420 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.726      ;
; 6.420 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.726      ;
; 6.420 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.726      ;
; 6.421 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.725      ;
; 6.421 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.725      ;
; 6.421 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.725      ;
; 6.421 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.725      ;
; 6.422 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.724      ;
; 6.422 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.724      ;
; 6.422 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.724      ;
; 6.423 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.723      ;
; 6.423 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.723      ;
; 6.423 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.723      ;
; 6.444 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 3.701      ;
; 6.453 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.689      ;
; 6.454 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.688      ;
; 6.457 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 3.688      ;
; 6.458 ; eth_port:c_eth4|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~portb_address_reg0 ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 3.350      ;
; 6.459 ; eth_port:c_eth4|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~portb_address_reg0 ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 3.349      ;
; 6.464 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.677      ;
; 6.465 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.488      ;
; 6.465 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.676      ;
; 6.466 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.676      ;
; 6.467 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[8]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.483      ;
; 6.467 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.675      ;
; 6.468 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.674      ;
; 6.469 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.672      ;
; 6.470 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.671      ;
; 6.471 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.671      ;
; 6.472 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.670      ;
; 6.473 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.669      ;
; 6.474 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.667      ;
; 6.476 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.477      ;
; 6.478 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.664      ;
; 6.478 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.664      ;
; 6.478 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.475      ;
; 6.479 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.475      ;
; 6.479 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.662      ;
; 6.480 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.474      ;
; 6.483 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.157      ; 3.661      ;
; 6.483 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.659      ;
; 6.483 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.155      ; 3.659      ;
; 6.488 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.466      ;
; 6.489 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.465      ;
; 6.490 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.464      ;
; 6.491 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                                  ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.463      ;
; 6.499 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.647      ;
; 6.500 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                                  ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.646      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.125 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]  ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.448      ;
; 0.136 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]  ; eth_port:c_eth3|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.454      ;
; 0.146 ; ringbuffer:c_eth4_rb|ram_2048x9_cascade:u_ram|b_dout_reg[0]   ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.475      ;
; 0.148 ; ringbuffer:c_eth2_rb|ram_a_din[3]                             ; ringbuffer:c_eth2_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.150 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[5]      ; eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.473      ;
; 0.151 ; ringbuffer:c_eth0_rb|ram_a_din[8]                             ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[4]      ; eth_port:c_eth2|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.474      ;
; 0.152 ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]  ; eth_port:c_eth2|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; ringbuffer:c_eth4_rb|ram_2048x9_cascade:u_ram|b_dout_reg[7]   ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.481      ;
; 0.152 ; ringbuffer:c_eth4_rb|ram_a_din[6]                             ; ringbuffer:c_eth4_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.483      ;
; 0.153 ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]  ; eth_port:c_eth2|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.485      ;
; 0.153 ; ringbuffer:c_eth2_rb|ram_b_addr[5]                            ; ringbuffer:c_eth2_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; ringbuffer:c_eth4_rb|ram_a_addr[6]                            ; ringbuffer:c_eth4_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.482      ;
; 0.155 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|b_dout_reg[3]   ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; ringbuffer:c_eth4_rb|ram_2048x9_cascade:u_ram|b_dout_reg[2]   ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[6]      ; eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.479      ;
; 0.157 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|b_dout_reg[0]   ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.484      ;
; 0.158 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]  ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.487      ;
; 0.160 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[1]      ; eth_port:c_eth2|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.161 ; ringbuffer:c_eth2_rb|ram_b_addr[6]                            ; ringbuffer:c_eth2_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|b_dout_reg[2]   ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.488      ;
; 0.162 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[1]      ; eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[3]      ; eth_port:c_eth3|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.483      ;
; 0.163 ; ringbuffer:c_eth3_rb|ram_a_din[7]                             ; ringbuffer:c_eth3_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|b_dout_reg[6]   ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.163 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[5]      ; eth_port:c_eth2|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.163 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[0]      ; eth_port:c_eth3|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.484      ;
; 0.164 ; ringbuffer:c_eth2_rb|ram_b_addr[3]                            ; ringbuffer:c_eth2_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]  ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.493      ;
; 0.164 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[2]      ; eth_port:c_eth2|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[4]      ; eth_port:c_eth3|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.485      ;
; 0.165 ; ringbuffer:c_eth2_rb|ram_b_addr[7]                            ; ringbuffer:c_eth2_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.165 ; ringbuffer:c_eth1_rb|ram_b_addr[4]                            ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]  ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.493      ;
; 0.166 ; eth_port:c_eth2|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]  ; eth_port:c_eth2|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.498      ;
; 0.167 ; ringbuffer:c_eth2_rb|ram_b_addr[8]                            ; ringbuffer:c_eth2_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; ringbuffer:c_eth1_rb|ram_b_addr[5]                            ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; ringbuffer:c_eth1_rb|ram_a_din[5]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.497      ;
; 0.167 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]  ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.167 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]  ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.167 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]  ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.496      ;
; 0.167 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|b_dout_reg[1]   ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.494      ;
; 0.167 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[10]     ; eth_port:c_eth2|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[0]      ; eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.168 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]  ; eth_port:c_eth3|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.489      ;
; 0.168 ; ringbuffer:c_eth2_rb|ram_b_addr[2]                            ; ringbuffer:c_eth2_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168 ; ringbuffer:c_eth1_rb|ram_b_addr[3]                            ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.168 ; ringbuffer:c_eth1_rb|ram_b_addr[6]                            ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.168 ; ringbuffer:c_eth4_rb|ram_2048x9_cascade:u_ram|b_dout_reg[1]   ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.497      ;
; 0.169 ; ringbuffer:c_eth2_rb|ram_b_addr[4]                            ; ringbuffer:c_eth2_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.495      ;
; 0.169 ; ringbuffer:c_eth1_rb|ram_b_addr[8]                            ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.169 ; ringbuffer:c_eth4_rb|ram_2048x9_cascade:u_ram|b_dout_reg[4]   ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.498      ;
; 0.169 ; ringbuffer:c_eth4_rb|ram_2048x9_cascade:u_ram|b_dout_reg[6]   ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.498      ;
; 0.169 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]  ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.169 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[0]      ; eth_port:c_eth2|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.492      ;
; 0.169 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[10]     ; eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.492      ;
; 0.170 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]  ; eth_port:c_eth3|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.491      ;
; 0.170 ; ringbuffer:c_eth1_rb|ram_a_din[0]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.500      ;
; 0.170 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]  ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.498      ;
; 0.171 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]  ; eth_port:c_eth3|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.492      ;
; 0.171 ; ringbuffer:c_eth1_rb|ram_a_din[6]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.501      ;
; 0.172 ; ringbuffer:c_eth1_rb|ram_a_din[7]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.502      ;
; 0.172 ; ringbuffer:c_eth4_rb|ram_2048x9_cascade:u_ram|b_dout_reg[5]   ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.501      ;
; 0.172 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[8]      ; eth_port:c_eth3|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.493      ;
; 0.173 ; ringbuffer:c_eth3_rb|ram_2048x9_cascade:u_ram|b_dout_reg[3]   ; eth_port:c_eth3|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.497      ;
; 0.174 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]  ; eth_port:c_eth3|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.495      ;
; 0.174 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]  ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.497      ;
; 0.175 ; ringbuffer:c_eth1_rb|ram_a_din[3]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.505      ;
; 0.176 ; ringbuffer:c_eth2_rb|ram_b_addr[9]                            ; ringbuffer:c_eth2_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.176 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[5]      ; eth_port:c_eth3|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.497      ;
; 0.177 ; ringbuffer:c_eth1_rb|ram_b_addr[7]                            ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.502      ;
; 0.178 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]  ; eth_port:c_eth3|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.499      ;
; 0.178 ; ringbuffer:c_eth4_rb|ram_a_din[0]                             ; ringbuffer:c_eth4_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.508      ;
; 0.178 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]  ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.500      ;
; 0.178 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]     ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail   ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[2]      ; eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.501      ;
; 0.178 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[2]      ; eth_port:c_eth3|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.499      ;
; 0.178 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[9]      ; eth_port:c_eth3|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.499      ;
; 0.179 ; ringbuffer:c_eth2_rb|ram_a_din[1]                             ; ringbuffer:c_eth2_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.504      ;
; 0.179 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]     ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]     ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]     ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]     ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[1]      ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.504      ;
; 0.181 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]  ; eth_port:c_eth3|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.502      ;
; 0.182 ; ringbuffer:c_eth1_rb|ram_a_din[3]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.512      ;
; 0.182 ; eth_port:c_eth4|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]  ; eth_port:c_eth4|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.511      ;
; 0.182 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[3]      ; eth_port:c_eth2|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.505      ;
; 0.182 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[10]     ; eth_port:c_eth3|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.503      ;
; 0.182 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[1]      ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.504      ;
; 0.183 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10] ; eth_port:c_eth3|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.504      ;
; 0.183 ; ringbuffer:c_eth4_rb|ram_a_din[3]                             ; ringbuffer:c_eth4_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.511      ;
; 0.183 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[6]      ; eth_port:c_eth2|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.506      ;
; 0.184 ; ringbuffer:c_eth1_rb|ram_a_din[0]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.514      ;
; 0.184 ; ringbuffer:c_eth1_rb|ram_a_din[6]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.514      ;
; 0.184 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[7]      ; eth_port:c_eth3|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.505      ;
; 0.185 ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active      ; eth_port:c_eth3|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]  ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.510      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.180 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.750      ;
; 7.185 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.746      ;
; 7.185 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.746      ;
; 7.185 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.746      ;
; 7.185 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.746      ;
; 7.185 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[23]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.746      ;
; 7.185 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.746      ;
; 7.185 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[20]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.746      ;
; 7.185 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[21]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.746      ;
; 7.185 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.746      ;
; 7.185 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.746      ;
; 7.185 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.746      ;
; 7.185 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.746      ;
; 7.185 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.746      ;
; 7.185 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.746      ;
; 7.186 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.745      ;
; 7.186 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.745      ;
; 7.186 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.745      ;
; 7.186 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.745      ;
; 7.186 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[29] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.745      ;
; 7.186 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.745      ;
; 7.186 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.745      ;
; 7.186 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.745      ;
; 7.186 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.745      ;
; 7.186 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.745      ;
; 7.281 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.650      ;
; 7.281 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.650      ;
; 7.281 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.650      ;
; 7.281 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.650      ;
; 7.281 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.650      ;
; 7.281 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.650      ;
; 7.281 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[3]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.650      ;
; 7.281 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[0]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.650      ;
; 7.281 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[2]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.650      ;
; 7.281 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[1]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.650      ;
; 7.281 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[7]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.650      ;
; 7.281 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[6]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.650      ;
; 7.281 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[5]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.650      ;
; 7.281 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[4]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.650      ;
; 7.282 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.650      ;
; 7.282 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.650      ;
; 7.282 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.650      ;
; 7.282 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.650      ;
; 7.282 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.650      ;
; 7.282 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.650      ;
; 7.282 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.650      ;
; 7.282 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.650      ;
; 7.282 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.650      ;
; 7.282 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.650      ;
; 7.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.648      ;
; 7.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.648      ;
; 7.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.648      ;
; 7.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.648      ;
; 7.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.648      ;
; 7.308 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.622      ;
; 7.311 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.619      ;
; 7.311 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.619      ;
; 7.311 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.619      ;
; 7.311 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.619      ;
; 7.311 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.619      ;
; 7.311 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.619      ;
; 7.311 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.619      ;
; 7.311 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.619      ;
; 7.311 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.619      ;
; 7.311 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.619      ;
; 7.311 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.619      ;
; 7.311 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.619      ;
; 7.311 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.619      ;
; 7.314 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.612      ;
; 7.314 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.612      ;
; 7.314 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.612      ;
; 7.314 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.612      ;
; 7.314 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.612      ;
; 7.314 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.612      ;
; 7.314 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.612      ;
; 7.325 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.602      ;
; 7.325 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.602      ;
; 7.325 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.602      ;
; 7.325 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.602      ;
; 7.325 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.602      ;
; 7.325 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.602      ;
; 7.325 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.602      ;
; 7.325 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.602      ;
; 7.325 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.602      ;
; 7.325 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.602      ;
; 7.325 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.602      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.177 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.291      ;
; 1.177 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.291      ;
; 1.177 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.291      ;
; 1.177 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.291      ;
; 1.177 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.291      ;
; 1.177 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.291      ;
; 1.177 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[15] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.291      ;
; 1.177 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.291      ;
; 1.177 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.291      ;
; 1.177 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[16] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.291      ;
; 1.219 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.342      ;
; 1.219 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.342      ;
; 1.219 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.342      ;
; 1.276 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.388      ;
; 1.276 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.388      ;
; 1.276 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.388      ;
; 1.299 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.422      ;
; 1.299 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.422      ;
; 1.299 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.422      ;
; 1.299 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.422      ;
; 1.299 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.422      ;
; 1.299 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.422      ;
; 1.299 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.422      ;
; 1.299 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.422      ;
; 1.299 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.422      ;
; 1.327 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.449      ;
; 1.327 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.449      ;
; 1.327 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.449      ;
; 1.327 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.449      ;
; 1.327 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.449      ;
; 1.327 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.449      ;
; 1.327 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.449      ;
; 1.327 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.449      ;
; 1.327 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.449      ;
; 1.327 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.449      ;
; 1.327 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.449      ;
; 1.360 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.475      ;
; 1.360 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.475      ;
; 1.360 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.475      ;
; 1.360 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.475      ;
; 1.360 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.475      ;
; 1.360 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.475      ;
; 1.360 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.475      ;
; 1.360 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.475      ;
; 1.360 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[26]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.475      ;
; 1.360 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.475      ;
; 1.360 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.475      ;
; 1.367 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.483      ;
; 1.367 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.483      ;
; 1.367 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[26]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.483      ;
; 1.367 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.483      ;
; 1.367 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.483      ;
; 1.367 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.483      ;
; 1.367 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.483      ;
; 1.367 ; eth_port:c_eth2|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth2|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.483      ;
; 1.371 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.486      ;
; 1.371 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.486      ;
; 1.371 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.486      ;
; 1.371 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.486      ;
; 1.371 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.486      ;
; 1.371 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.486      ;
; 1.371 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.486      ;
; 1.371 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.486      ;
; 1.371 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.486      ;
; 1.371 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.486      ;
; 1.466 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.588      ;
; 1.466 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.588      ;
; 1.466 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.588      ;
; 1.466 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.588      ;
; 1.466 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.588      ;
; 1.466 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.588      ;
; 1.466 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.588      ;
; 1.466 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.588      ;
; 1.466 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.588      ;
; 1.466 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.588      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.505 ; eth_port:c_eth3|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth3|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.625      ;
; 1.523 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.634      ;
; 1.523 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.634      ;
; 1.523 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.634      ;
; 1.523 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.634      ;
; 1.523 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.634      ;
; 1.523 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.634      ;
; 1.523 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.634      ;
; 1.523 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.634      ;
; 1.523 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.634      ;
; 1.523 ; eth_port:c_eth4|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth4|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.634      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.357 ns




+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 0.964 ; 0.125 ; 3.926    ; 1.177   ; 4.673               ;
;  c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.964 ; 0.125 ; 3.926    ; 1.177   ; 4.673               ;
;  main_clk                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY1                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY2                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY3                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MAIN_CLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH4_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH3_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH2_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH1_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH0_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY4                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 214205   ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 214205   ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 2735     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 2735     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; MAIN_CLK                                          ; main_clk                                          ; Base      ; Constrained ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Nov  5 20:35:11 2025
Info: Command: quartus_sta FPGACode -c FPGACode
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'timings.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {c_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {c_pll|altpll_component|auto_generated|pll1|clk[0]} {c_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.964               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.376
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.376               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 3.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.926               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.717               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.694               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.271 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.682
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.682               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.350               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 4.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.392               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.453               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.673
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.673               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.546 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.112               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.125               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 7.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.180               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.177               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.732               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.357 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4990 megabytes
    Info: Processing ended: Wed Nov  5 20:35:14 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


