Fen Jin , Henrik Hulgaard , Eduard Cerny, Maximum Time Separation of Events in Cyclic Systems with Linear and Latest Timing Constraints, Proceedings of the Second International Conference on Formal Methods in Computer-Aided Design, p.167-184, November 04-06, 1998
Holger Giese , Florian Klein , Sven Burmester, Pattern synthesis from multiple scenarios for parameterized real-time UML models, Proceedings of the 2003 international conference on Scenarios: models, Transformations and Tools, September 07-12, 2003, Dagstuhl Castle, Germany
Ki-Seok Chung , Rajesh K. Gupta , Taewhan Kim , C. L. Liu, Synthesis and Optimization of Combinational Interface Circuits, Journal of VLSI Signal Processing Systems, v.31 n.3, p.243-261, July 2002
Nina Amla , E. Allen Emerson , Robert P. Kurshan , Kedar S. Namjoshi, Model Checking Synchronous Timing Diagrams, Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design, p.283-298, November 01-03, 2000
Ki-Seok Chung , Rajesh K. Gupta , Taewhan Kim , C. L. Liu, Synthesis and Optimization of Combinational Interface Circuits, Journal of VLSI Signal Processing Systems, v.31 n.3, p.243-261, July 2002
Supratik Chakraborty , Joycee Mekie , Dinesh K. Sharma, Reasoning about synchronization in GALS systems, Formal Methods in System Design, v.28 n.2, p.153-169, March     2006
Nina Amla , E. Allen Emerson , Kedar S. Namjoshi, Efficient Decompositional Model Checking for Regular Timing Diagrams, Proceedings of the 10th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods, p.67-81, September 27-29, 1999
Annette Bunker , Ganesh Gopalakrishnan , Sally A. Mckee, Formal hardware specification languages for protocol compliance verification, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.1, p.1-32, January 2004
Jameleddine Hassine , Juergen Rilling , Rachida Dssouli, An evaluation of timed scenario notations, Journal of Systems and Software, v.83 n.2, p.326-350, February, 2010
