<div class="body refbody"><div class="section" id="GUID-55BE7596-B136-4F01-982E-70F95FF2CD98"><p class="p" id="GUID-AB3FC938-AC5F-4B30-B432-48F1F511A333"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Table 8-25</a> lists the memory-mapped registers for the DP83TC813 registers. All register offset
        addresses not listed in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Table 8-25</a> must be considered as reserved locations and the register contents must not be
        modified.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_TABLE_1"><span class="table-label">Table 8-25 DP83TC813 Registers</span></span><table id="DP83TC813_DP83TC813_TABLE_1_TABLE" class="table"><colgroup><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center colsep-0">Address</th><th align="left" valign="" class="entry align-left colsep-0">Acronym</th><th align="left" valign="" class="entry align-left colsep-0">Register Name</th><th align="center" valign="" class="entry align-center colsep-1">Section</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">0h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">BMCR</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_BMCR">#DP83TC813_DP83TC813_DP83TC813_BMCR</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">1h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">BMSR</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_BMSR">#DP83TC813_DP83TC813_DP83TC813_BMSR</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">2h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PHYIDR1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYIDR1">#DP83TC813_DP83TC813_DP83TC813_PHYIDR1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">3h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PHYIDR2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYIDR2">#DP83TC813_DP83TC813_DP83TC813_PHYIDR2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">10h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PHYSTS</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYSTS">#DP83TC813_DP83TC813_DP83TC813_PHYSTS</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">11h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PHYSCR</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYSCR">#DP83TC813_DP83TC813_DP83TC813_PHYSCR</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">12h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">MISR1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MISR1">#DP83TC813_DP83TC813_DP83TC813_MISR1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">13h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">MISR2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MISR2">#DP83TC813_DP83TC813_DP83TC813_MISR2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">15h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">RECR</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RECR">#DP83TC813_DP83TC813_DP83TC813_RECR</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">16h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">BISCR</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_BISCR">#DP83TC813_DP83TC813_DP83TC813_BISCR</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">18h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">MISR3</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MISR3">#DP83TC813_DP83TC813_DP83TC813_MISR3</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">19h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">REG_19</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REG_19">#DP83TC813_DP83TC813_DP83TC813_REG_19</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">1Bh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TC10_ABORT_REG</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG">#DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">1Eh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">CDCR</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_CDCR">#DP83TC813_DP83TC813_DP83TC813_CDCR</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">1Fh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PHYRCR</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYRCR">#DP83TC813_DP83TC813_DP83TC813_PHYRCR</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">41h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">Register_41</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_41">#DP83TC813_DP83TC813_DP83TC813_REGISTER_41</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">133h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">Register_133</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_133">#DP83TC813_DP83TC813_DP83TC813_REGISTER_133</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">17Fh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">Register_17F</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_17F">#DP83TC813_DP83TC813_DP83TC813_REGISTER_17F</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">180h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">Register_180</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_180">#DP83TC813_DP83TC813_DP83TC813_REGISTER_180</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">181h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">Register_181</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_181">#DP83TC813_DP83TC813_DP83TC813_REGISTER_181</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">182h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">Register_182</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_182">#DP83TC813_DP83TC813_DP83TC813_REGISTER_182</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">183h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">LPS_CFG4</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG4">#DP83TC813_DP83TC813_DP83TC813_LPS_CFG4</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">184h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">LPS_CFG</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG">#DP83TC813_DP83TC813_DP83TC813_LPS_CFG</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">185h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">LPS_CFG5</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG5">#DP83TC813_DP83TC813_DP83TC813_LPS_CFG5</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">187h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">LPS_CFG7</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG7">#DP83TC813_DP83TC813_DP83TC813_LPS_CFG7</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">188h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">LPS_CFG8</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG8">#DP83TC813_DP83TC813_DP83TC813_LPS_CFG8</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">189h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">LPS_CFG9</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG9">#DP83TC813_DP83TC813_DP83TC813_LPS_CFG9</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">18Ah</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">LPS_CFG10</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG10">#DP83TC813_DP83TC813_DP83TC813_LPS_CFG10</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">18Ch</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">LPS_CFG3</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG3">#DP83TC813_DP83TC813_DP83TC813_LPS_CFG3</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">18Eh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">LPS_STATUS</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_STATUS">#DP83TC813_DP83TC813_DP83TC813_LPS_STATUS</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">300h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TDR_TX_CFG</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG">#DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">301h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TAP_PROCESS_CFG</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG">#DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">302h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TDR_CFG1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG1">#DP83TC813_DP83TC813_DP83TC813_TDR_CFG1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">303h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TDR_CFG2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG2">#DP83TC813_DP83TC813_DP83TC813_TDR_CFG2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">304h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TDR_CFG3</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG3">#DP83TC813_DP83TC813_DP83TC813_TDR_CFG3</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">305h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TDR_CFG4</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG4">#DP83TC813_DP83TC813_DP83TC813_TDR_CFG4</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">306h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TDR_CFG5</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG5">#DP83TC813_DP83TC813_DP83TC813_TDR_CFG5</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">310h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TDR_TC1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_TC1">#DP83TC813_DP83TC813_DP83TC813_TDR_TC1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">430h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">A2D_REG_48</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_A2D_REG_48">#DP83TC813_DP83TC813_DP83TC813_A2D_REG_48</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">450h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">LEDS_CFG_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1">#DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">451h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">LEDS_CFG_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2">#DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">452h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">IO_MUX_CFG_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1">#DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">453h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">IO_MUX_CFG_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2">#DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">456h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">IO_MUX_CFG</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG">#DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">457h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">IO_STATUS_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1">#DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">458h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">IO_STATUS_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2">#DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">45Dh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">CHIP_SOR_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1">#DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">45Fh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">LED1_CLKOUT_ANA_CTRL</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL">#DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">485h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PCS_CTRL_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1">#DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">486h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PCS_CTRL_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2">#DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">489h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TX_INTER_CFG</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG">#DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">496h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">JABBER_CFG</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_JABBER_CFG">#DP83TC813_DP83TC813_DP83TC813_JABBER_CFG</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">497h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TEST_MODE_CTRL</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL">#DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">4A0h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">RXF_CFG</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RXF_CFG">#DP83TC813_DP83TC813_DP83TC813_RXF_CFG</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">553h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PG_REG_4</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PG_REG_4">#DP83TC813_DP83TC813_DP83TC813_PG_REG_4</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">560h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TC1_CFG_RW</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW">#DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">561h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TC1_LINK_FAIL_LOSS</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS">#DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">562h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TC1_LINK_TRAINING_TIME</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME">#DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">600h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">RGMII_CTRL</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL">#DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">601h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">RGMII_FIFO_STATUS</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS">#DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">602h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">RGMII_CLK_SHIFT_CTRL</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL">#DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">603h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">RGMII_EEE_CTRL</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL">#DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">608h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">SGMII_CTRL_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1">#DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">609h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">SGMII_EEE_CTRL_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1">#DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">60Ah</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">SGMII_STATUS</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS">#DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">60Bh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">SGMII_EEE_CTRL_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2">#DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">60Ch</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">SGMII_CTRL_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2">#DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">60Dh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">SGMII_FIFO_STATUS</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS">#DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">618h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PRBS_STATUS_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1">#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">619h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PRBS_CTRL_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1">#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">61Ah</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PRBS_CTRL_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2">#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">61Bh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PRBS_CTRL_3</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3">#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">61Ch</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PRBS_STATUS_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2">#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">61Dh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PRBS_STATUS_3</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3">#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">61Eh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PRBS_STATUS_4</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4">#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">620h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PRBS_STATUS_5</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5">#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">622h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PRBS_STATUS_6</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6">#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">623h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PRBS_STATUS_7</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7">#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">624h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PRBS_CTRL_4</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4">#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">625h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PATTERN_CTRL_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1">#DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">626h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PATTERN_CTRL_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2">#DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">627h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PATTERN_CTRL_3</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3">#DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">628h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PMATCH_CTRL_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1">#DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">629h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PMATCH_CTRL_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2">#DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">62Ah</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">PMATCH_CTRL_3</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3">#DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">639h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TX_PKT_CNT_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1">#DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">63Ah</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TX_PKT_CNT_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2">#DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">63Bh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">TX_PKT_CNT_3</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3">#DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">63Ch</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">RX_PKT_CNT_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1">#DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">63Dh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">RX_PKT_CNT_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2">#DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">63Eh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">RX_PKT_CNT_3</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3">#DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">648h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">RMII_CTRL_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1">#DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">649h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">RMII_STATUS_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1">#DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">64Ah</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">RMII_OVERRIDE_CTRL</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL">#DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">871h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">dsp_reg_71</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_DSP_REG_71">#DP83TC813_DP83TC813_DP83TC813_DSP_REG_71</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">1000h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">MMD1_PMA_CTRL_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1">#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">1001h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">MMD1_PMA_STATUS_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1">#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">1007h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">MMD1_PMA_STAUS_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2">#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">100Bh</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">MMD1_PMA_EXT_ABILITY_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1">#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">1012h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">MMD1_PMA_EXT_ABILITY_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2">#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">1834h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">MMD1_PMA_CTRL_2</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2">#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">1836h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">MMD1_PMA_TEST_MODE_CTRL</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL">#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">3000h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">MMD3_PCS_CTRL_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1">#DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1</a></td></tr><tr class="row rowsep-1"><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__1">3001h</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__2">MMD3_PCS_Status_1</td><td class="entry colsep-0" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__3"></td><td class="entry colsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_TABLE_1_TABLE__entry__4"><a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1">#DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1</a></td></tr></tbody></table></div><p class="p" id="GUID-056EE7C5-D0C2-4268-A3D1-3071BFC84662">Complex bit access types are encoded to fit into small table cells.  <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_LEGEND_TABLE">Table 8-26</a> shows 
		the codes that are used for access types in this section.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_LEGEND"><span class="table-label">Table 8-26 DP83TC813 Access Type Codes</span></span><table id="DP83TC813_DP83TC813_LEGEND_TABLE" class="table 0.5-column"><colgroup><col><col><col></colgroup><thead class="thead"><tr class="row"><th class="entry align-left rowsep-1">Access Type</th><th class="entry align-left rowsep-1">Code</th><th class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1"><td colspan="3" class="entry hdr colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__1 GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__2 GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__3">Read Type</td></tr><tr class="row rowsep-1"><td class="entry rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__1">H</td><td class="entry rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__2">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__3">Set or cleared by hardware</td></tr><tr class="row rowsep-1"><td class="entry rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__1">R</td><td class="entry rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__2">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__3">Read</td></tr><tr class="row rowsep-1"><td class="entry rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__1">RH</td><td class="entry rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__2">R<br>H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__3">Read<br>Set or cleared by hardware</td></tr><tr class="row rowsep-1"><td colspan="3" class="entry hdr colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__1 GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__2 GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__3">Write Type</td></tr><tr class="row rowsep-1"><td class="entry rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__1">W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__2">W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__3">Write</td></tr><tr class="row rowsep-1"><td class="entry rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__1">W0S</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__2">W<br>0S</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__3">Write<br>0 to set</td></tr><tr class="row rowsep-1"><td class="entry rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__1">W1S</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__2">W<br>1S</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__3">Write<br>1 to set</td></tr><tr class="row rowsep-1"><td class="entry rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__1">WSC</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__2">W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__3">Write</td></tr><tr class="row rowsep-1"><td colspan="3" class="entry hdr colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__1 GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__2 GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__3">Reset or Default Value</td></tr><tr class="row rowsep-1"><td class="entry rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__1">-<em class="ph i">n</em></td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__2"></td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_LEGEND_TABLE__entry__3">Value after reset or the default value</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-53EAD9C2-04FE-4BA9-9253-D4361AB24F07"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_BMCR">8.6.2.1 BMCR Register (Address = 0h) [Reset = 2100h] </h2><p class="p" id="GUID-62E6B296-93DF-420A-BFB2-5D9E47ABB1A4">BMCR is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_BMCR_FIGURE_TABLE">Figure 8-20</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE">Table 8-27</a>.</p><p class="p" id="GUID-6A53247D-0DC5-48EB-9C0D-7327CE7478C8">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_BMCR_FIGURE"><span class="table-label">Figure 8-20 BMCR Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_BMCR_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">MII_reset	</td><td align="center" valign="" class="entry align-center colsep-1">xMII Loopback	</td><td align="center" valign="" class="entry align-center colsep-1">Manual_speed_MII</td><td align="center" valign="" class="entry align-center colsep-1">Auto-Negotiation Enable</td><td align="center" valign="" class="entry align-center colsep-1">Power Down</td><td align="center" valign="" class="entry align-center colsep-1">Isolate</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">Duplex Mode</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">RH/W1S-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-1b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="7" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="7" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE"><span class="table-label">Table 8-27 BMCR Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMCR_MII_RESET"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__2">MII_reset	</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__3">RH/W1S</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__5"> MII Reset. This bit will reset the Digital blocks of the PHY and return registers 0x0-0x0F back to default values. Other register will not be affected.
<br><span class="ph">0b = No reset  </span><br><span class="ph">1b = Digital in reset and all MII regs (0x0 - 0xF) reset to default  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMCR_XMII_LOOPBACK"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__2">xMII Loopback	</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__5"> xMII Loopback:

1 = xMII Loopback enabled

0 = Normal Operation

When xMII loopback mode is activated, the transmitted data

presented on xMII TXD is looped back to xMII RXD internally.

There is no LINK indication generated when xMII loopback is

enabled.
<br><span class="ph">1b = Enable Loopback from G/MII input to G/MII output  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMCR_MANUAL_SPEED_MII"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__2">Manual_speed_MII</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__5"> Speed Selection: Always 100-Mbps Speed</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMCR_AUTO-NEGOTIATION_ENABLE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__2">Auto-Negotiation Enable</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__5"> Auto-Negotiation: Not supported on this device
<br><span class="ph">0b = Disable Auto-Negotiation  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMCR_POWER_DOWN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__2">Power Down</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__5"> Power Down: The PHY is powered down after this bit is set. Only register access is enabled during this power down condition. <br>The power down mode can be controlled via this bit or via INT_N pin. INT_N pin needs to be configured to operate as power down control. This bit is OR-ed with the input from the INT_N pin. When the active low INT_N is asserted, this bit is set.
<br><span class="ph">0b = Normal Mode  </span><br><span class="ph">1b = IEEE Power Down  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMCR_ISOLATE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__2">Isolate</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__5"> Isolate:Isolates the port from the xMII with the exception of the

serial management interface
<br><span class="ph">0b = Normal Mode  </span><br><span class="ph">1b = Enable Isolate Mode  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMCR_RESERVED_0"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMCR_DUPLEX_MODE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__2">Duplex Mode</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__5"> 1 = Full Duplex

0 = Half duplex
<br><span class="ph">0b = Half duplex  </span><br><span class="ph">1b = Full Duplex  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMCR_RESERVED_1"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMCR_RESERVED_3"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__1">6-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMCR_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-400CD53E-B888-48DC-8293-A134F9A6166A"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_BMSR">8.6.2.2 BMSR Register (Address = 1h) [Reset = 0061h] </h2><p class="p" id="GUID-96E6669D-97D3-49EA-BC4C-53D77773E2FB">BMSR is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_BMSR_FIGURE_TABLE">Figure 8-21</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE">Table 8-28</a>.</p><p class="p" id="GUID-D40DAF77-D4E4-44E0-88B2-34DAA15F6C73">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_BMSR_FIGURE"><span class="table-label">Figure 8-21 BMSR Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_BMSR_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">100Base-T4</td><td align="center" valign="" class="entry align-center colsep-1">100Base-X Full Duplex</td><td align="center" valign="" class="entry align-center colsep-1">100Base-X Half Duplex</td><td align="center" valign="" class="entry align-center colsep-1">10 Mbps Full Duplex</td><td align="center" valign="" class="entry align-center colsep-1">10 Mbps Half Duplex</td><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="1" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">MF Preamble Suppression</td><td align="center" valign="" class="entry align-center colsep-1">Auto-Negotiation Complete</td><td align="center" valign="" class="entry align-center colsep-1">Remote fault</td><td align="center" valign="" class="entry align-center colsep-1">Auto-Negotiation Ability</td><td align="center" valign="" class="entry align-center colsep-1">Link status</td><td align="center" valign="" class="entry align-center colsep-1">jabber detect</td><td align="center" valign="" class="entry align-center colsep-1">Extended Capability</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="1" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-1b</td><td align="center" valign="" class="entry align-center colsep-0">R-1b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE"><span class="table-label">Table 8-28 BMSR Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMSR_100BASE-T4"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__2">100Base-T4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__5"> Always 0 - PHY not able to perform 100Base-T4</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMSR_100BASE-X_FULL_DUPLEX"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__2">100Base-X Full Duplex</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__5"> 1 = PHY able to perform full duplex 100Base-X                     

0 = PHY not able to perform full duplex 100Base-X
<br><span class="ph">0b = PHY not able to perform full duplex 100Base-X  </span><br><span class="ph">1b = PHY able to perform full duplex 100Base-X  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMSR_100BASE-X_HALF_DUPLEX"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__2">100Base-X Half Duplex</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__5"> 1 = PHY able to perform half duplex 100Base-X                  

0 = PHY not able to perform half duplex 100Base-X
<br><span class="ph">0b = PHY not able to perform half duplex 100Base-X  </span><br><span class="ph">1b = PHY able to perform half duplex 100Base-X  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMSR_10_MBPS_FULL_DUPLEX"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__2">10 Mbps Full Duplex</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__5"> 1 = PHY able to operate at 10Mbps in full duplex

0 = PHY not able to operate at 10Mbps in full duplex
<br><span class="ph">0b = PHY not able to operate at 10Mbps in full duplex  </span><br><span class="ph">1b = PHY able to operate at 10Mbps in full duplex  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMSR_10_MBPS_HALF_DUPLEX"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__2">10 Mbps Half Duplex</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__5"> 1 = PHY able to operate at 10Mbps in half duplex              

0 = PHY not able to operate at 10Mbps in half duplex
<br><span class="ph">0b = PHY not able to operate at 10Mbps in half duplex  </span><br><span class="ph">1b = PHY able to operate at 10Mbps in half duplex  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMSR_RESERVED_5"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__1">10-7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMSR_MF_PREAMBLE_SUPPRESSION"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__2">MF Preamble Suppression</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__5"> 1 = PHY will accept management frames with preamble suppressed

0 = PHY will not accept management frames with preamble suppressed
<br><span class="ph">0b = PHY will not accept management frames with preamble suppressed  </span><br><span class="ph">1b = PHY will accept management frames with preamble suppressed  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMSR_AUTO-NEGOTIATION_COMPLETE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__1">5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__2">Auto-Negotiation Complete</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__5"> 1 = Auto-Negotiation process completed

0 = Auto Negotiation process not completed (either still in process, disabled or reset)
<br><span class="ph">0b = Auto Negotiation process not completed (either still in process, disabled or reset)  </span><br><span class="ph">1b = Auto-Negotiation process completed  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMSR_REMOTE_FAULT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__2">Remote fault</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__5"> 1 = Remote fault condition detected

0 = No remote fault condition detected
<br><span class="ph">0b = No remote fault condition detected  </span><br><span class="ph">1b = Remote fault condition detected  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMSR_AUTO-NEGOTIATION_ABILITY"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__2">Auto-Negotiation Ability</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__5"> 1 = PHY is able to perform Auto-Negotiation

0 = PHY is not able to perform Auto-Negotiation
<br><span class="ph">0b = PHY is not able to perform Auto-Negotiation  </span><br><span class="ph">1b = PHY is able to perform Auto-Negotiation  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMSR_LINK_STATUS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__2">Link status</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__3"></td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__5"> Link Status bit
<br><span class="ph">0b = Link is down  </span><br><span class="ph">1b = Link is up  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMSR_JABBER_DETECT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__2">jabber detect</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__5"> 1= jabber condition detected

0 = No jabber condition detected
<br><span class="ph">0b = No jabber condition detected  </span><br><span class="ph">1b = jabber condition detected  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BMSR_EXTENDED_CAPABILITY"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__2">Extended Capability</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BMSR_TABLE_TABLE__entry__5"> 1 = Extended register capabilities

0 = Basic register set capabilities only
<br><span class="ph">0b = Basic register set capabilities only  </span><br><span class="ph">1b = Extended register capabilities  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-814F74A4-B3DA-4CE1-BC7E-A4C8EE6FB33E"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PHYIDR1">8.6.2.3 PHYIDR1 Register (Address = 2h) [Reset = 2000h] </h2><p class="p" id="GUID-816A74BC-CE72-4ADF-8C8A-5C601B3D2303">PHYIDR1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYIDR1_FIGURE_TABLE">Figure 8-22</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYIDR1_TABLE_TABLE">Table 8-29</a>.</p><p class="p" id="GUID-C814EA16-48D6-414E-8A38-C24F5248BF98">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PHYIDR1_FIGURE"><span class="table-label">Figure 8-22 PHYIDR1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PHYIDR1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">Organizationally Unique Identifier Bits 21:6</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-10000000000000b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">Organizationally Unique Identifier Bits 21:6</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-10000000000000b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PHYIDR1_TABLE"><span class="table-label">Table 8-29 PHYIDR1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PHYIDR1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYIDR1_ORGANIZATIONALLY_UNIQUE_IDENTIFIER_BITS_21:6"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR1_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR1_TABLE_TABLE__entry__2">Organizationally Unique Identifier Bits 21:6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR1_TABLE_TABLE__entry__4">10000000000000b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR1_TABLE_TABLE__entry__5"> Organizationally Unique Identification Number</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-7F7B1D65-F3CC-415D-BE70-C2ADEE357A88"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PHYIDR2">8.6.2.4 PHYIDR2 Register (Address = 3h) [Reset = A211h] </h2><p class="p" id="GUID-D00932AB-1106-4105-923B-60A3D35CE02C">PHYIDR2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYIDR2_FIGURE_TABLE">Figure 8-23</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE">Table 8-30</a>.</p><p class="p" id="GUID-D3FCB230-FCD0-4636-8A0D-A161A9D7EE5D">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PHYIDR2_FIGURE"><span class="table-label">Figure 8-23 PHYIDR2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PHYIDR2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry align-center colsep-1">Organizationally Unique Identifier Bits 5:0</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">Model Number</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-101000b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R-100001b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="4" class="entry align-center colsep-1">Model Number</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">Revision Number</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R-100001b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">R-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE"><span class="table-label">Table 8-30 PHYIDR2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYIDR2_ORGANIZATIONALLY_UNIQUE_IDENTIFIER_BITS_5:0"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__1">15-10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__2">Organizationally Unique Identifier Bits 5:0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__4">101000b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__5"> Organizationally Unique Identification Number</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYIDR2_MODEL_NUMBER"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__1">9-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__2">Model Number</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__4">100001b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__5"> Vendor Model Number:

The six bits of vendor model number are mapped from bits 9 to

4</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYIDR2_REVISION_NUMBER"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__1">3-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__2">Revision Number</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYIDR2_TABLE_TABLE__entry__5"> Device Revision Number
<br><span class="ph">0b = Silicon Rev 1.0  </span><br><span class="ph">1b = Silicon Rev 2.0  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-1BFE08F0-5BE2-4C94-AB5F-493DD07505E6"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS">8.6.2.5 PHYSTS Register (Address = 10h) [Reset = 0004h] </h2><p class="p" id="GUID-18A8D4BC-DDA7-4664-8644-130296FA426F">PHYSTS is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYSTS_FIGURE_TABLE">Figure 8-24</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE">Table 8-31</a>.</p><p class="p" id="GUID-DE334DFB-E8D9-497A-A4D6-999EA992EEE5">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_FIGURE"><span class="table-label">Figure 8-24 PHYSTS Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">receive_error_latch</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">signal_detect</td><td align="center" valign="" class="entry align-center colsep-1">descrambler_lock</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W0S-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W0S-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">mii_interrupt</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">jabber_dtct</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">loopback_status</td><td align="center" valign="" class="entry align-center colsep-1">duplex_status</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">link_status</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-1b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE"><span class="table-label">Table 8-31 PHYSTS Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_RESERVED_27"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_RESERVED_28"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_RECEIVE_ERROR_LATCH"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">receive_error_latch</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> RxerrCnt0 since last read.clear on read</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_RESERVED_29"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_RESERVED_30"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_SIGNAL_DETECT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">signal_detect</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">R/W0S</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> Channel ok latch low
<br><span class="ph">0b = Channel ok had been reset  </span><br><span class="ph">1b = Channel ok is set  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_DESCRAMBLER_LOCK"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">descrambler_lock</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">R/W0S</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> Descrambler lock latch low
<br><span class="ph">0b = Descrmabler had been locked  </span><br><span class="ph">1b = Descrambler is locked  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_RESERVED_31"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_MII_INTERRUPT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">mii_interrupt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> Interrupts pin status, cleared on reading 0x12

1b0 = Interrupts pin not set

1b1 = Interrupt pin had been set</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_RESERVED_32"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_JABBER_DTCT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">jabber_dtct</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> duplicate from reg.0x1.1</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_RESERVED_33"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_LOOPBACK_STATUS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">loopback_status</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> MII loopback status
<br><span class="ph">0b = No MII loopback  </span><br><span class="ph">1b = MII loopback  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_DUPLEX_STATUS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">duplex_status</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> Duplex mode status
<br><span class="ph">0b = Half duplex  </span><br><span class="ph">1b = Full duplex  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_RESERVED_34"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSTS_LINK_STATUS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__2">link_status</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSTS_TABLE_TABLE__entry__5"> duplication of reg.0x1.2 - link_status_bit
<br><span class="ph">0b = Link is down  </span><br><span class="ph">1b = Link is up  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-6AE5C4FD-3A9E-4C1E-9AB3-230DCB524913"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR">8.6.2.6 PHYSCR Register (Address = 11h) [Reset = 010Bh] </h2><p class="p" id="GUID-67896B52-58AA-42D4-BA25-A374AA6FB84F">PHYSCR is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYSCR_FIGURE_TABLE">Figure 8-25</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE">Table 8-32</a>.</p><p class="p" id="GUID-5662B446-2F90-4F4F-903A-CC2139427BAA">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_FIGURE"><span class="table-label">Figure 8-25 PHYSCR Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">dis_clk_125</td><td align="center" valign="" class="entry align-center colsep-1">pwr_save_mode_en</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">pwr_save_mode</td><td align="center" valign="" class="entry align-center colsep-1">sgmii_soft_reset</td><td align="center" valign="" class="entry align-center colsep-1">use_PHYAD0_as_Isolate</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">tx_fifo_depth</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/WSC-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R/W-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">int_pol</td><td align="center" valign="" class="entry align-center colsep-1">force_interrupt</td><td align="center" valign="" class="entry align-center colsep-1">INTEN</td><td align="center" valign="" class="entry align-center colsep-1">INT_OE</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE"><span class="table-label">Table 8-32 PHYSCR Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_DIS_CLK_125"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__2">dis_clk_125</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__5"> 1 = Disable CLK125 (Sourced by the CLK125 port)
<br><span class="ph">1b = Disable CLK125 (Sourced by the CLK125 port)  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_PWR_SAVE_MODE_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__2">pwr_save_mode_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__5"> Enable power save mode config from reg</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_PWR_SAVE_MODE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__1">13-12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__2">pwr_save_mode</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__5"> Power Save Mode
<br><span class="ph">0b = Normal mode  </span><br><span class="ph">1b = IEEE mode: power down all digital and analog blocks, if bit [11] set to zero, PLL is also powered down 10 = Reserved 11 = Reserved  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_SGMII_SOFT_RESET"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__2">sgmii_soft_reset</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__3">R/WSC</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__5"> Reset SGMII</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_USE_PHYAD0_AS_ISOLATE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__2">use_PHYAD0_as_Isolate</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__5"> 1- when phy_addr == 0, isolate MAC Interface

0- do not Isolate for PHYAD == 0.
<br><span class="ph">0b = do not Isolate for PHYAD is 0.  </span><br><span class="ph">1b = when phy_addr is 0, isolate MAC Interface  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_TX_FIFO_DEPTH"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__1">9-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__2">tx_fifo_depth</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__5"> RMII TX fifo depth
<br><span class="ph">0b = 4 nibbles  </span><br><span class="ph">1b = 5 nibbles  </span><br><span class="ph">1010b = 6 nibbles  </span><br><span class="ph">1011b = 8 nibbles  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_RESERVED_35"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_RESERVED_37"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__1">6-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_INT_POL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__2">int_pol</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__5"> Interrupt Polarity
<br><span class="ph">0b = Steady state (normal operation) without an interrupt is logical 0; during interrupt, pin is logical 1  </span><br><span class="ph">1b = Steady state (normal operation) without an interrupt is logical 1; during interrupt, pin is logical 0  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_FORCE_INTERRUPT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__2">force_interrupt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__5"> Force interrupt pin
<br><span class="ph">0b = Do not force interrupt pin  </span><br><span class="ph">1b = Force interrupt pin  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_INTEN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__2">INTEN</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__5"> Enable interrupts
<br><span class="ph">0b = Disable interrupts  </span><br><span class="ph">1b = Enable interrupts  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYSCR_INT_OE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__2">INT_OE</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYSCR_TABLE_TABLE__entry__5"> Interrupt/Power down pin configuration
<br><span class="ph">0b = PIN is a power down PIN (input)  </span><br><span class="ph">1b = PIN is an interrupt pin (output)  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-B8095681-EF06-41D6-AB69-4CD7B0D05A42"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_MISR1">8.6.2.7 MISR1 Register (Address = 12h) [Reset = 0000h] </h2><p class="p" id="GUID-E8213187-B933-49BE-8999-802048488C1E">MISR1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MISR1_FIGURE_TABLE">Figure 8-26</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE">Table 8-33</a>.</p><p class="p" id="GUID-6F3F43EC-771A-4A5F-A31F-341DC93EADBF">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MISR1_FIGURE"><span class="table-label">Figure 8-26 MISR1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MISR1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">link_qual_int</td><td align="center" valign="" class="entry align-center colsep-1">energy_det_int</td><td align="center" valign="" class="entry align-center colsep-1">link_int</td><td align="center" valign="" class="entry align-center colsep-1">wol_int</td><td align="center" valign="" class="entry align-center colsep-1">esd_int</td><td align="center" valign="" class="entry align-center colsep-1">ms_train_done_int</td><td align="center" valign="" class="entry align-center colsep-1">fhf_int</td><td align="center" valign="" class="entry align-center colsep-1">rhf_int</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-1">H-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">link_qual_int_en</td><td align="center" valign="" class="entry align-center colsep-1">energy_det_int_en</td><td align="center" valign="" class="entry align-center colsep-1">link_int_en</td><td align="center" valign="" class="entry align-center colsep-1">wol_int_en</td><td align="center" valign="" class="entry align-center colsep-1">esd_int_en</td><td align="center" valign="" class="entry align-center colsep-1">ms_train_done_int_en</td><td align="center" valign="" class="entry align-center colsep-1">fhf_int_en</td><td align="center" valign="" class="entry align-center colsep-1">rhf_int_en</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE"><span class="table-label">Table 8-33 MISR1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_LINK_QUAL_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">link_qual_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> Link quality(Not good) interrupt
<br><span class="ph">0b = Link qual is Good  </span><br><span class="ph">1b = Link qual is Not Good when link is ON.  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_ENERGY_DET_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">energy_det_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> This INT can be asserted upon Rising edge only of energy_det signal using reg0x101 bit [0] : cfg_energy_det_int_le_only.

status output of energy_det_hist signal on reg0x19 bit[10].
<br><span class="ph">0b = No Change of energy detected  </span><br><span class="ph">1b = Change of energy_detected (both rising and falling edges)  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_LINK_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">link_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> Link status change interrupt
<br><span class="ph">0b = No change of link status interrupt pending.  </span><br><span class="ph">1b = Change of link status interrupt is pending and is cleared by the current read.  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_WOL_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">wol_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> Interrupt bit indicating that WOL packet is received
<br><span class="ph">0b = No WoL interrupt pending.  </span><br><span class="ph">1b = WoL packet received interrupt is pending and is cleared by the current read.  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_ESD_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">esd_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> 1 = ESD detected interrupt is pending and is cleared by the current read.

0 = No ESD interrupt pending.</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_MS_TRAIN_DONE_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">ms_train_done_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> 1 = M/S Link Training Completed  interrupt is pending and is cleared by the current read.

0 = No M/S Link Training Completed interrupt pending.</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_FHF_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">fhf_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> 1 = False carrier counter half-full interrupt is pending and is cleared by the current read.

0 = No false carrier counter half-full interrupt pending.</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_RHF_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">rhf_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> 1 = Receive error counter half-full interrupt is pending and is cleared by the current read.

0 = No receive error carrier counter half-full interrupt pending.</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_LINK_QUAL_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">link_qual_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> Enable Interrupt on Link Quality status.</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_ENERGY_DET_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">energy_det_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> Enable Interrupt on change of Energy Detect histr.  Status</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_LINK_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">link_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> Enable Interrupt on change of link status</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_WOL_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">wol_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> Enable Interrupt on WoL detection</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_ESD_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">esd_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> Enable Interrupt on ESD detect event</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_MS_TRAIN_DONE_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">ms_train_done_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> Enable Interrupt on M/S Link Training Completed event</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_FHF_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">fhf_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> Enable Interrupt on False Carrier Counter Register half-full event</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR1_RHF_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__2">rhf_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR1_TABLE_TABLE__entry__5"> Enable Interrupt on Receive Error Counter Register half-full event</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-9159AFF0-7DB5-4DA5-BA33-67B082BD73E3"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_MISR2">8.6.2.8 MISR2 Register (Address = 13h) [Reset = 0000h] </h2><p class="p" id="GUID-3D49477D-B526-44AC-8C27-A895C6654B56">MISR2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MISR2_FIGURE_TABLE">Figure 8-27</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE">Table 8-34</a>.</p><p class="p" id="GUID-2E6807AA-EE08-4948-93C4-8E8611852CB1">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MISR2_FIGURE"><span class="table-label">Figure 8-27 MISR2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MISR2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">under_volt_int</td><td align="center" valign="" class="entry align-center colsep-1">over_volt_int</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">sleep_int</td><td align="center" valign="" class="entry align-center colsep-1">pol_int</td><td align="center" valign="" class="entry align-center colsep-1">jabber_int</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-1">H-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">under_volt_int_en</td><td align="center" valign="" class="entry align-center colsep-1">over_volt_int_en</td><td align="center" valign="" class="entry align-center colsep-1">page_rcvd_int_en</td><td align="center" valign="" class="entry align-center colsep-1">Fifo_int_en</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">sleep_int_en</td><td align="center" valign="" class="entry align-center colsep-1">pol_int_en</td><td align="center" valign="" class="entry align-center colsep-1">jabber_int_en</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE"><span class="table-label">Table 8-34 MISR2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_UNDER_VOLT_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">under_volt_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> 1 = Under Voltage has been detected

0 =Under Voltage has not been detected
<br><span class="ph">0b = Under Voltage has not been detected  </span><br><span class="ph">1b = Under Voltage has been detected  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_OVER_VOLT_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">over_volt_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> 1 = Over Voltage has been detected

0 = Over Voltage has not been detected
<br><span class="ph">0b = Over Voltage has not been detected  </span><br><span class="ph">1b = Over Voltage has been detected  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_RESERVED_38"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_RESERVED_39"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_RESERVED_40"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_SLEEP_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">sleep_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> 1 = Sleep mode has changed

0 = Sleep mode has not changed
<br><span class="ph">0b = Sleep mode has not changed  </span><br><span class="ph">1b = Sleep mode has changed  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_POL_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">pol_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> The device has auto-polarity correction when operating in slave mode. This bit will reflect if polarity was automatically swapped or not.
<br><span class="ph">0b = Data polarity has not changed  </span><br><span class="ph">1b = Data polarity has changed  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_JABBER_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">jabber_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> 1 = Jabber detected

0 = Jabber not detected
<br><span class="ph">0b = Jabber not detected  </span><br><span class="ph">1b = Jabber detected  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_UNDER_VOLT_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">under_volt_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> 0 = Disable interrupt
<br><span class="ph">0b = Disable interrupt  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_OVER_VOLT_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">over_volt_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> 0 = Disable interrupt
<br><span class="ph">0b = Disable interrupt  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_PAGE_RCVD_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">page_rcvd_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> 1 = Enable interrupt
<br><span class="ph">1b = Enable interrupt  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_FIFO_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">Fifo_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> 1 = Enable interrupt
<br><span class="ph">1b = Enable interrupt  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_RESERVED_41"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_SLEEP_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">sleep_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> 1 = Enable interrupt
<br><span class="ph">1b = Enable interrupt  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_POL_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">pol_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> 1 = Enable interrupt
<br><span class="ph">1b = Enable interrupt  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR2_JABBER_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__2">jabber_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR2_TABLE_TABLE__entry__5"> 1 = Enable interrupt
<br><span class="ph">1b = Enable interrupt  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-E560AA46-1020-431D-AC81-C9EED7817836"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_RECR">8.6.2.9 RECR Register (Address = 15h) [Reset = 0000h] </h2><p class="p" id="GUID-FAC63DBD-9C3D-4879-87AA-3626733625EE">RECR is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RECR_FIGURE_TABLE">Figure 8-28</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RECR_TABLE_TABLE">Table 8-35</a>.</p><p class="p" id="GUID-3FD2F502-FB57-4503-82AB-103D333656E4">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RECR_FIGURE"><span class="table-label">Figure 8-28 RECR Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RECR_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">rx_err_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">rx_err_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RECR_TABLE"><span class="table-label">Table 8-35 RECR Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RECR_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RECR_RX_ERR_CNT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RECR_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RECR_TABLE_TABLE__entry__2">rx_err_cnt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RECR_TABLE_TABLE__entry__3"></td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RECR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RECR_TABLE_TABLE__entry__5"> RX_ER Counter:

When a valid carrier is presented (only while RX_DV is set), and

there is at least one occurrence of an invalid data symbol, this

16-bit counter increments for each receive error detected. The

RX_ER counter does not count in xMII loopback mode. The

counter stops when it reaches its maximum count (0xFFFF).

When the counter exceeds half-full (0x7FFF), an interrupt is

generated. This register is cleared on read.</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-326AC8AD-3929-4FF1-936F-EB26551525A3"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_BISCR">8.6.2.10 BISCR Register (Address = 16h) [Reset = 0100h] </h2><p class="p" id="GUID-05B7C36C-CFFE-49F8-A715-9AD09A86A5D4">BISCR is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_BISCR_FIGURE_TABLE">Figure 8-29</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE">Table 8-36</a>.</p><p class="p" id="GUID-7846A840-C8A2-425F-A6ED-2BED4D9F0324">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_BISCR_FIGURE"><span class="table-label">Figure 8-29 BISCR Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_BISCR_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="5" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">prbs_sync_loss</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">core_pwr_mode</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="5" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">tx_mii_lpbk</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">loopback_mode</td><td align="center" valign="" class="entry align-center colsep-1">pcs_lpbck</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE"><span class="table-label">Table 8-36 BISCR Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BISCR_RESERVED_46"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__1">15-11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BISCR_PRBS_SYNC_LOSS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__2">prbs_sync_loss</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__5"> Prbs lock lost latch status
<br><span class="ph">0b = Prbs lock never lost  </span><br><span class="ph">1b = Prbs lock had been lost  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BISCR_RESERVED_48"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BISCR_CORE_PWR_MODE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__2">core_pwr_mode</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__5"> 1b0 = Core is in power down or sleep mode

1b1 = Core is is normal power mode
<br><span class="ph">0b = Core is in power down or sleep mode  </span><br><span class="ph">1b = Core is is normal power mode  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BISCR_RESERVED_50"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BISCR_TX_MII_LPBK"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__2">tx_mii_lpbk</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__5"> Transmit data control during xMII Loopback
<br><span class="ph">0b = Suppress data during xMII loopback  </span><br><span class="ph">1b = Transmit data on MDI during xMII loopback  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BISCR_LOOPBACK_MODE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__1">5-2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__2">loopback_mode</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__5"> Loopback Modes (Bit [1:0] must be 0)
<br><span class="ph">1b = Digital Loopback  </span><br><span class="ph">10b = Analog Loopback  </span><br><span class="ph">100b = Reverse Loopback  </span><br><span class="ph">1000b = External Loopback  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BISCR_PCS_LPBCK"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__2">pcs_lpbck</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__5"> PCS loopback after PAM3
<br><span class="ph">0b = Disable PCS Loopback  </span><br><span class="ph">1b = Enable PCS Loopback  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_BISCR_RESERVED_52"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_BISCR_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-98B4C9DF-CDE0-49ED-BA47-C44B0E905428"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_MISR3">8.6.2.11 MISR3 Register (Address = 18h) [Reset = X] </h2><p class="p" id="GUID-BBFDCD85-CB66-4B7E-9AE5-814CF81DE888">MISR3 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MISR3_FIGURE_TABLE">Figure 8-30</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE">Table 8-37</a>.</p><p class="p" id="GUID-0494C8A8-0701-4C25-A009-6D57286D54D8">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MISR3_FIGURE"><span class="table-label">Figure 8-30 MISR3 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MISR3_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">wup_psv_int</td><td align="center" valign="" class="entry align-center colsep-1">no_link_int</td><td align="center" valign="" class="entry align-center colsep-1">sleep_fail_int</td><td align="center" valign="" class="entry align-center colsep-1">POR_done_int</td><td align="center" valign="" class="entry align-center colsep-1">no_frame_int</td><td align="center" valign="" class="entry align-center colsep-1">wake_req_int</td><td align="center" valign="" class="entry align-center colsep-1">WUP_sleep_int</td><td align="center" valign="" class="entry align-center colsep-1">LPS_int</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-1">H-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">wup_psv_int_en</td><td align="center" valign="" class="entry align-center colsep-1">no_link_int_en</td><td align="center" valign="" class="entry align-center colsep-1">sleep_fail_int_en</td><td align="center" valign="" class="entry align-center colsep-1">POR_done_int_en</td><td align="center" valign="" class="entry align-center colsep-1">no_frame_int_en</td><td align="center" valign="" class="entry align-center colsep-1">wake_req_int_en</td><td align="center" valign="" class="entry align-center colsep-1">WUP_sleep_int_en</td><td align="center" valign="" class="entry align-center colsep-1">LPS_int_en</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-X</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE"><span class="table-label">Table 8-37 MISR3 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_WUP_PSV_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">wup_psv_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = WUP are not received  </span><br><span class="ph">1b = WUP received from remote PHY when in passive link  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_NO_LINK_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">no_link_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"> 1= Link has not been observed within time programmed in 0x562 once training has started.

0= Link up is still in progress or Link has already formed
<br><span class="ph">0b = Link up is still in progress or Link has already formed  </span><br><span class="ph">1b = Link has not been observed within time programmed in 0x562 once training has started.  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_SLEEP_FAIL_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">sleep_fail_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = Sleep negotiation not failed yet  </span><br><span class="ph">1b = Sleep negotiation failed  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_POR_DONE_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">POR_done_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = POR not completed yet  </span><br><span class="ph">1b = POR completed (required for re-initialization of registers when we come out of sleep)  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_NO_FRAME_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">no_frame_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = Frame was detected  </span><br><span class="ph">1b = No Frame detected for transmission or reception in given time  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_WAKE_REQ_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">wake_req_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = Wake-up request not received  </span><br><span class="ph">1b = Wake-up request command was received from remote PHY  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_WUP_SLEEP_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">WUP_sleep_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = WUP not received  </span><br><span class="ph">1b = WUP received from remote PHY when in sleep  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_LPS_INT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">LPS_int</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = LPS symbols not detected  </span><br><span class="ph">1b = LPS symbols detetced  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_WUP_PSV_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">wup_psv_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">X</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = Disable interrupt  </span><br><span class="ph">1b = Enable interrupt  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_NO_LINK_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">no_link_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = Disable interrupt  </span><br><span class="ph">1b = Enable interrupt  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_SLEEP_FAIL_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">sleep_fail_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = Disable interrupt  </span><br><span class="ph">1b = Enable interrupt  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_POR_DONE_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">POR_done_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = Disable interrupt  </span><br><span class="ph">1b = Enable interrupt  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_NO_FRAME_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">no_frame_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = Disable interrupt  </span><br><span class="ph">1b = Enable interrupt  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_WAKE_REQ_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">wake_req_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = Disable interrupt  </span><br><span class="ph">1b = Enable interrupt  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_WUP_SLEEP_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">WUP_sleep_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = Disable interrupt  </span><br><span class="ph">1b = Enable interrupt  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MISR3_LPS_INT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__2">LPS_int_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MISR3_TABLE_TABLE__entry__5"><br><span class="ph">0b = Disable interrupt  </span><br><span class="ph">1b = Enable interrupt  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-0C472997-9271-43F0-BCFE-59C12E7CD2FE"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_REG_19">8.6.2.12 REG_19 Register (Address = 19h) [Reset = 0800h] </h2><p class="p" id="GUID-2365A318-C0D9-4895-9091-78B0B61CB4FC">REG_19 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REG_19_FIGURE_TABLE">Figure 8-31</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE">Table 8-38</a>.</p><p class="p" id="GUID-F72F1859-1897-46C4-BA3B-885F88C831A2">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_REG_19_FIGURE"><span class="table-label">Figure 8-31 REG_19 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_REG_19_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="2" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">dsp_energy_detect</td><td align="center" valign="" colspan="2" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-1b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">PHY_ADDR</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE"><span class="table-label">Table 8-38 REG_19 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REG_19_RESERVED_54"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__1">15-14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REG_19_RESERVED_55"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REG_19_RESERVED_56"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REG_19_RESERVED_57"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REG_19_DSP_ENERGY_DETECT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__2">dsp_energy_detect</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__5"> DSP energy detected status</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REG_19_RESERVED_59"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__1">9-5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REG_19_PHY_ADDR"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__1">4-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__2">PHY_ADDR</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REG_19_TABLE_TABLE__entry__5"> PHY address decode from straps</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-94C80143-C123-491F-A7A7-643E68691CA6"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG">8.6.2.13 TC10_ABORT_REG Register (Address = 1Bh) [Reset = 0000h] </h2><p class="p" id="GUID-89F9DD73-E93F-4E64-9CAD-5951FEE80A0D">TC10_ABORT_REG is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_FIGURE_TABLE">Figure 8-32</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE">Table 8-39</a>.</p><p class="p" id="GUID-11847FE0-D63F-4D3E-A21F-1A67A7AB51E6">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_FIGURE"><span class="table-label">Figure 8-32 TC10_ABORT_REG Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">cfg_tc10_abort_gpio_en</td><td align="center" valign="" class="entry align-center colsep-1">cfg_sleep_abort</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE"><span class="table-label">Table 8-39 TC10_ABORT_REG Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_RESERVED_65"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__1">15-2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_CFG_TC10_ABORT_GPIO_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__2">cfg_tc10_abort_gpio_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__5"> enables aborting TC10 via GPIO.

one of CLKOUT/LED_1 pins which is being used as an LED can be used to abort
<br><span class="ph">0b = disable TC10 abort via GPIO  </span><br><span class="ph">1b = enable TC10 abort via GPIO  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_CFG_SLEEP_ABORT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__2">cfg_sleep_abort</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC10_ABORT_REG_TABLE_TABLE__entry__5"> loc_sleep_abprt as defined by TC10 standard.

Aborts sleep negotiation while in SLEEP_ACK state
<br><span class="ph">0b = allow TC10 sleep negotiation  </span><br><span class="ph">1b = abort TC10 sleep negotiation  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-B1EFA78C-91CC-4CED-9323-010C33E6727D"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_CDCR">8.6.2.14 CDCR Register (Address = 1Eh) [Reset = 0000h] </h2><p class="p" id="GUID-E914C97A-35D3-415D-88EC-F099808504E0">CDCR is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_CDCR_FIGURE_TABLE">Figure 8-33</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE">Table 8-40</a>.</p><p class="p" id="GUID-6E0DFE30-278F-4D64-A625-FBD3EF1A5118">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_CDCR_FIGURE"><span class="table-label">Figure 8-33 CDCR Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_CDCR_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">tdr_start </td><td align="center" valign="" class="entry align-center colsep-1">cfg_tdr_auto_run</td><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">RH/W1S-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="6" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">tdr_done   </td><td align="center" valign="" class="entry align-center colsep-1">tdr_fail</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE"><span class="table-label">Table 8-40 CDCR Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CDCR_TDR_START"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__2">tdr_start </td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__3">RH/W1S</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__5"> clr by tdr done 

Start TDR manually
<br><span class="ph">0b = No TDR  </span><br><span class="ph">1b = TDR start  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CDCR_CFG_TDR_AUTO_RUN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__2">cfg_tdr_auto_run</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__5"> Enable TDR auto run on link down
<br><span class="ph">0b = TDR start manually  </span><br><span class="ph">1b = TDR start automatically on link down  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CDCR_RESERVED_67"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__1">13-2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CDCR_TDR_DONE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__2">tdr_done   </td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__5"> TDR done status
<br><span class="ph">0b = TDR still not done  </span><br><span class="ph">1b = TDR done  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CDCR_TDR_FAIL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__2">tdr_fail</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CDCR_TABLE_TABLE__entry__5"> TDR fail status</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-0FEE0E26-7D03-431D-87C8-627D0816AA7D"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PHYRCR">8.6.2.15 PHYRCR Register (Address = 1Fh) [Reset = 0000h] </h2><p class="p" id="GUID-2B18C537-4581-45D7-87A4-3E6DC88D5C4D">PHYRCR is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYRCR_FIGURE_TABLE">Figure 8-34</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE">Table 8-41</a>.</p><p class="p" id="GUID-381811F5-B454-41EB-9910-307B3BF90094">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PHYRCR_FIGURE"><span class="table-label">Figure 8-34 PHYRCR Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PHYRCR_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">Software Global Reset</td><td align="center" valign="" class="entry align-center colsep-1">Digital reset</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="5" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">RH/W1S-0b</td><td align="center" valign="" class="entry align-center colsep-0">RH/W1S-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">Standby_mode</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="5" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE"><span class="table-label">Table 8-41 PHYRCR Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYRCR_SOFTWARE_GLOBAL_RESET"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__2">Software Global Reset</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__3">RH/W1S</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__5"> Hardware Reset(Reset digital + register file)
<br><span class="ph">0b = Normal Operation  </span><br><span class="ph">1b = Reset PHY. This bit is self cleared and has the same effect as the RESET pin.  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYRCR_DIGITAL_RESET"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__2">Digital reset</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__3">RH/W1S</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__5"> Software Restart
<br><span class="ph">0b = Normal Operation  </span><br><span class="ph">1b = Restart PHY. This bit is self cleared and resets all PHY circuitry except registers.  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYRCR_RESERVED_68"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYRCR_RESERVED_69"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__1">12-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYRCR_STANDBY_MODE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__2">Standby_mode</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__5"> Standby Mode
<br><span class="ph">0b = Normal operation  </span><br><span class="ph">1b = Standby mode enabled  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYRCR_RESERVED_70"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYRCR_RESERVED_72"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__1">5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PHYRCR_RESERVED_73"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__1">4-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PHYRCR_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-DCD67410-88FB-43B9-B11E-EC011634A901"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_41">8.6.2.16 Register_41 (Address = 41h) [Reset = 88F7h] </h2><p class="p" id="GUID-A8B6D4A6-5E7C-421A-871A-9E2244323007">Register_41 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_41_FIGURE_TABLE">Figure 8-35</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_41_TABLE_TABLE">Table 8-42</a>.</p><p class="p" id="GUID-F0E378C0-2636-4733-B985-2C503E7BBCE6">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_41_FIGURE"><span class="table-label">Figure 8-35 Register_41</span></span><table id="DP83TC813_DP83TC813_DP83TC813_REGISTER_41_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_ether_type_pattern</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-1000100011110111b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_ether_type_pattern</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-1000100011110111b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_41_TABLE"><span class="table-label">Table 8-42 Register_41 Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_REGISTER_41_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_41_CFG_ETHER_TYPE_PATTERN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_41_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_41_TABLE_TABLE__entry__2">cfg_ether_type_pattern</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_41_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_41_TABLE_TABLE__entry__4">1000100011110111b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_41_TABLE_TABLE__entry__5"> Ethertype pattern to be detected when 0x40[0] is enabled</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-48D5C0EF-D22D-4A00-9C34-D8A42828FCA6"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133">8.6.2.17 Register_133 (Address = 133h) [Reset = 0000h] </h2><p class="p" id="GUID-6BF033A5-BFC1-420E-8245-F2EDD548EA79">Register_133 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_133_FIGURE_TABLE">Figure 8-36</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE">Table 8-43</a>.</p><p class="p" id="GUID-2367302D-624D-4834-8545-22594A14A3FB">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_FIGURE"><span class="table-label">Figure 8-36 Register_133</span></span><table id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">link_up_c_and_s</td><td align="center" valign="" class="entry align-center colsep-1">link_status_pc</td><td align="center" valign="" class="entry align-center colsep-1">link_status</td><td align="center" valign="" colspan="4" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">descr_sync</td><td align="center" valign="" class="entry align-center colsep-1">loc_rcvr_status</td><td align="center" valign="" class="entry align-center colsep-1">rem_rcvr_status</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE"><span class="table-label">Table 8-43 Register_133 Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_RESERVED_111"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_LINK_UP_C_AND_S"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__2">link_up_c_and_s</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__5"> link up for C&amp;S</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_LINK_STATUS_PC"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__2">link_status_pc</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__5"> PHY control in SEND_DATA state</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_LINK_STATUS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__2">link_status</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__5"> link status set by link monitor</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_RESERVED_112"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__1">11-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_RESERVED_113"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_RESERVED_114"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_RESERVED_115"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__1">5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_RESERVED_116"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_RESERVED_117"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_DESCR_SYNC"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__2">descr_sync</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__5"> Status of descrambler
<br><span class="ph">0b = Scrambler Not Locked  </span><br><span class="ph">1b = Scrambler Locked  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_LOC_RCVR_STATUS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__2">loc_rcvr_status</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__5"> Local receiver status
<br><span class="ph">0b = Local PHY received link invalid  </span><br><span class="ph">1b = Local PHY received link valid  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_133_REM_RCVR_STATUS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__2">rem_rcvr_status</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_133_TABLE_TABLE__entry__5"> Remote receiver status
<br><span class="ph">0b = Remote PHY received link invalid  </span><br><span class="ph">1b = Remote PHY received link valid  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-BC36A946-17E7-4D72-B7B9-B1C4AE365FFF"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_17F">8.6.2.18 Register_17F (Address = 17Fh) [Reset = 4028h] </h2><p class="p" id="GUID-DE8B588D-6A64-4326-A971-34534C60BED6">Register_17F is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_FIGURE_TABLE">Figure 8-37</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE">Table 8-44</a>.</p><p class="p" id="GUID-81FA1FC9-01CA-4757-A0D8-B8CE2A54D5F2">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_FIGURE"><span class="table-label">Figure 8-37 Register_17F</span></span><table id="DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">cfg_en_wur_via_wake</td><td align="center" valign="" class="entry align-center colsep-1">cfg_en_wup_via_wake</td><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" colspan="6" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_wake_pin_len_fr_wur_th</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-101000b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE"><span class="table-label">Table 8-44 Register_17F Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_CFG_EN_WUR_VIA_WAKE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__2">cfg_en_wur_via_wake</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__5"> enable sending WUR when wake pin is asserted during active link.

Duration of pulse on WAKE pin can be configured in 0x17F[7:0]
<br><span class="ph">0b = disable sending WUR when pulse on wake pin  </span><br><span class="ph">1b = enable sending WUR when pulse on wake pin  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_CFG_EN_WUP_VIA_WAKE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__2">cfg_en_wup_via_wake</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__5"> enable sending WUP when device is woken by WAKE pin
<br><span class="ph">0b = disables WUP  </span><br><span class="ph">1b = enables WUP  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_RESERVED_133"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__1">13-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_CFG_WAKE_PIN_LEN_FR_WUR_TH"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__1">7-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__2">cfg_wake_pin_len_fr_wur_th</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__4">101000b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_17F_TABLE_TABLE__entry__5"> Width of pulse in microseconds required to initiate WUR during an active link</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-9CACB981-FC93-4713-A862-C9D025AD62F5"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_180">8.6.2.19 Register_180 (Address = 180h) [Reset = 0000h] </h2><p class="p" id="GUID-68A07B26-6A14-4BBE-BA94-38BCBC3314E8">Register_180 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_180_FIGURE_TABLE">Figure 8-38</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE">Table 8-45</a>.</p><p class="p" id="GUID-5149B24F-1CAC-4AED-852B-FA41A3B389A9">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_180_FIGURE"><span class="table-label">Figure 8-38 Register_180</span></span><table id="DP83TC813_DP83TC813_DP83TC813_REGISTER_180_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_sleep_req_timer_sel</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_sleep_ack_timer_sel</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE"><span class="table-label">Table 8-45 Register_180 Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_180_RESERVED_135"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__1">15-5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_180_CFG_SLEEP_REQ_TIMER_SEL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__1">4-3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__2">cfg_sleep_req_timer_sel</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__5"> Configure sleep request timer
<br><span class="ph">0b = 16ms  </span><br><span class="ph">1b = 4ms  </span><br><span class="ph">10b = 32ms  </span><br><span class="ph">11b = 40ms  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_180_RESERVED_137"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_180_CFG_SLEEP_ACK_TIMER_SEL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__1">1-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__2">cfg_sleep_ack_timer_sel</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_180_TABLE_TABLE__entry__5"> Configure sleep acknowledge timer
<br><span class="ph">0b = 8ms  </span><br><span class="ph">1b = 6ms  </span><br><span class="ph">10b = 24ms  </span><br><span class="ph">11b = 32ms  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-273103A5-6C57-40AF-ABEC-1AD97D30EF2A"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_181">8.6.2.20 Register_181 (Address = 181h) [Reset = 0000h] </h2><p class="p" id="GUID-50D6AB75-E640-43A1-9D47-540FDCFFF104">Register_181 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_181_FIGURE_TABLE">Figure 8-39</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_181_TABLE_TABLE">Table 8-46</a>.</p><p class="p" id="GUID-BAECCBE1-5F78-4920-B2F6-B444DB38D50D">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_181_FIGURE"><span class="table-label">Figure 8-39 Register_181</span></span><table id="DP83TC813_DP83TC813_DP83TC813_REGISTER_181_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">rx_lps_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">rx_lps_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_181_TABLE"><span class="table-label">Table 8-46 Register_181 Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_REGISTER_181_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_181_RESERVED_139"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_181_TABLE_TABLE__entry__1">15-10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_181_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_181_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_181_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_181_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_181_RX_LPS_CNT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_181_TABLE_TABLE__entry__1">9-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_181_TABLE_TABLE__entry__2">rx_lps_cnt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_181_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_181_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_181_TABLE_TABLE__entry__5"> indicates number of LPS codes received</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-C2834CF5-EF44-4C81-BF3A-646969DB4818"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_182">8.6.2.21 Register_182 (Address = 182h) [Reset = 0000h] </h2><p class="p" id="GUID-8A9EFC36-D5D7-45FA-B03C-1D06A42A0906">Register_182 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_182_FIGURE_TABLE">Figure 8-40</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_REGISTER_182_TABLE_TABLE">Table 8-47</a>.</p><p class="p" id="GUID-0615A418-E542-41AA-8FD2-1012C160A925">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_182_FIGURE"><span class="table-label">Figure 8-40 Register_182</span></span><table id="DP83TC813_DP83TC813_DP83TC813_REGISTER_182_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">tx_lps_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">tx_lps_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_182_TABLE"><span class="table-label">Table 8-47 Register_182 Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_REGISTER_182_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_182_RESERVED_141"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_182_TABLE_TABLE__entry__1">15-10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_182_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_182_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_182_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_182_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_REGISTER_182_TX_LPS_CNT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_182_TABLE_TABLE__entry__1">9-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_182_TABLE_TABLE__entry__2">tx_lps_cnt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_182_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_182_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_REGISTER_182_TABLE_TABLE__entry__5"> indicates number of WUR codes received</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-093C9FC1-7D5A-4F20-9A57-B8534AE3DA3F"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4">8.6.2.22 LPS_CFG4 Register (Address = 183h) [Reset = 0000h] </h2><p class="p" id="GUID-CF01F4B9-F412-4003-B996-AC3406D9050D">LPS_CFG4 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_FIGURE_TABLE">Figure 8-41</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE">Table 8-48</a>.</p><p class="p" id="GUID-C217A216-F8DB-4578-AAEF-67E2FC76FBD2">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_FIGURE"><span class="table-label">Figure 8-41 LPS_CFG4 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">cfg_send_wup_dis_tx </td><td align="center" valign="" class="entry align-center colsep-1">cfg_force_lps_sleep_en</td><td align="center" valign="" class="entry align-center colsep-1">cfg_force_lps_sleep</td><td align="center" valign="" class="entry align-center colsep-1">cfg_force_tx_lps_en</td><td align="center" valign="" class="entry align-center colsep-1">cfg_force_tx_lps</td><td align="center" valign="" class="entry align-center colsep-1">cfg_force_lps_link_control_en</td><td align="center" valign="" class="entry align-center colsep-1">cfg_force_lps_link_control</td><td align="center" valign="" class="entry align-center colsep-1">cfg_force_lps_st_en</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="7" class="entry align-center colsep-1">cfg_force_lps_st</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="7" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE"><span class="table-label">Table 8-48 LPS_CFG4 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_CFG_SEND_WUP_DIS_TX"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__2">cfg_send_wup_dis_tx </td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__5"> Write 1 to this bit to send WUP when PHY control is in DISABLE_TRANSMIT state</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_CFG_FORCE_LPS_SLEEP_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__2">cfg_force_lps_sleep_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__5"> force control enable for sleep from LPS SM to PHY control SM</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_CFG_FORCE_LPS_SLEEP"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__2">cfg_force_lps_sleep</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__5"> force value for sleep from LPS SM to PHY control SM</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_CFG_FORCE_TX_LPS_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__2">cfg_force_tx_lps_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__5"> force enable for TX_LPS</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_CFG_FORCE_TX_LPS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__2">cfg_force_tx_lps</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__5"> force value for TX_LPS</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_CFG_FORCE_LPS_LINK_CONTROL_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__2">cfg_force_lps_link_control_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__5"> force link control enable to LPS state machine</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_CFG_FORCE_LPS_LINK_CONTROL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__2">cfg_force_lps_link_control</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__5"> force link control value from LPS state machine</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_CFG_FORCE_LPS_ST_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__2">cfg_force_lps_st_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__5"> force enable for LPS state machine</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_RESERVED_143"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_CFG_FORCE_LPS_ST"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__1">6-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__2">cfg_force_lps_st</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG4_TABLE_TABLE__entry__5"> force value of LPS state machine</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-6A69A32B-F518-4C6B-9B92-7E22DE1A09E9"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG">8.6.2.23 LPS_CFG Register (Address = 184h) [Reset = 0223h] </h2><p class="p" id="GUID-350F35B6-F908-4DF4-946D-BF1E5635F4E7">LPS_CFG is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG_FIGURE_TABLE">Figure 8-42</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE">Table 8-49</a>.</p><p class="p" id="GUID-5C1BFDB9-D446-4B1F-B505-B8BE022960B0">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_FIGURE"><span class="table-label">Figure 8-42 LPS_CFG Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">cfg_reset_wur_cnt_rx_data</td><td align="center" valign="" colspan="2" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">cfg_reset_lps_cnt_rx_data</td><td align="center" valign="" colspan="2" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">cfg_reset_wur_cnt_tx_data</td><td align="center" valign="" colspan="1" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" colspan="1" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="1" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">cfg_reset_lps_cnt_tx_data</td><td align="center" valign="" class="entry align-center colsep-1">cfg_wake_fwd_en_wup_psv_link</td><td align="center" valign="" class="entry align-center colsep-1">cfg_wake_fwd_man_trig</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_wake_fwd_dig_timer</td><td align="center" valign="" class="entry align-center colsep-1">cfg_wake_fwd_en_wur</td><td align="center" valign="" class="entry align-center colsep-1">cfg_wake_fwd_en_wup</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="1" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE"><span class="table-label">Table 8-49 LPS_CFG Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_CFG_RESET_WUR_CNT_RX_DATA"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__2">cfg_reset_wur_cnt_rx_data</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__5"> When set, resets the WUR received symbol counter upon receiving data</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_RESERVED_145"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__1">14-13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_CFG_RESET_LPS_CNT_RX_DATA"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__2">cfg_reset_lps_cnt_rx_data</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__5"> When set, resets the LPS received symbol counter upon receiving data</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_RESERVED_147"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__1">11-10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_CFG_RESET_WUR_CNT_TX_DATA"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__2">cfg_reset_wur_cnt_tx_data</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__5"> When set, resets the transmitted WUR symbols count when sending data</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_RESERVED_149"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__1">8-7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_CFG_RESET_LPS_CNT_TX_DATA"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__2">cfg_reset_lps_cnt_tx_data</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__5"> When set, resets the transmitted LPS symbols count when sending data</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_CFG_WAKE_FWD_EN_WUP_PSV_LINK"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__1">5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__2">cfg_wake_fwd_en_wup_psv_link</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__5"> control to enable/disable Wake forwarding on WAKE pin when WUP is received when in PASSIVE_LINK  mode
<br><span class="ph">0b = disables wake forwarding  </span><br><span class="ph">1b = enables wake forwarding  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_CFG_WAKE_FWD_MAN_TRIG"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__2">cfg_wake_fwd_man_trig</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__5"> Write 1 to manually generate Wake forwarding signal on WAKE pin. This bit is self-cleared</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_CFG_WAKE_FWD_DIG_TIMER"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__1">3-2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__2">cfg_wake_fwd_dig_timer</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__5"> when wake up request is received on an active link, the width of wake forwarding pulses are configurable to :

00: 50us

01: 500us

10: 2ms

11: 20ms</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_CFG_WAKE_FWD_EN_WUR"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__2">cfg_wake_fwd_en_wur</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__5"> If set, enables doing wake forwarding when WUR symbols are received
<br><span class="ph">0b = Don 't do wake forwarding on WAKE pin  </span><br><span class="ph">1b = do wake forwarding on WAKE pin  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG_CFG_WAKE_FWD_EN_WUP"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__2">cfg_wake_fwd_en_wup</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG_TABLE_TABLE__entry__5"> If set, enables doing wake forwarding when WUP symbols are received
<br><span class="ph">0b = Don 't do wake forwarding on WAKE pin  </span><br><span class="ph">1b = do wake forwarding on WAKE pin  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-11F4F240-D4E7-4C6D-8F54-43FBE4661896"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG5">8.6.2.24 LPS_CFG5 Register (Address = 185h) [Reset = 0000h] </h2><p class="p" id="GUID-B09EF575-8086-4EE7-9544-B0E628439CC5">LPS_CFG5 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_FIGURE_TABLE">Figure 8-43</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE">Table 8-50</a>.</p><p class="p" id="GUID-7416F238-9A2D-4A53-971F-C5443100FCDF">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_FIGURE"><span class="table-label">Figure 8-43 LPS_CFG5 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry align-center colsep-1">cfg_wup_timer</td><td align="center" valign="" colspan="5" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="4" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_rx_wur_sym_gap</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_rx_lps_sym_gap</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE"><span class="table-label">Table 8-50 LPS_CFG5 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_CFG_WUP_TIMER"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__1">15-13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__2">cfg_wup_timer</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__5"> Time for which PHY control SM stays in WAKE_TRANSMIT

b000: 1ms

b001: 0.7ms

b010: 1.3ms

b011: 0.85ms

b100: 1.5ms

b101: 2ms

b110: 2.5ms

b111: 3ms</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_RESERVED_151"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__1">12-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_CFG_RX_WUR_SYM_GAP"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__1">3-2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__2">cfg_rx_wur_sym_gap</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__5"> max gap allowed b/w two WUR symbols for ack of WUR</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_CFG_RX_LPS_SYM_GAP"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__1">1-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__2">cfg_rx_lps_sym_gap</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG5_TABLE_TABLE__entry__5"> max gap allowed b/w two LPS symbols for ack of LPS</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-81D6EA5E-6CA7-4EE1-8C5E-DC7985E4C7D9"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG7">8.6.2.25 LPS_CFG7 Register (Address = 187h) [Reset = 0000h] </h2><p class="p" id="GUID-915D39F0-9FAB-4C37-8AEB-1FFF2186F57A">LPS_CFG7 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_FIGURE_TABLE">Figure 8-44</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE">Table 8-51</a>.</p><p class="p" id="GUID-8B56014D-B7FE-46F0-B8FB-54AFDD372361">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_FIGURE"><span class="table-label">Figure 8-44 LPS_CFG7 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">cfg_tx_lps_stop_on_done</td><td align="center" valign="" colspan="7" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="7" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_tx_lps_sel</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE"><span class="table-label">Table 8-51 LPS_CFG7 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_CFG_TX_LPS_STOP_ON_DONE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__2">cfg_tx_lps_stop_on_done</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__5"> configures the device to stop sending LPS codes once it is done sending the number of codes configures in 0x1879:0
<br><span class="ph">0b = continues even after reaching limit  </span><br><span class="ph">1b = stops after reaching limit  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_RESERVED_155"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__1">14-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_CFG_TX_LPS_SEL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__1">9-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__2">cfg_tx_lps_sel</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG7_TABLE_TABLE__entry__5"> Indicates number of LPS symbols to be transmitted before tx_lps_done becomes true</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-85A00889-02E9-40B3-8A10-221B59813426"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG8">8.6.2.26 LPS_CFG8 Register (Address = 188h) [Reset = 0080h] </h2><p class="p" id="GUID-352605E8-9A5C-41F7-AFAA-3215432E5DF5">LPS_CFG8 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_FIGURE_TABLE">Figure 8-45</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_TABLE_TABLE">Table 8-52</a>.</p><p class="p" id="GUID-1A37F784-DABD-43FE-B8E2-04BE595E4219">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_FIGURE"><span class="table-label">Figure 8-45 LPS_CFG8 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_tx_wur_sel</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R/W-10000000b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_tx_wur_sel</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-10000000b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_TABLE"><span class="table-label">Table 8-52 LPS_CFG8 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_RESERVED_157"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_TABLE_TABLE__entry__1">15-10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_CFG_TX_WUR_SEL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_TABLE_TABLE__entry__1">9-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_TABLE_TABLE__entry__2">cfg_tx_wur_sel</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_TABLE_TABLE__entry__4">10000000b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG8_TABLE_TABLE__entry__5"> Indicates number of WUR symbols to be transmitted</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-84F9456A-0DE6-43DF-BB98-162A0E1455CC"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG9">8.6.2.27 LPS_CFG9 Register (Address = 189h) [Reset = 0040h] </h2><p class="p" id="GUID-17291693-55D5-45C0-9C32-B7213576317B">LPS_CFG9 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_FIGURE_TABLE">Figure 8-46</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_TABLE_TABLE">Table 8-53</a>.</p><p class="p" id="GUID-EE5CE7B0-0F44-468E-A662-7CB1CA5FA77D">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_FIGURE"><span class="table-label">Figure 8-46 LPS_CFG9 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_rx_lps_sel</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R/W-1000000b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_rx_lps_sel</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-1000000b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_TABLE"><span class="table-label">Table 8-53 LPS_CFG9 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_RESERVED_159"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_TABLE_TABLE__entry__1">15-10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_CFG_RX_LPS_SEL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_TABLE_TABLE__entry__1">9-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_TABLE_TABLE__entry__2">cfg_rx_lps_sel</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_TABLE_TABLE__entry__4">1000000b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG9_TABLE_TABLE__entry__5"> Indicates number of LPS symbols to be received to set lps_recv</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-14733E72-EF17-4F39-B079-034D4CCDBEC5"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG10">8.6.2.28 LPS_CFG10 Register (Address = 18Ah) [Reset = 0040h] </h2><p class="p" id="GUID-3BEBBDE8-52D3-4278-A13C-F406795B38FB">LPS_CFG10 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_FIGURE_TABLE">Figure 8-47</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_TABLE_TABLE">Table 8-54</a>.</p><p class="p" id="GUID-18994B95-D092-4149-A3C2-AF6944A36015">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_FIGURE"><span class="table-label">Figure 8-47 LPS_CFG10 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_rx_wur_sel</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R/W-1000000b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_rx_wur_sel</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-1000000b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_TABLE"><span class="table-label">Table 8-54 LPS_CFG10 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_RESERVED_161"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_TABLE_TABLE__entry__1">15-10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_CFG_RX_WUR_SEL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_TABLE_TABLE__entry__1">9-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_TABLE_TABLE__entry__2">cfg_rx_wur_sel</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_TABLE_TABLE__entry__4">1000000b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG10_TABLE_TABLE__entry__5"> Indicates number of WUR symbols to be received to acknowlege WUR and do wake forwarding</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-A9539854-3BB9-44C6-8D34-C3BFC2E58186"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG3">8.6.2.29 LPS_CFG3 Register (Address = 18Ch) [Reset = 0000h] </h2><p class="p" id="GUID-2AE348A7-9888-4BB3-8780-98ECE49F920D">LPS_CFG3 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_FIGURE_TABLE">Figure 8-48</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_TABLE_TABLE">Table 8-55</a>.</p><p class="p" id="GUID-D597C125-4240-46C8-B186-9FCE77A27B65">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_FIGURE"><span class="table-label">Figure 8-48 LPS_CFG3 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="7" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="1" class="entry align-center colsep-1">cfg_lps_pwr_mode</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="7" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="1" class="entry align-center colsep-1">RH/W1S-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_lps_pwr_mode</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">RH/W1S-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_TABLE"><span class="table-label">Table 8-55 LPS_CFG3 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_RESERVED_167"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_TABLE_TABLE__entry__1">15-9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_CFG_LPS_PWR_MODE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_TABLE_TABLE__entry__1">8-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_TABLE_TABLE__entry__2">cfg_lps_pwr_mode</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_TABLE_TABLE__entry__3">RH/W1S</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_CFG3_TABLE_TABLE__entry__5"><br><span class="ph">1b = Normal command  </span><br><span class="ph">10b = Sleep request  </span><br><span class="ph">10000b = Standby command  </span><br><span class="ph">10000000b = WUR command  </span><br><span class="ph">100000000b = Go to Passive Link command  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-D28619BF-D54F-4F39-BEC1-5F570B805F20"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_LPS_STATUS">8.6.2.30 LPS_STATUS Register (Address = 18Eh) [Reset = 0000h] </h2><p class="p" id="GUID-4AC49A42-3E82-49EE-8A1D-C03E846AAEA4">LPS_STATUS is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_FIGURE_TABLE">Figure 8-49</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_TABLE_TABLE">Table 8-56</a>.</p><p class="p" id="GUID-8D08BAFF-DF9C-4673-A737-0713FD575AB0">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_FIGURE"><span class="table-label">Figure 8-49 LPS_STATUS Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="1" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="7" class="entry align-center colsep-1">status_lps_st</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="1" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="7" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_TABLE"><span class="table-label">Table 8-56 LPS_STATUS Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_RESERVED_171"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_TABLE_TABLE__entry__1">15-7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_STATUS_LPS_ST"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_TABLE_TABLE__entry__1">6-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_TABLE_TABLE__entry__2">status_lps_st</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LPS_STATUS_TABLE_TABLE__entry__5"> LPS SM state
<br><span class="ph">1b = SLEEP  </span><br><span class="ph">10b = STANDBY  </span><br><span class="ph">100b = NORMAL  </span><br><span class="ph">1000b = SLEEP_ACK  </span><br><span class="ph">10000b = SLEEP_REQ  </span><br><span class="ph">100000b = SLEEP_FAIL  </span><br><span class="ph">1000000b = SLEEP_SILENT  </span><br><span class="ph">1000001b = PASSIVE_LINK  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-439FE718-417E-4B5D-92AD-1832DE8F60E7"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG">8.6.2.31 TDR_TX_CFG Register (Address = 300h) [Reset = 2710h] </h2><p class="p" id="GUID-463EE495-3552-4171-AE7E-4EDCFBD73C04">TDR_TX_CFG is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG_FIGURE_TABLE">Figure 8-50</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG_TABLE_TABLE">Table 8-57</a>.</p><p class="p" id="GUID-88DD52A0-D23B-4E2C-818C-5000CE2BF80B">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG_FIGURE"><span class="table-label">Figure 8-50 TDR_TX_CFG Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_tdr_tx_duration</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-10011100010000b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_tdr_tx_duration</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-10011100010000b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG_TABLE"><span class="table-label">Table 8-57 TDR_TX_CFG Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG_CFG_TDR_TX_DURATION"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG_TABLE_TABLE__entry__2">cfg_tdr_tx_duration</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG_TABLE_TABLE__entry__4">10011100010000b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TX_CFG_TABLE_TABLE__entry__5"> TDR transmit duration in usec, Default : 10000usec</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-5C139FFE-2B72-4525-A91A-BE8B44E497F0"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG">8.6.2.32 TAP_PROCESS_CFG Register (Address = 301h) [Reset = 1703h] </h2><p class="p" id="GUID-82A6B851-DEED-4AE6-9FD8-E883E8004EFF">TAP_PROCESS_CFG is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_FIGURE_TABLE">Figure 8-51</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE">Table 8-58</a>.</p><p class="p" id="GUID-92A7E8C9-D301-42A0-90E3-88CF0BCCC08C">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_FIGURE"><span class="table-label">Figure 8-51 TAP_PROCESS_CFG Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">cfg_end_tap_index</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">R/W-10111b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">cfg_start_tap_index</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">R/W-11b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE"><span class="table-label">Table 8-58 TAP_PROCESS_CFG Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_RESERVED_177"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__1">15-13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_CFG_END_TAP_INDEX"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__1">12-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__2">cfg_end_tap_index</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__4">10111b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__5"> End echo coefficient index for peak detect sweep during TDR</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_RESERVED_175"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__1">7-5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_CFG_START_TAP_INDEX"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__1">4-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__2">cfg_start_tap_index</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__4">11b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TAP_PROCESS_CFG_TABLE_TABLE__entry__5"> Starting echo coefficient index for peak detect sweep during TDR</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-940DF541-6DE0-4663-9141-321A88DA4207"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG1">8.6.2.33 TDR_CFG1 Register (Address = 302h) [Reset = 0045h] </h2><p class="p" id="GUID-E6BA7875-4C80-47F9-B3B3-D1D2C781E66C">TDR_CFG1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_FIGURE_TABLE">Figure 8-52</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE">Table 8-59</a>.</p><p class="p" id="GUID-EBC598B6-75A9-4967-A10D-B07842EE3D65">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_FIGURE"><span class="table-label">Figure 8-52 TDR_CFG1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="4" class="entry align-center colsep-1">cfg_forward_shadow</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_post_silence_time</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_pre_silence_time</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R/W-100b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R/W-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE"><span class="table-label">Table 8-59 TDR_CFG1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_RESERVED_179"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__1">15-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_CFG_FORWARD_SHADOW"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__1">7-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__2">cfg_forward_shadow</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__4">100b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__5"> Num of neighboring echo coeff taps to be considered for calculating local maximum</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_CFG_POST_SILENCE_TIME"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__1">3-2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__2">cfg_post_silence_time</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__5"> Post-Silence state timer in ms

0x00 : 0ms

0x01 : 10ms

0x10 : 100ms

0x11 : 1000ms</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_CFG_PRE_SILENCE_TIME"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__1">1-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__2">cfg_pre_silence_time</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG1_TABLE_TABLE__entry__5"> Pre-Silence state timer in ms

0x00 : 0ms

0x01 : 10ms

0x10 : 100ms

0x11 : 1000ms</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-42706D9C-DEEB-4FEE-9327-B4DC989212BA"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG2">8.6.2.34 TDR_CFG2 Register (Address = 303h) [Reset = 0419h] </h2><p class="p" id="GUID-BAAB2FCC-70C6-41AD-B4F8-8A8954B6EB48">TDR_CFG2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_FIGURE_TABLE">Figure 8-53</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE">Table 8-60</a>.</p><p class="p" id="GUID-B5D3FEFB-4DC2-4DCD-9A2B-B83D74B8A89D">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_FIGURE"><span class="table-label">Figure 8-53 TDR_CFG2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">cfg_tdr_filt_loc_offset</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">R/W-100b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_tdr_filt_init</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-11001b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE"><span class="table-label">Table 8-60 TDR_CFG2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_RESERVED_181"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__1">15-13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_CFG_TDR_FILT_LOC_OFFSET"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__1">12-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__2">cfg_tdr_filt_loc_offset</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__4">100b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__5"> tap index offset of dyamic peak equation, cfg_start_tap_index + 1'b1</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_CFG_TDR_FILT_INIT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__1">7-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__2">cfg_tdr_filt_init</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__4">11001b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG2_TABLE_TABLE__entry__5"> Value of peak_th at x=start_tap_index of dynamic peak threshold equation</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-364C7031-9830-4B8D-BDA2-696FA7C3E624"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG3">8.6.2.35 TDR_CFG3 Register (Address = 304h) [Reset = 0030h] </h2><p class="p" id="GUID-71FA98CB-6242-42DF-8AAC-F9FDB8FF87D7">TDR_CFG3 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_FIGURE_TABLE">Figure 8-54</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_TABLE_TABLE">Table 8-61</a>.</p><p class="p" id="GUID-7103BA3B-DCB4-49F0-A647-51F5F6C683CB">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_FIGURE"><span class="table-label">Figure 8-54 TDR_CFG3 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_tdr_filt_slope</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-110000b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_TABLE"><span class="table-label">Table 8-61 TDR_CFG3 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_RESERVED_183"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_TABLE_TABLE__entry__1">15-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_CFG_TDR_FILT_SLOPE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_TABLE_TABLE__entry__1">7-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_TABLE_TABLE__entry__2">cfg_tdr_filt_slope</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_TABLE_TABLE__entry__4">110000b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG3_TABLE_TABLE__entry__5"> Slope of dynamic peak threshold equation (0.4)</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-057F4A11-0363-4547-A81E-44D9C365374E"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG4">8.6.2.36 TDR_CFG4 Register (Address = 305h) [Reset = 0004h] </h2><p class="p" id="GUID-DBC10A51-D5C2-437D-AC7B-82ACF63DE8BB">TDR_CFG4 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_FIGURE_TABLE">Figure 8-55</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE">Table 8-62</a>.</p><p class="p" id="GUID-08AF85C4-F8A3-4DBE-AA69-0B1B042BF346">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_FIGURE"><span class="table-label">Figure 8-55 TDR_CFG4 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="1" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="1" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="1" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">hpf_gain_tdr</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">pga_gain_tdr</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="1" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">R/W-100b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE"><span class="table-label">Table 8-62 TDR_CFG4 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_RESERVED_188"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__1">15-10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_RESERVED_186"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_RESERVED_185"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__1">8-7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_RESERVED_184"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_HPF_GAIN_TDR"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__1">5-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__2">hpf_gain_tdr</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__5"> HPF gain code during TDR</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_PGA_GAIN_TDR"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__1">3-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__2">pga_gain_tdr</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__4">100b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG4_TABLE_TABLE__entry__5"> PGA gain code during TDR</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-847D8488-B5C4-4B5A-95F6-90EFBC21FCBF"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG5">8.6.2.37 TDR_CFG5 Register (Address = 306h) [Reset = 000Ah] </h2><p class="p" id="GUID-8706121A-D143-40AA-9223-449E6B8355DB">TDR_CFG5 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_FIGURE_TABLE">Figure 8-56</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE">Table 8-63</a>.</p><p class="p" id="GUID-84ABB1FD-E872-4B9C-8E63-91FC9F5F19D5">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_FIGURE"><span class="table-label">Figure 8-56 TDR_CFG5 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">cfg_half_open_det_en</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">cfg_cable_delay_num</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">R/W-1010b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE"><span class="table-label">Table 8-63 TDR_CFG5 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_RESERVED_190"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__1">15-5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_CFG_HALF_OPEN_DET_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__2">cfg_half_open_det_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__5"> enables detection of half cable
<br><span class="ph">0b = Disables half open detection  </span><br><span class="ph">1b = Enbales half open detection  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_CFG_CABLE_DELAY_NUM"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__1">3-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__2">cfg_cable_delay_num</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__4">1010b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_CFG5_TABLE_TABLE__entry__5"> Configure the propagation delay per meter of the cable in nanoseconds. This is used for the fault location estimation

Valid values : 4 'd0 to 4 'd11 - [4.5:0.1:5.6]ns

Default : 4 'd10 (5.5 ns)</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-E9A3EFBA-079F-44E6-A0DE-18897CB6F9B4"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TDR_TC1">8.6.2.38 TDR_TC1 Register (Address = 310h) [Reset = 0000h] </h2><p class="p" id="GUID-0C2FE03E-124E-47B5-B75F-482E4464E8E2">TDR_TC1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_TC1_FIGURE_TABLE">Figure 8-57</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE">Table 8-64</a>.</p><p class="p" id="GUID-B5BDCCCE-EA05-47CD-A03E-FAF4B6F87207">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TDR_TC1_FIGURE"><span class="table-label">Figure 8-57 TDR_TC1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TDR_TC1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="7" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">half_open_detect</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="7" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">peak_detect</td><td align="center" valign="" class="entry align-center colsep-1">peak_sign</td><td align="center" valign="" colspan="6" class="entry align-center colsep-1">peak_loc_in_meters</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="6" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE"><span class="table-label">Table 8-64 TDR_TC1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_TC1_RESERVED_219"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__1">15-9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_TC1_HALF_OPEN_DETECT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__2">half_open_detect</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__5"> Half wire open detect value
<br><span class="ph">0b = Half wire open not detected  </span><br><span class="ph">1b = Half wire open detected  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_TC1_PEAK_DETECT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__2">peak_detect</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__5"> Set if fault is detected in cable
<br><span class="ph">0b = Fault not detected in cable  </span><br><span class="ph">1b = Fault detected in cable  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_TC1_PEAK_SIGN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__2">peak_sign</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__5"> Nature of discontinuity. Valid only if peak_detect is set
<br><span class="ph">0b = Short to GND, supply, or between MDI pins  </span><br><span class="ph">1b = Open. Applicable to both 1-wire and 2-wire open faults  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TDR_TC1_PEAK_LOC_IN_METERS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__1">5-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__2">peak_loc_in_meters</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TDR_TC1_TABLE_TABLE__entry__5"> Fault location in meters (Valid only if peak_detect is set)</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-D05AB916-B6D3-44FA-AEBF-7A87C7255FB7"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_A2D_REG_48">8.6.2.39 A2D_REG_48 Register (Address = 430h) [Reset = 0770h] </h2><p class="p" id="GUID-1EFE9B0B-927F-4748-9040-1B4F0BD175C6">A2D_REG_48 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_FIGURE_TABLE">Figure 8-58</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE">Table 8-65</a>.</p><p class="p" id="GUID-51017D7E-2760-4E59-B255-FF7E4DA3913D">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_FIGURE"><span class="table-label">Figure 8-58 A2D_REG_48 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">dll_tx_delay_ctrl_rgmii_sl</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">R/W-111b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="4" class="entry align-center colsep-1">dll_rx_delay_ctrl_rgmii_sl</td><td align="center" valign="" colspan="4" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R/W-111b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE"><span class="table-label">Table 8-65 A2D_REG_48 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_RESERVED_303"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__1">15-13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_RESERVED_301"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_DLL_TX_DELAY_CTRL_RGMII_SL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__1">11-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__2">dll_tx_delay_ctrl_rgmii_sl</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__4">111b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__5"> controls TX DLL in RGMII mode inSteps of 312.5ps, affects the CLK_90 output.<br>

Delay = ((Bit[11:8] in decimal) + 1)*312.5 ps</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_DLL_RX_DELAY_CTRL_RGMII_SL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__1">7-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__2">dll_rx_delay_ctrl_rgmii_sl</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__4">111b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__5"> Controls RX DLL in RGMII mode in Steps of 312.5ps, affects the CLK_90 output.<br>

Delay = ((Bit[7:4] in decimal) + 1)*312.5 ps</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_RESERVED_300"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__1">3-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_A2D_REG_48_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-EEA7BED8-CC0E-48C6-979B-BC3D7B2C30AD"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1">8.6.2.40 LEDS_CFG_1 Register (Address = 450h) [Reset = 2610h] </h2><p class="p" id="GUID-FD94B5BC-098B-457C-A468-B8289BBD086C">LEDS_CFG_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_FIGURE_TABLE">Figure 8-59</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE">Table 8-66</a>.</p><p class="p" id="GUID-94C5793E-EAC1-4F66-BFAF-FFBA86D9629B">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_FIGURE"><span class="table-label">Figure 8-59 LEDS_CFG_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">leds_bypass_stretching</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">leds_blink_rate</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">led_2_option</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-10b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">R/W-110b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="4" class="entry align-center colsep-1">led_1_option</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">led_0_option</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE"><span class="table-label">Table 8-66 LEDS_CFG_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_RESERVED_321"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_LEDS_BYPASS_STRETCHING"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__2">leds_bypass_stretching</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__5"> 0 - Noraml Operation      

1 - Bypass LEDs stretching
<br><span class="ph">0b = Noraml Operation  </span><br><span class="ph">1b = Bypass LEDs stretching  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_LEDS_BLINK_RATE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__1">13-12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__2">leds_blink_rate</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__4">10b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__5"><br><span class="ph">0b = 20Hz (50mSec)  </span><br><span class="ph">1b = 10Hz (100mSec)  </span><br><span class="ph">1010b = 5Hz (200mSec)  </span><br><span class="ph">1011b = 2Hz (500mSec)  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_LED_2_OPTION"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__1">11-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__2">led_2_option</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__4">110b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__5"> Controlls LED_2 sources <br>

(same as bits 3:0)</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_LED_1_OPTION"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__1">7-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__2">led_1_option</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__5"> Controlls LED_1 sources <br>

(same as bits 3:0)</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_LED_0_OPTION"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__1">3-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__2">led_0_option</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_1_TABLE_TABLE__entry__5"> Controlls LED_0 source:
<br><span class="ph">0b = link OK  </span><br><span class="ph">1b = link OK + blink on TX/RX activity  </span><br><span class="ph">10b = link OK + blink on TX activity  </span><br><span class="ph">11b = link OK + blink on RX activity  </span><br><span class="ph">100b = link OK + 100Base-T1 Master  </span><br><span class="ph">101b = link OK + 100Base-T1 Slave  </span><br><span class="ph">110b = TX/RX activity with stretch option  </span><br><span class="ph">111b = Reserved  </span><br><span class="ph">1000b = Reserved  </span><br><span class="ph">1001b = Link lost (remains on until register 0x1 is read)  </span><br><span class="ph">1010b = PRBS error (toggles on error)  </span><br><span class="ph">1011b = XMII TX/RX Error with stretch option  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-E2C1F3E4-173E-4896-88B7-F195F78405F9"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2">8.6.2.41 LEDS_CFG_2 Register (Address = 451h) [Reset = 0049h] </h2><p class="p" id="GUID-2E532218-3E36-46DD-A165-508229BBC4FC">LEDS_CFG_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_FIGURE_TABLE">Figure 8-60</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE">Table 8-67</a>.</p><p class="p" id="GUID-4558F528-652A-4335-98D2-820A771421AC">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_FIGURE"><span class="table-label">Figure 8-60 LEDS_CFG_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">clk_o_gpio_ctrl_3</td><td align="center" valign="" class="entry align-center colsep-1">led_1_gpio_ctrl_3</td><td align="center" valign="" class="entry align-center colsep-1">led_0_gpio_ctrl_3</td><td align="center" valign="" colspan="4" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">led_2_drv_en</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">led_2_drv_val</td><td align="center" valign="" class="entry align-center colsep-1">led_2_polarity</td><td align="center" valign="" class="entry align-center colsep-1">led_1_drv_en</td><td align="center" valign="" class="entry align-center colsep-1">led_1_drv_val</td><td align="center" valign="" class="entry align-center colsep-1">led_1_polarity</td><td align="center" valign="" class="entry align-center colsep-1">led_0_drv_en</td><td align="center" valign="" class="entry align-center colsep-1">led_0_drv_val</td><td align="center" valign="" class="entry align-center colsep-1">led_0_polarity</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE"><span class="table-label">Table 8-67 LEDS_CFG_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_CLK_O_GPIO_CTRL_3"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__2">clk_o_gpio_ctrl_3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__5"> MSB of CLKOUT gpio control. This bit provides additional options for configuring CLKOUT <br>

If set to 1, it changes the effect ofclk_o_gpio_ctrl bits of 0x453 <br>

Reg 0x453[2:0] will control CLKOUT as follows <br><br><span class="ph">0b = pwr_seq_done  </span><br><span class="ph">1b = loc_wake_req from analog  </span><br><span class="ph">10b = loc_wake_req to PHY control  </span><br><span class="ph">11b = tx_lps_done  </span><br><span class="ph">100b = tx_lps_done_64  </span><br><span class="ph">101b = tx_lps  </span><br><span class="ph">110b = pcs rx sm - receiving  </span><br><span class="ph">111b = pcs tx sm - tx_enable  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_LED_1_GPIO_CTRL_3"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__2">led_1_gpio_ctrl_3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__5"> MSB of LED_1 gpio control. This bit provides additional options for configuring LED_0 <br>

If set to 1, it changes the effect of led_1_gpio_ctrl bits of 0x452 <br>

Reg 0x452[10:8] will control LED_1 as follows <br><br><span class="ph">0b = pwr_seq_done  </span><br><span class="ph">1b = loc_wake_req from analog  </span><br><span class="ph">10b = loc_wake_req to PHY control  </span><br><span class="ph">11b = tx_lps_done  </span><br><span class="ph">100b = tx_lps_done_64  </span><br><span class="ph">101b = tx_lps  </span><br><span class="ph">110b = pcs rx sm - receiving  </span><br><span class="ph">111b = pcs tx sm - tx_enable  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_LED_0_GPIO_CTRL_3"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__2">led_0_gpio_ctrl_3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__5"> MSB of LED_0 gpio control. This bit provides additional options for configuring LED_0 <br>

If set to 1, it changes the effect of led_0_gpio_ctrl bits of 0x452 <br>

Reg 0x452[2:0] will control LED_0 as follows <br><br><span class="ph">0b = pwr_seq_done  </span><br><span class="ph">1b = loc_wake_req from analog  </span><br><span class="ph">10b = loc_wake_req to PHY control  </span><br><span class="ph">11b = tx_lps_done  </span><br><span class="ph">100b = tx_lps_done_64  </span><br><span class="ph">101b = tx_lps  </span><br><span class="ph">110b = pcs rx sm - receiving  </span><br><span class="ph">111b = pcs tx sm - tx_enable  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_RESERVED_323"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__1">12-9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_LED_2_DRV_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__2">led_2_drv_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__5"> 0 - LED_2 is in normal operation mode

1 - Drive the value of LED_2 (driven value is bit 9)
<br><span class="ph">0b = LED_2 is in normal operation mode  </span><br><span class="ph">1b = Drive the value of LED_2 (driven value is bit 9)  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_LED_2_DRV_VAL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__2">led_2_drv_val</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__5"> If bit #8 is set, this is the value of LED_2</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_LED_2_POLARITY"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__2">led_2_polarity</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__5"> LED_2 polarity
<br><span class="ph">0b = Active low  </span><br><span class="ph">1b = Active high  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_LED_1_DRV_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__1">5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__2">led_1_drv_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__5"> 0 - LED_1 is in normal operation mode

1 - Drive the value of LED_1 (driven value is bit #5)
<br><span class="ph">0b = LED_1 is in normal operation mode  </span><br><span class="ph">1b = Drive the value of LED_1 (driven value is bit #5)  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_LED_1_DRV_VAL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__2">led_1_drv_val</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__5"> If bit #4 is set, this is the value of LED_1</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_LED_1_POLARITY"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__2">led_1_polarity</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__5"> LED_1 polarity:

if(RX_D3_strap == 1)

  reset_val = ~CLKOUT_strap

else

  reset_val = ~LED_1_strap
<br><span class="ph">0b = Active low  </span><br><span class="ph">1b = Active high  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_LED_0_DRV_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__2">led_0_drv_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__5"> 0 - LED_0 is in normal operation mode

1 - Drive the value of LED_0 (driven value is bit #1)</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_LED_0_DRV_VAL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__2">led_0_drv_val</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__5"> If bit #1 is set, this is the value of LED_1</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_LED_0_POLARITY"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__2">led_0_polarity</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LEDS_CFG_2_TABLE_TABLE__entry__5"> LED_0 polarity:

reset_val = ~LED_0_strap
<br><span class="ph">0b = Active low  </span><br><span class="ph">1b = Active high  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-19705048-9478-4319-94B0-362AA069924A"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1">8.6.2.42 IO_MUX_CFG_1 Register (Address = 452h) [Reset = 0000h] </h2><p class="p" id="GUID-96B82557-88C4-425E-A7D7-21BF6320A87B">IO_MUX_CFG_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_FIGURE_TABLE">Figure 8-61</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE">Table 8-68</a>.</p><p class="p" id="GUID-1828B610-FF90-4C64-BA05-7419D6A8E2BD">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_FIGURE"><span class="table-label">Figure 8-61 IO_MUX_CFG_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">led_1_clk_div_2_en</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">led_1_clk_source</td><td align="center" valign="" class="entry align-center colsep-1">led_1_clk_inv_en</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">led_1_gpio_ctrl</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">led_0_clk_div_2_en</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">led_0_clk_source</td><td align="center" valign="" class="entry align-center colsep-1">led_0_clk_inv_en</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">led_0_gpio_ctrl</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE"><span class="table-label">Table 8-68 IO_MUX_CFG_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_LED_1_CLK_DIV_2_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__2">led_1_clk_div_2_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__5"> If led_1_gpio is configured to led_1_clk_source,

Selects divide by 2 of clock at led_1_clk_source</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_LED_1_CLK_SOURCE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__1">14-12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__2">led_1_clk_source</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__5"> In case clk_out is MUXed to LED_1 IO, this field controls clk_out source:<br>

000b - XI clock<br>

001b - 200M pll clock<br>

010b - 67 MHz ADC clock (recovered)<br>

011b - Free 200MHz clock<br>

100b - 25M MII clock derived from 200M LD clock<br>

101b - 25MHz  clock to PLL (XI or XI/2) or POR clock<br>

110b - Core 100 MHz clock<br>

111b - 67 MHz DSP clock (recovered, 1/3 duty cycle)<br></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_LED_1_CLK_INV_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__2">led_1_clk_inv_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__5"> If led_1_gpio is configured to led_1_clk_source,

Selects inversion of clock at led_1_clk_source</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_LED_1_GPIO_CTRL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__1">10-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__2">led_1_gpio_ctrl</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__5"> controls the output of LED_1 IO:<br>

000b - LED_1 (default: LINK + ACT)<br>

001b - LED_1 Clock mux out<br>

010b - WoL<br>

011b - Under-Voltage indication<br>

100b - 1588 TX<br>

101b - 1588 RX<br>

110b - ESD<br>

111b - interrupt<br><br>

if(RX_D3_strap ==1)<br>

  reset_val = 3'b001<br>

else<br>

  reset_val = 3'b000<br></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_LED_0_CLK_DIV_2_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__2">led_0_clk_div_2_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__5"> If led_0_gpio is configured to led_0_clk_source,

Selects divide by 2  of clock at led_0_clk_source</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_LED_0_CLK_SOURCE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__1">6-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__2">led_0_clk_source</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__5"> In case clk_out is MUXed to LED_0 IO, this field controls clk_out source:
<br><span class="ph">0b = XI clock  </span><br><span class="ph">1b = 200M pll clock  </span><br><span class="ph">10b = 67 MHz ADC clock (recovered)  </span><br><span class="ph">11b = Free 200MHz clock  </span><br><span class="ph">100b = 25M MII clock derived from 200M LD clock  </span><br><span class="ph">101b = 25MHz clock to PLL (XI or XI/2) or POR clock  </span><br><span class="ph">110b = Core 100 MHz clock  </span><br><span class="ph">111b = 67 MHz DSP clock (recovered, 1/3 duty cycle)  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_LED_0_CLK_INV_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__2">led_0_clk_inv_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__5"> If led_0_gpio is configured to led_0_clk_source,

Selects inversion of clock at led_0_clk_source</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_LED_0_GPIO_CTRL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__1">2-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__2">led_0_gpio_ctrl</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_1_TABLE_TABLE__entry__5"> controls the output of LED_0 IO:
<br><span class="ph">0b = LED_0 (default: LINK) 001b =LED_0 Clock mux out 010b = WoL 011b = Under-Voltage indication 100b = 1588 TX 101b = 1588 RX 110b = ESD 111b = interrupt  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-1BE3075A-1455-42E7-98CA-D07C81DF4EF4"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2">8.6.2.43 IO_MUX_CFG_2 Register (Address = 453h) [Reset = 0001h] </h2><p class="p" id="GUID-F4961265-96E4-4678-A463-CC5F54D87D2E">IO_MUX_CFG_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_FIGURE_TABLE">Figure 8-62</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE">Table 8-69</a>.</p><p class="p" id="GUID-1E252725-D004-4A7A-9A61-8E678EB3AB97">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_FIGURE"><span class="table-label">Figure 8-62 IO_MUX_CFG_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">cfg_tx_er_on_led1</td><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">clk_o_clk_div_2_en</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="4" class="entry align-center colsep-1">clk_o_clk_source</td><td align="center" valign="" class="entry align-center colsep-1">clk_o_clk_inv_en</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">clk_o_gpio_ctrl</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">R/W-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE"><span class="table-label">Table 8-69 IO_MUX_CFG_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_CFG_TX_ER_ON_LED1"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__2">cfg_tx_er_on_led1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__5"> configures led_1 pin to tx_er pin and LED_1 pin is made input</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_RESERVED_325"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__1">14-9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_CLK_O_CLK_DIV_2_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__2">clk_o_clk_div_2_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__5"> If clk_out is configured to output clk_o_clk_source,

Selects divide by 2 of clock at clk_o_clk_source</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_CLK_O_CLK_SOURCE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__1">7-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__2">clk_o_clk_source</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__5"> In case clk_out is MUXed to CLK_O IO, this field controls clk_out source:

0000b - XI clock<br>

0001b - 200M pll clock<br>

0010b - 67 MHz ADC clock (recovered)<br>

0011b - Free 200MHz clock<br>

0100b - 25M MII clock derived from 200M LD clock<br>

0101b - 25MHz  clock to PLL (XI or XI/2) or POR clock<br>

0110b - Core 100 MHz clock<br>

0111b - 67 MHz DSP clock (recovered, 1/3 duty cycle)<br>

1000b - CLK25_50 (50 MHz in RMII, 25 MHz in others)<br>

1001b - 50M RMII RX clk<br>

1010b - SGMII serlz clk<br>

1011b - SGMII deserlz clk<br>

1100b - 30ns tick<br>

1101b - 40ns tick<br>

1110b - DLL TX CLK<br>

1111b - DLL RX CLK<br></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_CLK_O_CLK_INV_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__2">clk_o_clk_inv_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__5"> If clk_out is configured to output clk_o_clk_source,

Selects inversion of  clock at clk_o_clk_source</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_CLK_O_GPIO_CTRL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__1">2-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__2">clk_o_gpio_ctrl</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_2_TABLE_TABLE__entry__5"> controls the output of CLK_O IO:<br>

000b - LED_1 <br>

001b - CLKOUT Clock mux out<br>

010b - WoL<br>

011b - Under-Voltage indication<br>

100b - 1588 TX<br>

101b - 1588 RX<br>

110b - ESD<br>

111b - interrupt<br>

Automatically gets configured<br>

to 3 'h0 if pin6(LED_1) is strapped<br>

As daisy chain CLKOUT<br><br>

if(RX_D3_strap ==1)<br>

  reset_val = 3'b000<br>

else<br>

  reset_val = 3'b001<br></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-DD53A3AE-9651-4461-AB42-41CE71D4F717"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG">8.6.2.44 IO_MUX_CFG Register (Address = 456h) [Reset = 0000h] </h2><p class="p" id="GUID-BE7F534E-2AFF-41BB-9558-09CD2237B64F">IO_MUX_CFG is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_FIGURE_TABLE">Figure 8-63</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE">Table 8-70</a>.</p><p class="p" id="GUID-681DE612-73A8-46D8-8E8C-A374EE102544">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_FIGURE"><span class="table-label">Figure 8-63 IO_MUX_CFG Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="2" class="entry align-center colsep-1">rx_pins_pupd_value</td><td align="center" valign="" class="entry align-center colsep-1">rx_pins_pupd_force_control</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">tx_pins_pupd_value</td><td align="center" valign="" class="entry align-center colsep-1">tx_pins_pupd_force_control</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">mac_rx_impedance_ctrl</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry align-center colsep-1">mac_rx_impedance_ctrl</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">mac_tx_impedance_ctrl</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE"><span class="table-label">Table 8-70 IO_MUX_CFG Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_RX_PINS_PUPD_VALUE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__1">15-14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__2">rx_pins_pupd_value</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__5"> when RX pins PUPD force control is enabled,

PUPD is contolled by this register
<br><span class="ph">0b = No pull  </span><br><span class="ph">1b = Pull up  </span><br><span class="ph">10b = Pull down  </span><br><span class="ph">11b = Reserved  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_RX_PINS_PUPD_FORCE_CONTROL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__2">rx_pins_pupd_force_control</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__5"> enables PUPD force control on RX MAC pins
<br><span class="ph">0b = No force control  </span><br><span class="ph">1b = enables force control  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TX_PINS_PUPD_VALUE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__1">12-11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__2">tx_pins_pupd_value</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__5"> when TX pins PUPD force control is enabled,

PUPD is contolled by this register
<br><span class="ph">0b = No pull  </span><br><span class="ph">1b = Pull up  </span><br><span class="ph">10b = Pull down  </span><br><span class="ph">11b = Reserved  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TX_PINS_PUPD_FORCE_CONTROL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__2">tx_pins_pupd_force_control</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__5"> enables PUPD force control on TX MAC pins
<br><span class="ph">0b = No force control  </span><br><span class="ph">1b = enables force control  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_MAC_RX_IMPEDANCE_CTRL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__1">9-5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__2">mac_rx_impedance_ctrl</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__5"> RX MAC interface PAD impedance control</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_MAC_TX_IMPEDANCE_CTRL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__1">4-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__2">mac_tx_impedance_ctrl</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_MUX_CFG_TABLE_TABLE__entry__5"> TX MAC interface PAD impedance control</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-01972C04-197E-44F7-9C00-7BB214960F34"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1">8.6.2.45 IO_STATUS_1 Register (Address = 457h) [Reset = 0000h] </h2><p class="p" id="GUID-C42B4D8F-313F-4E96-8D4F-675CF08602C9">IO_STATUS_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1_FIGURE_TABLE">Figure 8-64</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1_TABLE_TABLE">Table 8-71</a>.</p><p class="p" id="GUID-73A754C9-AEC5-45E9-BC1C-19641E963624">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1_FIGURE"><span class="table-label">Figure 8-64 IO_STATUS_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">io_status_1</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">io_status_1</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1_TABLE"><span class="table-label">Table 8-71 IO_STATUS_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1_IO_STATUS_1"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1_TABLE_TABLE__entry__2">io_status_1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_1_TABLE_TABLE__entry__5"> If IO direction is controlled via register (IO_MUX_CFG) and (IO_INPUT_MODE_1), and direction is INPUT<br>

(i.e. io_oe_n_force_ctrl=1, io_input_mode[*]=1) - shows the current value of the following IOs:<br>

bit 0 - RX_D3<br>

bit 1 - TX_CLK<br>

bit 2 - TX_EN<br>

bit 3 - TX_D0<br>

bit 4 - TX_D1<br>

bit 5 - TX_D2<br>

bit 6 - TX_D3<br>

bit 7 - INT_N<br>

bit 8 - CLKOUT<br>

bit 9 - LED_0<br>

bit 10 - RX_CLK<br>

bit 11 - RX_DV<br>

bit 12 - 0<br>

bit 13 - RX_ERR<br>

bit 14 - LED_1<br>

bit 15 - RX_D0<br></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-7D56EAE7-8C8B-4D22-84B6-6D4F72F5E33C"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2">8.6.2.46 IO_STATUS_2 Register (Address = 458h) [Reset = 0000h] </h2><p class="p" id="GUID-3E0A28D4-EC2F-4A2C-880B-B37A87D95FFE">IO_STATUS_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_FIGURE_TABLE">Figure 8-65</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_TABLE_TABLE">Table 8-72</a>.</p><p class="p" id="GUID-81429399-6B12-46E3-9689-5F90AF8092DB">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_FIGURE"><span class="table-label">Figure 8-65 IO_STATUS_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">io_status_2</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_TABLE"><span class="table-label">Table 8-72 IO_STATUS_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_RESERVED_333"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_TABLE_TABLE__entry__1">15-2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_IO_STATUS_2"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_TABLE_TABLE__entry__1">1-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_TABLE_TABLE__entry__2">io_status_2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_IO_STATUS_2_TABLE_TABLE__entry__5"> "If IO direction is controlled via register (IO_MUX_CFG) and (IO_INPUT_MODE_2), and direction is INPUT

(i.e. io_oe_n_force_ctrl=1, io_input_mode[*]=1) - shows the current value of the following IOs:

bit 0 - RX_D1

bit 1 - RX_D2

"</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-B464224D-D496-4B37-8587-DFE000B0A957"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1">8.6.2.47 CHIP_SOR_1 Register (Address = 45Dh) [Reset = 0000h] </h2><p class="p" id="GUID-ED945BA0-1804-4B51-AFFE-E88401BB2077">CHIP_SOR_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_FIGURE_TABLE">Figure 8-66</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE">Table 8-73</a>.</p><p class="p" id="GUID-647D8E5D-62F2-4B01-976B-7D2413FB85BE">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_FIGURE"><span class="table-label">Figure 8-66 CHIP_SOR_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">LED1_POR</td><td align="center" valign="" class="entry align-center colsep-1">RX_D3_POR</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">LED0_STRAP</td><td align="center" valign="" class="entry align-center colsep-1">RXD3_STRAP</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">RXD2_STRAP</td><td align="center" valign="" class="entry align-center colsep-1">RXD1_STRAP</td><td align="center" valign="" class="entry align-center colsep-1">RXD0_STRAP</td><td align="center" valign="" class="entry align-center colsep-1">RXCLK_STRAP</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">RXER_STRAP</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">RXDV_STRAP</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE"><span class="table-label">Table 8-73 CHIP_SOR_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_RESERVED_338"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__5"></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_RESERVED_339"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_LED1_POR"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__2">LED1_POR</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__5"> LED_1 strap sampled at power up</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_RX_D3_POR"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__2">RX_D3_POR</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__5"> RX_D3 strap sampled at power up</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_RESERVED_340"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_RESERVED_342"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_LED0_STRAP"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__2">LED0_STRAP</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__5"> LED_0 strap sampled at power up or reset</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_RXD3_STRAP"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__2">RXD3_STRAP</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__5"> RX_D3 strap sampled at reset</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_RXD2_STRAP"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__2">RXD2_STRAP</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__5"> RX_D2 strap sampled at power up or reset</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_RXD1_STRAP"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__2">RXD1_STRAP</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__5"> RX_D1 strap sampled at power up or reset</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_RXD0_STRAP"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__1">5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__2">RXD0_STRAP</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__5"> RX_D0 strap sampled at power up or reset</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_RXCLK_STRAP"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__2">RXCLK_STRAP</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__5"> RX_CLK strap sampled at power up or reset</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_RXER_STRAP"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__1">3-2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__2">RXER_STRAP</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__5"> RX_ER strap sampled at power up or reset</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_RXDV_STRAP"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__1">1-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__2">RXDV_STRAP</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_CHIP_SOR_1_TABLE_TABLE__entry__5"> RX_DV strap sampled at power up or reset</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-B6D7A91A-EDDB-44D2-B832-B95103F68699"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL">8.6.2.48 LED1_CLKOUT_ANA_CTRL Register (Address = 45Fh) [Reset = 000Ch] </h2><p class="p" id="GUID-E61FD708-6A50-4FBB-9051-386A0656782D">LED1_CLKOUT_ANA_CTRL is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_FIGURE_TABLE">Figure 8-67</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE">Table 8-74</a>.</p><p class="p" id="GUID-42BDEC25-70A0-4B62-9047-5711662E7035">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_FIGURE"><span class="table-label">Figure 8-67 LED1_CLKOUT_ANA_CTRL Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="6" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">clkout_ana_sel_1p0v_sl</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">led_1_ana_mux_ctrl</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">clkout_ana_mux_ctrl</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-11b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE"><span class="table-label">Table 8-74 LED1_CLKOUT_ANA_CTRL Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_RESERVED_348"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_RESERVED_347"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_RESERVED_346"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__1">13-5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_CLKOUT_ANA_SEL_1P0V_SL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__2">clkout_ana_sel_1p0v_sl</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__5"> For selecting test line b/w analog test clocks</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_LED_1_ANA_MUX_CTRL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__1">3-2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__2">led_1_ana_mux_ctrl</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__4">11b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__5"> Selects the signal to be sent out on LED_1 pin

Automatically selects

output from digital if 

Pin6(LED_1) is strapped

As daisy chain CLKOUT

if(RX_D3_strap == 1)

  reset_val = 2'b00

else

  reset_val = 2'b11
<br><span class="ph">0b = Daisy chain clock  </span><br><span class="ph">1b = TX_TCLK for test modes  </span><br><span class="ph">10b = ANA Test clock  </span><br><span class="ph">11b = clkout_out_1p0v_sl from digital  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_CLKOUT_ANA_MUX_CTRL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__1">1-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__2">clkout_ana_mux_ctrl</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_LED1_CLKOUT_ANA_CTRL_TABLE_TABLE__entry__5"> Selects the signal to be sent out on CLKOUT pin

Automatically selects

output from digital if 

Pin6(LED_1) is strapped

As daisy chain CLKOUT

if(RX_D3_strap == 1)

  reset_val = 2'b11

else

  reset_val = 2'b00
<br><span class="ph">0b = Daisy chain clock  </span><br><span class="ph">1b = TX_TCLK for test modes  </span><br><span class="ph">10b = ANA Test clock  </span><br><span class="ph">11b = clkout_out_1p0v_sl from digital  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-2C847E48-59CF-4E0F-8D50-8BA130C13E7C"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1">8.6.2.49 PCS_CTRL_1 Register (Address = 485h) [Reset = 1078h] </h2><p class="p" id="GUID-DF930740-5816-46B1-A7E5-02EFE3635CA2">PCS_CTRL_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_FIGURE_TABLE">Figure 8-68</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE">Table 8-75</a>.</p><p class="p" id="GUID-0F7D0B1C-3B3F-440F-B319-1502AC4A50E6">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_FIGURE"><span class="table-label">Figure 8-68 PCS_CTRL_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">cfg_force_slave_phase1_done</td><td align="center" valign="" class="entry align-center colsep-1">cfg_dis_ipg_scr_lock_check</td><td align="center" valign="" class="entry align-center colsep-1">cfg_link_control</td><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="1" class="entry align-center colsep-1">cfg_desc_first_lock_count</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="1" class="entry align-center colsep-1">R/W-1111000b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_desc_first_lock_count</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-1111000b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE"><span class="table-label">Table 8-75 PCS_CTRL_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_RESERVED_364"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_CFG_FORCE_SLAVE_PHASE1_DONE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__2">cfg_force_slave_phase1_done</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__5"> Force to say phase1 of DSP slave training done</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_CFG_DIS_IPG_SCR_LOCK_CHECK"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__2">cfg_dis_ipg_scr_lock_check</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__5"> Disable scrambler lock check during IPG</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_CFG_LINK_CONTROL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__2">cfg_link_control</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__5"> Enable for the entire training/linkup to start</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_RESERVED_362"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__1">11-9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_CFG_DESC_FIRST_LOCK_COUNT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__1">8-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__2">cfg_desc_first_lock_count</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__4">1111000b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_1_TABLE_TABLE__entry__5"> Number of idle symbols to decide on scrambler lock</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-43116EDF-0995-4CA7-AFFD-A1B3B4EED023"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2">8.6.2.50 PCS_CTRL_2 Register (Address = 486h) [Reset = 0A05h] </h2><p class="p" id="GUID-60EBE821-4B7E-437A-ABB0-A840B3587F26">PCS_CTRL_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_FIGURE_TABLE">Figure 8-69</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE">Table 8-76</a>.</p><p class="p" id="GUID-761D6E88-94A0-490A-9345-F96921418DFD">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_FIGURE"><span class="table-label">Figure 8-69 PCS_CTRL_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_desc_error_count</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-1010b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">cfg_rem_rcvr_sts_error_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">R/W-101b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE"><span class="table-label">Table 8-76 PCS_CTRL_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_CFG_DESC_ERROR_COUNT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__1">15-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__2">cfg_desc_error_count</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__4">1010b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__5"> Number of non-idle ymbols to look for to say scrambler unlocked</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_RESERVED_366"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__1">7-5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_CFG_REM_RCVR_STS_ERROR_CNT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__1">4-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__2">cfg_rem_rcvr_sts_error_cnt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__4">101b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PCS_CTRL_2_TABLE_TABLE__entry__5"> No of error symbols to rem rcvr status to go low</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-086B053F-99DC-4AE2-8568-790467C65F51"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG">8.6.2.51 TX_INTER_CFG Register (Address = 489h) [Reset = 0001h] </h2><p class="p" id="GUID-18424B1B-6FDB-401D-8759-AB0D43316FC9">TX_INTER_CFG is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_FIGURE_TABLE">Figure 8-70</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE">Table 8-77</a>.</p><p class="p" id="GUID-7A15E526-3472-4EFB-AB43-67078654A4DD">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_FIGURE"><span class="table-label">Figure 8-70 TX_INTER_CFG Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="5" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">cfg_force_tx_interleave</td><td align="center" valign="" class="entry align-center colsep-1">cfg_tx_interleave_en</td><td align="center" valign="" class="entry align-center colsep-1">cfg_interleave_det_en</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="5" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE"><span class="table-label">Table 8-77 TX_INTER_CFG Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_RESERVED_374"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__1">15-3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_CFG_FORCE_TX_INTERLEAVE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__2">cfg_force_tx_interleave</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__5"> Force interleave on Tx</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_CFG_TX_INTERLEAVE_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__2">cfg_tx_interleave_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__5"> Enable interleave on tx, if interleave detected on the Rx
<br><span class="ph">0b = Interleave on Tx disabled  </span><br><span class="ph">1b = Interleave on Tx enabled if interleave detected on Rx  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_CFG_INTERLEAVE_DET_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__2">cfg_interleave_det_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_INTER_CFG_TABLE_TABLE__entry__5"> Enable interleave detection
<br><span class="ph">0b = Disable Interleave Detection  </span><br><span class="ph">1b = Enable Interleave Detection  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-DB53A020-689A-4EA8-BB61-A97AB6237659"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_JABBER_CFG">8.6.2.52 JABBER_CFG Register (Address = 496h) [Reset = 044Ch] </h2><p class="p" id="GUID-B86C40A9-ABB4-48D4-B991-1B9DD991AFBB">JABBER_CFG is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_FIGURE_TABLE">Figure 8-71</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_TABLE_TABLE">Table 8-78</a>.</p><p class="p" id="GUID-5FD36A09-3633-4E05-92AB-017C33AC8657">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_FIGURE"><span class="table-label">Figure 8-71 JABBER_CFG Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="5" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">cfg_rcv_jab_timer_val</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="5" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">R/W-10001001100b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_rcv_jab_timer_val</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-10001001100b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_TABLE"><span class="table-label">Table 8-78 JABBER_CFG Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_RESERVED_396"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_TABLE_TABLE__entry__1">15-11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_CFG_RCV_JAB_TIMER_VAL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_TABLE_TABLE__entry__1">10-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_TABLE_TABLE__entry__2">cfg_rcv_jab_timer_val</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_TABLE_TABLE__entry__4">10001001100b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_JABBER_CFG_TABLE_TABLE__entry__5"> Jabber timeout count in usec</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-99743080-F14D-485B-AC85-F86E6E7F0553"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL">8.6.2.53 TEST_MODE_CTRL Register (Address = 497h) [Reset = 01C0h] </h2><p class="p" id="GUID-D1347965-D0BF-4EDF-AB85-AE5BE5045CD6">TEST_MODE_CTRL is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_FIGURE_TABLE">Figure 8-72</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE">Table 8-79</a>.</p><p class="p" id="GUID-1E734B2B-7349-4156-8AFF-F8D69A6B8034">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_FIGURE"><span class="table-label">Figure 8-72 TEST_MODE_CTRL Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_test_mode1_symbol_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R/W-11100b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="4" class="entry align-center colsep-1">cfg_test_mode1_symbol_cnt</td><td align="center" valign="" colspan="4" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R/W-11100b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE"><span class="table-label">Table 8-79 TEST_MODE_CTRL Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_RESERVED_400"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__1">15-10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_CFG_TEST_MODE1_SYMBOL_CNT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__1">9-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__2">cfg_test_mode1_symbol_cnt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__4">11100b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__5"> number of +1/-1 symbols to send in test_mode_1

N= 2 + 2* CFG_TEST_MODE1_SYMBOL_CNT</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_RESERVED_398"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__1">3-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TEST_MODE_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-B67E584B-4969-4AC1-846F-46BC098ED80D"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG">8.6.2.54 RXF_CFG Register (Address = 4A0h) [Reset = 1000h] </h2><p class="p" id="GUID-60D6ED93-DCD2-4727-91FE-589672A66FB3">RXF_CFG is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RXF_CFG_FIGURE_TABLE">Figure 8-73</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE">Table 8-80</a>.</p><p class="p" id="GUID-6F960612-13F9-47A3-AF72-8E051DAAE325">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_FIGURE"><span class="table-label">Figure 8-73 RXF_CFG Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="2" class="entry align-center colsep-1">bits_nibbles_swap</td><td align="center" valign="" class="entry align-center colsep-1">sfd_byte</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="2" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">enhanced_mac_support</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE"><span class="table-label">Table 8-80 RXF_CFG Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_BITS_NIBBLES_SWAP"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__1">15-14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__2">bits_nibbles_swap</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__5"> Option to swap bits / nibbles inside every RX data byte
<br><span class="ph">0b = regular order, no swaps - RXD[3-0]  </span><br><span class="ph">1b = swap bits order - RXD[0-3]  </span><br><span class="ph">1010b = swap nibbles order - { RXD[3-0] , RXD[7-4] }  </span><br><span class="ph">1011b = swap bits order in each nibble - { RXD[4-7] , RXD[0-3] }  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_SFD_BYTE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__2">sfd_byte</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__5"> 0 - SFD is 0xD5 (i.e. RXF module searchs 0xD5)

1 - SFD is 0x5D (i.e. RXF module searchs 0x5D)
<br><span class="ph">0b = SFD is 0xD5 (i.e. RXF module searchs 0xD5)  </span><br><span class="ph">1b = SFD is 0x5D (i.e. RXF module searchs 0x5D)  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_RESERVED_412"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_RESERVED_411"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_RESERVED_410"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__1">10-9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_RESERVED_409"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_ENHANCED_MAC_SUPPORT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__2">enhanced_mac_support</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__5"> Enables enhanced RX features.

This bit shall be set when using wakeup abilities, CRC check or RX 1588 indication</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_RESERVED_408"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_RESERVED_407"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__1">5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_RESERVED_406"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_RESERVED_405"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_RESERVED_404"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_RESERVED_403"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RXF_CFG_RESERVED_401"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RXF_CFG_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-70496E8A-0066-4516-8771-B5FF79B97F74"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PG_REG_4">8.6.2.55 PG_REG_4 Register (Address = 553h) [Reset = 0000h] </h2><p class="p" id="GUID-EF365E6E-E3B8-40C9-A3F1-E9D0CBE473E6">PG_REG_4 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PG_REG_4_FIGURE_TABLE">Figure 8-74</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE">Table 8-81</a>.</p><p class="p" id="GUID-E354A464-6A7F-4D3F-9B7D-AACFB9931566">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PG_REG_4_FIGURE"><span class="table-label">Figure 8-74 PG_REG_4 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PG_REG_4_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="2" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">force_pol_en</td><td align="center" valign="" class="entry align-center colsep-1">force_pol_val</td><td align="center" valign="" colspan="4" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE"><span class="table-label">Table 8-81 PG_REG_4 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PG_REG_4_RESERVED_453"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__1">15-14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PG_REG_4_FORCE_POL_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__2">force_pol_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__5"> Enable force on polarity
<br><span class="ph">0b = Auto-polarity on MDI  </span><br><span class="ph">1b = Force polarity on MDI  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PG_REG_4_FORCE_POL_VAL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__2">force_pol_val</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__5"> Polarity force value. Only valid if bit [13] is 1.
<br><span class="ph">0b = Forced Normal polarity  </span><br><span class="ph">1b = Forced Inverted polarity  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PG_REG_4_RESERVED_454"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__1">11-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PG_REG_4_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-0F329A8B-5AE5-4824-A118-5B25793DF1F2"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW">8.6.2.56 TC1_CFG_RW Register (Address = 560h) [Reset = 07E4h] </h2><p class="p" id="GUID-88F97429-79F6-4DCB-81C8-C4EA04C21CE2">TC1_CFG_RW is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_FIGURE_TABLE">Figure 8-75</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE">Table 8-82</a>.</p><p class="p" id="GUID-A8BB754C-A614-4233-940A-E129CB1780D9">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_FIGURE"><span class="table-label">Figure 8-75 TC1_CFG_RW Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="2" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_link_status_metric</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">cfg_link_failure_multihot</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">R/W-111111b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry align-center colsep-1">cfg_link_failure_multihot</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_comm_timer_thrs</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">cfg_bad_sqi_thrs</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R/W-111111b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">R/W-100b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE"><span class="table-label">Table 8-82 TC1_CFG_RW Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_RESERVED_459"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__1">15-14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_RESERVED_457"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_CFG_LINK_STATUS_METRIC"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__1">12-11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__2">cfg_link_status_metric</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__5"> selects following link up signals as defined by C&amp;S
<br><span class="ph">0b = link_up_c_and_s  </span><br><span class="ph">1b = link_montor_status  </span><br><span class="ph">10b = (phy_control = SEND_DATA)  </span><br><span class="ph">11b = comm_ready from TC1 spec  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_CFG_LINK_FAILURE_MULTIHOT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__1">10-5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__2">cfg_link_failure_multihot</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__4">111111b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__5"> each bit enables logging of link failure in the given scenario:<br>

bit[5] - SQI greater than configured thershold in register cfg_bad_sqi_thrs<br>

bit[6] - RCV_JABBER_DET5 - BAD_SSD<br>

bit[7] - LINK_FAILED<br>

bit[8] - RX_ERROR<br>

bit[9] - BAD_END<br>

bit[10] - RESERVED</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_CFG_COMM_TIMER_THRS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__1">4-3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__2">cfg_comm_timer_thrs</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__5"> selects the hysteresis timer value for TC1 comm ready
<br><span class="ph">0b = 2ms  </span><br><span class="ph">1b = 500us  </span><br><span class="ph">10b = 1ms  </span><br><span class="ph">11b = 4ms  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_CFG_BAD_SQI_THRS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__1">2-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__2">cfg_bad_sqi_thrs</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__4">100b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_CFG_RW_TABLE_TABLE__entry__5"> SQI threshold used to increment Link Failure Count defined by TC1. Whenever SQI becomes worse than the threshold, link failure count (Register 0x0561 bit[9:0]) as defined by TC1 is incremented</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-B0C0CC50-768A-4F57-A33F-277ADBF60AD1"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS">8.6.2.57 TC1_LINK_FAIL_LOSS Register (Address = 561h) [Reset = 0000h] </h2><p class="p" id="GUID-7D0A2783-1B52-4ECA-BC9D-0EBE88ACC949">TC1_LINK_FAIL_LOSS is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_FIGURE_TABLE">Figure 8-76</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_TABLE_TABLE">Table 8-83</a>.</p><p class="p" id="GUID-5A05F9F9-B51A-4B10-B926-66745B90A7AA">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_FIGURE"><span class="table-label">Figure 8-76 TC1_LINK_FAIL_LOSS Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry align-center colsep-1">link_losses</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">link_failures</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">link_failures</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_TABLE"><span class="table-label">Table 8-83 TC1_LINK_FAIL_LOSS Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_LINK_LOSSES"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_TABLE_TABLE__entry__1">15-10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_TABLE_TABLE__entry__2">link_losses</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_TABLE_TABLE__entry__5"> Number of Link Losses occurred since last power cycle (as per TC1 specification)</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_LINK_FAILURES"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_TABLE_TABLE__entry__1">9-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_TABLE_TABLE__entry__2">link_failures</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_FAIL_LOSS_TABLE_TABLE__entry__5"> Number of Link Failures causing NOT a link loss since last power cycle (as per TC1 specification)</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-C5600F6C-DD6D-4D28-AE9E-0375E4CF47E1"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME">8.6.2.58 TC1_LINK_TRAINING_TIME Register (Address = 562h) [Reset = 0000h] </h2><p class="p" id="GUID-504D41EA-7322-4D6D-B52F-E284FCD356D6">TC1_LINK_TRAINING_TIME is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_FIGURE_TABLE">Figure 8-77</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE">Table 8-84</a>.</p><p class="p" id="GUID-870A4099-7EB4-4EA7-A96C-D6ED256E710C">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_FIGURE"><span class="table-label">Figure 8-77 TC1_LINK_TRAINING_TIME Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">comm_ready</td><td align="center" valign="" colspan="7" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="7" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">lq_ltt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE"><span class="table-label">Table 8-84 TC1_LINK_TRAINING_TIME Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_COMM_READY"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__2">comm_ready</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__5"> TC1 comm ready signal (Optimized link status indication for higher Layers to indicate if communication is possible via link)
<br><span class="ph">0b = Communication Not Possible  </span><br><span class="ph">1b = Communication Possible  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_RESERVED_461"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__1">14-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_LQ_LTT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__1">7-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__2">lq_ltt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TC1_LINK_TRAINING_TIME_TABLE_TABLE__entry__5"> Link training time of the last link training (as per TC1 specification)</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-E211F2A9-8C25-4F04-A80A-4CCF6AEAE2D2"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL">8.6.2.59 RGMII_CTRL Register (Address = 600h) [Reset = 0030h] </h2><p class="p" id="GUID-A29EBAAD-044D-4AF0-810B-3CE9AF339816">RGMII_CTRL is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_FIGURE_TABLE">Figure 8-78</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE">Table 8-85</a>.</p><p class="p" id="GUID-97FEF73D-DB26-4EF2-95E8-29B8F69E44EE">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_FIGURE"><span class="table-label">Figure 8-78 RGMII_CTRL Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="1" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">rgmii_tx_half_full_th</td><td align="center" valign="" class="entry align-center colsep-1">cfg_rgmii_en</td><td align="center" valign="" class="entry align-center colsep-1">inv_rgmii_txd</td><td align="center" valign="" class="entry align-center colsep-1">inv_rgmii_rxd</td><td align="center" valign="" class="entry align-center colsep-1">sup_tx_err_fd_rgmii</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="1" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R/W-11b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE"><span class="table-label">Table 8-85 RGMII_CTRL Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_RESERVED_465"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__1">15-7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_RGMII_TX_HALF_FULL_TH"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__1">6-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__2">rgmii_tx_half_full_th</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__4">11b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__5"> RGMII TX sync FIFO half full threshold in number if nibbles</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_CFG_RGMII_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__2">cfg_rgmii_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__5"> RGMII enable bit

Default from strap

if(RX_D2_strap == 1)

  reset_val = 1

else

  reset_val = 0
<br><span class="ph">0b = RGMII disable  </span><br><span class="ph">1b = RGMII enable  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_INV_RGMII_TXD"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__2">inv_rgmii_txd</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__5"> Invert RGMII Tx wire order - full swap [3:0] -- [0:3]</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_INV_RGMII_RXD"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__2">inv_rgmii_rxd</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__5"> Invert RGMII Rx wire order - full swap [3:0] -- [0:3]</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_SUP_TX_ERR_FD_RGMII"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__2">sup_tx_err_fd_rgmii</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CTRL_TABLE_TABLE__entry__5"> this bit can disable the TX_ERR indication input</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-A2A96549-35C4-4527-9D2D-7FCBAA710DEA"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS">8.6.2.60 RGMII_FIFO_STATUS Register (Address = 601h) [Reset = 0000h] </h2><p class="p" id="GUID-6795BF13-5BEA-476E-9796-F0670CAE0AB3">RGMII_FIFO_STATUS is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_FIGURE_TABLE">Figure 8-79</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE">Table 8-86</a>.</p><p class="p" id="GUID-17A90267-C160-4DE5-B8FE-58B33A00930A">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_FIGURE"><span class="table-label">Figure 8-79 RGMII_FIFO_STATUS Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">rgmii_tx_af_full_err</td><td align="center" valign="" class="entry align-center colsep-1">rgmii_tx_af_empty_err</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE"><span class="table-label">Table 8-86 RGMII_FIFO_STATUS Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_RESERVED_467"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__1">15-2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_RGMII_TX_AF_FULL_ERR"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__2">rgmii_tx_af_full_err</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__5"> RGMII Tx fifo full error</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_RGMII_TX_AF_EMPTY_ERR"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__2">rgmii_tx_af_empty_err</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_FIFO_STATUS_TABLE_TABLE__entry__5"> RGMII Tx fifo empty error</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-19AA832D-8242-4615-9632-3FD2F92B751D"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL">8.6.2.61 RGMII_CLK_SHIFT_CTRL Register (Address = 602h) [Reset = 0000h] </h2><p class="p" id="GUID-111018FA-1670-4A58-9D01-42BEB76E489A">RGMII_CLK_SHIFT_CTRL is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_FIGURE_TABLE">Figure 8-80</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE">Table 8-87</a>.</p><p class="p" id="GUID-5A237F3F-EB97-4CBE-81A8-5A9C6CC3E1D2">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_FIGURE"><span class="table-label">Figure 8-80 RGMII_CLK_SHIFT_CTRL Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">cfg_rgmii_rx_clk_shift_sel</td><td align="center" valign="" class="entry align-center colsep-1">cfg_rgmii_tx_clk_shift_sel</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE"><span class="table-label">Table 8-87 RGMII_CLK_SHIFT_CTRL Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_RESERVED_469"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__1">15-2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_CFG_RGMII_RX_CLK_SHIFT_SEL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__2">cfg_rgmii_rx_clk_shift_sel</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__5"> 0: clock and data are aligned

1: clock on PIN is delayed by 90 degrees relative to RGMII_RX data

if({RX_D2_strap, RX_D1_strap} == 2'b11)

  reset_val = 1

else

  resett_val = 0
<br><span class="ph">0b = clock and data are aligned  </span><br><span class="ph">1b = clock on PIN is delayed by 90 degrees relative to RGMII_RX data  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_CFG_RGMII_TX_CLK_SHIFT_SEL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__2">cfg_rgmii_tx_clk_shift_sel</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_CLK_SHIFT_CTRL_TABLE_TABLE__entry__5"> use this mode when RGMII_TX_CLK and RGMII_TXD are aligned

if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b101)

  reset_val = 1

else if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b110)

  reset_val = 1

else

  reset_val = 0</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-A828D81A-F601-415E-A25E-1D6D287500DD"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL">8.6.2.62 RGMII_EEE_CTRL Register (Address = 603h) [Reset = 0000h] </h2><p class="p" id="GUID-281A3276-BAF0-421F-B3CF-86209D31AFDA">RGMII_EEE_CTRL is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_FIGURE_TABLE">Figure 8-81</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_TABLE_TABLE">Table 8-88</a>.</p><p class="p" id="GUID-01164A73-C982-455D-9D64-16FAA0450EF8">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_FIGURE"><span class="table-label">Figure 8-81 RGMII_EEE_CTRL Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_rgmii_wake_signaling_en</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_TABLE"><span class="table-label">Table 8-88 RGMII_EEE_CTRL Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_RESERVED_471"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_TABLE_TABLE__entry__1">15-2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_CFG_RGMII_WAKE_SIGNALING_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_TABLE_TABLE__entry__1">1-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_TABLE_TABLE__entry__2">cfg_rgmii_wake_signaling_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RGMII_EEE_CTRL_TABLE_TABLE__entry__5"> RGMII signaling behavior during exit LPI period.<br>

Bit[1] - exhibit  rx_err on rx_ctrl for lpi_exit,  else rx_ctrl is zero for both lpi and exit_lpi periods.<br>

Bit[0] - exhibit zeros on rxd for lpi_exit, else rxd=IB_code<br>

Note: option 00b is not supported, non-valid coding.<br></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-E510F478-5A5D-4964-B7D8-801D18C6C175"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1">8.6.2.63 SGMII_CTRL_1 Register (Address = 608h) [Reset = 007Bh] </h2><p class="p" id="GUID-85508252-ED7C-47D6-8A28-8C9B611EC8EB">SGMII_CTRL_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_FIGURE_TABLE">Figure 8-82</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE">Table 8-89</a>.</p><p class="p" id="GUID-20519874-DE2F-43CB-BC3B-7BB940DCBA73">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_FIGURE"><span class="table-label">Figure 8-82 SGMII_CTRL_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">sgmii_tx_err_dis</td><td align="center" valign="" class="entry align-center colsep-1">cfg_align_idx_force_en</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">cfg_align_idx_value</td><td align="center" valign="" class="entry align-center colsep-1">cfg_sgmii_en</td><td align="center" valign="" class="entry align-center colsep-1">cfg_sgmii_rx_pol_invert</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">cfg_sgmii_tx_pol_invert</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">serdes_tx_bits_order</td><td align="center" valign="" class="entry align-center colsep-1">serdes_rx_bits_order</td><td align="center" valign="" class="entry align-center colsep-1">cfg_sgmii_align_pkt_en</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">sgmii_autoneg_timer</td><td align="center" valign="" class="entry align-center colsep-1">sgmii_autoneg_en</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-11b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE"><span class="table-label">Table 8-89 SGMII_CTRL_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_SGMII_TX_ERR_DIS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__2">sgmii_tx_err_dis</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__5"> SGMII TX err disable bit</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_CFG_ALIGN_IDX_FORCE_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__2">cfg_align_idx_force_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__5"> Force word boundray index selection</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_CFG_ALIGN_IDX_VALUE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__1">13-10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__2">cfg_align_idx_value</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__5"> when cfg_align_idx_force is set,This value set the iword boundray index</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_CFG_SGMII_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__2">cfg_sgmii_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__5"> SGMII enable bit

Default from strap

if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b000)

  reset_val = 1

else

  reset_val = 0
<br><span class="ph">0b = SGMII MAC i/f disabled  </span><br><span class="ph">1b = SGMII MAC i/f enabled  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_CFG_SGMII_RX_POL_INVERT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__2">cfg_sgmii_rx_pol_invert</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__5"> SGMII RX bus invert polarity</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_CFG_SGMII_TX_POL_INVERT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__2">cfg_sgmii_tx_pol_invert</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__5"> SGMII TX bus invert polarity</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_SERDES_TX_BITS_ORDER"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__1">6-5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__2">serdes_tx_bits_order</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__4">11b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__5"> SERDES TX bits order (input to digital core)</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_SERDES_RX_BITS_ORDER"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__2">serdes_rx_bits_order</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__5"> SERDES RX bits order (output of digital core) :

0 - MSB-first (default)

1 - LSB-first (reversed order)</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_CFG_SGMII_ALIGN_PKT_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__2">cfg_sgmii_align_pkt_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__5"> For aligning the start of read out TX packet (towards serializer) w/ tx_even pulse.

To sync with the Code_Group/OSET FSM code slots.

Default is '1', when using '0' we go back to Gemini code</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_SGMII_AUTONEG_TIMER"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__1">2-1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__2">sgmii_autoneg_timer</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__5"> Selects duration of SGMII Auto-Negotiation timer
<br><span class="ph">0b = 1.6ms  </span><br><span class="ph">1b = 2us  </span><br><span class="ph">10b = 800us  </span><br><span class="ph">11b = 11ms  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_SGMII_AUTONEG_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__2">sgmii_autoneg_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_1_TABLE_TABLE__entry__5"> sgmii auto negotiation enable
<br><span class="ph">0b = SGMII autoneg disabled  </span><br><span class="ph">1b = SGMII autoneg enabled  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-2649B7AA-2FCF-46EF-99F8-B02EE4FA21FD"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1">8.6.2.64 SGMII_EEE_CTRL_1 Register (Address = 609h) [Reset = 0000h] </h2><p class="p" id="GUID-302A6122-0079-4579-A372-759125865325">SGMII_EEE_CTRL_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_FIGURE_TABLE">Figure 8-83</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE">Table 8-90</a>.</p><p class="p" id="GUID-E6BA1CCF-6B08-428F-92CC-DDCF215B00A1">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_FIGURE"><span class="table-label">Figure 8-83 SGMII_EEE_CTRL_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="5" class="entry align-center colsep-1">cfg_sgmii_tx_tr_timer_val</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">cfg_sgmii_tx_tq_timer_val</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="5" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_sgmii_tx_tq_timer_val</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">cfg_sgmii_tx_ts_timer_val</td><td align="center" valign="" class="entry align-center colsep-1">cfg_support_non_eee_mac_sgmii_en</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="5" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE"><span class="table-label">Table 8-90 SGMII_EEE_CTRL_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_CFG_SGMII_TX_TR_TIMER_VAL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__1">15-11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__2">cfg_sgmii_tx_tr_timer_val</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__5"></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_CFG_SGMII_TX_TQ_TIMER_VAL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__1">10-6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__2">cfg_sgmii_tx_tq_timer_val</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__5"></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_CFG_SGMII_TX_TS_TIMER_VAL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__1">5-1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__2">cfg_sgmii_tx_ts_timer_val</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__5"></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_CFG_SUPPORT_NON_EEE_MAC_SGMII_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__2">cfg_support_non_eee_mac_sgmii_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_1_TABLE_TABLE__entry__5"> special mode to support non sgmii eee mac in eee mode in the phy</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-2FD24B1C-CCCA-4B68-B76E-37489EA2E78B"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS">8.6.2.65 SGMII_STATUS Register (Address = 60Ah) [Reset = 0000h] </h2><p class="p" id="GUID-B9685D65-D0BE-470D-B21C-4A1395903673">SGMII_STATUS is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_FIGURE_TABLE">Figure 8-84</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE">Table 8-91</a>.</p><p class="p" id="GUID-63C1ED14-7D48-4335-9B44-7999BA9C2E1A">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_FIGURE"><span class="table-label">Figure 8-84 SGMII_STATUS Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">sgmii_page_received</td><td align="center" valign="" class="entry align-center colsep-1">link_status_1000bx</td><td align="center" valign="" class="entry align-center colsep-1">sgmii_autoneg_complete</td><td align="center" valign="" class="entry align-center colsep-1">cfg_align_en</td><td align="center" valign="" class="entry align-center colsep-1">cfg_sync_status</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="4" class="entry align-center colsep-1">cfg_align_idx</td><td align="center" valign="" colspan="4" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE"><span class="table-label">Table 8-91 SGMII_STATUS Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_RESERVED_474"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__1">15-13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_SGMII_PAGE_RECEIVED"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__2">sgmii_page_received</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__5"> Clear on read bit.

Indicates that a new auto neg page was received</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_LINK_STATUS_1000BX"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__2">link_status_1000bx</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__5"> sgmii link status
<br><span class="ph">0b = SGMII link is down  </span><br><span class="ph">1b = SGMII link is up  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_SGMII_AUTONEG_COMPLETE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__2">sgmii_autoneg_complete</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__5"> sgmii autoneg complete indication
<br><span class="ph">0b = SGMII autoneg incomplete  </span><br><span class="ph">1b = SGMII autoneg completed  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_CFG_ALIGN_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__2">cfg_align_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__5"> word boundary FSM - align indication</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_CFG_SYNC_STATUS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__2">cfg_sync_status</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__5"> word boundary FSM - sync status indication</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_CFG_ALIGN_IDX"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__1">7-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__2">cfg_align_idx</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__5"> word boundary index selection</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_RESERVED_472"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__1">3-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_STATUS_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-6800F27F-BA4D-474D-8CD7-A4DA81948B0C"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2">8.6.2.66 SGMII_EEE_CTRL_2 Register (Address = 60Bh) [Reset = 0005h] </h2><p class="p" id="GUID-2EC666C9-92C5-426E-96FD-DFB54B50272C">SGMII_EEE_CTRL_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_FIGURE_TABLE">Figure 8-85</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_TABLE_TABLE">Table 8-92</a>.</p><p class="p" id="GUID-9ABA96F1-B4D6-4912-8353-D34DF4FBE436">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_FIGURE"><span class="table-label">Figure 8-85 SGMII_EEE_CTRL_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="4" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">cfg_sgmii_rx_quiet_timer_val</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">R/W-101b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_TABLE"><span class="table-label">Table 8-92 SGMII_EEE_CTRL_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_RESERVED_476"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_TABLE_TABLE__entry__1">15-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_CFG_SGMII_RX_QUIET_TIMER_VAL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_TABLE_TABLE__entry__1">3-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_TABLE_TABLE__entry__2">cfg_sgmii_rx_quiet_timer_val</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_TABLE_TABLE__entry__4">101b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_EEE_CTRL_2_TABLE_TABLE__entry__5"> Configures the RX Quiet Timer Value.<br>

Timer Value = (3100 + code*100)us</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-F0F23D93-5A3C-4FF4-9346-3175E4063DF6"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2">8.6.2.67 SGMII_CTRL_2 Register (Address = 60Ch) [Reset = 0024h] </h2><p class="p" id="GUID-7C9932AC-5C51-489B-BF3C-18977094A947">SGMII_CTRL_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_FIGURE_TABLE">Figure 8-86</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE">Table 8-93</a>.</p><p class="p" id="GUID-0D8FCE42-458A-492B-8B2E-39F974DF7A60">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_FIGURE"><span class="table-label">Figure 8-86 SGMII_CTRL_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="7" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">sgmii_cdr_lock_force_val</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="7" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">sgmii_cdr_lock_force_ctrl</td><td align="center" valign="" class="entry align-center colsep-1">sgmii_mr_restart_an</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">tx_half_full_th</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">rx_half_full_th</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">RH/W1S-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R/W-100b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">R/W-100b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE"><span class="table-label">Table 8-93 SGMII_CTRL_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_RESERVED_478"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__1">15-9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_SGMII_CDR_LOCK_FORCE_VAL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__2">sgmii_cdr_lock_force_val</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__5"> SGMII cdr lock force value</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_SGMII_CDR_LOCK_FORCE_CTRL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__2">sgmii_cdr_lock_force_ctrl</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__5"> SGMII cdr lock force enable</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_SGMII_MR_RESTART_AN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__2">sgmii_mr_restart_an</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__3">RH/W1S</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__5"> Restart sgmii autonegotiation</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TX_HALF_FULL_TH"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__1">5-3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__2">tx_half_full_th</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__4">100b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__5"> SGMII TX sync FIFO half full threshold</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_RX_HALF_FULL_TH"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__1">2-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__2">rx_half_full_th</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__4">100b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_CTRL_2_TABLE_TABLE__entry__5"> SGMII RX sync FIFO half full threshold</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-8FDEF32B-80E9-4934-A7C7-B1056D8D9679"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS">8.6.2.68 SGMII_FIFO_STATUS Register (Address = 60Dh) [Reset = 0000h] </h2><p class="p" id="GUID-96D8490F-0C71-41D9-8E49-680918C0652C">SGMII_FIFO_STATUS is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_FIGURE_TABLE">Figure 8-87</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE">Table 8-94</a>.</p><p class="p" id="GUID-2A2BBE55-EC4C-4100-BD48-FACA0A661F58">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_FIGURE"><span class="table-label">Figure 8-87 SGMII_FIFO_STATUS Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="4" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">sgmii_rx_af_full_err</td><td align="center" valign="" class="entry align-center colsep-1">sgmii_rx_af_empty_err</td><td align="center" valign="" class="entry align-center colsep-1">sgmii_tx_af_full_err</td><td align="center" valign="" class="entry align-center colsep-1">sgmii_tx_af_empty_err</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-0">H-0b</td><td align="center" valign="" class="entry align-center colsep-1">H-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE"><span class="table-label">Table 8-94 SGMII_FIFO_STATUS Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_RESERVED_480"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__1">15-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_SGMII_RX_AF_FULL_ERR"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__2">sgmii_rx_af_full_err</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__5"> SGMII RX fifo full error
<br><span class="ph">0b = No error indication  </span><br><span class="ph">1b = SGMII RX fifo full error has been indicated  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_SGMII_RX_AF_EMPTY_ERR"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__2">sgmii_rx_af_empty_err</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__5"> SGMII RX fifo empty error
<br><span class="ph">0b = No error indication  </span><br><span class="ph">1b = SGMII RX fifo empty error has been indicated  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_SGMII_TX_AF_FULL_ERR"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__2">sgmii_tx_af_full_err</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__5"> SGMII TX fifo full error
<br><span class="ph">0b = No error indication  </span><br><span class="ph">1b = SGMII TX fifo full error has been indicated  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_SGMII_TX_AF_EMPTY_ERR"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__2">sgmii_tx_af_empty_err</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__3">H</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_SGMII_FIFO_STATUS_TABLE_TABLE__entry__5"> SGMII TX fiff empty error
<br><span class="ph">0b = No error indication  </span><br><span class="ph">1b = SGMII TX fifo empty error has been indicated  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-0C780D5A-CA26-473E-8F39-A85633B26E25"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1">8.6.2.69 PRBS_STATUS_1 Register (Address = 618h) [Reset = 0000h] </h2><p class="p" id="GUID-A40AEC89-07B2-448E-BFC5-681DD4F27E46">PRBS_STATUS_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_FIGURE_TABLE">Figure 8-88</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_TABLE_TABLE">Table 8-95</a>.</p><p class="p" id="GUID-DC3085C3-DFF9-40D0-9A7B-D3B27EC71985">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_FIGURE"><span class="table-label">Figure 8-88 PRBS_STATUS_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">prbs_err_ov_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_TABLE"><span class="table-label">Table 8-95 PRBS_STATUS_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_RESERVED_482"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_TABLE_TABLE__entry__1">15-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_PRBS_ERR_OV_CNT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_TABLE_TABLE__entry__1">7-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_TABLE_TABLE__entry__2">prbs_err_ov_cnt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_1_TABLE_TABLE__entry__5"> Holds number of error counter overflow that received by the PRBS checker. 

Value in this register is locked when write is done to register 0x001B bit[0] or bit[1]. Counter stops on 0xFF.

Note: when PRBS counters work in single mode, overflow counter is not active</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-82FEB51D-DE5E-4329-AB38-B48D3C8B37A0"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1">8.6.2.70 PRBS_CTRL_1 Register (Address = 619h) [Reset = 0574h] </h2><p class="p" id="GUID-3E6CDB3E-59ED-4720-A2D6-677E95BD7BD0">PRBS_CTRL_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_FIGURE_TABLE">Figure 8-89</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE">Table 8-96</a>.</p><p class="p" id="GUID-D5053D1E-AD40-4C99-B4BB-01C803BDE5BB">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_FIGURE"><span class="table-label">Figure 8-89 PRBS_CTRL_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="2" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">cfg_pkt_gen_64</td><td align="center" valign="" class="entry align-center colsep-1">send_pkt</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">cfg_prbs_chk_sel</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">RH/W1S-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">R/W-101b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">cfg_prbs_gen_sel</td><td align="center" valign="" class="entry align-center colsep-1">cfg_prbs_cnt_mode</td><td align="center" valign="" class="entry align-center colsep-1">cfg_prbs_chk_enable</td><td align="center" valign="" class="entry align-center colsep-1">cfg_pkt_gen_prbs</td><td align="center" valign="" class="entry align-center colsep-1">pkt_gen_en</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R/W-111b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE"><span class="table-label">Table 8-96 PRBS_CTRL_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_RESERVED_488"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__1">15-14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_CFG_PKT_GEN_64"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__1">13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__2">cfg_pkt_gen_64</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__5"><br><span class="ph">0b = Transmit 1518 byte packets in packet generation mode  </span><br><span class="ph">1b = Transmit 64 byte packets in packet generation mode  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_SEND_PKT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__2">send_pkt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__3">RH/W1S</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__5"> Enables generating MAC packet with fix/incremental data w CRC 

(pkt_gen_en has to be set and cfg_pkt_gen_prbs has to be clear)

Cleared automatically when pkt_done is set</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_RESERVED_486"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_CFG_PRBS_CHK_SEL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__1">10-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__2">cfg_prbs_chk_sel</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__4">101b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__5"> 000 : Checker receives from RGMII TX<br>

001 : Checker receives from SGMII TX<br>

010 : Checker receives from RMII RX<br>

011 : Checker receives from MII<br>

101 : Checker receives from Cu RX<br>

110 : Reserved<br>

111 : Reserved<br></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_RESERVED_484"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_CFG_PRBS_GEN_SEL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__1">6-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__2">cfg_prbs_gen_sel</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__4">111b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__5"> 000 : PRBS transmits to RGMII RX<br>

001 : PRBS transmits to SGMII RX<br>

010 : PRBS transmits to RMII RX<br>

011 : PRBS transmits to MII RX<br>

101 : PRBS transmits to Cu TX<br>

110 : Reserved<br>

111 : Reserved<br></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_CFG_PRBS_CNT_MODE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__2">cfg_prbs_cnt_mode</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__5"><br><span class="ph">0b = Single mode, When one of the PRBS counters reaches max value, PRBS checker stops counting.  </span><br><span class="ph">1b = Continuous mode, when one of the PRBS counters reaches max value, pulse is generated and counter starts counting from zero again  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_CFG_PRBS_CHK_ENABLE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__2">cfg_prbs_chk_enable</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__5"> Enable PRBS checker</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_CFG_PKT_GEN_PRBS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__2">cfg_pkt_gen_prbs</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__5"> If set:

(1) When pkt_gen_en is set, PRBS packets are generated continuously

(3) When pkt_gen_en is cleared, PRBS RX checker is still enabled 

If cleared:

(1) When pkt_gen_en is set, non - PRBS packet is generated

(3) When pkt_gen_en is cleared, PRBS RX checker is disabled as well</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_PKT_GEN_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__2">pkt_gen_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_1_TABLE_TABLE__entry__5"> Enable/disable for prbs/packet generator
<br><span class="ph">0b = Disable for prbs/packet generator  </span><br><span class="ph">1b = Enable for prbs/packet generator  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-EDE13034-B1C0-4B53-9977-12610601B80B"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2">8.6.2.71 PRBS_CTRL_2 Register (Address = 61Ah) [Reset = 05DCh] </h2><p class="p" id="GUID-5118F921-AF7F-472C-8412-238CB82D2635">PRBS_CTRL_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2_FIGURE_TABLE">Figure 8-90</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2_TABLE_TABLE">Table 8-97</a>.</p><p class="p" id="GUID-ACF0E6F0-6BDD-4E3C-8919-66A57BF540D4">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2_FIGURE"><span class="table-label">Figure 8-90 PRBS_CTRL_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_pkt_len_prbs</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-10111011100b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_pkt_len_prbs</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-10111011100b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2_TABLE"><span class="table-label">Table 8-97 PRBS_CTRL_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2_CFG_PKT_LEN_PRBS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2_TABLE_TABLE__entry__2">cfg_pkt_len_prbs</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2_TABLE_TABLE__entry__4">10111011100b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_2_TABLE_TABLE__entry__5"> Length (in bytes) of PRBS packets and MAC packets w CRC</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-3F31F95C-2657-455E-827F-48946FF3FE94"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3">8.6.2.72 PRBS_CTRL_3 Register (Address = 61Bh) [Reset = 007Dh] </h2><p class="p" id="GUID-13508B0D-3813-457D-ACF7-C4D04F598939">PRBS_CTRL_3 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_FIGURE_TABLE">Figure 8-91</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_TABLE_TABLE">Table 8-98</a>.</p><p class="p" id="GUID-EEBB904C-D294-4A44-8188-D7D433F750FA">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_FIGURE"><span class="table-label">Figure 8-91 PRBS_CTRL_3 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_ipg_len</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-1111101b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_TABLE"><span class="table-label">Table 8-98 PRBS_CTRL_3 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_RESERVED_490"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_TABLE_TABLE__entry__1">15-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_CFG_IPG_LEN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_TABLE_TABLE__entry__1">7-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_TABLE_TABLE__entry__2">cfg_ipg_len</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_TABLE_TABLE__entry__4">1111101b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_3_TABLE_TABLE__entry__5"> Inter-packet gap (in bytes) between packets</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-0C3AB5AE-85F9-48D8-B8E5-F18C09BD6102"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2">8.6.2.73 PRBS_STATUS_2 Register (Address = 61Ch) [Reset = 0000h] </h2><p class="p" id="GUID-1666A5EE-B1CF-45E6-B6B9-A2FBE4C016D9">PRBS_STATUS_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2_FIGURE_TABLE">Figure 8-92</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2_TABLE_TABLE">Table 8-99</a>.</p><p class="p" id="GUID-B9050C38-381E-453E-9BA9-EA45ECB60E9C">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2_FIGURE"><span class="table-label">Figure 8-92 PRBS_STATUS_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">prbs_byte_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">prbs_byte_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2_TABLE"><span class="table-label">Table 8-99 PRBS_STATUS_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2_PRBS_BYTE_CNT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2_TABLE_TABLE__entry__2">prbs_byte_cnt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_2_TABLE_TABLE__entry__5"> Holds number of total bytes that received by the PRBS checker. 

Value in this register is locked when write is done to register 0x001B bit[0] or bit[1]. 

When PRBS Count Mode set to zero, count stops on 0xFFFF</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-5F4F3B49-7F4A-4BA9-A027-01AEE6E5136A"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3">8.6.2.74 PRBS_STATUS_3 Register (Address = 61Dh) [Reset = 0000h] </h2><p class="p" id="GUID-FA1CBE02-9648-4508-AE44-FD235929002A">PRBS_STATUS_3 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3_FIGURE_TABLE">Figure 8-93</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3_TABLE_TABLE">Table 8-100</a>.</p><p class="p" id="GUID-A4104151-0F9F-445B-97D4-4902706A2A26">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3_FIGURE"><span class="table-label">Figure 8-93 PRBS_STATUS_3 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">prbs_pkt_cnt_15_0</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">prbs_pkt_cnt_15_0</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3_TABLE"><span class="table-label">Table 8-100 PRBS_STATUS_3 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3_PRBS_PKT_CNT_15_0"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3_TABLE_TABLE__entry__2">prbs_pkt_cnt_15_0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_3_TABLE_TABLE__entry__5"> Bits [15:0] of number of total packets received by the PRBS checker 

Value in this register is locked when write is done to register 0x001B bit[15] or bit[14]. 

When PRBS Count Mode set to zero, count stops on 0xFFFFFFFF</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-64924D97-A998-42D2-AE35-B623AB3A6AA8"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4">8.6.2.75 PRBS_STATUS_4 Register (Address = 61Eh) [Reset = 0000h] </h2><p class="p" id="GUID-5FEF684E-CAF1-4AC6-824B-017B0ACC13FB">PRBS_STATUS_4 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4_FIGURE_TABLE">Figure 8-94</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4_TABLE_TABLE">Table 8-101</a>.</p><p class="p" id="GUID-06177542-357A-4D29-8DAD-4420D4240FCF">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4_FIGURE"><span class="table-label">Figure 8-94 PRBS_STATUS_4 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">prbs_pkt_cnt_31_16</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">prbs_pkt_cnt_31_16</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4_TABLE"><span class="table-label">Table 8-101 PRBS_STATUS_4 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4_PRBS_PKT_CNT_31_16"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4_TABLE_TABLE__entry__2">prbs_pkt_cnt_31_16</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_4_TABLE_TABLE__entry__5"> Bits [31:16] of number of total packets received by the PRBS checker

Value in this register is locked when write is done to register 0x001B bit[15] or bit[14]. 

When PRBS Count Mode set to zero, count stops on 0xFFFFFFFF</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-E6B38EE9-E63A-4E6A-BA18-1400869549E4"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5">8.6.2.76 PRBS_STATUS_5 Register (Address = 620h) [Reset = 0000h] </h2><p class="p" id="GUID-A67BD54D-D8DA-48BB-B0CD-4C20EA3E8244">PRBS_STATUS_5 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_FIGURE_TABLE">Figure 8-95</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE">Table 8-102</a>.</p><p class="p" id="GUID-D2D0ABF2-DB26-42CA-A1C7-98D537E0A9FE">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_FIGURE"><span class="table-label">Figure 8-95 PRBS_STATUS_5 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">pkt_done</td><td align="center" valign="" class="entry align-center colsep-1">pkt_gen_busy</td><td align="center" valign="" class="entry align-center colsep-1">prbs_pkt_ov</td><td align="center" valign="" class="entry align-center colsep-1">prbs_byte_ov</td><td align="center" valign="" class="entry align-center colsep-1">prbs_lock</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">prbs_err_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE"><span class="table-label">Table 8-102 PRBS_STATUS_5 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_RESERVED_492"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__1">15-13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_PKT_DONE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__1">12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__2">pkt_done</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__5"> Set when all MAC packets w CRC are transmitted</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_PKT_GEN_BUSY"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__2">pkt_gen_busy</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__5"> status of packet generator</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_PRBS_PKT_OV"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__2">prbs_pkt_ov</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__5"> If set, packet counter reached overflow

Overflow is cleared when PRBS counters are cleared - done by setting bit[15] of 0x001B</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_PRBS_BYTE_OV"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__2">prbs_byte_ov</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__5"> If set, bytes counter reached overflow

Overflow is cleared when PRBS counters are cleared - done by setting bit[15] of 0x001B</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_PRBS_LOCK"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__2">prbs_lock</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__5"> prbs lock status</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_PRBS_ERR_CNT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__1">7-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__2">prbs_err_cnt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_5_TABLE_TABLE__entry__5"> Holds number of errored bytes that received by the PRBS checker

Value in this register is locked when write is done to bit[0] or bit[1]

When PRBS Count Mode set to zero, count stops on 0xFF

Notes: Writing bit 0 generates a lock signal for the PRBS counters. 

Writing bit 1 generates a lock and clear signal for the PRBS counters</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-A0285BC4-9039-4527-91B2-CFF13CC3720A"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6">8.6.2.77 PRBS_STATUS_6 Register (Address = 622h) [Reset = 0000h] </h2><p class="p" id="GUID-1C60957E-146F-43B0-8172-1070349D0F80">PRBS_STATUS_6 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6_FIGURE_TABLE">Figure 8-96</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6_TABLE_TABLE">Table 8-103</a>.</p><p class="p" id="GUID-4C153B5F-A828-47A2-A83F-894CDB30DEBB">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6_FIGURE"><span class="table-label">Figure 8-96 PRBS_STATUS_6 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pkt_err_cnt_15_0</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pkt_err_cnt_15_0</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6_TABLE"><span class="table-label">Table 8-103 PRBS_STATUS_6 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6_PKT_ERR_CNT_15_0"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6_TABLE_TABLE__entry__2">pkt_err_cnt_15_0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_6_TABLE_TABLE__entry__5"> bits [15:0] of counter which records number or PRBS erroneous bytes received. This field gets cleared when bit[15] or bit[14] is written as 1 to register 0x001B</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-72E7808D-64DC-44AD-838F-3A578B15B3D1"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7">8.6.2.78 PRBS_STATUS_7 Register (Address = 623h) [Reset = 0000h] </h2><p class="p" id="GUID-9089C6F1-9D43-443E-AB18-6EF690F16A91">PRBS_STATUS_7 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7_FIGURE_TABLE">Figure 8-97</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7_TABLE_TABLE">Table 8-104</a>.</p><p class="p" id="GUID-4FC357D1-5B56-4678-BFC6-DD30A6751F07">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7_FIGURE"><span class="table-label">Figure 8-97 PRBS_STATUS_7 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pkt_err_cnt_31_16</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pkt_err_cnt_31_16</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7_TABLE"><span class="table-label">Table 8-104 PRBS_STATUS_7 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7_PKT_ERR_CNT_31_16"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7_TABLE_TABLE__entry__2">pkt_err_cnt_31_16</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_STATUS_7_TABLE_TABLE__entry__5"> bits [31:16] of counter which records number or PRBS erroneous bytes received. This field gets cleared when bit[15] or bit[14] is written as 1 to register 0x001B</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-CF458A18-5AA6-4068-A2C9-9CC1012CE749"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4">8.6.2.79 PRBS_CTRL_4 Register (Address = 624h) [Reset = 5511h] </h2><p class="p" id="GUID-E3C5EE26-A0A9-413C-B9A7-9FF5F637B065">PRBS_CTRL_4 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_FIGURE_TABLE">Figure 8-98</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE">Table 8-105</a>.</p><p class="p" id="GUID-22924A4C-5BC8-43E0-AABB-92C3F30413A3">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_FIGURE"><span class="table-label">Figure 8-98 PRBS_CTRL_4 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">cfg_pkt_data</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-1010101b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_pkt_mode</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">cfg_pattern_vld_bytes</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">cfg_pkt_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R/W-10b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">R/W-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE"><span class="table-label">Table 8-105 PRBS_CTRL_4 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_CFG_PKT_DATA"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__1">15-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__2">cfg_pkt_data</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__4">1010101b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__5"> Fixed data to be sent in Fix data mode</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_CFG_PKT_MODE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__1">7-6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__2">cfg_pkt_mode</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__5"> Selects the type of data sent
<br><span class="ph">0b = Incremental Data  </span><br><span class="ph">1b = Fixed Data  </span><br><span class="ph">10b = PRBS Data (Random Data)  </span><br><span class="ph">11b = PRBS Data (Random Data)  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_CFG_PATTERN_VLD_BYTES"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__1">5-3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__2">cfg_pattern_vld_bytes</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__4">10b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__5"> Number of bytes of valid pattern in packet (Max - 6)</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_CFG_PKT_CNT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__1">2-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__2">cfg_pkt_cnt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PRBS_CTRL_4_TABLE_TABLE__entry__5"> Configures the number of MAC packets to be transmitted by packet generator
<br><span class="ph">0b = 1 packet  </span><br><span class="ph">1b = 10 packets  </span><br><span class="ph">10b = 100 packets  </span><br><span class="ph">11b = 1000 packets  </span><br><span class="ph">100b = 10000 packets  </span><br><span class="ph">101b = 100000 packets  </span><br><span class="ph">110b = 1000000 packets  </span><br><span class="ph">111b = Continuous packets  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-5BF85717-08DA-40D6-BBBE-13EEF2DA0A4A"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1">8.6.2.80 PATTERN_CTRL_1 Register (Address = 625h) [Reset = 0000h] </h2><p class="p" id="GUID-79378C8F-208C-4BB3-9AE1-8C8367A879CF">PATTERN_CTRL_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1_FIGURE_TABLE">Figure 8-99</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1_TABLE_TABLE">Table 8-106</a>.</p><p class="p" id="GUID-CEB65C51-A691-4549-8DEE-E8DE46693049">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1_FIGURE"><span class="table-label">Figure 8-99 PATTERN_CTRL_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pattern_15_0</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pattern_15_0</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1_TABLE"><span class="table-label">Table 8-106 PATTERN_CTRL_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1_PATTERN_15_0"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1_TABLE_TABLE__entry__2">pattern_15_0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_1_TABLE_TABLE__entry__5"> Bits 15:0 of pattern</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-577F26C9-B9EB-4E77-9CA5-B6E2E0E1C7F6"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2">8.6.2.81 PATTERN_CTRL_2 Register (Address = 626h) [Reset = 0000h] </h2><p class="p" id="GUID-5004B1D9-5445-4F6D-AD0B-86AC7997054F">PATTERN_CTRL_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2_FIGURE_TABLE">Figure 8-100</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2_TABLE_TABLE">Table 8-107</a>.</p><p class="p" id="GUID-80EF30C6-B1C8-4774-9EEA-3E17D950CF3A">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2_FIGURE"><span class="table-label">Figure 8-100 PATTERN_CTRL_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pattern_31_16</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pattern_31_16</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2_TABLE"><span class="table-label">Table 8-107 PATTERN_CTRL_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2_PATTERN_31_16"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2_TABLE_TABLE__entry__2">pattern_31_16</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_2_TABLE_TABLE__entry__5"> Bits 31:16 of pattern</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-62301052-B389-44E5-8BF3-43F147D5DB0B"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3">8.6.2.82 PATTERN_CTRL_3 Register (Address = 627h) [Reset = 0000h] </h2><p class="p" id="GUID-06C0D7EE-B376-4BFC-BF55-2AB6F455CDBC">PATTERN_CTRL_3 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3_FIGURE_TABLE">Figure 8-101</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3_TABLE_TABLE">Table 8-108</a>.</p><p class="p" id="GUID-F1932BA1-2D3A-49D2-AF85-7C1BD7EA87C4">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3_FIGURE"><span class="table-label">Figure 8-101 PATTERN_CTRL_3 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pattern_47_32</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pattern_47_32</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3_TABLE"><span class="table-label">Table 8-108 PATTERN_CTRL_3 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3_PATTERN_47_32"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3_TABLE_TABLE__entry__2">pattern_47_32</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PATTERN_CTRL_3_TABLE_TABLE__entry__5"> Bits 47:32 of pattern</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-567B9254-2E0B-45EA-9370-0D012DD27530"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1">8.6.2.83 PMATCH_CTRL_1 Register (Address = 628h) [Reset = 0000h] </h2><p class="p" id="GUID-2B731B6B-7939-409A-9589-DBFF15897B60">PMATCH_CTRL_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1_FIGURE_TABLE">Figure 8-102</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1_TABLE_TABLE">Table 8-109</a>.</p><p class="p" id="GUID-B4152E99-2CBE-4C28-8C9B-236BA152C1CB">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1_FIGURE"><span class="table-label">Figure 8-102 PMATCH_CTRL_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pmatch_data_15_0</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pmatch_data_15_0</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1_TABLE"><span class="table-label">Table 8-109 PMATCH_CTRL_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1_PMATCH_DATA_15_0"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1_TABLE_TABLE__entry__2">pmatch_data_15_0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_1_TABLE_TABLE__entry__5"> Bits 15:0 of Perfect Match Data - used for DA (destination address) match</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-6B116087-A9B2-427D-8AEB-E20D74993ED9"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2">8.6.2.84 PMATCH_CTRL_2 Register (Address = 629h) [Reset = 0000h] </h2><p class="p" id="GUID-90566FCF-A417-4356-A708-63940073A4F2">PMATCH_CTRL_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2_FIGURE_TABLE">Figure 8-103</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2_TABLE_TABLE">Table 8-110</a>.</p><p class="p" id="GUID-C21C479F-53EF-4AA6-9123-108FDEA984AA">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2_FIGURE"><span class="table-label">Figure 8-103 PMATCH_CTRL_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pmatch_data_31_16</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pmatch_data_31_16</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2_TABLE"><span class="table-label">Table 8-110 PMATCH_CTRL_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2_PMATCH_DATA_31_16"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2_TABLE_TABLE__entry__2">pmatch_data_31_16</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_2_TABLE_TABLE__entry__5"> Bits 31:16 of Perfect Match Data - used for DA (destination address) match</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-7A77A06E-0DB8-4BEA-83C1-65058F94D63B"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3">8.6.2.85 PMATCH_CTRL_3 Register (Address = 62Ah) [Reset = 0000h] </h2><p class="p" id="GUID-C228AA76-1E6E-4139-AC0F-89697B7F874F">PMATCH_CTRL_3 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3_FIGURE_TABLE">Figure 8-104</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3_TABLE_TABLE">Table 8-111</a>.</p><p class="p" id="GUID-2F1B2E2B-CCC8-4AF7-A067-9F3D26EB96F8">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3_FIGURE"><span class="table-label">Figure 8-104 PMATCH_CTRL_3 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pmatch_data_47_32</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">pmatch_data_47_32</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3_TABLE"><span class="table-label">Table 8-111 PMATCH_CTRL_3 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3_PMATCH_DATA_47_32"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3_TABLE_TABLE__entry__2">pmatch_data_47_32</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_PMATCH_CTRL_3_TABLE_TABLE__entry__5"> Bits 47:32 of Perfect Match Data - used for DA (destination address) match</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-811FA4EC-63A4-4827-9235-C7B5F6FB3EB9"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1">8.6.2.86 TX_PKT_CNT_1 Register (Address = 639h) [Reset = 0000h] </h2><p class="p" id="GUID-9A6D2B12-ADA9-4B01-9C86-1266370F01EF">TX_PKT_CNT_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1_FIGURE_TABLE">Figure 8-105</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1_TABLE_TABLE">Table 8-112</a>.</p><p class="p" id="GUID-C3C0CBCC-D361-4321-A493-B2CE819FCF27">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1_FIGURE"><span class="table-label">Figure 8-105 TX_PKT_CNT_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">tx_pkt_cnt_15_0</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">tx_pkt_cnt_15_0</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1_TABLE"><span class="table-label">Table 8-112 TX_PKT_CNT_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1_TX_PKT_CNT_15_0"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1_TABLE_TABLE__entry__2">tx_pkt_cnt_15_0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1_TABLE_TABLE__entry__3"></td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_1_TABLE_TABLE__entry__5"> Lower 16 bits of Tx packet counter

Note : Register is cleared when 0x60F, 0x610, 0x611 are read in sequence</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-37E3FC8A-A71A-44E3-910F-6BF68A3293D5"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2">8.6.2.87 TX_PKT_CNT_2 Register (Address = 63Ah) [Reset = 0000h] </h2><p class="p" id="GUID-7BAEDA43-27B1-4AA8-B82C-5849930A3909">TX_PKT_CNT_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2_FIGURE_TABLE">Figure 8-106</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2_TABLE_TABLE">Table 8-113</a>.</p><p class="p" id="GUID-06CC41C6-55A7-4D7B-A8B2-9A72B1B4D1F0">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2_FIGURE"><span class="table-label">Figure 8-106 TX_PKT_CNT_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">tx_pkt_cnt_31_16</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">tx_pkt_cnt_31_16</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2_TABLE"><span class="table-label">Table 8-113 TX_PKT_CNT_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2_TX_PKT_CNT_31_16"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2_TABLE_TABLE__entry__2">tx_pkt_cnt_31_16</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2_TABLE_TABLE__entry__3"></td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_2_TABLE_TABLE__entry__5"> Upper 16 bits of Tx packet counter

Note : Register is cleared when 0x60F, 0x610, 0x611 are read in sequence</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-913B4925-65BB-41A8-8AE5-3BFEA1C55227"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3">8.6.2.88 TX_PKT_CNT_3 Register (Address = 63Bh) [Reset = 0000h] </h2><p class="p" id="GUID-11FEAEDA-2416-4EB9-B2C1-6E432D2BA7C1">TX_PKT_CNT_3 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3_FIGURE_TABLE">Figure 8-107</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3_TABLE_TABLE">Table 8-114</a>.</p><p class="p" id="GUID-90E7A3CD-4210-4569-A362-AAE5BE4A8D63">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3_FIGURE"><span class="table-label">Figure 8-107 TX_PKT_CNT_3 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">tx_err_pkt_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">tx_err_pkt_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3_TABLE"><span class="table-label">Table 8-114 TX_PKT_CNT_3 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3_TX_ERR_PKT_CNT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3_TABLE_TABLE__entry__2">tx_err_pkt_cnt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3_TABLE_TABLE__entry__3"></td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_TX_PKT_CNT_3_TABLE_TABLE__entry__5"> Tx packet w error (CRC error) counter

Note : Register is cleared when 0x60F, 0x610, 0x611 are read in sequence</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-2BECAB0D-5924-433F-9FBB-8107A3EAB6DE"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1">8.6.2.89 RX_PKT_CNT_1 Register (Address = 63Ch) [Reset = 0000h] </h2><p class="p" id="GUID-5541AF52-9911-4943-B68A-4F1E9C180110">RX_PKT_CNT_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1_FIGURE_TABLE">Figure 8-108</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1_TABLE_TABLE">Table 8-115</a>.</p><p class="p" id="GUID-D5855513-E4A0-4751-9AB6-254E703F8797">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1_FIGURE"><span class="table-label">Figure 8-108 RX_PKT_CNT_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">rx_pkt_cnt_15_0</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">rx_pkt_cnt_15_0</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1_TABLE"><span class="table-label">Table 8-115 RX_PKT_CNT_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1_RX_PKT_CNT_15_0"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1_TABLE_TABLE__entry__2">rx_pkt_cnt_15_0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1_TABLE_TABLE__entry__3"></td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_1_TABLE_TABLE__entry__5"> Lower 16 bits of Rx packet counter

Note : Register is cleared when 0x612, 0x613, 0x614 are read in sequence</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-C96568B9-5B93-4C9C-8221-2BA9B17DB710"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2">8.6.2.90 RX_PKT_CNT_2 Register (Address = 63Dh) [Reset = 0000h] </h2><p class="p" id="GUID-FDE5C9E7-1242-47DA-AC86-C56988A65B7D">RX_PKT_CNT_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2_FIGURE_TABLE">Figure 8-109</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2_TABLE_TABLE">Table 8-116</a>.</p><p class="p" id="GUID-AE877056-9C26-4ED2-AD2E-350747BAFDEC">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2_FIGURE"><span class="table-label">Figure 8-109 RX_PKT_CNT_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">rx_pkt_cnt_31_16</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">rx_pkt_cnt_31_16</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2_TABLE"><span class="table-label">Table 8-116 RX_PKT_CNT_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2_RX_PKT_CNT_31_16"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2_TABLE_TABLE__entry__2">rx_pkt_cnt_31_16</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2_TABLE_TABLE__entry__3"></td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_2_TABLE_TABLE__entry__5"> Upper 16 bits of Rx packet counter

Note : Register is cleared when 0x612, 0x613, 0x614 are read in sequence</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-DDB20F2D-84E0-4E8C-B01B-5BECE4F535E4"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3">8.6.2.91 RX_PKT_CNT_3 Register (Address = 63Eh) [Reset = 0000h] </h2><p class="p" id="GUID-F1419FFA-79F5-4E77-B2D4-57A9F9D9A1E3">RX_PKT_CNT_3 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3_FIGURE_TABLE">Figure 8-110</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3_TABLE_TABLE">Table 8-117</a>.</p><p class="p" id="GUID-AD88DD10-CB9E-4FD9-BE62-E5A6288027ED">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3_FIGURE"><span class="table-label">Figure 8-110 RX_PKT_CNT_3 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">rx_err_pkt_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">rx_err_pkt_cnt</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3_TABLE"><span class="table-label">Table 8-117 RX_PKT_CNT_3 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3_RX_ERR_PKT_CNT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3_TABLE_TABLE__entry__1">15-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3_TABLE_TABLE__entry__2">rx_err_pkt_cnt</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3_TABLE_TABLE__entry__3"></td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RX_PKT_CNT_3_TABLE_TABLE__entry__5"> Rx packet w error (CRC error) counter

Note : Register is cleared when 0x612, 0x613, 0x614 are read in sequence</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-211A48D6-B66C-46C0-94FC-81C3B5776E4C"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1">8.6.2.92 RMII_CTRL_1 Register (Address = 648h) [Reset = 0120h] </h2><p class="p" id="GUID-1C2BA630-3342-496F-B2DA-58232D40DF82">RMII_CTRL_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_FIGURE_TABLE">Figure 8-111</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE">Table 8-118</a>.</p><p class="p" id="GUID-B7720A2C-3B8B-4CFD-B2FD-2AB81CFEB06A">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_FIGURE"><span class="table-label">Figure 8-111 RMII_CTRL_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="5" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">cfg_rmii_dis_delayed_txd_en</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">cfg_rmii_half_full_th</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="5" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R/W-10b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="1" class="entry align-center colsep-1">cfg_rmii_half_full_th</td><td align="center" valign="" class="entry align-center colsep-1">cfg_rmii_mode</td><td align="center" valign="" class="entry align-center colsep-1">cfg_rmii_bypass_afifo_en</td><td align="center" valign="" class="entry align-center colsep-1">cfg_xi_50</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">cfg_rmii_rev1_0</td><td align="center" valign="" class="entry align-center colsep-1">cfg_rmii_enh</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="1" class="entry align-center colsep-0">R/W-10b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE"><span class="table-label">Table 8-118 RMII_CTRL_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_RESERVED_498"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__1">15-11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_CFG_RMII_DIS_DELAYED_TXD_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__2">cfg_rmii_dis_delayed_txd_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__5"> If set, disables delay of TXD in RMII mode</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_CFG_RMII_HALF_FULL_TH"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__1">9-7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__2">cfg_rmii_half_full_th</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__4">10b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__5"> FIFO Half Full Threshold in nibbles for the RMII Rx FIFO</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_CFG_RMII_MODE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__2">cfg_rmii_mode</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__5"> 1 = RMII enabled

0 = RMII disabled

if({RX_D2_strap, RX_D1_strap} == 2'b01)

  reset_val = 1

else

  reset_val = 0
<br><span class="ph">0b = RMII disabled  </span><br><span class="ph">1b = RMII enabled  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_CFG_RMII_BYPASS_AFIFO_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__1">5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__2">cfg_rmii_bypass_afifo_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__5"> 1= RMII async fifo bypass enable

0= RMII async fifo not bypassed
<br><span class="ph">0b = RMII async fifo not bypassed  </span><br><span class="ph">1b = RMII async fifo bypass enable  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_CFG_XI_50"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__2">cfg_xi_50</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__5"> XI sel for RMII mode

if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b010)

  reset_val = 1

else

  reset_val = 0</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_RESERVED_496"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_RESERVED_495"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_CFG_RMII_REV1_0"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__2">cfg_rmii_rev1_0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__5"> RMII Rev1.0 enable bit</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_CFG_RMII_ENH"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__2">cfg_rmii_enh</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_CTRL_1_TABLE_TABLE__entry__5"> RMII enahnced mode enable bit</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-62C5CCCB-E9B8-44E1-B03A-2F1BD9E247BE"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1">8.6.2.93 RMII_STATUS_1 Register (Address = 649h) [Reset = 0000h] </h2><p class="p" id="GUID-7EC100DC-EBC3-4B6C-AB0C-8CEBE2276346">RMII_STATUS_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_FIGURE_TABLE">Figure 8-112</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE">Table 8-119</a>.</p><p class="p" id="GUID-39EBDA42-CB30-4534-87A0-DFF9316D72BF">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_FIGURE"><span class="table-label">Figure 8-112 RMII_STATUS_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">rmii_af_unf_err</td><td align="center" valign="" class="entry align-center colsep-1">rmii_af_ovf_err</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="6" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE"><span class="table-label">Table 8-119 RMII_STATUS_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_RESERVED_500"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__1">15-2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_RMII_AF_UNF_ERR"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__2">rmii_af_unf_err</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__5"> Clear on read bit

RMII fifo undeflow error status</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_RMII_AF_OVF_ERR"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__2">rmii_af_ovf_err</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_STATUS_1_TABLE_TABLE__entry__5"> Clear on Read bit

RMII fifo overflow status</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-2DFA2478-B8AE-4ACC-A0A7-C3E5F494CEB3"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL">8.6.2.94 RMII_OVERRIDE_CTRL Register (Address = 64Ah) [Reset = 0010h] </h2><p class="p" id="GUID-BE0545E4-54FD-470B-8839-89CD010695F8">RMII_OVERRIDE_CTRL is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_FIGURE_TABLE">Figure 8-113</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE">Table 8-120</a>.</p><p class="p" id="GUID-19254BFB-18B0-44CF-B10F-941AB52F1807">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_FIGURE"><span class="table-label">Figure 8-113 RMII_OVERRIDE_CTRL Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="5" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">cfg_clk50_tx_dll</td><td align="center" valign="" class="entry align-center colsep-1">cfg_clk50_dll</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="5" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-1b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE"><span class="table-label">Table 8-120 RMII_OVERRIDE_CTRL Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_RESERVED_511"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__1">15-11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_CFG_CLK50_TX_DLL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__2">cfg_clk50_tx_dll</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__5"> 1 = use 50M DLL clock in RMII master for TX

0 = legacy mode

if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b011)

  reset_val = 1

else

  reset_val = 0
<br><span class="ph">0b = legacy mode  </span><br><span class="ph">1b = use 50M DLL clock in RMII master for TX  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_CFG_CLK50_DLL"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__2">cfg_clk50_dll</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__5"> 1 = use 50M DLL clock in RMII slave for RX

0 = use legacy mode

if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b010)

  reset_val = 1

else

  reset_val = 0
<br><span class="ph">0b = use legacy mode  </span><br><span class="ph">1b = use 50M DLL clock in RMII slave for RX  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_RESERVED_509"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_RESERVED_508"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_RESERVED_507"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_RESERVED_506"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__1">5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_RESERVED_505"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_RESERVED_504"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__1">3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_RESERVED_503"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_RESERVED_502"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__1">1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_RESERVED_501"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_RMII_OVERRIDE_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-C3C44515-4FED-4186-A216-EF6309BE1041"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_DSP_REG_71">8.6.2.95 dsp_reg_71 Register (Address = 871h) [Reset = 0000h] </h2><p class="p" id="GUID-7EE3022F-4867-4EA4-87FC-18957C668C9D">dsp_reg_71 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_FIGURE_TABLE">Figure 8-114</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE">Table 8-121</a>.</p><p class="p" id="GUID-93172CDB-DF2C-49ED-A321-B05256C8EAFC">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_FIGURE"><span class="table-label">Figure 8-114 dsp_reg_71 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry align-center colsep-1">worst_sqi_out</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">sqi_out</td><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE"><span class="table-label">Table 8-121 dsp_reg_71 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_RESERVED_629"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__1">15-8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_WORST_SQI_OUT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__1">7-5</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__2">worst_sqi_out</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__3"></td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__5"> Worst SQI value since last read</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_RESERVED_627"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__1">4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_SQI_OUT"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__1">3-1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__2">sqi_out</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__5"> SQI value</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_RESERVED_625"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_DSP_REG_71_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-A2A3F471-EE47-4D66-AEC8-6DDC42B3C43D"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1">8.6.2.96 MMD1_PMA_CTRL_1 Register (Address = 1000h) [Reset = 0000h] </h2><p class="p" id="GUID-AEAF477B-09DA-401A-A07D-673FE663B76C">MMD1_PMA_CTRL_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_FIGURE_TABLE">Figure 8-115</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE">Table 8-122</a>.</p><p class="p" id="GUID-BBB486B6-A201-4F7B-858A-60D8C9828E4F">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_FIGURE"><span class="table-label">Figure 8-115 MMD1_PMA_CTRL_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">PMA_reset</td><td align="center" valign="" colspan="7" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="7" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="7" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">PMA_loopback</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="7" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE"><span class="table-label">Table 8-122 MMD1_PMA_CTRL_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_PMA_RESET"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__2">PMA_reset</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__5"> 0 = PMA not reset

1= PMA reset
<br><span class="ph">0b = PMA not reset  </span><br><span class="ph">1b = PMA reset  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_RESERVED_680"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__1">14-1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_PMA_LOOPBACK"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__2">PMA_loopback</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_1_TABLE_TABLE__entry__5"> 0 = PMA loopback not set

1= PMA loopback set
<br><span class="ph">0b = PMA loopback not set  </span><br><span class="ph">1b = PMA loopback set  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-09C63769-F018-4170-A8B3-D7655BF929BB"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1">8.6.2.97 MMD1_PMA_STATUS_1 Register (Address = 1001h) [Reset = 0000h] </h2><p class="p" id="GUID-9EDC25E2-AB75-447A-A728-0676D59F9390">MMD1_PMA_STATUS_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_FIGURE_TABLE">Figure 8-116</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE">Table 8-123</a>.</p><p class="p" id="GUID-DDC6B9BD-5D87-40FC-A626-185E79ABE23B">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_FIGURE"><span class="table-label">Figure 8-116 MMD1_PMA_STATUS_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="5" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">link_status</td><td align="center" valign="" colspan="2" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="5" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE"><span class="table-label">Table 8-123 MMD1_PMA_STATUS_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_RESERVED_684"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__1">15-3</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_LINK_STATUS"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__1">2</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__2">link_status</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__5"> link status from link monitor state machine
<br><span class="ph">0b = link status is down  </span><br><span class="ph">1b = link status is up  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_RESERVED_682"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__1">1-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STATUS_1_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-1A2A0B56-5388-4E51-9A26-DE1F227B76FD"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2">8.6.2.98 MMD1_PMA_STAUS_2 Register (Address = 1007h) [Reset = 003Dh] </h2><p class="p" id="GUID-4694258B-B52A-48FC-97B5-B622FFFD9C92">MMD1_PMA_STAUS_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_FIGURE_TABLE">Figure 8-117</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_TABLE_TABLE">Table 8-124</a>.</p><p class="p" id="GUID-FFB9F304-6940-4711-BC7C-274837263C64">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_FIGURE"><span class="table-label">Figure 8-117 MMD1_PMA_STAUS_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="2" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="6" class="entry align-center colsep-1">PMA/PMD type selection</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="2" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="6" class="entry align-center colsep-1">R-111101b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_TABLE"><span class="table-label">Table 8-124 MMD1_PMA_STAUS_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_RESERVED_686"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_TABLE_TABLE__entry__1">15-6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_PMAPMD_TYPE_SELECTION"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_TABLE_TABLE__entry__1">5-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_TABLE_TABLE__entry__2">PMA/PMD type selection</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_TABLE_TABLE__entry__4">111101b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_STAUS_2_TABLE_TABLE__entry__5"> PMA or PMD type selection field<br>

11111xb = reserved for future use<br>

111100b = reserved for future use<br>

1110xxb = reserved for future use<br>

110xxxb = reserved for future use<br>

111101b = 100BASE-T1 PMA or PMD</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-A9EB8AFA-4015-47B6-A531-91122A3DE7ED"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1">8.6.2.99 MMD1_PMA_EXT_ABILITY_1 Register (Address = 100Bh) [Reset = 0800h] </h2><p class="p" id="GUID-03D88FE8-3440-4A28-92B2-C08131D186F7">MMD1_PMA_EXT_ABILITY_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_FIGURE_TABLE">Figure 8-118</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE">Table 8-125</a>.</p><p class="p" id="GUID-B6E65D58-1839-46C3-8D07-7387A90C0A4D">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_FIGURE"><span class="table-label">Figure 8-118 MMD1_PMA_EXT_ABILITY_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="4" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">BASE-T1 extended abilities</td><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-1b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE"><span class="table-label">Table 8-125 MMD1_PMA_EXT_ABILITY_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_RESERVED_688"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__1">15-12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_BASE-T1_EXTENDED_ABILITIES"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__2">BASE-T1 extended abilities</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__5"> 1 = PMA/PMD has BASE-T1 extended abilities listed in register 18 in MMD1

0 = PMA/PMD does not have BASE-T1 extended abilities
<br><span class="ph">0b = PMA/PMD does not have BASE-T1 extended abilities  </span><br><span class="ph">1b = PMA/PMD has BASE-T1 extended abilities listed in register 18 in MMD1  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_RESERVED_690"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__1">10-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_1_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-4F2EF666-771A-40D1-B1E6-0A8470F4B2CC"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2">8.6.2.100 MMD1_PMA_EXT_ABILITY_2 Register (Address = 1012h) [Reset = 0001h] </h2><p class="p" id="GUID-A9733281-AD31-4458-9BD5-A10F2990203F">MMD1_PMA_EXT_ABILITY_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_FIGURE_TABLE">Figure 8-119</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_TABLE_TABLE">Table 8-126</a>.</p><p class="p" id="GUID-6EA821F0-C75B-42A5-87F6-9798C619BD07">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_FIGURE"><span class="table-label">Figure 8-119 MMD1_PMA_EXT_ABILITY_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="7" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">100BASE-T1 ability</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="7" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-1b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_TABLE"><span class="table-label">Table 8-126 MMD1_PMA_EXT_ABILITY_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_RESERVED_692"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_TABLE_TABLE__entry__1">15-1</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_100BASE-T1_ABILITY"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_TABLE_TABLE__entry__1">0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_TABLE_TABLE__entry__2">100BASE-T1 ability</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_EXT_ABILITY_2_TABLE_TABLE__entry__5"> 1 = PMA/PMD is able to perform 100BASE-T1

0 = PMA/PMD is not able to perform 100BASE-T1
<br><span class="ph">0b = PMA/PMD is not able to perform 100BASE-T1  </span><br><span class="ph">1b = PMA/PMD is able to perform 100BASE-T1  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-727F49CA-CF4D-434F-8062-A3190DE19CF5"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2">8.6.2.101 MMD1_PMA_CTRL_2 Register (Address = 1834h) [Reset = 8000h] </h2><p class="p" id="GUID-34986717-FF2D-4E35-BBBB-C2BECBF3BDF7">MMD1_PMA_CTRL_2 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_FIGURE_TABLE">Figure 8-120</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE">Table 8-127</a>.</p><p class="p" id="GUID-4C61E315-FE86-41BD-9A1F-1B4FE8F89FC0">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_FIGURE"><span class="table-label">Figure 8-120 MMD1_PMA_CTRL_2 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">master_slave_man_cfg_en</td><td align="center" valign="" class="entry align-center colsep-1">brk_ms_cfg</td><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-1b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="6" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="4" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">type selection</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="4" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE"><span class="table-label">Table 8-127 MMD1_PMA_CTRL_2 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_MASTER_SLAVE_MAN_CFG_EN"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__2">master_slave_man_cfg_en</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__4">1b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__5"> Value always 1</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_BRK_MS_CFG"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__2">brk_ms_cfg</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__5"> 1 = Configure PHY as MASTER

0 = Configure PHY as SLAVE

pkg_36:

reset_val = LED_0_strap

pkg_28:

reset_val = RX_D3_strap
<br><span class="ph">0b = Configure PHY as SLAVE  </span><br><span class="ph">1b = Configure PHY as MASTER  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_RESERVED_694"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__1">13-4</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TYPE_SELECTION"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__1">3-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__2">type selection</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_CTRL_2_TABLE_TABLE__entry__5"> type selection field

1xxxb = Reserved for future use

01xxb = Reserved for future use

001xb = Reserved for future use

0001b = Reserved for future use
<br><span class="ph">0b = 100BASE-T1  </span></td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-CE7BDF0E-3617-4F4E-B684-758BE361CCCF"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL">8.6.2.102 MMD1_PMA_TEST_MODE_CTRL Register (Address = 1836h) [Reset = 0000h] </h2><p class="p" id="GUID-67662E6D-9774-4A6C-A336-0087F333A383">MMD1_PMA_TEST_MODE_CTRL is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_FIGURE_TABLE">Figure 8-121</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_TABLE_TABLE">Table 8-128</a>.</p><p class="p" id="GUID-263706F4-5C67-46C2-AE0D-07F063B48004">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_FIGURE"><span class="table-label">Figure 8-121 MMD1_PMA_TEST_MODE_CTRL Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="3" class="entry align-center colsep-1">brk_test_mode</td><td align="center" valign="" colspan="5" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="5" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R/W-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_TABLE"><span class="table-label">Table 8-128 MMD1_PMA_TEST_MODE_CTRL Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_BRK_TEST_MODE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_TABLE_TABLE__entry__1">15-13</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_TABLE_TABLE__entry__2">brk_test_mode</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_TABLE_TABLE__entry__5"> 100BASE-T1 test mode control<br>

000b = Normal mode operation<br>

001b = Test mode 1<br>

010b = Test mode 2<br>

011b = Reserved<br>

100b = Test mode 4<br>

101b = Test mode 5<br>

110b = Reserved<br>

111b = Reserved<br></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_RESERVED_696"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_TABLE_TABLE__entry__1">12-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD1_PMA_TEST_MODE_CTRL_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-27B49399-CFE6-49BC-9B68-91B551825E31"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1">8.6.2.103 MMD3_PCS_CTRL_1 Register (Address = 3000h) [Reset = 0000h] </h2><p class="p" id="GUID-E39292D7-3EAB-406C-B5E7-80DEDF323B9E">MMD3_PCS_CTRL_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_FIGURE_TABLE">Figure 8-122</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE">Table 8-129</a>.</p><p class="p" id="GUID-E78970F2-A33C-4DC2-A16C-3751CEC47BE9">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_FIGURE"><span class="table-label">Figure 8-122 MMD3_PCS_CTRL_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry align-center colsep-1">PCS_Reset</td><td align="center" valign="" class="entry align-center colsep-1">PCS_loopback</td><td align="center" valign="" colspan="3" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">rx_clock_stoppable</td><td align="center" valign="" colspan="2" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="3" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R/W-0b</td><td align="center" valign="" colspan="2" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="8" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="8" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE"><span class="table-label">Table 8-129 MMD3_PCS_CTRL_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_PCS_RESET"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__1">15</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__2">PCS_Reset</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__5"> Reset bit, Self Clear.

When write to this bit 1:

1. reset the registers (not vendor specific) at MMD3/MMD7.

2. Reset brk_top

Please notice: This register is WSC (write-self-clear) and not read-only!</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_PCS_LOOPBACK"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__1">14</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__2">PCS_loopback</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__5"> This bit is cleared by PCS_Reset</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_RESERVED_700"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__1">13-11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_RX_CLOCK_STOPPABLE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__2">rx_clock_stoppable</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__3">R/W</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__5"> RW, reset value = 1.

1= PHY may stop receive clock during LPI

0= Clock not stoppable

Note: this flop implemented at glue logic</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_RESERVED_698"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__1">9-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_CTRL_1_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div><div class="section register page-break" id="GUID-B2827AB2-6C95-490E-A380-2FD1E5359D3C"><h2 class="title sectiontitle" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1">8.6.2.104 MMD3_PCS_Status_1 Register (Address = 3001h) [Reset = 0000h] </h2><p class="p" id="GUID-6F744E86-EC6A-458E-BF8B-5D8739707B19">MMD3_PCS_Status_1 is shown in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_FIGURE_TABLE">Figure 8-123</a> and described in <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE">Table 8-130</a>.</p><p class="p" id="GUID-EC7E94A8-C8A1-4BCA-AA40-1377E9142D9B">Return to the <a xmlns:opentopic="http://www.idiominc.com/opentopic" class="xref" href="#DP83TC813_DP83TC813_TABLE_1_TABLE">Summary Table</a>.</p><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_FIGURE"><span class="table-label">Figure 8-123 MMD3_PCS_Status_1 Register</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_FIGURE_TABLE" class="table"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody class="tbody"><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">15</td><td align="center" valign="" class="entry align-center colsep-0">14</td><td align="center" valign="" class="entry align-center colsep-0">13</td><td align="center" valign="" class="entry align-center colsep-0">12</td><td align="center" valign="" class="entry align-center colsep-0">11</td><td align="center" valign="" class="entry align-center colsep-0">10</td><td align="center" valign="" class="entry align-center colsep-0">9</td><td align="center" valign="" class="entry align-center colsep-1">8</td></tr><tr class="row rowsep-1"><td align="center" valign="" colspan="4" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">TX_LPI_received</td><td align="center" valign="" class="entry align-center colsep-1">RX_LPI_received</td><td align="center" valign="" class="entry align-center colsep-1">Tx_LPI_indication</td><td align="center" valign="" class="entry align-center colsep-1">Rx_LPI_indication</td></tr><tr class="row rowsep-0"><td align="center" valign="" colspan="4" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr><tr class="row background-color-yellow rowsep-1"><td align="center" valign="" class="entry align-center colsep-0">7</td><td align="center" valign="" class="entry align-center colsep-0">6</td><td align="center" valign="" class="entry align-center colsep-0">5</td><td align="center" valign="" class="entry align-center colsep-0">4</td><td align="center" valign="" class="entry align-center colsep-0">3</td><td align="center" valign="" class="entry align-center colsep-0">2</td><td align="center" valign="" class="entry align-center colsep-0">1</td><td align="center" valign="" class="entry align-center colsep-1">0</td></tr><tr class="row rowsep-1"><td align="center" valign="" class="entry shade align-center colsep-1">RESERVED</td><td align="center" valign="" class="entry align-center colsep-1">tx_clock_stoppable</td><td align="center" valign="" colspan="6" class="entry shade align-center colsep-1">RESERVED</td></tr><tr class="row rowsep-0"><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" class="entry align-center colsep-0">R-0b</td><td align="center" valign="" colspan="6" class="entry align-center colsep-1">R-0b</td></tr><tr class="row rowsep-1"><td colspan="8" class="entry colsep-1"> </td></tr></tbody></table></div><div class="subsection"><span class="caption" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE"><span class="table-label">Table 8-130 MMD3_PCS_Status_1 Register Field Descriptions</span></span><table id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE" class="table"><colgroup><col><col><col><col><col></colgroup><thead class="thead"><tr class="row"><th align="center" valign="" class="entry align-center rowsep-1">Bit</th><th align="left" valign="" class="entry align-left rowsep-1">Field</th><th align="left" valign="" class="entry align-left rowsep-1">Type</th><th align="left" valign="" class="entry align-left rowsep-1">Reset</th><th align="left" valign="" class="entry align-left rowsep-1">Description</th></tr></thead><tbody class="tbody"><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_RESERVED_706"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__1">15-12</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TX_LPI_RECEIVED"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__1">11</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__2">TX_LPI_received</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__5"> RO/LH
<br><span class="ph">0b = LPI not received  </span><br><span class="ph">1b = Tx PCS hs received LPI  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_RX_LPI_RECEIVED"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__1">10</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__2">RX_LPI_received</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__5"> RO/LH
<br><span class="ph">0b = LPI not received  </span><br><span class="ph">1b = Rx PCS hs received LPI  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TX_LPI_INDICATION"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__1">9</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__2">Tx_LPI_indication</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__5"> 1= TX PCS is currently receiving LPI

0= PCS is not currently receiving LPI
<br><span class="ph">0b = PCS is not currently receiving LPI  </span><br><span class="ph">1b = TX PCS is currently receiving LPI  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_RX_LPI_INDICATION"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__1">8</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__2">Rx_LPI_indication</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__5"> 1= RX PCS is currently receiving LPI

0= PCS is not currently receiving LPI
<br><span class="ph">0b = PCS is not currently receiving LPI  </span><br><span class="ph">1b = RX PCS is currently receiving LPI  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_RESERVED_704"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__1">7</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__5"> Reserved</td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TX_CLOCK_STOPPABLE"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__1">6</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__2">tx_clock_stoppable</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__5"> 1= the MAC may stop the clock during LPI

0= Clock not stoppable
<br><span class="ph">0b = Clock not stoppable  </span><br><span class="ph">1b = the MAC may stop the clock during LPI  </span></td></tr><tr class="row rowsep-1" id="DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_RESERVED_702"><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__1">5-0</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__2">RESERVED</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__3">R</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__4">0b</td><td class="entry colsep-1 rowsep-1" headers="GUID-20220131-SS0T-J4RJ-VSM7-52B0XKXTTF88__DP83TC813_DP83TC813_DP83TC813_MMD3_PCS_STATUS_1_TABLE_TABLE__entry__5"> Reserved</td></tr></tbody></table></div></div></div>