// Seed: 1953197996
module module_0 (
    input  tri1  id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  wor   id_3,
    input  tri0  id_4
    , id_9,
    input  tri0  id_5,
    input  uwire id_6,
    output tri1  id_7
);
  wand id_10 = (1 * 1 - id_6 && id_6);
  id_11(
      .id_0(1), .id_1(id_3), .id_2(id_0), .id_3(id_6), .id_4(1 == (1 < id_10)), .id_5(1)
  );
  wire id_12;
  assign id_7 = id_6 >> id_4;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    input tri id_3,
    output tri id_4,
    input supply0 id_5,
    input wor id_6,
    input tri id_7,
    input supply0 id_8
    , id_14,
    output wand id_9,
    input wand id_10,
    input wand id_11,
    output wire id_12
);
  wire id_15;
  assign id_14 = id_8 ? id_0 : 1'b0;
  module_0(
      id_8, id_11, id_4, id_14, id_1, id_0, id_7, id_4
  );
endmodule
