"testbench.vhd" VHDL work 2 0 0 -02 -08
"hex_to_7seg.vhd" VHDL work 1 0 0 -02 -08
"split_dig.vhd" VHDL work 1 0 0 -02 -08
"clock_enable.vhd" VHDL work 1 0 0 -02 -08
"ALU.vhd" VHDL work 1 0 0 -02 -08
"design.vhd" VHDL work 0 0 0 -02 -08
. . 0 0 0