Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Aug 14 07:13:13 2024
| Host         : H510 running 64-bit Ubuntu 22.10
| Command      : report_control_sets -verbose -file AXI2SDRAM_control_sets_placed.rpt
| Design       : AXI2SDRAM
| Device       : xc7a15t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            5 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |              50 |           18 |
| Yes          | Yes                   | No                     |              43 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------------------+------------------------------+------------------+----------------+
|      Clock Signal      |                   Enable Signal                  |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------+--------------------------------------------------+------------------------------+------------------+----------------+
|  ACLK_IBUF_BUFG        | AXI_Slave/reg_bvalid                             | ARESETn_IBUF                 |                1 |              1 |
|  sdram_clk_o_OBUF_BUFG | SDRAM_Master/FSM_onehot_nxt_op_state_reg_n_0_[3] | ARESETn_IBUF                 |                1 |              2 |
|  sdram_clk_o_OBUF_BUFG | SDRAM_Master/sdram_cas_o_i_1_n_0                 | ARESETn_IBUF                 |                1 |              3 |
|  sdram_clk_o_OBUF_BUFG | SDRAM_Master/FSM_onehot_nxt_op_state[4]_i_1_n_0  | ARESETn_IBUF                 |                1 |              5 |
|  ACLK_IBUF_BUFG        | AXI_Slave/E[0]                                   | FIFO_inst/RDATA_FIFO/ARESETn |                2 |              6 |
|  ACLK_IBUF_BUFG        | AXI_Slave/AXIL_WR_ADDR_EN_reg_0[0]               | FIFO_inst/RDATA_FIFO/ARESETn |                2 |              6 |
|  ACLK_IBUF_BUFG        |                                                  | ARESETn_IBUF                 |                5 |             11 |
|  sdram_clk_o_OBUF_BUFG | SDRAM_Master/init_delay_counter[0]_i_1_n_0       |                              |                4 |             16 |
|  ACLK_IBUF_BUFG        | AXI_Slave/reg_rdata                              | ARESETn_IBUF                 |               13 |             32 |
|  ACLK_IBUF_BUFG        | AXI_Slave/reg_rvalid_reg_0[0]                    | FIFO_inst/RDATA_FIFO/ARESETn |               14 |             38 |
|  sdram_clk_o_OBUF_BUFG |                                                  |                              |               23 |             90 |
+------------------------+--------------------------------------------------+------------------------------+------------------+----------------+


