
final_int.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b584  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000133e0  0800b718  0800b718  0000c718  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801eaf8  0801eaf8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0801eaf8  0801eaf8  0001faf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801eb00  0801eb00  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801eb00  0801eb00  0001fb00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801eb04  0801eb04  0001fb04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0801eb08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043e8  200001dc  0801ece4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200045c4  0801ece4  000205c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001eee0  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ebd  00000000  00000000  0003f0ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001540  00000000  00000000  00042fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f74  00000000  00000000  000444f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a7f6  00000000  00000000  00045464  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a121  00000000  00000000  0006fc5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010c9d0  00000000  00000000  00089d7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  0019674b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a34  00000000  00000000  00196804  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0019d238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00003c05  00000000  00000000  0019d2a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000001a8  00000000  00000000  001a0ead  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b6fc 	.word	0x0800b6fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800b6fc 	.word	0x0800b6fc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <DWT_Delay_Init>:

/* private functions prototypes */
/**
 * @brief DWT Cortex Tick counter for Microsecond delay
 */
static uint32_t DWT_Delay_Init(void) {
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8000f3c:	4b14      	ldr	r3, [pc, #80]	@ (8000f90 <DWT_Delay_Init+0x58>)
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	4a13      	ldr	r2, [pc, #76]	@ (8000f90 <DWT_Delay_Init+0x58>)
 8000f42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000f46:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000f48:	4b11      	ldr	r3, [pc, #68]	@ (8000f90 <DWT_Delay_Init+0x58>)
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	4a10      	ldr	r2, [pc, #64]	@ (8000f90 <DWT_Delay_Init+0x58>)
 8000f4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000f52:	60d3      	str	r3, [r2, #12]
  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk;
 8000f54:	4b0f      	ldr	r3, [pc, #60]	@ (8000f94 <DWT_Delay_Init+0x5c>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a0e      	ldr	r2, [pc, #56]	@ (8000f94 <DWT_Delay_Init+0x5c>)
 8000f5a:	f023 0301 	bic.w	r3, r3, #1
 8000f5e:	6013      	str	r3, [r2, #0]
  /* Enable clock cycle counter */
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000f60:	4b0c      	ldr	r3, [pc, #48]	@ (8000f94 <DWT_Delay_Init+0x5c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a0b      	ldr	r2, [pc, #44]	@ (8000f94 <DWT_Delay_Init+0x5c>)
 8000f66:	f043 0301 	orr.w	r3, r3, #1
 8000f6a:	6013      	str	r3, [r2, #0]
  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000f6c:	4b09      	ldr	r3, [pc, #36]	@ (8000f94 <DWT_Delay_Init+0x5c>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	605a      	str	r2, [r3, #4]
  /* 3 NO OPERATION instructions */
  __NOP();
 8000f72:	bf00      	nop
  __NOP();
 8000f74:	bf00      	nop
  __NOP();
 8000f76:	bf00      	nop
  /* Check if clock cycle counter has started */
  if(DWT->CYCCNT)
 8000f78:	4b06      	ldr	r3, [pc, #24]	@ (8000f94 <DWT_Delay_Init+0x5c>)
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <DWT_Delay_Init+0x4c>
  {
    return 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	e000      	b.n	8000f86 <DWT_Delay_Init+0x4e>
  }
  else
  {
    return 1;
 8000f84:	2301      	movs	r3, #1
  }
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	e000edf0 	.word	0xe000edf0
 8000f94:	e0001000 	.word	0xe0001000

08000f98 <DWT_Delay_us>:

__STATIC_INLINE void DWT_Delay_us(volatile uint32_t usec)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 uint32_t clk_cycle_start = DWT->CYCCNT;
 8000fa0:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd8 <DWT_Delay_us+0x40>)
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	60fb      	str	r3, [r7, #12]
 usec *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8000fa6:	f004 fd6f 	bl	8005a88 <HAL_RCC_GetHCLKFreq>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a0b      	ldr	r2, [pc, #44]	@ (8000fdc <DWT_Delay_us+0x44>)
 8000fae:	fba2 2303 	umull	r2, r3, r2, r3
 8000fb2:	0c9b      	lsrs	r3, r3, #18
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	fb02 f303 	mul.w	r3, r2, r3
 8000fba:	607b      	str	r3, [r7, #4]
 while ((DWT->CYCCNT - clk_cycle_start) < usec);
 8000fbc:	bf00      	nop
 8000fbe:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <DWT_Delay_us+0x40>)
 8000fc0:	685a      	ldr	r2, [r3, #4]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	1ad2      	subs	r2, r2, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d3f8      	bcc.n	8000fbe <DWT_Delay_us+0x26>
}
 8000fcc:	bf00      	nop
 8000fce:	bf00      	nop
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	e0001000 	.word	0xe0001000
 8000fdc:	431bde83 	.word	0x431bde83

08000fe0 <lcd16x2_enablePulse>:

/**
 * @brief Enable Pulse function
 */
static void lcd16x2_enablePulse(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PORT_E, PIN_E, GPIO_PIN_SET);
 8000fe4:	4b0b      	ldr	r3, [pc, #44]	@ (8001014 <lcd16x2_enablePulse+0x34>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a0b      	ldr	r2, [pc, #44]	@ (8001018 <lcd16x2_enablePulse+0x38>)
 8000fea:	8811      	ldrh	r1, [r2, #0]
 8000fec:	2201      	movs	r2, #1
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f003 ff66 	bl	8004ec0 <HAL_GPIO_WritePin>
  DWT_Delay_us(T_CONST);
 8000ff4:	2014      	movs	r0, #20
 8000ff6:	f7ff ffcf 	bl	8000f98 <DWT_Delay_us>
  HAL_GPIO_WritePin(PORT_E, PIN_E, GPIO_PIN_RESET);
 8000ffa:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <lcd16x2_enablePulse+0x34>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a06      	ldr	r2, [pc, #24]	@ (8001018 <lcd16x2_enablePulse+0x38>)
 8001000:	8811      	ldrh	r1, [r2, #0]
 8001002:	2200      	movs	r2, #0
 8001004:	4618      	mov	r0, r3
 8001006:	f003 ff5b 	bl	8004ec0 <HAL_GPIO_WritePin>
  DWT_Delay_us(60);
 800100a:	203c      	movs	r0, #60	@ 0x3c
 800100c:	f7ff ffc4 	bl	8000f98 <DWT_Delay_us>
}
 8001010:	bf00      	nop
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200001fc 	.word	0x200001fc
 8001018:	20000202 	.word	0x20000202

0800101c <lcd16x2_rs>:

/**
 * @brief RS control
 */
static void lcd16x2_rs(bool state)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(PORT_RS, PIN_RS, (GPIO_PinState)state);
 8001026:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <lcd16x2_rs+0x24>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a06      	ldr	r2, [pc, #24]	@ (8001044 <lcd16x2_rs+0x28>)
 800102c:	8811      	ldrh	r1, [r2, #0]
 800102e:	79fa      	ldrb	r2, [r7, #7]
 8001030:	4618      	mov	r0, r3
 8001032:	f003 ff45 	bl	8004ec0 <HAL_GPIO_WritePin>
}
 8001036:	bf00      	nop
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	200001f8 	.word	0x200001f8
 8001044:	20000200 	.word	0x20000200

08001048 <lcd16x2_write>:

/**
 * @brief Write parallel signal to lcd
 */
static void lcd16x2_write(uint8_t wbyte)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	71fb      	strb	r3, [r7, #7]
  uint8_t LSB_nibble = wbyte&0xF, MSB_nibble = (wbyte>>4)&0xF;
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	f003 030f 	and.w	r3, r3, #15
 8001058:	73fb      	strb	r3, [r7, #15]
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	091b      	lsrs	r3, r3, #4
 800105e:	73bb      	strb	r3, [r7, #14]
  if(is8BitsMode)
 8001060:	4b5f      	ldr	r3, [pc, #380]	@ (80011e0 <lcd16x2_write+0x198>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d05a      	beq.n	800111e <lcd16x2_write+0xd6>
  {
    //LSB data
    HAL_GPIO_WritePin(PORT_LSB_D0, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001068:	4b5e      	ldr	r3, [pc, #376]	@ (80011e4 <lcd16x2_write+0x19c>)
 800106a:	6818      	ldr	r0, [r3, #0]
 800106c:	4b5e      	ldr	r3, [pc, #376]	@ (80011e8 <lcd16x2_write+0x1a0>)
 800106e:	8819      	ldrh	r1, [r3, #0]
 8001070:	7bfb      	ldrb	r3, [r7, #15]
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	b2db      	uxtb	r3, r3
 8001078:	461a      	mov	r2, r3
 800107a:	f003 ff21 	bl	8004ec0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB_D1, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 800107e:	4b5b      	ldr	r3, [pc, #364]	@ (80011ec <lcd16x2_write+0x1a4>)
 8001080:	6818      	ldr	r0, [r3, #0]
 8001082:	4b5b      	ldr	r3, [pc, #364]	@ (80011f0 <lcd16x2_write+0x1a8>)
 8001084:	8819      	ldrh	r1, [r3, #0]
 8001086:	7bfb      	ldrb	r3, [r7, #15]
 8001088:	f003 0302 	and.w	r3, r3, #2
 800108c:	b2db      	uxtb	r3, r3
 800108e:	461a      	mov	r2, r3
 8001090:	f003 ff16 	bl	8004ec0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB_D2, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001094:	4b57      	ldr	r3, [pc, #348]	@ (80011f4 <lcd16x2_write+0x1ac>)
 8001096:	6818      	ldr	r0, [r3, #0]
 8001098:	4b57      	ldr	r3, [pc, #348]	@ (80011f8 <lcd16x2_write+0x1b0>)
 800109a:	8819      	ldrh	r1, [r3, #0]
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	f003 0304 	and.w	r3, r3, #4
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	461a      	mov	r2, r3
 80010a6:	f003 ff0b 	bl	8004ec0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB_D3, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 80010aa:	4b54      	ldr	r3, [pc, #336]	@ (80011fc <lcd16x2_write+0x1b4>)
 80010ac:	6818      	ldr	r0, [r3, #0]
 80010ae:	4b54      	ldr	r3, [pc, #336]	@ (8001200 <lcd16x2_write+0x1b8>)
 80010b0:	8819      	ldrh	r1, [r3, #0]
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
 80010b4:	f003 0308 	and.w	r3, r3, #8
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	461a      	mov	r2, r3
 80010bc:	f003 ff00 	bl	8004ec0 <HAL_GPIO_WritePin>
    //MSB data
    HAL_GPIO_WritePin(PORT_MSB_D4, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 80010c0:	4b50      	ldr	r3, [pc, #320]	@ (8001204 <lcd16x2_write+0x1bc>)
 80010c2:	6818      	ldr	r0, [r3, #0]
 80010c4:	4b50      	ldr	r3, [pc, #320]	@ (8001208 <lcd16x2_write+0x1c0>)
 80010c6:	8819      	ldrh	r1, [r3, #0]
 80010c8:	7bbb      	ldrb	r3, [r7, #14]
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	461a      	mov	r2, r3
 80010d2:	f003 fef5 	bl	8004ec0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB_D5, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 80010d6:	4b4d      	ldr	r3, [pc, #308]	@ (800120c <lcd16x2_write+0x1c4>)
 80010d8:	6818      	ldr	r0, [r3, #0]
 80010da:	4b4d      	ldr	r3, [pc, #308]	@ (8001210 <lcd16x2_write+0x1c8>)
 80010dc:	8819      	ldrh	r1, [r3, #0]
 80010de:	7bbb      	ldrb	r3, [r7, #14]
 80010e0:	f003 0302 	and.w	r3, r3, #2
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	461a      	mov	r2, r3
 80010e8:	f003 feea 	bl	8004ec0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB_D6, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 80010ec:	4b49      	ldr	r3, [pc, #292]	@ (8001214 <lcd16x2_write+0x1cc>)
 80010ee:	6818      	ldr	r0, [r3, #0]
 80010f0:	4b49      	ldr	r3, [pc, #292]	@ (8001218 <lcd16x2_write+0x1d0>)
 80010f2:	8819      	ldrh	r1, [r3, #0]
 80010f4:	7bbb      	ldrb	r3, [r7, #14]
 80010f6:	f003 0304 	and.w	r3, r3, #4
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	461a      	mov	r2, r3
 80010fe:	f003 fedf 	bl	8004ec0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB_D7, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001102:	4b46      	ldr	r3, [pc, #280]	@ (800121c <lcd16x2_write+0x1d4>)
 8001104:	6818      	ldr	r0, [r3, #0]
 8001106:	4b46      	ldr	r3, [pc, #280]	@ (8001220 <lcd16x2_write+0x1d8>)
 8001108:	8819      	ldrh	r1, [r3, #0]
 800110a:	7bbb      	ldrb	r3, [r7, #14]
 800110c:	f003 0308 	and.w	r3, r3, #8
 8001110:	b2db      	uxtb	r3, r3
 8001112:	461a      	mov	r2, r3
 8001114:	f003 fed4 	bl	8004ec0 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8001118:	f7ff ff62 	bl	8000fe0 <lcd16x2_enablePulse>
    HAL_GPIO_WritePin(PORT_MSB_D5, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
    HAL_GPIO_WritePin(PORT_MSB_D6, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
    HAL_GPIO_WritePin(PORT_MSB_D7, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
    lcd16x2_enablePulse();
  }
}
 800111c:	e05b      	b.n	80011d6 <lcd16x2_write+0x18e>
    HAL_GPIO_WritePin(PORT_MSB_D4, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 800111e:	4b39      	ldr	r3, [pc, #228]	@ (8001204 <lcd16x2_write+0x1bc>)
 8001120:	6818      	ldr	r0, [r3, #0]
 8001122:	4b39      	ldr	r3, [pc, #228]	@ (8001208 <lcd16x2_write+0x1c0>)
 8001124:	8819      	ldrh	r1, [r3, #0]
 8001126:	7bbb      	ldrb	r3, [r7, #14]
 8001128:	f003 0301 	and.w	r3, r3, #1
 800112c:	b2db      	uxtb	r3, r3
 800112e:	461a      	mov	r2, r3
 8001130:	f003 fec6 	bl	8004ec0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB_D5, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001134:	4b35      	ldr	r3, [pc, #212]	@ (800120c <lcd16x2_write+0x1c4>)
 8001136:	6818      	ldr	r0, [r3, #0]
 8001138:	4b35      	ldr	r3, [pc, #212]	@ (8001210 <lcd16x2_write+0x1c8>)
 800113a:	8819      	ldrh	r1, [r3, #0]
 800113c:	7bbb      	ldrb	r3, [r7, #14]
 800113e:	f003 0302 	and.w	r3, r3, #2
 8001142:	b2db      	uxtb	r3, r3
 8001144:	461a      	mov	r2, r3
 8001146:	f003 febb 	bl	8004ec0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB_D6, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 800114a:	4b32      	ldr	r3, [pc, #200]	@ (8001214 <lcd16x2_write+0x1cc>)
 800114c:	6818      	ldr	r0, [r3, #0]
 800114e:	4b32      	ldr	r3, [pc, #200]	@ (8001218 <lcd16x2_write+0x1d0>)
 8001150:	8819      	ldrh	r1, [r3, #0]
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	f003 0304 	and.w	r3, r3, #4
 8001158:	b2db      	uxtb	r3, r3
 800115a:	461a      	mov	r2, r3
 800115c:	f003 feb0 	bl	8004ec0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB_D7, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001160:	4b2e      	ldr	r3, [pc, #184]	@ (800121c <lcd16x2_write+0x1d4>)
 8001162:	6818      	ldr	r0, [r3, #0]
 8001164:	4b2e      	ldr	r3, [pc, #184]	@ (8001220 <lcd16x2_write+0x1d8>)
 8001166:	8819      	ldrh	r1, [r3, #0]
 8001168:	7bbb      	ldrb	r3, [r7, #14]
 800116a:	f003 0308 	and.w	r3, r3, #8
 800116e:	b2db      	uxtb	r3, r3
 8001170:	461a      	mov	r2, r3
 8001172:	f003 fea5 	bl	8004ec0 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8001176:	f7ff ff33 	bl	8000fe0 <lcd16x2_enablePulse>
    HAL_GPIO_WritePin(PORT_MSB_D4, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 800117a:	4b22      	ldr	r3, [pc, #136]	@ (8001204 <lcd16x2_write+0x1bc>)
 800117c:	6818      	ldr	r0, [r3, #0]
 800117e:	4b22      	ldr	r3, [pc, #136]	@ (8001208 <lcd16x2_write+0x1c0>)
 8001180:	8819      	ldrh	r1, [r3, #0]
 8001182:	7bfb      	ldrb	r3, [r7, #15]
 8001184:	f003 0301 	and.w	r3, r3, #1
 8001188:	b2db      	uxtb	r3, r3
 800118a:	461a      	mov	r2, r3
 800118c:	f003 fe98 	bl	8004ec0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB_D5, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001190:	4b1e      	ldr	r3, [pc, #120]	@ (800120c <lcd16x2_write+0x1c4>)
 8001192:	6818      	ldr	r0, [r3, #0]
 8001194:	4b1e      	ldr	r3, [pc, #120]	@ (8001210 <lcd16x2_write+0x1c8>)
 8001196:	8819      	ldrh	r1, [r3, #0]
 8001198:	7bfb      	ldrb	r3, [r7, #15]
 800119a:	f003 0302 	and.w	r3, r3, #2
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	461a      	mov	r2, r3
 80011a2:	f003 fe8d 	bl	8004ec0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB_D6, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 80011a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001214 <lcd16x2_write+0x1cc>)
 80011a8:	6818      	ldr	r0, [r3, #0]
 80011aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001218 <lcd16x2_write+0x1d0>)
 80011ac:	8819      	ldrh	r1, [r3, #0]
 80011ae:	7bfb      	ldrb	r3, [r7, #15]
 80011b0:	f003 0304 	and.w	r3, r3, #4
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	461a      	mov	r2, r3
 80011b8:	f003 fe82 	bl	8004ec0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB_D7, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 80011bc:	4b17      	ldr	r3, [pc, #92]	@ (800121c <lcd16x2_write+0x1d4>)
 80011be:	6818      	ldr	r0, [r3, #0]
 80011c0:	4b17      	ldr	r3, [pc, #92]	@ (8001220 <lcd16x2_write+0x1d8>)
 80011c2:	8819      	ldrh	r1, [r3, #0]
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
 80011c6:	f003 0308 	and.w	r3, r3, #8
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	461a      	mov	r2, r3
 80011ce:	f003 fe77 	bl	8004ec0 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 80011d2:	f7ff ff05 	bl	8000fe0 <lcd16x2_enablePulse>
}
 80011d6:	bf00      	nop
 80011d8:	3710      	adds	r7, #16
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000000 	.word	0x20000000
 80011e4:	20000204 	.word	0x20000204
 80011e8:	20000214 	.word	0x20000214
 80011ec:	20000208 	.word	0x20000208
 80011f0:	20000216 	.word	0x20000216
 80011f4:	2000020c 	.word	0x2000020c
 80011f8:	20000218 	.word	0x20000218
 80011fc:	20000210 	.word	0x20000210
 8001200:	2000021a 	.word	0x2000021a
 8001204:	2000021c 	.word	0x2000021c
 8001208:	2000022c 	.word	0x2000022c
 800120c:	20000220 	.word	0x20000220
 8001210:	2000022e 	.word	0x2000022e
 8001214:	20000224 	.word	0x20000224
 8001218:	20000230 	.word	0x20000230
 800121c:	20000228 	.word	0x20000228
 8001220:	20000232 	.word	0x20000232

08001224 <lcd16x2_writeCommand>:

/**
 * @brief Write command
 */
static void lcd16x2_writeCommand(uint8_t cmd)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 800122e:	2000      	movs	r0, #0
 8001230:	f7ff fef4 	bl	800101c <lcd16x2_rs>
  lcd16x2_write(cmd);
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff ff06 	bl	8001048 <lcd16x2_write>
}
 800123c:	bf00      	nop
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <lcd16x2_writeData>:

/**
 * @brief Write data
 */
static void lcd16x2_writeData(uint8_t data)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(true);
 800124e:	2001      	movs	r0, #1
 8001250:	f7ff fee4 	bl	800101c <lcd16x2_rs>
  lcd16x2_write(data);
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff fef6 	bl	8001048 <lcd16x2_write>
}
 800125c:	bf00      	nop
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}

08001264 <lcd16x2_write4>:

/**
 * @brief 4-bits write
 */
static void lcd16x2_write4(uint8_t nib)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	71fb      	strb	r3, [r7, #7]
  nib &= 0xF;
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	f003 030f 	and.w	r3, r3, #15
 8001274:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 8001276:	2000      	movs	r0, #0
 8001278:	f7ff fed0 	bl	800101c <lcd16x2_rs>
  //LSB data
  HAL_GPIO_WritePin(PORT_MSB_D4, D4_PIN, (GPIO_PinState)(nib&0x1));
 800127c:	4b18      	ldr	r3, [pc, #96]	@ (80012e0 <lcd16x2_write4+0x7c>)
 800127e:	6818      	ldr	r0, [r3, #0]
 8001280:	4b18      	ldr	r3, [pc, #96]	@ (80012e4 <lcd16x2_write4+0x80>)
 8001282:	8819      	ldrh	r1, [r3, #0]
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	b2db      	uxtb	r3, r3
 800128c:	461a      	mov	r2, r3
 800128e:	f003 fe17 	bl	8004ec0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB_D5, D5_PIN, (GPIO_PinState)(nib&0x2));
 8001292:	4b15      	ldr	r3, [pc, #84]	@ (80012e8 <lcd16x2_write4+0x84>)
 8001294:	6818      	ldr	r0, [r3, #0]
 8001296:	4b15      	ldr	r3, [pc, #84]	@ (80012ec <lcd16x2_write4+0x88>)
 8001298:	8819      	ldrh	r1, [r3, #0]
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	f003 0302 	and.w	r3, r3, #2
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	461a      	mov	r2, r3
 80012a4:	f003 fe0c 	bl	8004ec0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB_D6, D6_PIN, (GPIO_PinState)(nib&0x4));
 80012a8:	4b11      	ldr	r3, [pc, #68]	@ (80012f0 <lcd16x2_write4+0x8c>)
 80012aa:	6818      	ldr	r0, [r3, #0]
 80012ac:	4b11      	ldr	r3, [pc, #68]	@ (80012f4 <lcd16x2_write4+0x90>)
 80012ae:	8819      	ldrh	r1, [r3, #0]
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	f003 0304 	and.w	r3, r3, #4
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	461a      	mov	r2, r3
 80012ba:	f003 fe01 	bl	8004ec0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB_D7, D7_PIN, (GPIO_PinState)(nib&0x8));
 80012be:	4b0e      	ldr	r3, [pc, #56]	@ (80012f8 <lcd16x2_write4+0x94>)
 80012c0:	6818      	ldr	r0, [r3, #0]
 80012c2:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <lcd16x2_write4+0x98>)
 80012c4:	8819      	ldrh	r1, [r3, #0]
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	f003 0308 	and.w	r3, r3, #8
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	461a      	mov	r2, r3
 80012d0:	f003 fdf6 	bl	8004ec0 <HAL_GPIO_WritePin>
  lcd16x2_enablePulse();
 80012d4:	f7ff fe84 	bl	8000fe0 <lcd16x2_enablePulse>
}
 80012d8:	bf00      	nop
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	2000021c 	.word	0x2000021c
 80012e4:	2000022c 	.word	0x2000022c
 80012e8:	20000220 	.word	0x20000220
 80012ec:	2000022e 	.word	0x2000022e
 80012f0:	20000224 	.word	0x20000224
 80012f4:	20000230 	.word	0x20000230
 80012f8:	20000228 	.word	0x20000228
 80012fc:	20000232 	.word	0x20000232

08001300 <lcd16x2_init_4bits>:


void lcd16x2_init_4bits(
    GPIO_TypeDef* port_rs, uint16_t rs_pin, GPIO_TypeDef* port_e, uint16_t e_pin,
   GPIO_TypeDef* port_d4, uint16_t d4_pin, GPIO_TypeDef* port_d5, uint16_t d5_pin, GPIO_TypeDef* port_d6, uint16_t d6_pin, GPIO_TypeDef* port_d7, uint16_t d7_pin)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	607a      	str	r2, [r7, #4]
 800130a:	461a      	mov	r2, r3
 800130c:	460b      	mov	r3, r1
 800130e:	817b      	strh	r3, [r7, #10]
 8001310:	4613      	mov	r3, r2
 8001312:	813b      	strh	r3, [r7, #8]
  DWT_Delay_Init();
 8001314:	f7ff fe10 	bl	8000f38 <DWT_Delay_Init>
  //Set GPIO Ports and Pins data
  PORT_RS = port_rs;
 8001318:	4a2a      	ldr	r2, [pc, #168]	@ (80013c4 <lcd16x2_init_4bits+0xc4>)
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	6013      	str	r3, [r2, #0]
  PIN_RS = rs_pin;
 800131e:	4a2a      	ldr	r2, [pc, #168]	@ (80013c8 <lcd16x2_init_4bits+0xc8>)
 8001320:	897b      	ldrh	r3, [r7, #10]
 8001322:	8013      	strh	r3, [r2, #0]
  PORT_E = port_e;
 8001324:	4a29      	ldr	r2, [pc, #164]	@ (80013cc <lcd16x2_init_4bits+0xcc>)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6013      	str	r3, [r2, #0]
  PIN_E = e_pin;
 800132a:	4a29      	ldr	r2, [pc, #164]	@ (80013d0 <lcd16x2_init_4bits+0xd0>)
 800132c:	893b      	ldrh	r3, [r7, #8]
 800132e:	8013      	strh	r3, [r2, #0]
  PORT_MSB_D4 = port_d4;
 8001330:	4a28      	ldr	r2, [pc, #160]	@ (80013d4 <lcd16x2_init_4bits+0xd4>)
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	6013      	str	r3, [r2, #0]
  D4_PIN = d4_pin;
 8001336:	4a28      	ldr	r2, [pc, #160]	@ (80013d8 <lcd16x2_init_4bits+0xd8>)
 8001338:	8bbb      	ldrh	r3, [r7, #28]
 800133a:	8013      	strh	r3, [r2, #0]
  PORT_MSB_D5 = port_d5;
 800133c:	4a27      	ldr	r2, [pc, #156]	@ (80013dc <lcd16x2_init_4bits+0xdc>)
 800133e:	6a3b      	ldr	r3, [r7, #32]
 8001340:	6013      	str	r3, [r2, #0]
  D5_PIN = d5_pin;
 8001342:	4a27      	ldr	r2, [pc, #156]	@ (80013e0 <lcd16x2_init_4bits+0xe0>)
 8001344:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001346:	8013      	strh	r3, [r2, #0]
  PORT_MSB_D6 = port_d6;
 8001348:	4a26      	ldr	r2, [pc, #152]	@ (80013e4 <lcd16x2_init_4bits+0xe4>)
 800134a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800134c:	6013      	str	r3, [r2, #0]
  D6_PIN = d6_pin;
 800134e:	4a26      	ldr	r2, [pc, #152]	@ (80013e8 <lcd16x2_init_4bits+0xe8>)
 8001350:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001352:	8013      	strh	r3, [r2, #0]
  PORT_MSB_D7 = port_d7;
 8001354:	4a25      	ldr	r2, [pc, #148]	@ (80013ec <lcd16x2_init_4bits+0xec>)
 8001356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001358:	6013      	str	r3, [r2, #0]
  D7_PIN = d7_pin;
 800135a:	4a25      	ldr	r2, [pc, #148]	@ (80013f0 <lcd16x2_init_4bits+0xf0>)
 800135c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800135e:	8013      	strh	r3, [r2, #0]
  is8BitsMode = false;
 8001360:	4b24      	ldr	r3, [pc, #144]	@ (80013f4 <lcd16x2_init_4bits+0xf4>)
 8001362:	2200      	movs	r2, #0
 8001364:	701a      	strb	r2, [r3, #0]
  FunctionSet = 0x28;
 8001366:	4b24      	ldr	r3, [pc, #144]	@ (80013f8 <lcd16x2_init_4bits+0xf8>)
 8001368:	2228      	movs	r2, #40	@ 0x28
 800136a:	701a      	strb	r2, [r3, #0]

  //Initialise LCD
  //1. Wait at least 15ms
  LCD_MS_DELAY(20);
 800136c:	2014      	movs	r0, #20
 800136e:	f001 f919 	bl	80025a4 <HAL_Delay>
  //2. Attentions sequence
  lcd16x2_write4(0x3);
 8001372:	2003      	movs	r0, #3
 8001374:	f7ff ff76 	bl	8001264 <lcd16x2_write4>
  LCD_MS_DELAY(5);
 8001378:	2005      	movs	r0, #5
 800137a:	f001 f913 	bl	80025a4 <HAL_Delay>
  lcd16x2_write4(0x3);
 800137e:	2003      	movs	r0, #3
 8001380:	f7ff ff70 	bl	8001264 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 8001384:	2001      	movs	r0, #1
 8001386:	f001 f90d 	bl	80025a4 <HAL_Delay>
  lcd16x2_write4(0x3);
 800138a:	2003      	movs	r0, #3
 800138c:	f7ff ff6a 	bl	8001264 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 8001390:	2001      	movs	r0, #1
 8001392:	f001 f907 	bl	80025a4 <HAL_Delay>
  lcd16x2_write4(0x2);  //4 bit mode
 8001396:	2002      	movs	r0, #2
 8001398:	f7ff ff64 	bl	8001264 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 800139c:	2001      	movs	r0, #1
 800139e:	f001 f901 	bl	80025a4 <HAL_Delay>
  //4. Function set; Enable 2 lines, Data length to 4 bits
  lcd16x2_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 80013a2:	2028      	movs	r0, #40	@ 0x28
 80013a4:	f7ff ff3e 	bl	8001224 <lcd16x2_writeCommand>
  //3. Display control (Display ON, Cursor ON, blink cursor)
  lcd16x2_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 80013a8:	200f      	movs	r0, #15
 80013aa:	f7ff ff3b 	bl	8001224 <lcd16x2_writeCommand>
  //4. Clear LCD and return home
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 80013ae:	2001      	movs	r0, #1
 80013b0:	f7ff ff38 	bl	8001224 <lcd16x2_writeCommand>
  LCD_MS_DELAY(3);
 80013b4:	2003      	movs	r0, #3
 80013b6:	f001 f8f5 	bl	80025a4 <HAL_Delay>
}
 80013ba:	bf00      	nop
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	200001f8 	.word	0x200001f8
 80013c8:	20000200 	.word	0x20000200
 80013cc:	200001fc 	.word	0x200001fc
 80013d0:	20000202 	.word	0x20000202
 80013d4:	2000021c 	.word	0x2000021c
 80013d8:	2000022c 	.word	0x2000022c
 80013dc:	20000220 	.word	0x20000220
 80013e0:	2000022e 	.word	0x2000022e
 80013e4:	20000224 	.word	0x20000224
 80013e8:	20000230 	.word	0x20000230
 80013ec:	20000228 	.word	0x20000228
 80013f0:	20000232 	.word	0x20000232
 80013f4:	20000000 	.word	0x20000000
 80013f8:	20000001 	.word	0x20000001

080013fc <lcd16x2_setCursor>:
 * @brief Set cursor position
 * @param[in] row - 0 or 1 for line1 or line2
 * @param[in] col - 0 - 15 (16 columns LCD)
 */
void lcd16x2_setCursor(uint8_t row, uint8_t col)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	460a      	mov	r2, r1
 8001406:	71fb      	strb	r3, [r7, #7]
 8001408:	4613      	mov	r3, r2
 800140a:	71bb      	strb	r3, [r7, #6]
  uint8_t maskData;
  maskData = (col)&0x0F;
 800140c:	79bb      	ldrb	r3, [r7, #6]
 800140e:	f003 030f 	and.w	r3, r3, #15
 8001412:	73fb      	strb	r3, [r7, #15]
  if(row==0)
 8001414:	79fb      	ldrb	r3, [r7, #7]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d108      	bne.n	800142c <lcd16x2_setCursor+0x30>
  {
    maskData |= (0x80);
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001420:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 8001422:	7bfb      	ldrb	r3, [r7, #15]
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff fefd 	bl	8001224 <lcd16x2_writeCommand>
  else
  {
    maskData |= (0xc0);
    lcd16x2_writeCommand(maskData);
  }
}
 800142a:	e007      	b.n	800143c <lcd16x2_setCursor+0x40>
    maskData |= (0xc0);
 800142c:	7bfb      	ldrb	r3, [r7, #15]
 800142e:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8001432:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff fef4 	bl	8001224 <lcd16x2_writeCommand>
}
 800143c:	bf00      	nop
 800143e:	3710      	adds	r7, #16
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <lcd16x2_1stLine>:
/**
 * @brief Move to beginning of 1st line
 */
void lcd16x2_1stLine(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  lcd16x2_setCursor(0,0);
 8001448:	2100      	movs	r1, #0
 800144a:	2000      	movs	r0, #0
 800144c:	f7ff ffd6 	bl	80013fc <lcd16x2_setCursor>
}
 8001450:	bf00      	nop
 8001452:	bd80      	pop	{r7, pc}

08001454 <lcd16x2_2ndLine>:
/**
 * @brief Move to beginning of 2nd line
 */
void lcd16x2_2ndLine(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  lcd16x2_setCursor(1,0);
 8001458:	2100      	movs	r1, #0
 800145a:	2001      	movs	r0, #1
 800145c:	f7ff ffce 	bl	80013fc <lcd16x2_setCursor>
}
 8001460:	bf00      	nop
 8001462:	bd80      	pop	{r7, pc}

08001464 <lcd16x2_clear>:

/**
 * @brief Display clear
 */
void lcd16x2_clear(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 8001468:	2001      	movs	r0, #1
 800146a:	f7ff fedb 	bl	8001224 <lcd16x2_writeCommand>
  LCD_MS_DELAY(3);
 800146e:	2003      	movs	r0, #3
 8001470:	f001 f898 	bl	80025a4 <HAL_Delay>
}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}

08001478 <lcd16x2_printf>:

/**
 * @brief Print to display any datatype (e.g. lcd16x2_printf("Value1 = %.1f", 123.45))
 */
void lcd16x2_printf(const char* str, ...)
{
 8001478:	b40f      	push	{r0, r1, r2, r3}
 800147a:	b590      	push	{r4, r7, lr}
 800147c:	b089      	sub	sp, #36	@ 0x24
 800147e:	af00      	add	r7, sp, #0
  char stringArray[20];
  va_list args;
  va_start(args, str);
 8001480:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001484:	607b      	str	r3, [r7, #4]
  vsprintf(stringArray, str, args);
 8001486:	f107 0308 	add.w	r3, r7, #8
 800148a:	687a      	ldr	r2, [r7, #4]
 800148c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800148e:	4618      	mov	r0, r3
 8001490:	f008 f840 	bl	8009514 <vsiprintf>
  va_end(args);
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8001494:	2300      	movs	r3, #0
 8001496:	77fb      	strb	r3, [r7, #31]
 8001498:	e00a      	b.n	80014b0 <lcd16x2_printf+0x38>
  {
    lcd16x2_writeData((uint8_t)stringArray[i]);
 800149a:	7ffb      	ldrb	r3, [r7, #31]
 800149c:	3320      	adds	r3, #32
 800149e:	443b      	add	r3, r7
 80014a0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff fecd 	bl	8001244 <lcd16x2_writeData>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 80014aa:	7ffb      	ldrb	r3, [r7, #31]
 80014ac:	3301      	adds	r3, #1
 80014ae:	77fb      	strb	r3, [r7, #31]
 80014b0:	7ffc      	ldrb	r4, [r7, #31]
 80014b2:	f107 0308 	add.w	r3, r7, #8
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7fe feda 	bl	8000270 <strlen>
 80014bc:	4603      	mov	r3, r0
 80014be:	429c      	cmp	r4, r3
 80014c0:	d202      	bcs.n	80014c8 <lcd16x2_printf+0x50>
 80014c2:	7ffb      	ldrb	r3, [r7, #31]
 80014c4:	2b0f      	cmp	r3, #15
 80014c6:	d9e8      	bls.n	800149a <lcd16x2_printf+0x22>
  }
}
 80014c8:	bf00      	nop
 80014ca:	3724      	adds	r7, #36	@ 0x24
 80014cc:	46bd      	mov	sp, r7
 80014ce:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80014d2:	b004      	add	sp, #16
 80014d4:	4770      	bx	lr
	...

080014d8 <lcd16x2_priv>:

void lcd16x2_priv(const float velo, const float freq, const char* str){
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	ed87 0a03 	vstr	s0, [r7, #12]
 80014e2:	edc7 0a02 	vstr	s1, [r7, #8]
 80014e6:	6078      	str	r0, [r7, #4]
	lcd16x2_clear();
 80014e8:	f7ff ffbc 	bl	8001464 <lcd16x2_clear>
	lcd16x2_1stLine();
 80014ec:	f7ff ffaa 	bl	8001444 <lcd16x2_1stLine>
	lcd16x2_printf("Speed:%.2f  ",velo);
 80014f0:	68f8      	ldr	r0, [r7, #12]
 80014f2:	f7ff f829 	bl	8000548 <__aeabi_f2d>
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	4810      	ldr	r0, [pc, #64]	@ (800153c <lcd16x2_priv+0x64>)
 80014fc:	f7ff ffbc 	bl	8001478 <lcd16x2_printf>
	lcd16x2_setCursor(0,12);
 8001500:	210c      	movs	r1, #12
 8001502:	2000      	movs	r0, #0
 8001504:	f7ff ff7a 	bl	80013fc <lcd16x2_setCursor>
	lcd16x2_printf("%s",str);
 8001508:	6879      	ldr	r1, [r7, #4]
 800150a:	480d      	ldr	r0, [pc, #52]	@ (8001540 <lcd16x2_priv+0x68>)
 800150c:	f7ff ffb4 	bl	8001478 <lcd16x2_printf>
	lcd16x2_2ndLine();
 8001510:	f7ff ffa0 	bl	8001454 <lcd16x2_2ndLine>
	lcd16x2_printf("Freq:%.2f  ",freq);
 8001514:	68b8      	ldr	r0, [r7, #8]
 8001516:	f7ff f817 	bl	8000548 <__aeabi_f2d>
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	4809      	ldr	r0, [pc, #36]	@ (8001544 <lcd16x2_priv+0x6c>)
 8001520:	f7ff ffaa 	bl	8001478 <lcd16x2_printf>
	lcd16x2_setCursor(1,14);
 8001524:	210e      	movs	r1, #14
 8001526:	2001      	movs	r0, #1
 8001528:	f7ff ff68 	bl	80013fc <lcd16x2_setCursor>
	lcd16x2_printf("Hz");
 800152c:	4806      	ldr	r0, [pc, #24]	@ (8001548 <lcd16x2_priv+0x70>)
 800152e:	f7ff ffa3 	bl	8001478 <lcd16x2_printf>
}
 8001532:	bf00      	nop
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	0800b718 	.word	0x0800b718
 8001540:	0800b728 	.word	0x0800b728
 8001544:	0800b72c 	.word	0x0800b72c
 8001548:	0800b738 	.word	0x0800b738
 800154c:	00000000 	.word	0x00000000

08001550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b098      	sub	sp, #96	@ 0x60
 8001554:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001556:	f000 ffa9 	bl	80024ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800155a:	f000 f9bf 	bl	80018dc <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800155e:	f000 fa0e 	bl	800197e <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001562:	f000 fbb5 	bl	8001cd0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001566:	f000 fb95 	bl	8001c94 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800156a:	f000 fb63 	bl	8001c34 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800156e:	f000 fa31 	bl	80019d4 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001572:	f000 faa7 	bl	8001ac4 <MX_ADC2_Init>
  MX_COMP1_Init();
 8001576:	f000 fb09 	bl	8001b8c <MX_COMP1_Init>
  MX_TIM16_Init();
 800157a:	f000 fb35 	bl	8001be8 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  //declaring struct for fft
  struct ADC_param ADC_val={0};
 800157e:	f107 031c 	add.w	r3, r7, #28
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]
 8001588:	609a      	str	r2, [r3, #8]
 800158a:	60da      	str	r2, [r3, #12]
 800158c:	611a      	str	r2, [r3, #16]
 800158e:	615a      	str	r2, [r3, #20]
  struct FFT_res FFT_val={0};
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
 8001598:	609a      	str	r2, [r3, #8]
 800159a:	60da      	str	r2, [r3, #12]
 800159c:	611a      	str	r2, [r3, #16]
 800159e:	615a      	str	r2, [r3, #20]

  //parameter setting
  ADC_val.bit=12;
 80015a0:	230c      	movs	r3, #12
 80015a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ADC_val.prescaler=64;
 80015a4:	2340      	movs	r3, #64	@ 0x40
 80015a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_val.sampling_time=24.5;
 80015a8:	4b91      	ldr	r3, [pc, #580]	@ (80017f0 <main+0x2a0>)
 80015aa:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_val.speed=64000000;					//clock speed on .ioc file
 80015ac:	4b91      	ldr	r3, [pc, #580]	@ (80017f4 <main+0x2a4>)
 80015ae:	627b      	str	r3, [r7, #36]	@ 0x24
  ADC_val.adc_buf_len=4096;				//buffer length
 80015b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015b4:	623b      	str	r3, [r7, #32]
  ADC_val.adc_buf=adc_buf;				//store the value of buffer array pointer
 80015b6:	4b90      	ldr	r3, [pc, #576]	@ (80017f8 <main+0x2a8>)
 80015b8:	61fb      	str	r3, [r7, #28]

  //starting adc through dma for adc1
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf,4096);
 80015ba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80015be:	498e      	ldr	r1, [pc, #568]	@ (80017f8 <main+0x2a8>)
 80015c0:	488e      	ldr	r0, [pc, #568]	@ (80017fc <main+0x2ac>)
 80015c2:	f001 fd27 	bl	8003014 <HAL_ADC_Start_DMA>

  //start timer for comparator and start comparator
  HAL_TIM_Base_Start(&htim16);
 80015c6:	488e      	ldr	r0, [pc, #568]	@ (8001800 <main+0x2b0>)
 80015c8:	f005 f80a 	bl	80065e0 <HAL_TIM_Base_Start>
  HAL_COMP_Start(&hcomp1);
 80015cc:	488d      	ldr	r0, [pc, #564]	@ (8001804 <main+0x2b4>)
 80015ce:	f002 ff0d 	bl	80043ec <HAL_COMP_Start>

  //initializing lcd
  lcd16x2_init_4bits(GPIOA, RS_Pin, GPIOC, E_Pin,
 80015d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015d6:	9307      	str	r3, [sp, #28]
 80015d8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80015dc:	9306      	str	r3, [sp, #24]
 80015de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015e2:	9305      	str	r3, [sp, #20]
 80015e4:	4b88      	ldr	r3, [pc, #544]	@ (8001808 <main+0x2b8>)
 80015e6:	9304      	str	r3, [sp, #16]
 80015e8:	2310      	movs	r3, #16
 80015ea:	9303      	str	r3, [sp, #12]
 80015ec:	4b86      	ldr	r3, [pc, #536]	@ (8001808 <main+0x2b8>)
 80015ee:	9302      	str	r3, [sp, #8]
 80015f0:	2320      	movs	r3, #32
 80015f2:	9301      	str	r3, [sp, #4]
 80015f4:	4b84      	ldr	r3, [pc, #528]	@ (8001808 <main+0x2b8>)
 80015f6:	9300      	str	r3, [sp, #0]
 80015f8:	2380      	movs	r3, #128	@ 0x80
 80015fa:	4a84      	ldr	r2, [pc, #528]	@ (800180c <main+0x2bc>)
 80015fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001600:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001604:	f7ff fe7c 	bl	8001300 <lcd16x2_init_4bits>
  //      D0_GPIO_Port, D0_Pin, D1_Pin, D2_Pin, D3_Pin,
        GPIOB, D4_Pin, GPIOB, D5_Pin, GPIOB, D6_Pin, GPIOA, D7_Pin);

  //setting backlight of lcd to high
    HAL_GPIO_WritePin(Backlight_Control_GPIO_Port, Backlight_Control_Pin, GPIO_PIN_SET);
 8001608:	2201      	movs	r2, #1
 800160a:	2140      	movs	r1, #64	@ 0x40
 800160c:	487e      	ldr	r0, [pc, #504]	@ (8001808 <main+0x2b8>)
 800160e:	f003 fc57 	bl	8004ec0 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (flag){
 8001612:	4b7f      	ldr	r3, [pc, #508]	@ (8001810 <main+0x2c0>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2b00      	cmp	r3, #0
 8001618:	f000 8138 	beq.w	800188c <main+0x33c>
		  veloms=0;//reset velocity to 0
 800161c:	4b7d      	ldr	r3, [pc, #500]	@ (8001814 <main+0x2c4>)
 800161e:	f04f 0200 	mov.w	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
		  start_FFT(&flag,&ADC_val,&FFT_val);//do fft using the value from doing adc
 8001624:	1d3a      	adds	r2, r7, #4
 8001626:	f107 031c 	add.w	r3, r7, #28
 800162a:	4619      	mov	r1, r3
 800162c:	4878      	ldr	r0, [pc, #480]	@ (8001810 <main+0x2c0>)
 800162e:	f005 ffc3 	bl	80075b8 <start_FFT>
		  get_velocity(FFT_val.fdominant,fw,&veloms);//get the velocity of input signal
 8001632:	edd7 7a04 	vldr	s15, [r7, #16]
 8001636:	4b78      	ldr	r3, [pc, #480]	@ (8001818 <main+0x2c8>)
 8001638:	ed93 7a00 	vldr	s14, [r3]
 800163c:	4875      	ldr	r0, [pc, #468]	@ (8001814 <main+0x2c4>)
 800163e:	eef0 0a47 	vmov.f32	s1, s14
 8001642:	eeb0 0a67 	vmov.f32	s0, s15
 8001646:	f005 ffdf 	bl	8007608 <get_velocity>

		 HAL_ADC_Start(&hadc2);//initialize adc2
 800164a:	4874      	ldr	r0, [pc, #464]	@ (800181c <main+0x2cc>)
 800164c:	f001 fb50 	bl	8002cf0 <HAL_ADC_Start>
		 HAL_ADC_PollForConversion(&hadc2,HAL_MAX_DELAY);//get value of adc2
 8001650:	f04f 31ff 	mov.w	r1, #4294967295
 8001654:	4871      	ldr	r0, [pc, #452]	@ (800181c <main+0x2cc>)
 8001656:	f001 fc05 	bl	8002e64 <HAL_ADC_PollForConversion>
		 val=HAL_ADC_GetValue(&hadc2);//assigning value
 800165a:	4870      	ldr	r0, [pc, #448]	@ (800181c <main+0x2cc>)
 800165c:	f001 fdf7 	bl	800324e <HAL_ADC_GetValue>
 8001660:	4603      	mov	r3, r0
 8001662:	4a6f      	ldr	r2, [pc, #444]	@ (8001820 <main+0x2d0>)
 8001664:	6013      	str	r3, [r2, #0]

		 //checking if any button is pressed and changing mode accordingly
		 if(val>10&&val<20){modeflag=1;}//right
 8001666:	4b6e      	ldr	r3, [pc, #440]	@ (8001820 <main+0x2d0>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2b0a      	cmp	r3, #10
 800166c:	d907      	bls.n	800167e <main+0x12e>
 800166e:	4b6c      	ldr	r3, [pc, #432]	@ (8001820 <main+0x2d0>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	2b13      	cmp	r3, #19
 8001674:	d803      	bhi.n	800167e <main+0x12e>
 8001676:	4b6b      	ldr	r3, [pc, #428]	@ (8001824 <main+0x2d4>)
 8001678:	2201      	movs	r2, #1
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	e03d      	b.n	80016fa <main+0x1aa>
		 else if (val>3350&&val<3365){modeflag=2;}//down
 800167e:	4b68      	ldr	r3, [pc, #416]	@ (8001820 <main+0x2d0>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f640 5216 	movw	r2, #3350	@ 0xd16
 8001686:	4293      	cmp	r3, r2
 8001688:	d909      	bls.n	800169e <main+0x14e>
 800168a:	4b65      	ldr	r3, [pc, #404]	@ (8001820 <main+0x2d0>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f640 5224 	movw	r2, #3364	@ 0xd24
 8001692:	4293      	cmp	r3, r2
 8001694:	d803      	bhi.n	800169e <main+0x14e>
 8001696:	4b63      	ldr	r3, [pc, #396]	@ (8001824 <main+0x2d4>)
 8001698:	2202      	movs	r2, #2
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	e02d      	b.n	80016fa <main+0x1aa>
		 else if (val>2900&&val<2910){modeflag=3;}//up
 800169e:	4b60      	ldr	r3, [pc, #384]	@ (8001820 <main+0x2d0>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f640 3254 	movw	r2, #2900	@ 0xb54
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d909      	bls.n	80016be <main+0x16e>
 80016aa:	4b5d      	ldr	r3, [pc, #372]	@ (8001820 <main+0x2d0>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f640 325d 	movw	r2, #2909	@ 0xb5d
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d803      	bhi.n	80016be <main+0x16e>
 80016b6:	4b5b      	ldr	r3, [pc, #364]	@ (8001824 <main+0x2d4>)
 80016b8:	2203      	movs	r2, #3
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	e01d      	b.n	80016fa <main+0x1aa>
		 else if (val>3750&&val<3760){modeflag=4;}//left
 80016be:	4b58      	ldr	r3, [pc, #352]	@ (8001820 <main+0x2d0>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f640 62a6 	movw	r2, #3750	@ 0xea6
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d908      	bls.n	80016dc <main+0x18c>
 80016ca:	4b55      	ldr	r3, [pc, #340]	@ (8001820 <main+0x2d0>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f5b3 6f6b 	cmp.w	r3, #3760	@ 0xeb0
 80016d2:	d203      	bcs.n	80016dc <main+0x18c>
 80016d4:	4b53      	ldr	r3, [pc, #332]	@ (8001824 <main+0x2d4>)
 80016d6:	2204      	movs	r2, #4
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	e00e      	b.n	80016fa <main+0x1aa>
		 else if (val>4050&&val<4060){modeflag=5;}//select
 80016dc:	4b50      	ldr	r3, [pc, #320]	@ (8001820 <main+0x2d0>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f640 72d2 	movw	r2, #4050	@ 0xfd2
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d908      	bls.n	80016fa <main+0x1aa>
 80016e8:	4b4d      	ldr	r3, [pc, #308]	@ (8001820 <main+0x2d0>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f640 72db 	movw	r2, #4059	@ 0xfdb
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d802      	bhi.n	80016fa <main+0x1aa>
 80016f4:	4b4b      	ldr	r3, [pc, #300]	@ (8001824 <main+0x2d4>)
 80016f6:	2205      	movs	r2, #5
 80016f8:	601a      	str	r2, [r3, #0]

		 //printing to lcd with reference to what mode it should be in
		 //current available mode, m/s adc(right), km/h adc(down), mph adc(up), m/s comp(left), mph comp(select)
		 if(modeflag==1&&lcdflag==0){//m/s adc
 80016fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001824 <main+0x2d4>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d110      	bne.n	8001724 <main+0x1d4>
 8001702:	4b49      	ldr	r3, [pc, #292]	@ (8001828 <main+0x2d8>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d10c      	bne.n	8001724 <main+0x1d4>
		 	lcd16x2_priv(veloms,FFT_val.fdominant,"m/s");
 800170a:	4b42      	ldr	r3, [pc, #264]	@ (8001814 <main+0x2c4>)
 800170c:	edd3 7a00 	vldr	s15, [r3]
 8001710:	ed97 7a04 	vldr	s14, [r7, #16]
 8001714:	4845      	ldr	r0, [pc, #276]	@ (800182c <main+0x2dc>)
 8001716:	eef0 0a47 	vmov.f32	s1, s14
 800171a:	eeb0 0a67 	vmov.f32	s0, s15
 800171e:	f7ff fedb 	bl	80014d8 <lcd16x2_priv>
 8001722:	e0b3      	b.n	800188c <main+0x33c>

		 //deciding which mode to print on lcd
		} else if(modeflag==2&&lcdflag==0){//km/h adc
 8001724:	4b3f      	ldr	r3, [pc, #252]	@ (8001824 <main+0x2d4>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b02      	cmp	r3, #2
 800172a:	d11f      	bne.n	800176c <main+0x21c>
 800172c:	4b3e      	ldr	r3, [pc, #248]	@ (8001828 <main+0x2d8>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d11b      	bne.n	800176c <main+0x21c>
			float velokmh=veloms*3.6;
 8001734:	4b37      	ldr	r3, [pc, #220]	@ (8001814 <main+0x2c4>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4618      	mov	r0, r3
 800173a:	f7fe ff05 	bl	8000548 <__aeabi_f2d>
 800173e:	a328      	add	r3, pc, #160	@ (adr r3, 80017e0 <main+0x290>)
 8001740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001744:	f7fe ff58 	bl	80005f8 <__aeabi_dmul>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	4610      	mov	r0, r2
 800174e:	4619      	mov	r1, r3
 8001750:	f7ff fa2a 	bl	8000ba8 <__aeabi_d2f>
 8001754:	4603      	mov	r3, r0
 8001756:	63fb      	str	r3, [r7, #60]	@ 0x3c
			lcd16x2_priv(velokmh,FFT_val.fdominant,"km/h");
 8001758:	edd7 7a04 	vldr	s15, [r7, #16]
 800175c:	4834      	ldr	r0, [pc, #208]	@ (8001830 <main+0x2e0>)
 800175e:	eef0 0a67 	vmov.f32	s1, s15
 8001762:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8001766:	f7ff feb7 	bl	80014d8 <lcd16x2_priv>
		} else if(modeflag==2&&lcdflag==0){//km/h adc
 800176a:	e08f      	b.n	800188c <main+0x33c>

		} else if(modeflag==3&&lcdflag==0){//mph adc
 800176c:	4b2d      	ldr	r3, [pc, #180]	@ (8001824 <main+0x2d4>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2b03      	cmp	r3, #3
 8001772:	d11f      	bne.n	80017b4 <main+0x264>
 8001774:	4b2c      	ldr	r3, [pc, #176]	@ (8001828 <main+0x2d8>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d11b      	bne.n	80017b4 <main+0x264>
			float velomph=veloms*2.237;
 800177c:	4b25      	ldr	r3, [pc, #148]	@ (8001814 <main+0x2c4>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4618      	mov	r0, r3
 8001782:	f7fe fee1 	bl	8000548 <__aeabi_f2d>
 8001786:	a318      	add	r3, pc, #96	@ (adr r3, 80017e8 <main+0x298>)
 8001788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800178c:	f7fe ff34 	bl	80005f8 <__aeabi_dmul>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	4610      	mov	r0, r2
 8001796:	4619      	mov	r1, r3
 8001798:	f7ff fa06 	bl	8000ba8 <__aeabi_d2f>
 800179c:	4603      	mov	r3, r0
 800179e:	63bb      	str	r3, [r7, #56]	@ 0x38
			lcd16x2_priv(velomph,FFT_val.fdominant,"mph");
 80017a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80017a4:	4823      	ldr	r0, [pc, #140]	@ (8001834 <main+0x2e4>)
 80017a6:	eef0 0a67 	vmov.f32	s1, s15
 80017aa:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 80017ae:	f7ff fe93 	bl	80014d8 <lcd16x2_priv>
		} else if(modeflag==3&&lcdflag==0){//mph adc
 80017b2:	e06b      	b.n	800188c <main+0x33c>

		} else if(modeflag==4&&lcdflag==0){//ms comp
 80017b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001824 <main+0x2d4>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2b04      	cmp	r3, #4
 80017ba:	d143      	bne.n	8001844 <main+0x2f4>
 80017bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001828 <main+0x2d8>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d13f      	bne.n	8001844 <main+0x2f4>
			lcd16x2_priv(compvel,compfreq,"M/S");
 80017c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001838 <main+0x2e8>)
 80017c6:	edd3 7a00 	vldr	s15, [r3]
 80017ca:	4b1c      	ldr	r3, [pc, #112]	@ (800183c <main+0x2ec>)
 80017cc:	ed93 7a00 	vldr	s14, [r3]
 80017d0:	481b      	ldr	r0, [pc, #108]	@ (8001840 <main+0x2f0>)
 80017d2:	eef0 0a47 	vmov.f32	s1, s14
 80017d6:	eeb0 0a67 	vmov.f32	s0, s15
 80017da:	f7ff fe7d 	bl	80014d8 <lcd16x2_priv>
 80017de:	e055      	b.n	800188c <main+0x33c>
 80017e0:	cccccccd 	.word	0xcccccccd
 80017e4:	400ccccc 	.word	0x400ccccc
 80017e8:	4189374c 	.word	0x4189374c
 80017ec:	4001e560 	.word	0x4001e560
 80017f0:	41c40000 	.word	0x41c40000
 80017f4:	03d09000 	.word	0x03d09000
 80017f8:	20000448 	.word	0x20000448
 80017fc:	20000234 	.word	0x20000234
 8001800:	20000370 	.word	0x20000370
 8001804:	20000344 	.word	0x20000344
 8001808:	48000400 	.word	0x48000400
 800180c:	48000800 	.word	0x48000800
 8001810:	20004448 	.word	0x20004448
 8001814:	20004468 	.word	0x20004468
 8001818:	20000004 	.word	0x20000004
 800181c:	20000298 	.word	0x20000298
 8001820:	20000444 	.word	0x20000444
 8001824:	20004450 	.word	0x20004450
 8001828:	20004454 	.word	0x20004454
 800182c:	0800b73c 	.word	0x0800b73c
 8001830:	0800b740 	.word	0x0800b740
 8001834:	0800b748 	.word	0x0800b748
 8001838:	20004464 	.word	0x20004464
 800183c:	20004460 	.word	0x20004460
 8001840:	0800b74c 	.word	0x0800b74c

		} else if(modeflag==5&&lcdflag==0){//mph comp
 8001844:	4b1e      	ldr	r3, [pc, #120]	@ (80018c0 <main+0x370>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2b05      	cmp	r3, #5
 800184a:	d11f      	bne.n	800188c <main+0x33c>
 800184c:	4b1d      	ldr	r3, [pc, #116]	@ (80018c4 <main+0x374>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d11b      	bne.n	800188c <main+0x33c>
			float compvelmph=compvel*2.237;
 8001854:	4b1c      	ldr	r3, [pc, #112]	@ (80018c8 <main+0x378>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4618      	mov	r0, r3
 800185a:	f7fe fe75 	bl	8000548 <__aeabi_f2d>
 800185e:	a316      	add	r3, pc, #88	@ (adr r3, 80018b8 <main+0x368>)
 8001860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001864:	f7fe fec8 	bl	80005f8 <__aeabi_dmul>
 8001868:	4602      	mov	r2, r0
 800186a:	460b      	mov	r3, r1
 800186c:	4610      	mov	r0, r2
 800186e:	4619      	mov	r1, r3
 8001870:	f7ff f99a 	bl	8000ba8 <__aeabi_d2f>
 8001874:	4603      	mov	r3, r0
 8001876:	637b      	str	r3, [r7, #52]	@ 0x34
			lcd16x2_priv(compvelmph,compfreq,"MPH");
 8001878:	4b14      	ldr	r3, [pc, #80]	@ (80018cc <main+0x37c>)
 800187a:	edd3 7a00 	vldr	s15, [r3]
 800187e:	4814      	ldr	r0, [pc, #80]	@ (80018d0 <main+0x380>)
 8001880:	eef0 0a67 	vmov.f32	s1, s15
 8001884:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8001888:	f7ff fe26 	bl	80014d8 <lcd16x2_priv>
		}

	  }
	  	  	  //restart dma after everything is done
		 	 HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf,ADC_val.adc_buf_len);
 800188c:	6a3b      	ldr	r3, [r7, #32]
 800188e:	461a      	mov	r2, r3
 8001890:	4910      	ldr	r1, [pc, #64]	@ (80018d4 <main+0x384>)
 8001892:	4811      	ldr	r0, [pc, #68]	@ (80018d8 <main+0x388>)
 8001894:	f001 fbbe 	bl	8003014 <HAL_ADC_Start_DMA>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		 //iterate for lcd to only update it every 10 cycle to reduce load
		 lcdflag+=1;
 8001898:	4b0a      	ldr	r3, [pc, #40]	@ (80018c4 <main+0x374>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	3301      	adds	r3, #1
 800189e:	4a09      	ldr	r2, [pc, #36]	@ (80018c4 <main+0x374>)
 80018a0:	6013      	str	r3, [r2, #0]
		 if(lcdflag==10){lcdflag=0;}
 80018a2:	4b08      	ldr	r3, [pc, #32]	@ (80018c4 <main+0x374>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	2b0a      	cmp	r3, #10
 80018a8:	f47f aeb3 	bne.w	8001612 <main+0xc2>
 80018ac:	4b05      	ldr	r3, [pc, #20]	@ (80018c4 <main+0x374>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
	  if (flag){
 80018b2:	e6ae      	b.n	8001612 <main+0xc2>
 80018b4:	f3af 8000 	nop.w
 80018b8:	4189374c 	.word	0x4189374c
 80018bc:	4001e560 	.word	0x4001e560
 80018c0:	20004450 	.word	0x20004450
 80018c4:	20004454 	.word	0x20004454
 80018c8:	20004464 	.word	0x20004464
 80018cc:	20004460 	.word	0x20004460
 80018d0:	0800b750 	.word	0x0800b750
 80018d4:	20000448 	.word	0x20000448
 80018d8:	20000234 	.word	0x20000234

080018dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b096      	sub	sp, #88	@ 0x58
 80018e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018e2:	f107 0314 	add.w	r3, r7, #20
 80018e6:	2244      	movs	r2, #68	@ 0x44
 80018e8:	2100      	movs	r1, #0
 80018ea:	4618      	mov	r0, r3
 80018ec:	f007 fe1c 	bl	8009528 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018f0:	463b      	mov	r3, r7
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	605a      	str	r2, [r3, #4]
 80018f8:	609a      	str	r2, [r3, #8]
 80018fa:	60da      	str	r2, [r3, #12]
 80018fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80018fe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001902:	f003 fb03 	bl	8004f0c <HAL_PWREx_ControlVoltageScaling>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800190c:	f000 faf6 	bl	8001efc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001910:	2302      	movs	r3, #2
 8001912:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001914:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001918:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800191a:	2310      	movs	r3, #16
 800191c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800191e:	2302      	movs	r3, #2
 8001920:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001922:	2302      	movs	r3, #2
 8001924:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001926:	2301      	movs	r3, #1
 8001928:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800192a:	230a      	movs	r3, #10
 800192c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800192e:	2307      	movs	r3, #7
 8001930:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001932:	2302      	movs	r3, #2
 8001934:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001936:	2302      	movs	r3, #2
 8001938:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800193a:	f107 0314 	add.w	r3, r7, #20
 800193e:	4618      	mov	r0, r3
 8001940:	f003 fb3a 	bl	8004fb8 <HAL_RCC_OscConfig>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800194a:	f000 fad7 	bl	8001efc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800194e:	230f      	movs	r3, #15
 8001950:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001952:	2303      	movs	r3, #3
 8001954:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001956:	2300      	movs	r3, #0
 8001958:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800195a:	2300      	movs	r3, #0
 800195c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800195e:	2300      	movs	r3, #0
 8001960:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001962:	463b      	mov	r3, r7
 8001964:	2104      	movs	r1, #4
 8001966:	4618      	mov	r0, r3
 8001968:	f003 ff02 	bl	8005770 <HAL_RCC_ClockConfig>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001972:	f000 fac3 	bl	8001efc <Error_Handler>
  }
}
 8001976:	bf00      	nop
 8001978:	3758      	adds	r7, #88	@ 0x58
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b0a2      	sub	sp, #136	@ 0x88
 8001982:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001984:	463b      	mov	r3, r7
 8001986:	2288      	movs	r2, #136	@ 0x88
 8001988:	2100      	movs	r1, #0
 800198a:	4618      	mov	r0, r3
 800198c:	f007 fdcc 	bl	8009528 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001990:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001994:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001996:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800199a:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800199c:	2302      	movs	r3, #2
 800199e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80019a0:	2301      	movs	r3, #1
 80019a2:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80019a4:	2308      	movs	r3, #8
 80019a6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80019a8:	2307      	movs	r3, #7
 80019aa:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80019ac:	2302      	movs	r3, #2
 80019ae:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80019b0:	2302      	movs	r3, #2
 80019b2:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80019b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019b8:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019ba:	463b      	mov	r3, r7
 80019bc:	4618      	mov	r0, r3
 80019be:	f004 f8fb 	bl	8005bb8 <HAL_RCCEx_PeriphCLKConfig>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 80019c8:	f000 fa98 	bl	8001efc <Error_Handler>
  }
}
 80019cc:	bf00      	nop
 80019ce:	3788      	adds	r7, #136	@ 0x88
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08a      	sub	sp, #40	@ 0x28
 80019d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80019da:	f107 031c 	add.w	r3, r7, #28
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	605a      	str	r2, [r3, #4]
 80019e4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
 80019f2:	611a      	str	r2, [r3, #16]
 80019f4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80019f6:	4b30      	ldr	r3, [pc, #192]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 80019f8:	4a30      	ldr	r2, [pc, #192]	@ (8001abc <MX_ADC1_Init+0xe8>)
 80019fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV64;
 80019fc:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 80019fe:	f44f 1210 	mov.w	r2, #2359296	@ 0x240000
 8001a02:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a04:	4b2c      	ldr	r3, [pc, #176]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a0a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a10:	4b29      	ldr	r3, [pc, #164]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a16:	4b28      	ldr	r3, [pc, #160]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a18:	2204      	movs	r2, #4
 8001a1a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001a1c:	4b26      	ldr	r3, [pc, #152]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001a22:	4b25      	ldr	r3, [pc, #148]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a24:	2201      	movs	r2, #1
 8001a26:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001a28:	4b23      	ldr	r3, [pc, #140]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a2e:	4b22      	ldr	r3, [pc, #136]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a36:	4b20      	ldr	r3, [pc, #128]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a3c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a42:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a44:	2201      	movs	r2, #1
 8001a46:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001a50:	4b19      	ldr	r3, [pc, #100]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a58:	4817      	ldr	r0, [pc, #92]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a5a:	f000 fff9 	bl	8002a50 <HAL_ADC_Init>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001a64:	f000 fa4a 	bl	8001efc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001a6c:	f107 031c 	add.w	r3, r7, #28
 8001a70:	4619      	mov	r1, r3
 8001a72:	4811      	ldr	r0, [pc, #68]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001a74:	f002 fa5a 	bl	8003f2c <HAL_ADCEx_MultiModeConfigChannel>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001a7e:	f000 fa3d 	bl	8001efc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001a82:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac0 <MX_ADC1_Init+0xec>)
 8001a84:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a86:	2306      	movs	r3, #6
 8001a88:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001a8e:	237f      	movs	r3, #127	@ 0x7f
 8001a90:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001a92:	2304      	movs	r3, #4
 8001a94:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001a96:	2300      	movs	r3, #0
 8001a98:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4806      	ldr	r0, [pc, #24]	@ (8001ab8 <MX_ADC1_Init+0xe4>)
 8001aa0:	f001 fbf6 	bl	8003290 <HAL_ADC_ConfigChannel>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8001aaa:	f000 fa27 	bl	8001efc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001aae:	bf00      	nop
 8001ab0:	3728      	adds	r7, #40	@ 0x28
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000234 	.word	0x20000234
 8001abc:	50040000 	.word	0x50040000
 8001ac0:	10c00010 	.word	0x10c00010

08001ac4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001aca:	463b      	mov	r3, r7
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	605a      	str	r2, [r3, #4]
 8001ad2:	609a      	str	r2, [r3, #8]
 8001ad4:	60da      	str	r2, [r3, #12]
 8001ad6:	611a      	str	r2, [r3, #16]
 8001ad8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001ada:	4b29      	ldr	r3, [pc, #164]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001adc:	4a29      	ldr	r2, [pc, #164]	@ (8001b84 <MX_ADC2_Init+0xc0>)
 8001ade:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV64;
 8001ae0:	4b27      	ldr	r3, [pc, #156]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001ae2:	f44f 1210 	mov.w	r2, #2359296	@ 0x240000
 8001ae6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001ae8:	4b25      	ldr	r3, [pc, #148]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001aee:	4b24      	ldr	r3, [pc, #144]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001af4:	4b22      	ldr	r3, [pc, #136]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001afa:	4b21      	ldr	r3, [pc, #132]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001afc:	2204      	movs	r2, #4
 8001afe:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001b00:	4b1f      	ldr	r3, [pc, #124]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001b06:	4b1e      	ldr	r3, [pc, #120]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8001b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001b0e:	2201      	movs	r2, #1
 8001b10:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001b12:	4b1b      	ldr	r3, [pc, #108]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b1a:	4b19      	ldr	r3, [pc, #100]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b20:	4b17      	ldr	r3, [pc, #92]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001b26:	4b16      	ldr	r3, [pc, #88]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b2e:	4b14      	ldr	r3, [pc, #80]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8001b34:	4b12      	ldr	r3, [pc, #72]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001b3c:	4810      	ldr	r0, [pc, #64]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001b3e:	f000 ff87 	bl	8002a50 <HAL_ADC_Init>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8001b48:	f000 f9d8 	bl	8001efc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b88 <MX_ADC2_Init+0xc4>)
 8001b4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b50:	2306      	movs	r3, #6
 8001b52:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001b54:	2300      	movs	r3, #0
 8001b56:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001b58:	237f      	movs	r3, #127	@ 0x7f
 8001b5a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001b5c:	2304      	movs	r3, #4
 8001b5e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001b64:	463b      	mov	r3, r7
 8001b66:	4619      	mov	r1, r3
 8001b68:	4805      	ldr	r0, [pc, #20]	@ (8001b80 <MX_ADC2_Init+0xbc>)
 8001b6a:	f001 fb91 	bl	8003290 <HAL_ADC_ConfigChannel>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_ADC2_Init+0xb4>
  {
    Error_Handler();
 8001b74:	f000 f9c2 	bl	8001efc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001b78:	bf00      	nop
 8001b7a:	3718      	adds	r7, #24
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	20000298 	.word	0x20000298
 8001b84:	50040100 	.word	0x50040100
 8001b88:	14f00020 	.word	0x14f00020

08001b8c <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8001b90:	4b13      	ldr	r3, [pc, #76]	@ (8001be0 <MX_COMP1_Init+0x54>)
 8001b92:	4a14      	ldr	r2, [pc, #80]	@ (8001be4 <MX_COMP1_Init+0x58>)
 8001b94:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_1_4VREFINT;
 8001b96:	4b12      	ldr	r3, [pc, #72]	@ (8001be0 <MX_COMP1_Init+0x54>)
 8001b98:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001b9c:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO1;
 8001b9e:	4b10      	ldr	r3, [pc, #64]	@ (8001be0 <MX_COMP1_Init+0x54>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001ba4:	4b0e      	ldr	r3, [pc, #56]	@ (8001be0 <MX_COMP1_Init+0x54>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_HIGH;
 8001baa:	4b0d      	ldr	r3, [pc, #52]	@ (8001be0 <MX_COMP1_Init+0x54>)
 8001bac:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001bb0:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001be0 <MX_COMP1_Init+0x54>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8001bb8:	4b09      	ldr	r3, [pc, #36]	@ (8001be0 <MX_COMP1_Init+0x54>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8001bbe:	4b08      	ldr	r3, [pc, #32]	@ (8001be0 <MX_COMP1_Init+0x54>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 8001bc4:	4b06      	ldr	r3, [pc, #24]	@ (8001be0 <MX_COMP1_Init+0x54>)
 8001bc6:	2211      	movs	r2, #17
 8001bc8:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8001bca:	4805      	ldr	r0, [pc, #20]	@ (8001be0 <MX_COMP1_Init+0x54>)
 8001bcc:	f002 fb1c 	bl	8004208 <HAL_COMP_Init>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_COMP1_Init+0x4e>
  {
    Error_Handler();
 8001bd6:	f000 f991 	bl	8001efc <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000344 	.word	0x20000344
 8001be4:	40010200 	.word	0x40010200

08001be8 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001bec:	4b0f      	ldr	r3, [pc, #60]	@ (8001c2c <MX_TIM16_Init+0x44>)
 8001bee:	4a10      	ldr	r2, [pc, #64]	@ (8001c30 <MX_TIM16_Init+0x48>)
 8001bf0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 80-1;
 8001bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c2c <MX_TIM16_Init+0x44>)
 8001bf4:	224f      	movs	r2, #79	@ 0x4f
 8001bf6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8001c2c <MX_TIM16_Init+0x44>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535-1;
 8001bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8001c2c <MX_TIM16_Init+0x44>)
 8001c00:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001c04:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c06:	4b09      	ldr	r3, [pc, #36]	@ (8001c2c <MX_TIM16_Init+0x44>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001c0c:	4b07      	ldr	r3, [pc, #28]	@ (8001c2c <MX_TIM16_Init+0x44>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c12:	4b06      	ldr	r3, [pc, #24]	@ (8001c2c <MX_TIM16_Init+0x44>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001c18:	4804      	ldr	r0, [pc, #16]	@ (8001c2c <MX_TIM16_Init+0x44>)
 8001c1a:	f004 fc89 	bl	8006530 <HAL_TIM_Base_Init>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001c24:	f000 f96a 	bl	8001efc <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001c28:	bf00      	nop
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	20000370 	.word	0x20000370
 8001c30:	40014400 	.word	0x40014400

08001c34 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c38:	4b14      	ldr	r3, [pc, #80]	@ (8001c8c <MX_USART2_UART_Init+0x58>)
 8001c3a:	4a15      	ldr	r2, [pc, #84]	@ (8001c90 <MX_USART2_UART_Init+0x5c>)
 8001c3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c3e:	4b13      	ldr	r3, [pc, #76]	@ (8001c8c <MX_USART2_UART_Init+0x58>)
 8001c40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c46:	4b11      	ldr	r3, [pc, #68]	@ (8001c8c <MX_USART2_UART_Init+0x58>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c8c <MX_USART2_UART_Init+0x58>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c52:	4b0e      	ldr	r3, [pc, #56]	@ (8001c8c <MX_USART2_UART_Init+0x58>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c58:	4b0c      	ldr	r3, [pc, #48]	@ (8001c8c <MX_USART2_UART_Init+0x58>)
 8001c5a:	220c      	movs	r2, #12
 8001c5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c8c <MX_USART2_UART_Init+0x58>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c64:	4b09      	ldr	r3, [pc, #36]	@ (8001c8c <MX_USART2_UART_Init+0x58>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c6a:	4b08      	ldr	r3, [pc, #32]	@ (8001c8c <MX_USART2_UART_Init+0x58>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c70:	4b06      	ldr	r3, [pc, #24]	@ (8001c8c <MX_USART2_UART_Init+0x58>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c76:	4805      	ldr	r0, [pc, #20]	@ (8001c8c <MX_USART2_UART_Init+0x58>)
 8001c78:	f004 fdc0 	bl	80067fc <HAL_UART_Init>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001c82:	f000 f93b 	bl	8001efc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	200003bc 	.word	0x200003bc
 8001c90:	40004400 	.word	0x40004400

08001c94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001ccc <MX_DMA_Init+0x38>)
 8001c9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c9e:	4a0b      	ldr	r2, [pc, #44]	@ (8001ccc <MX_DMA_Init+0x38>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ca6:	4b09      	ldr	r3, [pc, #36]	@ (8001ccc <MX_DMA_Init+0x38>)
 8001ca8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	607b      	str	r3, [r7, #4]
 8001cb0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	200b      	movs	r0, #11
 8001cb8:	f002 fceb 	bl	8004692 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001cbc:	200b      	movs	r0, #11
 8001cbe:	f002 fd04 	bl	80046ca <HAL_NVIC_EnableIRQ>

}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40021000 	.word	0x40021000

08001cd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08a      	sub	sp, #40	@ 0x28
 8001cd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd6:	f107 0314 	add.w	r3, r7, #20
 8001cda:	2200      	movs	r2, #0
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	605a      	str	r2, [r3, #4]
 8001ce0:	609a      	str	r2, [r3, #8]
 8001ce2:	60da      	str	r2, [r3, #12]
 8001ce4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ce6:	4b40      	ldr	r3, [pc, #256]	@ (8001de8 <MX_GPIO_Init+0x118>)
 8001ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cea:	4a3f      	ldr	r2, [pc, #252]	@ (8001de8 <MX_GPIO_Init+0x118>)
 8001cec:	f043 0304 	orr.w	r3, r3, #4
 8001cf0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cf2:	4b3d      	ldr	r3, [pc, #244]	@ (8001de8 <MX_GPIO_Init+0x118>)
 8001cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cf6:	f003 0304 	and.w	r3, r3, #4
 8001cfa:	613b      	str	r3, [r7, #16]
 8001cfc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cfe:	4b3a      	ldr	r3, [pc, #232]	@ (8001de8 <MX_GPIO_Init+0x118>)
 8001d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d02:	4a39      	ldr	r2, [pc, #228]	@ (8001de8 <MX_GPIO_Init+0x118>)
 8001d04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d0a:	4b37      	ldr	r3, [pc, #220]	@ (8001de8 <MX_GPIO_Init+0x118>)
 8001d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d16:	4b34      	ldr	r3, [pc, #208]	@ (8001de8 <MX_GPIO_Init+0x118>)
 8001d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d1a:	4a33      	ldr	r2, [pc, #204]	@ (8001de8 <MX_GPIO_Init+0x118>)
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d22:	4b31      	ldr	r3, [pc, #196]	@ (8001de8 <MX_GPIO_Init+0x118>)
 8001d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	60bb      	str	r3, [r7, #8]
 8001d2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d2e:	4b2e      	ldr	r3, [pc, #184]	@ (8001de8 <MX_GPIO_Init+0x118>)
 8001d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d32:	4a2d      	ldr	r2, [pc, #180]	@ (8001de8 <MX_GPIO_Init+0x118>)
 8001d34:	f043 0302 	orr.w	r3, r3, #2
 8001d38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d3a:	4b2b      	ldr	r3, [pc, #172]	@ (8001de8 <MX_GPIO_Init+0x118>)
 8001d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d3e:	f003 0302 	and.w	r3, r3, #2
 8001d42:	607b      	str	r3, [r7, #4]
 8001d44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|D7_Pin|RS_Pin, GPIO_PIN_RESET);
 8001d46:	2200      	movs	r2, #0
 8001d48:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8001d4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d50:	f003 f8b6 	bl	8004ec0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D5_Pin|D4_Pin|Backlight_Control_Pin, GPIO_PIN_RESET);
 8001d54:	2200      	movs	r2, #0
 8001d56:	f44f 618e 	mov.w	r1, #1136	@ 0x470
 8001d5a:	4824      	ldr	r0, [pc, #144]	@ (8001dec <MX_GPIO_Init+0x11c>)
 8001d5c:	f003 f8b0 	bl	8004ec0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 8001d60:	2200      	movs	r2, #0
 8001d62:	2180      	movs	r1, #128	@ 0x80
 8001d64:	4822      	ldr	r0, [pc, #136]	@ (8001df0 <MX_GPIO_Init+0x120>)
 8001d66:	f003 f8ab 	bl	8004ec0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d70:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001d74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d76:	2300      	movs	r3, #0
 8001d78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d7a:	f107 0314 	add.w	r3, r7, #20
 8001d7e:	4619      	mov	r1, r3
 8001d80:	481b      	ldr	r0, [pc, #108]	@ (8001df0 <MX_GPIO_Init+0x120>)
 8001d82:	f002 fef3 	bl	8004b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin D7_Pin RS_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|D7_Pin|RS_Pin;
 8001d86:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8001d8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d94:	2300      	movs	r3, #0
 8001d96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d98:	f107 0314 	add.w	r3, r7, #20
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001da2:	f002 fee3 	bl	8004b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin D5_Pin D4_Pin Backlight_Control_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D5_Pin|D4_Pin|Backlight_Control_Pin;
 8001da6:	f44f 638e 	mov.w	r3, #1136	@ 0x470
 8001daa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dac:	2301      	movs	r3, #1
 8001dae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db0:	2300      	movs	r3, #0
 8001db2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db4:	2300      	movs	r3, #0
 8001db6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001db8:	f107 0314 	add.w	r3, r7, #20
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	480b      	ldr	r0, [pc, #44]	@ (8001dec <MX_GPIO_Init+0x11c>)
 8001dc0:	f002 fed4 	bl	8004b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : E_Pin */
  GPIO_InitStruct.Pin = E_Pin;
 8001dc4:	2380      	movs	r3, #128	@ 0x80
 8001dc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(E_GPIO_Port, &GPIO_InitStruct);
 8001dd4:	f107 0314 	add.w	r3, r7, #20
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4805      	ldr	r0, [pc, #20]	@ (8001df0 <MX_GPIO_Init+0x120>)
 8001ddc:	f002 fec6 	bl	8004b6c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001de0:	bf00      	nop
 8001de2:	3728      	adds	r7, #40	@ 0x28
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40021000 	.word	0x40021000
 8001dec:	48000400 	.word	0x48000400
 8001df0:	48000800 	.word	0x48000800

08001df4 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
	//callback function for when dma is fully filled
	flag=1;
 8001dfc:	4b04      	ldr	r3, [pc, #16]	@ (8001e10 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001dfe:	2201      	movs	r2, #1
 8001e00:	601a      	str	r2, [r3, #0]
	HAL_ADC_Stop_DMA(&hadc1);
 8001e02:	4804      	ldr	r0, [pc, #16]	@ (8001e14 <HAL_ADC_ConvCpltCallback+0x20>)
 8001e04:	f001 f9c2 	bl	800318c <HAL_ADC_Stop_DMA>
}
 8001e08:	bf00      	nop
 8001e0a:	3708      	adds	r7, #8
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	20004448 	.word	0x20004448
 8001e14:	20000234 	.word	0x20000234

08001e18 <HAL_COMP_TriggerCallback>:

void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp){
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
   if (hcomp->Instance == COMP1)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a2a      	ldr	r2, [pc, #168]	@ (8001ed0 <HAL_COMP_TriggerCallback+0xb8>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d149      	bne.n	8001ebe <HAL_COMP_TriggerCallback+0xa6>
   {
       uint32_t current_time = __HAL_TIM_GET_COUNTER(&htim16);
 8001e2a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ed4 <HAL_COMP_TriggerCallback+0xbc>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e30:	60fb      	str	r3, [r7, #12]

       if (first_capture)
 8001e32:	4b29      	ldr	r3, [pc, #164]	@ (8001ed8 <HAL_COMP_TriggerCallback+0xc0>)
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d006      	beq.n	8001e4a <HAL_COMP_TriggerCallback+0x32>
       {
           // First rising edge detected, capture timestamp
           timer_val = current_time;
 8001e3c:	4a27      	ldr	r2, [pc, #156]	@ (8001edc <HAL_COMP_TriggerCallback+0xc4>)
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	6013      	str	r3, [r2, #0]
           first_capture = 0; // Set flag indicating we have our first timestamp
 8001e42:	4b25      	ldr	r3, [pc, #148]	@ (8001ed8 <HAL_COMP_TriggerCallback+0xc0>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	701a      	strb	r2, [r3, #0]
           comp = 1;
           // Update timer_val to the latest timestamp for the next period calculation
           timer_val = current_time;
       }
   }
}
 8001e48:	e039      	b.n	8001ebe <HAL_COMP_TriggerCallback+0xa6>
           period = current_time - timer_val;
 8001e4a:	4b24      	ldr	r3, [pc, #144]	@ (8001edc <HAL_COMP_TriggerCallback+0xc4>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	68fa      	ldr	r2, [r7, #12]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	ee07 3a90 	vmov	s15, r3
 8001e56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e5a:	4b21      	ldr	r3, [pc, #132]	@ (8001ee0 <HAL_COMP_TriggerCallback+0xc8>)
 8001e5c:	edc3 7a00 	vstr	s15, [r3]
           compfreq = 1.0/(period*0.000001);
 8001e60:	4b1f      	ldr	r3, [pc, #124]	@ (8001ee0 <HAL_COMP_TriggerCallback+0xc8>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7fe fb6f 	bl	8000548 <__aeabi_f2d>
 8001e6a:	a317      	add	r3, pc, #92	@ (adr r3, 8001ec8 <HAL_COMP_TriggerCallback+0xb0>)
 8001e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e70:	f7fe fbc2 	bl	80005f8 <__aeabi_dmul>
 8001e74:	4602      	mov	r2, r0
 8001e76:	460b      	mov	r3, r1
 8001e78:	f04f 0000 	mov.w	r0, #0
 8001e7c:	4919      	ldr	r1, [pc, #100]	@ (8001ee4 <HAL_COMP_TriggerCallback+0xcc>)
 8001e7e:	f7fe fce5 	bl	800084c <__aeabi_ddiv>
 8001e82:	4602      	mov	r2, r0
 8001e84:	460b      	mov	r3, r1
 8001e86:	4610      	mov	r0, r2
 8001e88:	4619      	mov	r1, r3
 8001e8a:	f7fe fe8d 	bl	8000ba8 <__aeabi_d2f>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	4a15      	ldr	r2, [pc, #84]	@ (8001ee8 <HAL_COMP_TriggerCallback+0xd0>)
 8001e92:	6013      	str	r3, [r2, #0]
           compvel = 0.5*(300000000)*(compfreq/fw);
 8001e94:	4b14      	ldr	r3, [pc, #80]	@ (8001ee8 <HAL_COMP_TriggerCallback+0xd0>)
 8001e96:	edd3 6a00 	vldr	s13, [r3]
 8001e9a:	4b14      	ldr	r3, [pc, #80]	@ (8001eec <HAL_COMP_TriggerCallback+0xd4>)
 8001e9c:	ed93 7a00 	vldr	s14, [r3]
 8001ea0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ea4:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001ef0 <HAL_COMP_TriggerCallback+0xd8>
 8001ea8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eac:	4b11      	ldr	r3, [pc, #68]	@ (8001ef4 <HAL_COMP_TriggerCallback+0xdc>)
 8001eae:	edc3 7a00 	vstr	s15, [r3]
           comp = 1;
 8001eb2:	4b11      	ldr	r3, [pc, #68]	@ (8001ef8 <HAL_COMP_TriggerCallback+0xe0>)
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	601a      	str	r2, [r3, #0]
           timer_val = current_time;
 8001eb8:	4a08      	ldr	r2, [pc, #32]	@ (8001edc <HAL_COMP_TriggerCallback+0xc4>)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	6013      	str	r3, [r2, #0]
}
 8001ebe:	bf00      	nop
 8001ec0:	3710      	adds	r7, #16
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	a0b5ed8d 	.word	0xa0b5ed8d
 8001ecc:	3eb0c6f7 	.word	0x3eb0c6f7
 8001ed0:	40010200 	.word	0x40010200
 8001ed4:	20000370 	.word	0x20000370
 8001ed8:	20000002 	.word	0x20000002
 8001edc:	20004458 	.word	0x20004458
 8001ee0:	2000445c 	.word	0x2000445c
 8001ee4:	3ff00000 	.word	0x3ff00000
 8001ee8:	20004460 	.word	0x20004460
 8001eec:	20000004 	.word	0x20000004
 8001ef0:	4d0f0d18 	.word	0x4d0f0d18
 8001ef4:	20004464 	.word	0x20004464
 8001ef8:	2000444c 	.word	0x2000444c

08001efc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f00:	b672      	cpsid	i
}
 8001f02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f04:	bf00      	nop
 8001f06:	e7fd      	b.n	8001f04 <Error_Handler+0x8>

08001f08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f4c <HAL_MspInit+0x44>)
 8001f10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f12:	4a0e      	ldr	r2, [pc, #56]	@ (8001f4c <HAL_MspInit+0x44>)
 8001f14:	f043 0301 	orr.w	r3, r3, #1
 8001f18:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f4c <HAL_MspInit+0x44>)
 8001f1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	607b      	str	r3, [r7, #4]
 8001f24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f26:	4b09      	ldr	r3, [pc, #36]	@ (8001f4c <HAL_MspInit+0x44>)
 8001f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f2a:	4a08      	ldr	r2, [pc, #32]	@ (8001f4c <HAL_MspInit+0x44>)
 8001f2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f30:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f32:	4b06      	ldr	r3, [pc, #24]	@ (8001f4c <HAL_MspInit+0x44>)
 8001f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f3a:	603b      	str	r3, [r7, #0]
 8001f3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	40021000 	.word	0x40021000

08001f50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b08c      	sub	sp, #48	@ 0x30
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f58:	f107 031c 	add.w	r3, r7, #28
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]
 8001f60:	605a      	str	r2, [r3, #4]
 8001f62:	609a      	str	r2, [r3, #8]
 8001f64:	60da      	str	r2, [r3, #12]
 8001f66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a49      	ldr	r2, [pc, #292]	@ (8002094 <HAL_ADC_MspInit+0x144>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d158      	bne.n	8002024 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8001f72:	4b49      	ldr	r3, [pc, #292]	@ (8002098 <HAL_ADC_MspInit+0x148>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	3301      	adds	r3, #1
 8001f78:	4a47      	ldr	r2, [pc, #284]	@ (8002098 <HAL_ADC_MspInit+0x148>)
 8001f7a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001f7c:	4b46      	ldr	r3, [pc, #280]	@ (8002098 <HAL_ADC_MspInit+0x148>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d10b      	bne.n	8001f9c <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001f84:	4b45      	ldr	r3, [pc, #276]	@ (800209c <HAL_ADC_MspInit+0x14c>)
 8001f86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f88:	4a44      	ldr	r2, [pc, #272]	@ (800209c <HAL_ADC_MspInit+0x14c>)
 8001f8a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001f8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f90:	4b42      	ldr	r3, [pc, #264]	@ (800209c <HAL_ADC_MspInit+0x14c>)
 8001f92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f98:	61bb      	str	r3, [r7, #24]
 8001f9a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f9c:	4b3f      	ldr	r3, [pc, #252]	@ (800209c <HAL_ADC_MspInit+0x14c>)
 8001f9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fa0:	4a3e      	ldr	r2, [pc, #248]	@ (800209c <HAL_ADC_MspInit+0x14c>)
 8001fa2:	f043 0304 	orr.w	r3, r3, #4
 8001fa6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fa8:	4b3c      	ldr	r3, [pc, #240]	@ (800209c <HAL_ADC_MspInit+0x14c>)
 8001faa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fac:	f003 0304 	and.w	r3, r3, #4
 8001fb0:	617b      	str	r3, [r7, #20]
 8001fb2:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001fb4:	2308      	movs	r3, #8
 8001fb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001fb8:	230b      	movs	r3, #11
 8001fba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fc0:	f107 031c 	add.w	r3, r7, #28
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4836      	ldr	r0, [pc, #216]	@ (80020a0 <HAL_ADC_MspInit+0x150>)
 8001fc8:	f002 fdd0 	bl	8004b6c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001fcc:	4b35      	ldr	r3, [pc, #212]	@ (80020a4 <HAL_ADC_MspInit+0x154>)
 8001fce:	4a36      	ldr	r2, [pc, #216]	@ (80020a8 <HAL_ADC_MspInit+0x158>)
 8001fd0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001fd2:	4b34      	ldr	r3, [pc, #208]	@ (80020a4 <HAL_ADC_MspInit+0x154>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fd8:	4b32      	ldr	r3, [pc, #200]	@ (80020a4 <HAL_ADC_MspInit+0x154>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fde:	4b31      	ldr	r3, [pc, #196]	@ (80020a4 <HAL_ADC_MspInit+0x154>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001fe4:	4b2f      	ldr	r3, [pc, #188]	@ (80020a4 <HAL_ADC_MspInit+0x154>)
 8001fe6:	2280      	movs	r2, #128	@ 0x80
 8001fe8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001fea:	4b2e      	ldr	r3, [pc, #184]	@ (80020a4 <HAL_ADC_MspInit+0x154>)
 8001fec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ff0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ff2:	4b2c      	ldr	r3, [pc, #176]	@ (80020a4 <HAL_ADC_MspInit+0x154>)
 8001ff4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ff8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001ffa:	4b2a      	ldr	r3, [pc, #168]	@ (80020a4 <HAL_ADC_MspInit+0x154>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002000:	4b28      	ldr	r3, [pc, #160]	@ (80020a4 <HAL_ADC_MspInit+0x154>)
 8002002:	2200      	movs	r2, #0
 8002004:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002006:	4827      	ldr	r0, [pc, #156]	@ (80020a4 <HAL_ADC_MspInit+0x154>)
 8002008:	f002 fb7a 	bl	8004700 <HAL_DMA_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002012:	f7ff ff73 	bl	8001efc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a22      	ldr	r2, [pc, #136]	@ (80020a4 <HAL_ADC_MspInit+0x154>)
 800201a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800201c:	4a21      	ldr	r2, [pc, #132]	@ (80020a4 <HAL_ADC_MspInit+0x154>)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002022:	e032      	b.n	800208a <HAL_ADC_MspInit+0x13a>
  else if(hadc->Instance==ADC2)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a20      	ldr	r2, [pc, #128]	@ (80020ac <HAL_ADC_MspInit+0x15c>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d12d      	bne.n	800208a <HAL_ADC_MspInit+0x13a>
    HAL_RCC_ADC_CLK_ENABLED++;
 800202e:	4b1a      	ldr	r3, [pc, #104]	@ (8002098 <HAL_ADC_MspInit+0x148>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	3301      	adds	r3, #1
 8002034:	4a18      	ldr	r2, [pc, #96]	@ (8002098 <HAL_ADC_MspInit+0x148>)
 8002036:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8002038:	4b17      	ldr	r3, [pc, #92]	@ (8002098 <HAL_ADC_MspInit+0x148>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d10b      	bne.n	8002058 <HAL_ADC_MspInit+0x108>
      __HAL_RCC_ADC_CLK_ENABLE();
 8002040:	4b16      	ldr	r3, [pc, #88]	@ (800209c <HAL_ADC_MspInit+0x14c>)
 8002042:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002044:	4a15      	ldr	r2, [pc, #84]	@ (800209c <HAL_ADC_MspInit+0x14c>)
 8002046:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800204a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800204c:	4b13      	ldr	r3, [pc, #76]	@ (800209c <HAL_ADC_MspInit+0x14c>)
 800204e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002050:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002054:	613b      	str	r3, [r7, #16]
 8002056:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002058:	4b10      	ldr	r3, [pc, #64]	@ (800209c <HAL_ADC_MspInit+0x14c>)
 800205a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800205c:	4a0f      	ldr	r2, [pc, #60]	@ (800209c <HAL_ADC_MspInit+0x14c>)
 800205e:	f043 0301 	orr.w	r3, r3, #1
 8002062:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002064:	4b0d      	ldr	r3, [pc, #52]	@ (800209c <HAL_ADC_MspInit+0x14c>)
 8002066:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	60fb      	str	r3, [r7, #12]
 800206e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002070:	2301      	movs	r3, #1
 8002072:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002074:	230b      	movs	r3, #11
 8002076:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002078:	2300      	movs	r3, #0
 800207a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800207c:	f107 031c 	add.w	r3, r7, #28
 8002080:	4619      	mov	r1, r3
 8002082:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002086:	f002 fd71 	bl	8004b6c <HAL_GPIO_Init>
}
 800208a:	bf00      	nop
 800208c:	3730      	adds	r7, #48	@ 0x30
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	50040000 	.word	0x50040000
 8002098:	2000446c 	.word	0x2000446c
 800209c:	40021000 	.word	0x40021000
 80020a0:	48000800 	.word	0x48000800
 80020a4:	200002fc 	.word	0x200002fc
 80020a8:	40020008 	.word	0x40020008
 80020ac:	50040100 	.word	0x50040100

080020b0 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b088      	sub	sp, #32
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b8:	f107 030c 	add.w	r3, r7, #12
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	60da      	str	r2, [r3, #12]
 80020c6:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a13      	ldr	r2, [pc, #76]	@ (800211c <HAL_COMP_MspInit+0x6c>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d11f      	bne.n	8002112 <HAL_COMP_MspInit+0x62>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020d2:	4b13      	ldr	r3, [pc, #76]	@ (8002120 <HAL_COMP_MspInit+0x70>)
 80020d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d6:	4a12      	ldr	r2, [pc, #72]	@ (8002120 <HAL_COMP_MspInit+0x70>)
 80020d8:	f043 0304 	orr.w	r3, r3, #4
 80020dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020de:	4b10      	ldr	r3, [pc, #64]	@ (8002120 <HAL_COMP_MspInit+0x70>)
 80020e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020e2:	f003 0304 	and.w	r3, r3, #4
 80020e6:	60bb      	str	r3, [r7, #8]
 80020e8:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PC5     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80020ea:	2320      	movs	r3, #32
 80020ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020ee:	2303      	movs	r3, #3
 80020f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020f6:	f107 030c 	add.w	r3, r7, #12
 80020fa:	4619      	mov	r1, r3
 80020fc:	4809      	ldr	r0, [pc, #36]	@ (8002124 <HAL_COMP_MspInit+0x74>)
 80020fe:	f002 fd35 	bl	8004b6c <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP_IRQn, 0, 0);
 8002102:	2200      	movs	r2, #0
 8002104:	2100      	movs	r1, #0
 8002106:	2040      	movs	r0, #64	@ 0x40
 8002108:	f002 fac3 	bl	8004692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP_IRQn);
 800210c:	2040      	movs	r0, #64	@ 0x40
 800210e:	f002 fadc 	bl	80046ca <HAL_NVIC_EnableIRQ>

  /* USER CODE END COMP1_MspInit 1 */

  }

}
 8002112:	bf00      	nop
 8002114:	3720      	adds	r7, #32
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40010200 	.word	0x40010200
 8002120:	40021000 	.word	0x40021000
 8002124:	48000800 	.word	0x48000800

08002128 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a0a      	ldr	r2, [pc, #40]	@ (8002160 <HAL_TIM_Base_MspInit+0x38>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d10b      	bne.n	8002152 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 800213a:	4b0a      	ldr	r3, [pc, #40]	@ (8002164 <HAL_TIM_Base_MspInit+0x3c>)
 800213c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800213e:	4a09      	ldr	r2, [pc, #36]	@ (8002164 <HAL_TIM_Base_MspInit+0x3c>)
 8002140:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002144:	6613      	str	r3, [r2, #96]	@ 0x60
 8002146:	4b07      	ldr	r3, [pc, #28]	@ (8002164 <HAL_TIM_Base_MspInit+0x3c>)
 8002148:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800214a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM16_MspInit 1 */

  }

}
 8002152:	bf00      	nop
 8002154:	3714      	adds	r7, #20
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	40014400 	.word	0x40014400
 8002164:	40021000 	.word	0x40021000

08002168 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b0ac      	sub	sp, #176	@ 0xb0
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002170:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002180:	f107 0314 	add.w	r3, r7, #20
 8002184:	2288      	movs	r2, #136	@ 0x88
 8002186:	2100      	movs	r1, #0
 8002188:	4618      	mov	r0, r3
 800218a:	f007 f9cd 	bl	8009528 <memset>
  if(huart->Instance==USART2)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a21      	ldr	r2, [pc, #132]	@ (8002218 <HAL_UART_MspInit+0xb0>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d13b      	bne.n	8002210 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002198:	2302      	movs	r3, #2
 800219a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800219c:	2300      	movs	r3, #0
 800219e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021a0:	f107 0314 	add.w	r3, r7, #20
 80021a4:	4618      	mov	r0, r3
 80021a6:	f003 fd07 	bl	8005bb8 <HAL_RCCEx_PeriphCLKConfig>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80021b0:	f7ff fea4 	bl	8001efc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021b4:	4b19      	ldr	r3, [pc, #100]	@ (800221c <HAL_UART_MspInit+0xb4>)
 80021b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b8:	4a18      	ldr	r2, [pc, #96]	@ (800221c <HAL_UART_MspInit+0xb4>)
 80021ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021be:	6593      	str	r3, [r2, #88]	@ 0x58
 80021c0:	4b16      	ldr	r3, [pc, #88]	@ (800221c <HAL_UART_MspInit+0xb4>)
 80021c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021c8:	613b      	str	r3, [r7, #16]
 80021ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021cc:	4b13      	ldr	r3, [pc, #76]	@ (800221c <HAL_UART_MspInit+0xb4>)
 80021ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021d0:	4a12      	ldr	r2, [pc, #72]	@ (800221c <HAL_UART_MspInit+0xb4>)
 80021d2:	f043 0301 	orr.w	r3, r3, #1
 80021d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021d8:	4b10      	ldr	r3, [pc, #64]	@ (800221c <HAL_UART_MspInit+0xb4>)
 80021da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021dc:	f003 0301 	and.w	r3, r3, #1
 80021e0:	60fb      	str	r3, [r7, #12]
 80021e2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80021e4:	230c      	movs	r3, #12
 80021e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ea:	2302      	movs	r3, #2
 80021ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f6:	2303      	movs	r3, #3
 80021f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021fc:	2307      	movs	r3, #7
 80021fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002202:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002206:	4619      	mov	r1, r3
 8002208:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800220c:	f002 fcae 	bl	8004b6c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002210:	bf00      	nop
 8002212:	37b0      	adds	r7, #176	@ 0xb0
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40004400 	.word	0x40004400
 800221c:	40021000 	.word	0x40021000

08002220 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002224:	bf00      	nop
 8002226:	e7fd      	b.n	8002224 <NMI_Handler+0x4>

08002228 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800222c:	bf00      	nop
 800222e:	e7fd      	b.n	800222c <HardFault_Handler+0x4>

08002230 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002234:	bf00      	nop
 8002236:	e7fd      	b.n	8002234 <MemManage_Handler+0x4>

08002238 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800223c:	bf00      	nop
 800223e:	e7fd      	b.n	800223c <BusFault_Handler+0x4>

08002240 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002244:	bf00      	nop
 8002246:	e7fd      	b.n	8002244 <UsageFault_Handler+0x4>

08002248 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002256:	b480      	push	{r7}
 8002258:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800225a:	bf00      	nop
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002268:	bf00      	nop
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr

08002272 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002272:	b580      	push	{r7, lr}
 8002274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002276:	f000 f975 	bl	8002564 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800227a:	bf00      	nop
 800227c:	bd80      	pop	{r7, pc}
	...

08002280 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002284:	4802      	ldr	r0, [pc, #8]	@ (8002290 <DMA1_Channel1_IRQHandler+0x10>)
 8002286:	f002 fb91 	bl	80049ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	200002fc 	.word	0x200002fc

08002294 <COMP_IRQHandler>:

/**
  * @brief This function handles COMP1 and COMP2 interrupts through EXTI lines 21 and 22.
  */
void COMP_IRQHandler(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP_IRQn 0 */

  /* USER CODE END COMP_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8002298:	4802      	ldr	r0, [pc, #8]	@ (80022a4 <COMP_IRQHandler+0x10>)
 800229a:	f002 f8f1 	bl	8004480 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP_IRQn 1 */

  /* USER CODE END COMP_IRQn 1 */
}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20000344 	.word	0x20000344

080022a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  return 1;
 80022ac:	2301      	movs	r3, #1
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <_kill>:

int _kill(int pid, int sig)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022c2:	f007 f983 	bl	80095cc <__errno>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2216      	movs	r2, #22
 80022ca:	601a      	str	r2, [r3, #0]
  return -1;
 80022cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <_exit>:

void _exit (int status)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022e0:	f04f 31ff 	mov.w	r1, #4294967295
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	f7ff ffe7 	bl	80022b8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022ea:	bf00      	nop
 80022ec:	e7fd      	b.n	80022ea <_exit+0x12>

080022ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b086      	sub	sp, #24
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	60f8      	str	r0, [r7, #12]
 80022f6:	60b9      	str	r1, [r7, #8]
 80022f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022fa:	2300      	movs	r3, #0
 80022fc:	617b      	str	r3, [r7, #20]
 80022fe:	e00a      	b.n	8002316 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002300:	f3af 8000 	nop.w
 8002304:	4601      	mov	r1, r0
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	1c5a      	adds	r2, r3, #1
 800230a:	60ba      	str	r2, [r7, #8]
 800230c:	b2ca      	uxtb	r2, r1
 800230e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	3301      	adds	r3, #1
 8002314:	617b      	str	r3, [r7, #20]
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	429a      	cmp	r2, r3
 800231c:	dbf0      	blt.n	8002300 <_read+0x12>
  }

  return len;
 800231e:	687b      	ldr	r3, [r7, #4]
}
 8002320:	4618      	mov	r0, r3
 8002322:	3718      	adds	r7, #24
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002334:	2300      	movs	r3, #0
 8002336:	617b      	str	r3, [r7, #20]
 8002338:	e009      	b.n	800234e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	1c5a      	adds	r2, r3, #1
 800233e:	60ba      	str	r2, [r7, #8]
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	4618      	mov	r0, r3
 8002344:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	3301      	adds	r3, #1
 800234c:	617b      	str	r3, [r7, #20]
 800234e:	697a      	ldr	r2, [r7, #20]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	429a      	cmp	r2, r3
 8002354:	dbf1      	blt.n	800233a <_write+0x12>
  }
  return len;
 8002356:	687b      	ldr	r3, [r7, #4]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3718      	adds	r7, #24
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <_close>:

int _close(int file)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002368:	f04f 33ff 	mov.w	r3, #4294967295
}
 800236c:	4618      	mov	r0, r3
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002388:	605a      	str	r2, [r3, #4]
  return 0;
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <_isatty>:

int _isatty(int file)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023a0:	2301      	movs	r3, #1
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr

080023ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023ae:	b480      	push	{r7}
 80023b0:	b085      	sub	sp, #20
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	60f8      	str	r0, [r7, #12]
 80023b6:	60b9      	str	r1, [r7, #8]
 80023b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023ba:	2300      	movs	r3, #0
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3714      	adds	r7, #20
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b086      	sub	sp, #24
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023d0:	4a14      	ldr	r2, [pc, #80]	@ (8002424 <_sbrk+0x5c>)
 80023d2:	4b15      	ldr	r3, [pc, #84]	@ (8002428 <_sbrk+0x60>)
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023dc:	4b13      	ldr	r3, [pc, #76]	@ (800242c <_sbrk+0x64>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d102      	bne.n	80023ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023e4:	4b11      	ldr	r3, [pc, #68]	@ (800242c <_sbrk+0x64>)
 80023e6:	4a12      	ldr	r2, [pc, #72]	@ (8002430 <_sbrk+0x68>)
 80023e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023ea:	4b10      	ldr	r3, [pc, #64]	@ (800242c <_sbrk+0x64>)
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4413      	add	r3, r2
 80023f2:	693a      	ldr	r2, [r7, #16]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d207      	bcs.n	8002408 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023f8:	f007 f8e8 	bl	80095cc <__errno>
 80023fc:	4603      	mov	r3, r0
 80023fe:	220c      	movs	r2, #12
 8002400:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002402:	f04f 33ff 	mov.w	r3, #4294967295
 8002406:	e009      	b.n	800241c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002408:	4b08      	ldr	r3, [pc, #32]	@ (800242c <_sbrk+0x64>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800240e:	4b07      	ldr	r3, [pc, #28]	@ (800242c <_sbrk+0x64>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4413      	add	r3, r2
 8002416:	4a05      	ldr	r2, [pc, #20]	@ (800242c <_sbrk+0x64>)
 8002418:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800241a:	68fb      	ldr	r3, [r7, #12]
}
 800241c:	4618      	mov	r0, r3
 800241e:	3718      	adds	r7, #24
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	20018000 	.word	0x20018000
 8002428:	00000400 	.word	0x00000400
 800242c:	20004470 	.word	0x20004470
 8002430:	200045c8 	.word	0x200045c8

08002434 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002438:	4b06      	ldr	r3, [pc, #24]	@ (8002454 <SystemInit+0x20>)
 800243a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800243e:	4a05      	ldr	r2, [pc, #20]	@ (8002454 <SystemInit+0x20>)
 8002440:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002444:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002448:	bf00      	nop
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	e000ed00 	.word	0xe000ed00

08002458 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002458:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002490 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800245c:	f7ff ffea 	bl	8002434 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002460:	480c      	ldr	r0, [pc, #48]	@ (8002494 <LoopForever+0x6>)
  ldr r1, =_edata
 8002462:	490d      	ldr	r1, [pc, #52]	@ (8002498 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002464:	4a0d      	ldr	r2, [pc, #52]	@ (800249c <LoopForever+0xe>)
  movs r3, #0
 8002466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002468:	e002      	b.n	8002470 <LoopCopyDataInit>

0800246a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800246a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800246c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800246e:	3304      	adds	r3, #4

08002470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002474:	d3f9      	bcc.n	800246a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002476:	4a0a      	ldr	r2, [pc, #40]	@ (80024a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002478:	4c0a      	ldr	r4, [pc, #40]	@ (80024a4 <LoopForever+0x16>)
  movs r3, #0
 800247a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800247c:	e001      	b.n	8002482 <LoopFillZerobss>

0800247e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800247e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002480:	3204      	adds	r2, #4

08002482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002484:	d3fb      	bcc.n	800247e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002486:	f007 f8a7 	bl	80095d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800248a:	f7ff f861 	bl	8001550 <main>

0800248e <LoopForever>:

LoopForever:
    b LoopForever
 800248e:	e7fe      	b.n	800248e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002490:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002494:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002498:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800249c:	0801eb08 	.word	0x0801eb08
  ldr r2, =_sbss
 80024a0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80024a4:	200045c4 	.word	0x200045c4

080024a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024a8:	e7fe      	b.n	80024a8 <ADC1_2_IRQHandler>
	...

080024ac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024b2:	2300      	movs	r3, #0
 80024b4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024b6:	4b0c      	ldr	r3, [pc, #48]	@ (80024e8 <HAL_Init+0x3c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a0b      	ldr	r2, [pc, #44]	@ (80024e8 <HAL_Init+0x3c>)
 80024bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024c0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024c2:	2003      	movs	r0, #3
 80024c4:	f002 f8da 	bl	800467c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024c8:	2000      	movs	r0, #0
 80024ca:	f000 f80f 	bl	80024ec <HAL_InitTick>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d002      	beq.n	80024da <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	71fb      	strb	r3, [r7, #7]
 80024d8:	e001      	b.n	80024de <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024da:	f7ff fd15 	bl	8001f08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024de:	79fb      	ldrb	r3, [r7, #7]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3708      	adds	r7, #8
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	40022000 	.word	0x40022000

080024ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024f4:	2300      	movs	r3, #0
 80024f6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80024f8:	4b17      	ldr	r3, [pc, #92]	@ (8002558 <HAL_InitTick+0x6c>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d023      	beq.n	8002548 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002500:	4b16      	ldr	r3, [pc, #88]	@ (800255c <HAL_InitTick+0x70>)
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	4b14      	ldr	r3, [pc, #80]	@ (8002558 <HAL_InitTick+0x6c>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	4619      	mov	r1, r3
 800250a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800250e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002512:	fbb2 f3f3 	udiv	r3, r2, r3
 8002516:	4618      	mov	r0, r3
 8002518:	f002 f8e5 	bl	80046e6 <HAL_SYSTICK_Config>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d10f      	bne.n	8002542 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b0f      	cmp	r3, #15
 8002526:	d809      	bhi.n	800253c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002528:	2200      	movs	r2, #0
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	f04f 30ff 	mov.w	r0, #4294967295
 8002530:	f002 f8af 	bl	8004692 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002534:	4a0a      	ldr	r2, [pc, #40]	@ (8002560 <HAL_InitTick+0x74>)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6013      	str	r3, [r2, #0]
 800253a:	e007      	b.n	800254c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	73fb      	strb	r3, [r7, #15]
 8002540:	e004      	b.n	800254c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	73fb      	strb	r3, [r7, #15]
 8002546:	e001      	b.n	800254c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800254c:	7bfb      	ldrb	r3, [r7, #15]
}
 800254e:	4618      	mov	r0, r3
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20000010 	.word	0x20000010
 800255c:	20000008 	.word	0x20000008
 8002560:	2000000c 	.word	0x2000000c

08002564 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002568:	4b06      	ldr	r3, [pc, #24]	@ (8002584 <HAL_IncTick+0x20>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	461a      	mov	r2, r3
 800256e:	4b06      	ldr	r3, [pc, #24]	@ (8002588 <HAL_IncTick+0x24>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4413      	add	r3, r2
 8002574:	4a04      	ldr	r2, [pc, #16]	@ (8002588 <HAL_IncTick+0x24>)
 8002576:	6013      	str	r3, [r2, #0]
}
 8002578:	bf00      	nop
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	20000010 	.word	0x20000010
 8002588:	20004474 	.word	0x20004474

0800258c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return uwTick;
 8002590:	4b03      	ldr	r3, [pc, #12]	@ (80025a0 <HAL_GetTick+0x14>)
 8002592:	681b      	ldr	r3, [r3, #0]
}
 8002594:	4618      	mov	r0, r3
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	20004474 	.word	0x20004474

080025a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025ac:	f7ff ffee 	bl	800258c <HAL_GetTick>
 80025b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025bc:	d005      	beq.n	80025ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80025be:	4b0a      	ldr	r3, [pc, #40]	@ (80025e8 <HAL_Delay+0x44>)
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	461a      	mov	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	4413      	add	r3, r2
 80025c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025ca:	bf00      	nop
 80025cc:	f7ff ffde 	bl	800258c <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	68fa      	ldr	r2, [r7, #12]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d8f7      	bhi.n	80025cc <HAL_Delay+0x28>
  {
  }
}
 80025dc:	bf00      	nop
 80025de:	bf00      	nop
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20000010 	.word	0x20000010

080025ec <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	431a      	orrs	r2, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	609a      	str	r2, [r3, #8]
}
 8002606:	bf00      	nop
 8002608:	370c      	adds	r7, #12
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr

08002612 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002612:	b480      	push	{r7}
 8002614:	b083      	sub	sp, #12
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
 800261a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	431a      	orrs	r2, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	609a      	str	r2, [r3, #8]
}
 800262c:	bf00      	nop
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002648:	4618      	mov	r0, r3
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002654:	b480      	push	{r7}
 8002656:	b087      	sub	sp, #28
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
 8002660:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	3360      	adds	r3, #96	@ 0x60
 8002666:	461a      	mov	r2, r3
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	4413      	add	r3, r2
 800266e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	4b08      	ldr	r3, [pc, #32]	@ (8002698 <LL_ADC_SetOffset+0x44>)
 8002676:	4013      	ands	r3, r2
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800267e:	683a      	ldr	r2, [r7, #0]
 8002680:	430a      	orrs	r2, r1
 8002682:	4313      	orrs	r3, r2
 8002684:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800268c:	bf00      	nop
 800268e:	371c      	adds	r7, #28
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	03fff000 	.word	0x03fff000

0800269c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800269c:	b480      	push	{r7}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	3360      	adds	r3, #96	@ 0x60
 80026aa:	461a      	mov	r2, r3
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	4413      	add	r3, r2
 80026b2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3714      	adds	r7, #20
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b087      	sub	sp, #28
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	60f8      	str	r0, [r7, #12]
 80026d0:	60b9      	str	r1, [r7, #8]
 80026d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	3360      	adds	r3, #96	@ 0x60
 80026d8:	461a      	mov	r2, r3
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	4413      	add	r3, r2
 80026e0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	431a      	orrs	r2, r3
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80026f2:	bf00      	nop
 80026f4:	371c      	adds	r7, #28
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr

080026fe <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80026fe:	b480      	push	{r7}
 8002700:	b083      	sub	sp, #12
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002712:	2301      	movs	r3, #1
 8002714:	e000      	b.n	8002718 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002716:	2300      	movs	r3, #0
}
 8002718:	4618      	mov	r0, r3
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002724:	b480      	push	{r7}
 8002726:	b087      	sub	sp, #28
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	3330      	adds	r3, #48	@ 0x30
 8002734:	461a      	mov	r2, r3
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	0a1b      	lsrs	r3, r3, #8
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	f003 030c 	and.w	r3, r3, #12
 8002740:	4413      	add	r3, r2
 8002742:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	f003 031f 	and.w	r3, r3, #31
 800274e:	211f      	movs	r1, #31
 8002750:	fa01 f303 	lsl.w	r3, r1, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	401a      	ands	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	0e9b      	lsrs	r3, r3, #26
 800275c:	f003 011f 	and.w	r1, r3, #31
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	f003 031f 	and.w	r3, r3, #31
 8002766:	fa01 f303 	lsl.w	r3, r1, r3
 800276a:	431a      	orrs	r2, r3
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002770:	bf00      	nop
 8002772:	371c      	adds	r7, #28
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800277c:	b480      	push	{r7}
 800277e:	b087      	sub	sp, #28
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	3314      	adds	r3, #20
 800278c:	461a      	mov	r2, r3
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	0e5b      	lsrs	r3, r3, #25
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	f003 0304 	and.w	r3, r3, #4
 8002798:	4413      	add	r3, r2
 800279a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	0d1b      	lsrs	r3, r3, #20
 80027a4:	f003 031f 	and.w	r3, r3, #31
 80027a8:	2107      	movs	r1, #7
 80027aa:	fa01 f303 	lsl.w	r3, r1, r3
 80027ae:	43db      	mvns	r3, r3
 80027b0:	401a      	ands	r2, r3
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	0d1b      	lsrs	r3, r3, #20
 80027b6:	f003 031f 	and.w	r3, r3, #31
 80027ba:	6879      	ldr	r1, [r7, #4]
 80027bc:	fa01 f303 	lsl.w	r3, r1, r3
 80027c0:	431a      	orrs	r2, r3
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80027c6:	bf00      	nop
 80027c8:	371c      	adds	r7, #28
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
	...

080027d4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ec:	43db      	mvns	r3, r3
 80027ee:	401a      	ands	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f003 0318 	and.w	r3, r3, #24
 80027f6:	4908      	ldr	r1, [pc, #32]	@ (8002818 <LL_ADC_SetChannelSingleDiff+0x44>)
 80027f8:	40d9      	lsrs	r1, r3
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	400b      	ands	r3, r1
 80027fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002802:	431a      	orrs	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800280a:	bf00      	nop
 800280c:	3714      	adds	r7, #20
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	0007ffff 	.word	0x0007ffff

0800281c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	f003 031f 	and.w	r3, r3, #31
}
 800282c:	4618      	mov	r0, r3
 800282e:	370c      	adds	r7, #12
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr

08002838 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002848:	4618      	mov	r0, r3
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002864:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	6093      	str	r3, [r2, #8]
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002888:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800288c:	d101      	bne.n	8002892 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800288e:	2301      	movs	r3, #1
 8002890:	e000      	b.n	8002894 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002892:	2300      	movs	r3, #0
}
 8002894:	4618      	mov	r0, r3
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80028b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028b4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80028dc:	d101      	bne.n	80028e2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80028de:	2301      	movs	r3, #1
 80028e0:	e000      	b.n	80028e4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002900:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002904:	f043 0201 	orr.w	r2, r3, #1
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800290c:	bf00      	nop
 800290e:	370c      	adds	r7, #12
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002928:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800292c:	f043 0202 	orr.w	r2, r3, #2
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002934:	bf00      	nop
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	2b01      	cmp	r3, #1
 8002952:	d101      	bne.n	8002958 <LL_ADC_IsEnabled+0x18>
 8002954:	2301      	movs	r3, #1
 8002956:	e000      	b.n	800295a <LL_ADC_IsEnabled+0x1a>
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	370c      	adds	r7, #12
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr

08002966 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002966:	b480      	push	{r7}
 8002968:	b083      	sub	sp, #12
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b02      	cmp	r3, #2
 8002978:	d101      	bne.n	800297e <LL_ADC_IsDisableOngoing+0x18>
 800297a:	2301      	movs	r3, #1
 800297c:	e000      	b.n	8002980 <LL_ADC_IsDisableOngoing+0x1a>
 800297e:	2300      	movs	r3, #0
}
 8002980:	4618      	mov	r0, r3
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800299c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029a0:	f043 0204 	orr.w	r2, r3, #4
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029c8:	f043 0210 	orr.w	r2, r3, #16
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f003 0304 	and.w	r3, r3, #4
 80029ec:	2b04      	cmp	r3, #4
 80029ee:	d101      	bne.n	80029f4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80029f0:	2301      	movs	r3, #1
 80029f2:	e000      	b.n	80029f6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr

08002a02 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002a02:	b480      	push	{r7}
 8002a04:	b083      	sub	sp, #12
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a12:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a16:	f043 0220 	orr.w	r2, r3, #32
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002a1e:	bf00      	nop
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr

08002a2a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	b083      	sub	sp, #12
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	f003 0308 	and.w	r3, r3, #8
 8002a3a:	2b08      	cmp	r3, #8
 8002a3c:	d101      	bne.n	8002a42 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e000      	b.n	8002a44 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a50:	b590      	push	{r4, r7, lr}
 8002a52:	b089      	sub	sp, #36	@ 0x24
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e130      	b.n	8002ccc <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d109      	bne.n	8002a8c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f7ff fa69 	bl	8001f50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff fef1 	bl	8002878 <LL_ADC_IsDeepPowerDownEnabled>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d004      	beq.n	8002aa6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7ff fed7 	bl	8002854 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7ff ff0c 	bl	80028c8 <LL_ADC_IsInternalRegulatorEnabled>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d115      	bne.n	8002ae2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff fef0 	bl	80028a0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ac0:	4b84      	ldr	r3, [pc, #528]	@ (8002cd4 <HAL_ADC_Init+0x284>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	099b      	lsrs	r3, r3, #6
 8002ac6:	4a84      	ldr	r2, [pc, #528]	@ (8002cd8 <HAL_ADC_Init+0x288>)
 8002ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8002acc:	099b      	lsrs	r3, r3, #6
 8002ace:	3301      	adds	r3, #1
 8002ad0:	005b      	lsls	r3, r3, #1
 8002ad2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ad4:	e002      	b.n	8002adc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d1f9      	bne.n	8002ad6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7ff feee 	bl	80028c8 <LL_ADC_IsInternalRegulatorEnabled>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d10d      	bne.n	8002b0e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002af6:	f043 0210 	orr.w	r2, r3, #16
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b02:	f043 0201 	orr.w	r2, r3, #1
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff ff62 	bl	80029dc <LL_ADC_REG_IsConversionOngoing>
 8002b18:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b1e:	f003 0310 	and.w	r3, r3, #16
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	f040 80c9 	bne.w	8002cba <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	f040 80c5 	bne.w	8002cba <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b34:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002b38:	f043 0202 	orr.w	r2, r3, #2
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7ff fefb 	bl	8002940 <LL_ADC_IsEnabled>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d115      	bne.n	8002b7c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b50:	4862      	ldr	r0, [pc, #392]	@ (8002cdc <HAL_ADC_Init+0x28c>)
 8002b52:	f7ff fef5 	bl	8002940 <LL_ADC_IsEnabled>
 8002b56:	4604      	mov	r4, r0
 8002b58:	4861      	ldr	r0, [pc, #388]	@ (8002ce0 <HAL_ADC_Init+0x290>)
 8002b5a:	f7ff fef1 	bl	8002940 <LL_ADC_IsEnabled>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	431c      	orrs	r4, r3
 8002b62:	4860      	ldr	r0, [pc, #384]	@ (8002ce4 <HAL_ADC_Init+0x294>)
 8002b64:	f7ff feec 	bl	8002940 <LL_ADC_IsEnabled>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	4323      	orrs	r3, r4
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d105      	bne.n	8002b7c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	4619      	mov	r1, r3
 8002b76:	485c      	ldr	r0, [pc, #368]	@ (8002ce8 <HAL_ADC_Init+0x298>)
 8002b78:	f7ff fd38 	bl	80025ec <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	7e5b      	ldrb	r3, [r3, #25]
 8002b80:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b86:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002b8c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002b92:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b9a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d106      	bne.n	8002bb8 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	045b      	lsls	r3, r3, #17
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d009      	beq.n	8002bd4 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bcc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68da      	ldr	r2, [r3, #12]
 8002bda:	4b44      	ldr	r3, [pc, #272]	@ (8002cec <HAL_ADC_Init+0x29c>)
 8002bdc:	4013      	ands	r3, r2
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	6812      	ldr	r2, [r2, #0]
 8002be2:	69b9      	ldr	r1, [r7, #24]
 8002be4:	430b      	orrs	r3, r1
 8002be6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff ff1c 	bl	8002a2a <LL_ADC_INJ_IsConversionOngoing>
 8002bf2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d13d      	bne.n	8002c76 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d13a      	bne.n	8002c76 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c04:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002c0c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c1c:	f023 0302 	bic.w	r3, r3, #2
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	6812      	ldr	r2, [r2, #0]
 8002c24:	69b9      	ldr	r1, [r7, #24]
 8002c26:	430b      	orrs	r3, r1
 8002c28:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d118      	bne.n	8002c66 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002c3e:	f023 0304 	bic.w	r3, r3, #4
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002c4a:	4311      	orrs	r1, r2
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002c50:	4311      	orrs	r1, r2
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c56:	430a      	orrs	r2, r1
 8002c58:	431a      	orrs	r2, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f042 0201 	orr.w	r2, r2, #1
 8002c62:	611a      	str	r2, [r3, #16]
 8002c64:	e007      	b.n	8002c76 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	691a      	ldr	r2, [r3, #16]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 0201 	bic.w	r2, r2, #1
 8002c74:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d10c      	bne.n	8002c98 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c84:	f023 010f 	bic.w	r1, r3, #15
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	69db      	ldr	r3, [r3, #28]
 8002c8c:	1e5a      	subs	r2, r3, #1
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	430a      	orrs	r2, r1
 8002c94:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c96:	e007      	b.n	8002ca8 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f022 020f 	bic.w	r2, r2, #15
 8002ca6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cac:	f023 0303 	bic.w	r3, r3, #3
 8002cb0:	f043 0201 	orr.w	r2, r3, #1
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	655a      	str	r2, [r3, #84]	@ 0x54
 8002cb8:	e007      	b.n	8002cca <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cbe:	f043 0210 	orr.w	r2, r3, #16
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002cca:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3724      	adds	r7, #36	@ 0x24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd90      	pop	{r4, r7, pc}
 8002cd4:	20000008 	.word	0x20000008
 8002cd8:	053e2d63 	.word	0x053e2d63
 8002cdc:	50040000 	.word	0x50040000
 8002ce0:	50040100 	.word	0x50040100
 8002ce4:	50040200 	.word	0x50040200
 8002ce8:	50040300 	.word	0x50040300
 8002cec:	fff0c007 	.word	0xfff0c007

08002cf0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002cf8:	4857      	ldr	r0, [pc, #348]	@ (8002e58 <HAL_ADC_Start+0x168>)
 8002cfa:	f7ff fd8f 	bl	800281c <LL_ADC_GetMultimode>
 8002cfe:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7ff fe69 	bl	80029dc <LL_ADC_REG_IsConversionOngoing>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	f040 809c 	bne.w	8002e4a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d101      	bne.n	8002d20 <HAL_ADC_Start+0x30>
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	e097      	b.n	8002e50 <HAL_ADC_Start+0x160>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f000 ff5f 	bl	8003bec <ADC_Enable>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002d32:	7dfb      	ldrb	r3, [r7, #23]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	f040 8083 	bne.w	8002e40 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d3e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002d42:	f023 0301 	bic.w	r3, r3, #1
 8002d46:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a42      	ldr	r2, [pc, #264]	@ (8002e5c <HAL_ADC_Start+0x16c>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d002      	beq.n	8002d5e <HAL_ADC_Start+0x6e>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	e000      	b.n	8002d60 <HAL_ADC_Start+0x70>
 8002d5e:	4b40      	ldr	r3, [pc, #256]	@ (8002e60 <HAL_ADC_Start+0x170>)
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	6812      	ldr	r2, [r2, #0]
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d002      	beq.n	8002d6e <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d105      	bne.n	8002d7a <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d72:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d86:	d106      	bne.n	8002d96 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d8c:	f023 0206 	bic.w	r2, r3, #6
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d94:	e002      	b.n	8002d9c <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	221c      	movs	r2, #28
 8002da2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a2a      	ldr	r2, [pc, #168]	@ (8002e5c <HAL_ADC_Start+0x16c>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d002      	beq.n	8002dbc <HAL_ADC_Start+0xcc>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	e000      	b.n	8002dbe <HAL_ADC_Start+0xce>
 8002dbc:	4b28      	ldr	r3, [pc, #160]	@ (8002e60 <HAL_ADC_Start+0x170>)
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	6812      	ldr	r2, [r2, #0]
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d008      	beq.n	8002dd8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d005      	beq.n	8002dd8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	2b05      	cmp	r3, #5
 8002dd0:	d002      	beq.n	8002dd8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	2b09      	cmp	r3, #9
 8002dd6:	d114      	bne.n	8002e02 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d007      	beq.n	8002df6 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dea:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002dee:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7ff fdc6 	bl	800298c <LL_ADC_REG_StartConversion>
 8002e00:	e025      	b.n	8002e4e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e06:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a12      	ldr	r2, [pc, #72]	@ (8002e5c <HAL_ADC_Start+0x16c>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d002      	beq.n	8002e1e <HAL_ADC_Start+0x12e>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	e000      	b.n	8002e20 <HAL_ADC_Start+0x130>
 8002e1e:	4b10      	ldr	r3, [pc, #64]	@ (8002e60 <HAL_ADC_Start+0x170>)
 8002e20:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00f      	beq.n	8002e4e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e32:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002e36:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	655a      	str	r2, [r3, #84]	@ 0x54
 8002e3e:	e006      	b.n	8002e4e <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002e48:	e001      	b.n	8002e4e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3718      	adds	r7, #24
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	50040300 	.word	0x50040300
 8002e5c:	50040100 	.word	0x50040100
 8002e60:	50040000 	.word	0x50040000

08002e64 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b088      	sub	sp, #32
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e6e:	4866      	ldr	r0, [pc, #408]	@ (8003008 <HAL_ADC_PollForConversion+0x1a4>)
 8002e70:	f7ff fcd4 	bl	800281c <LL_ADC_GetMultimode>
 8002e74:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	695b      	ldr	r3, [r3, #20]
 8002e7a:	2b08      	cmp	r3, #8
 8002e7c:	d102      	bne.n	8002e84 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002e7e:	2308      	movs	r3, #8
 8002e80:	61fb      	str	r3, [r7, #28]
 8002e82:	e02a      	b.n	8002eda <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d005      	beq.n	8002e96 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2b05      	cmp	r3, #5
 8002e8e:	d002      	beq.n	8002e96 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	2b09      	cmp	r3, #9
 8002e94:	d111      	bne.n	8002eba <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	f003 0301 	and.w	r3, r3, #1
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d007      	beq.n	8002eb4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ea8:	f043 0220 	orr.w	r2, r3, #32
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e0a4      	b.n	8002ffe <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002eb4:	2304      	movs	r3, #4
 8002eb6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002eb8:	e00f      	b.n	8002eda <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002eba:	4853      	ldr	r0, [pc, #332]	@ (8003008 <HAL_ADC_PollForConversion+0x1a4>)
 8002ebc:	f7ff fcbc 	bl	8002838 <LL_ADC_GetMultiDMATransfer>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d007      	beq.n	8002ed6 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eca:	f043 0220 	orr.w	r2, r3, #32
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e093      	b.n	8002ffe <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002ed6:	2304      	movs	r3, #4
 8002ed8:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002eda:	f7ff fb57 	bl	800258c <HAL_GetTick>
 8002ede:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002ee0:	e021      	b.n	8002f26 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee8:	d01d      	beq.n	8002f26 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002eea:	f7ff fb4f 	bl	800258c <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	683a      	ldr	r2, [r7, #0]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d302      	bcc.n	8002f00 <HAL_ADC_PollForConversion+0x9c>
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d112      	bne.n	8002f26 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	4013      	ands	r3, r2
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d10b      	bne.n	8002f26 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f12:	f043 0204 	orr.w	r2, r3, #4
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e06b      	b.n	8002ffe <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	4013      	ands	r3, r2
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d0d6      	beq.n	8002ee2 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f38:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7ff fbda 	bl	80026fe <LL_ADC_REG_IsTriggerSourceSWStart>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d01c      	beq.n	8002f8a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	7e5b      	ldrb	r3, [r3, #25]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d118      	bne.n	8002f8a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0308 	and.w	r3, r3, #8
 8002f62:	2b08      	cmp	r3, #8
 8002f64:	d111      	bne.n	8002f8a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f6a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d105      	bne.n	8002f8a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f82:	f043 0201 	orr.w	r2, r3, #1
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a1f      	ldr	r2, [pc, #124]	@ (800300c <HAL_ADC_PollForConversion+0x1a8>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d002      	beq.n	8002f9a <HAL_ADC_PollForConversion+0x136>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	e000      	b.n	8002f9c <HAL_ADC_PollForConversion+0x138>
 8002f9a:	4b1d      	ldr	r3, [pc, #116]	@ (8003010 <HAL_ADC_PollForConversion+0x1ac>)
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	6812      	ldr	r2, [r2, #0]
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d008      	beq.n	8002fb6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d005      	beq.n	8002fb6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	2b05      	cmp	r3, #5
 8002fae:	d002      	beq.n	8002fb6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	2b09      	cmp	r3, #9
 8002fb4:	d104      	bne.n	8002fc0 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	61bb      	str	r3, [r7, #24]
 8002fbe:	e00c      	b.n	8002fda <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a11      	ldr	r2, [pc, #68]	@ (800300c <HAL_ADC_PollForConversion+0x1a8>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d002      	beq.n	8002fd0 <HAL_ADC_PollForConversion+0x16c>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	e000      	b.n	8002fd2 <HAL_ADC_PollForConversion+0x16e>
 8002fd0:	4b0f      	ldr	r3, [pc, #60]	@ (8003010 <HAL_ADC_PollForConversion+0x1ac>)
 8002fd2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d104      	bne.n	8002fea <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2208      	movs	r2, #8
 8002fe6:	601a      	str	r2, [r3, #0]
 8002fe8:	e008      	b.n	8002ffc <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d103      	bne.n	8002ffc <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	220c      	movs	r2, #12
 8002ffa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3720      	adds	r7, #32
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	50040300 	.word	0x50040300
 800300c:	50040100 	.word	0x50040100
 8003010:	50040000 	.word	0x50040000

08003014 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b086      	sub	sp, #24
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003020:	4853      	ldr	r0, [pc, #332]	@ (8003170 <HAL_ADC_Start_DMA+0x15c>)
 8003022:	f7ff fbfb 	bl	800281c <LL_ADC_GetMultimode>
 8003026:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff fcd5 	bl	80029dc <LL_ADC_REG_IsConversionOngoing>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	f040 8093 	bne.w	8003160 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003040:	2b01      	cmp	r3, #1
 8003042:	d101      	bne.n	8003048 <HAL_ADC_Start_DMA+0x34>
 8003044:	2302      	movs	r3, #2
 8003046:	e08e      	b.n	8003166 <HAL_ADC_Start_DMA+0x152>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a47      	ldr	r2, [pc, #284]	@ (8003174 <HAL_ADC_Start_DMA+0x160>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d008      	beq.n	800306c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d005      	beq.n	800306c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	2b05      	cmp	r3, #5
 8003064:	d002      	beq.n	800306c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	2b09      	cmp	r3, #9
 800306a:	d172      	bne.n	8003152 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f000 fdbd 	bl	8003bec <ADC_Enable>
 8003072:	4603      	mov	r3, r0
 8003074:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003076:	7dfb      	ldrb	r3, [r7, #23]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d165      	bne.n	8003148 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003080:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003084:	f023 0301 	bic.w	r3, r3, #1
 8003088:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a38      	ldr	r2, [pc, #224]	@ (8003178 <HAL_ADC_Start_DMA+0x164>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d002      	beq.n	80030a0 <HAL_ADC_Start_DMA+0x8c>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	e000      	b.n	80030a2 <HAL_ADC_Start_DMA+0x8e>
 80030a0:	4b36      	ldr	r3, [pc, #216]	@ (800317c <HAL_ADC_Start_DMA+0x168>)
 80030a2:	68fa      	ldr	r2, [r7, #12]
 80030a4:	6812      	ldr	r2, [r2, #0]
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d002      	beq.n	80030b0 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d105      	bne.n	80030bc <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	655a      	str	r2, [r3, #84]	@ 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d006      	beq.n	80030d6 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030cc:	f023 0206 	bic.w	r2, r3, #6
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	659a      	str	r2, [r3, #88]	@ 0x58
 80030d4:	e002      	b.n	80030dc <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030e0:	4a27      	ldr	r2, [pc, #156]	@ (8003180 <HAL_ADC_Start_DMA+0x16c>)
 80030e2:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030e8:	4a26      	ldr	r2, [pc, #152]	@ (8003184 <HAL_ADC_Start_DMA+0x170>)
 80030ea:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030f0:	4a25      	ldr	r2, [pc, #148]	@ (8003188 <HAL_ADC_Start_DMA+0x174>)
 80030f2:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	221c      	movs	r2, #28
 80030fa:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2200      	movs	r2, #0
 8003100:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	685a      	ldr	r2, [r3, #4]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f042 0210 	orr.w	r2, r2, #16
 8003112:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68da      	ldr	r2, [r3, #12]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f042 0201 	orr.w	r2, r2, #1
 8003122:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	3340      	adds	r3, #64	@ 0x40
 800312e:	4619      	mov	r1, r3
 8003130:	68ba      	ldr	r2, [r7, #8]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f001 fb9c 	bl	8004870 <HAL_DMA_Start_IT>
 8003138:	4603      	mov	r3, r0
 800313a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff fc23 	bl	800298c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003146:	e00d      	b.n	8003164 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8003150:	e008      	b.n	8003164 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800315e:	e001      	b.n	8003164 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003160:	2302      	movs	r3, #2
 8003162:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003164:	7dfb      	ldrb	r3, [r7, #23]
}
 8003166:	4618      	mov	r0, r3
 8003168:	3718      	adds	r7, #24
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	50040300 	.word	0x50040300
 8003174:	50040200 	.word	0x50040200
 8003178:	50040100 	.word	0x50040100
 800317c:	50040000 	.word	0x50040000
 8003180:	08003db7 	.word	0x08003db7
 8003184:	08003e8f 	.word	0x08003e8f
 8003188:	08003eab 	.word	0x08003eab

0800318c <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800319a:	2b01      	cmp	r3, #1
 800319c:	d101      	bne.n	80031a2 <HAL_ADC_Stop_DMA+0x16>
 800319e:	2302      	movs	r3, #2
 80031a0:	e051      	b.n	8003246 <HAL_ADC_Stop_DMA+0xba>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2201      	movs	r2, #1
 80031a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80031aa:	2103      	movs	r1, #3
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f000 fc61 	bl	8003a74 <ADC_ConversionStop>
 80031b2:	4603      	mov	r3, r0
 80031b4:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80031b6:	7bfb      	ldrb	r3, [r7, #15]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d13f      	bne.n	800323c <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68da      	ldr	r2, [r3, #12]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f022 0201 	bic.w	r2, r2, #1
 80031ca:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031d0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d10f      	bne.n	80031fa <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031de:	4618      	mov	r0, r3
 80031e0:	f001 fba6 	bl	8004930 <HAL_DMA_Abort>
 80031e4:	4603      	mov	r3, r0
 80031e6:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80031e8:	7bfb      	ldrb	r3, [r7, #15]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d005      	beq.n	80031fa <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031f2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	685a      	ldr	r2, [r3, #4]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f022 0210 	bic.w	r2, r2, #16
 8003208:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800320a:	7bfb      	ldrb	r3, [r7, #15]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d105      	bne.n	800321c <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f000 fd71 	bl	8003cf8 <ADC_Disable>
 8003216:	4603      	mov	r3, r0
 8003218:	73fb      	strb	r3, [r7, #15]
 800321a:	e002      	b.n	8003222 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f000 fd6b 	bl	8003cf8 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003222:	7bfb      	ldrb	r3, [r7, #15]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d109      	bne.n	800323c <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800322c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003230:	f023 0301 	bic.w	r3, r3, #1
 8003234:	f043 0201 	orr.w	r2, r3, #1
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003244:	7bfb      	ldrb	r3, [r7, #15]
}
 8003246:	4618      	mov	r0, r3
 8003248:	3710      	adds	r7, #16
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}

0800324e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800324e:	b480      	push	{r7}
 8003250:	b083      	sub	sp, #12
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800325c:	4618      	mov	r0, r3
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003270:	bf00      	nop
 8003272:	370c      	adds	r7, #12
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr

0800327c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b0b6      	sub	sp, #216	@ 0xd8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800329a:	2300      	movs	r3, #0
 800329c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d101      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x22>
 80032ae:	2302      	movs	r3, #2
 80032b0:	e3c9      	b.n	8003a46 <HAL_ADC_ConfigChannel+0x7b6>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4618      	mov	r0, r3
 80032c0:	f7ff fb8c 	bl	80029dc <LL_ADC_REG_IsConversionOngoing>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f040 83aa 	bne.w	8003a20 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	2b05      	cmp	r3, #5
 80032da:	d824      	bhi.n	8003326 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	3b02      	subs	r3, #2
 80032e2:	2b03      	cmp	r3, #3
 80032e4:	d81b      	bhi.n	800331e <HAL_ADC_ConfigChannel+0x8e>
 80032e6:	a201      	add	r2, pc, #4	@ (adr r2, 80032ec <HAL_ADC_ConfigChannel+0x5c>)
 80032e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ec:	080032fd 	.word	0x080032fd
 80032f0:	08003305 	.word	0x08003305
 80032f4:	0800330d 	.word	0x0800330d
 80032f8:	08003315 	.word	0x08003315
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80032fc:	230c      	movs	r3, #12
 80032fe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003302:	e010      	b.n	8003326 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003304:	2312      	movs	r3, #18
 8003306:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800330a:	e00c      	b.n	8003326 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800330c:	2318      	movs	r3, #24
 800330e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003312:	e008      	b.n	8003326 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003314:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003318:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800331c:	e003      	b.n	8003326 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800331e:	2306      	movs	r3, #6
 8003320:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003324:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6818      	ldr	r0, [r3, #0]
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	461a      	mov	r2, r3
 8003330:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003334:	f7ff f9f6 	bl	8002724 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4618      	mov	r0, r3
 800333e:	f7ff fb4d 	bl	80029dc <LL_ADC_REG_IsConversionOngoing>
 8003342:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4618      	mov	r0, r3
 800334c:	f7ff fb6d 	bl	8002a2a <LL_ADC_INJ_IsConversionOngoing>
 8003350:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003354:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003358:	2b00      	cmp	r3, #0
 800335a:	f040 81a4 	bne.w	80036a6 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800335e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003362:	2b00      	cmp	r3, #0
 8003364:	f040 819f 	bne.w	80036a6 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6818      	ldr	r0, [r3, #0]
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	6819      	ldr	r1, [r3, #0]
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	461a      	mov	r2, r3
 8003376:	f7ff fa01 	bl	800277c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	695a      	ldr	r2, [r3, #20]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	08db      	lsrs	r3, r3, #3
 8003386:	f003 0303 	and.w	r3, r3, #3
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	2b04      	cmp	r3, #4
 800339a:	d00a      	beq.n	80033b2 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6818      	ldr	r0, [r3, #0]
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	6919      	ldr	r1, [r3, #16]
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033ac:	f7ff f952 	bl	8002654 <LL_ADC_SetOffset>
 80033b0:	e179      	b.n	80036a6 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2100      	movs	r1, #0
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7ff f96f 	bl	800269c <LL_ADC_GetOffsetChannel>
 80033be:	4603      	mov	r3, r0
 80033c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d10a      	bne.n	80033de <HAL_ADC_ConfigChannel+0x14e>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2100      	movs	r1, #0
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7ff f964 	bl	800269c <LL_ADC_GetOffsetChannel>
 80033d4:	4603      	mov	r3, r0
 80033d6:	0e9b      	lsrs	r3, r3, #26
 80033d8:	f003 021f 	and.w	r2, r3, #31
 80033dc:	e01e      	b.n	800341c <HAL_ADC_ConfigChannel+0x18c>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2100      	movs	r1, #0
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff f959 	bl	800269c <LL_ADC_GetOffsetChannel>
 80033ea:	4603      	mov	r3, r0
 80033ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80033f4:	fa93 f3a3 	rbit	r3, r3
 80033f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80033fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003400:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003404:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003408:	2b00      	cmp	r3, #0
 800340a:	d101      	bne.n	8003410 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 800340c:	2320      	movs	r3, #32
 800340e:	e004      	b.n	800341a <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003410:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003414:	fab3 f383 	clz	r3, r3
 8003418:	b2db      	uxtb	r3, r3
 800341a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003424:	2b00      	cmp	r3, #0
 8003426:	d105      	bne.n	8003434 <HAL_ADC_ConfigChannel+0x1a4>
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	0e9b      	lsrs	r3, r3, #26
 800342e:	f003 031f 	and.w	r3, r3, #31
 8003432:	e018      	b.n	8003466 <HAL_ADC_ConfigChannel+0x1d6>
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003440:	fa93 f3a3 	rbit	r3, r3
 8003444:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003448:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800344c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003450:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d101      	bne.n	800345c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8003458:	2320      	movs	r3, #32
 800345a:	e004      	b.n	8003466 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800345c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003460:	fab3 f383 	clz	r3, r3
 8003464:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003466:	429a      	cmp	r2, r3
 8003468:	d106      	bne.n	8003478 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2200      	movs	r2, #0
 8003470:	2100      	movs	r1, #0
 8003472:	4618      	mov	r0, r3
 8003474:	f7ff f928 	bl	80026c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2101      	movs	r1, #1
 800347e:	4618      	mov	r0, r3
 8003480:	f7ff f90c 	bl	800269c <LL_ADC_GetOffsetChannel>
 8003484:	4603      	mov	r3, r0
 8003486:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800348a:	2b00      	cmp	r3, #0
 800348c:	d10a      	bne.n	80034a4 <HAL_ADC_ConfigChannel+0x214>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	2101      	movs	r1, #1
 8003494:	4618      	mov	r0, r3
 8003496:	f7ff f901 	bl	800269c <LL_ADC_GetOffsetChannel>
 800349a:	4603      	mov	r3, r0
 800349c:	0e9b      	lsrs	r3, r3, #26
 800349e:	f003 021f 	and.w	r2, r3, #31
 80034a2:	e01e      	b.n	80034e2 <HAL_ADC_ConfigChannel+0x252>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2101      	movs	r1, #1
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7ff f8f6 	bl	800269c <LL_ADC_GetOffsetChannel>
 80034b0:	4603      	mov	r3, r0
 80034b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80034ba:	fa93 f3a3 	rbit	r3, r3
 80034be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80034c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80034c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80034ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d101      	bne.n	80034d6 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80034d2:	2320      	movs	r3, #32
 80034d4:	e004      	b.n	80034e0 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80034d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80034da:	fab3 f383 	clz	r3, r3
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d105      	bne.n	80034fa <HAL_ADC_ConfigChannel+0x26a>
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	0e9b      	lsrs	r3, r3, #26
 80034f4:	f003 031f 	and.w	r3, r3, #31
 80034f8:	e018      	b.n	800352c <HAL_ADC_ConfigChannel+0x29c>
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003502:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003506:	fa93 f3a3 	rbit	r3, r3
 800350a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800350e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003512:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003516:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800351a:	2b00      	cmp	r3, #0
 800351c:	d101      	bne.n	8003522 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800351e:	2320      	movs	r3, #32
 8003520:	e004      	b.n	800352c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003522:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003526:	fab3 f383 	clz	r3, r3
 800352a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800352c:	429a      	cmp	r2, r3
 800352e:	d106      	bne.n	800353e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2200      	movs	r2, #0
 8003536:	2101      	movs	r1, #1
 8003538:	4618      	mov	r0, r3
 800353a:	f7ff f8c5 	bl	80026c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2102      	movs	r1, #2
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff f8a9 	bl	800269c <LL_ADC_GetOffsetChannel>
 800354a:	4603      	mov	r3, r0
 800354c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003550:	2b00      	cmp	r3, #0
 8003552:	d10a      	bne.n	800356a <HAL_ADC_ConfigChannel+0x2da>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2102      	movs	r1, #2
 800355a:	4618      	mov	r0, r3
 800355c:	f7ff f89e 	bl	800269c <LL_ADC_GetOffsetChannel>
 8003560:	4603      	mov	r3, r0
 8003562:	0e9b      	lsrs	r3, r3, #26
 8003564:	f003 021f 	and.w	r2, r3, #31
 8003568:	e01e      	b.n	80035a8 <HAL_ADC_ConfigChannel+0x318>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2102      	movs	r1, #2
 8003570:	4618      	mov	r0, r3
 8003572:	f7ff f893 	bl	800269c <LL_ADC_GetOffsetChannel>
 8003576:	4603      	mov	r3, r0
 8003578:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003580:	fa93 f3a3 	rbit	r3, r3
 8003584:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003588:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800358c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003590:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003594:	2b00      	cmp	r3, #0
 8003596:	d101      	bne.n	800359c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8003598:	2320      	movs	r3, #32
 800359a:	e004      	b.n	80035a6 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800359c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035a0:	fab3 f383 	clz	r3, r3
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d105      	bne.n	80035c0 <HAL_ADC_ConfigChannel+0x330>
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	0e9b      	lsrs	r3, r3, #26
 80035ba:	f003 031f 	and.w	r3, r3, #31
 80035be:	e014      	b.n	80035ea <HAL_ADC_ConfigChannel+0x35a>
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80035c8:	fa93 f3a3 	rbit	r3, r3
 80035cc:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80035ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80035d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d101      	bne.n	80035e0 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80035dc:	2320      	movs	r3, #32
 80035de:	e004      	b.n	80035ea <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80035e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035e4:	fab3 f383 	clz	r3, r3
 80035e8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d106      	bne.n	80035fc <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2200      	movs	r2, #0
 80035f4:	2102      	movs	r1, #2
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7ff f866 	bl	80026c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2103      	movs	r1, #3
 8003602:	4618      	mov	r0, r3
 8003604:	f7ff f84a 	bl	800269c <LL_ADC_GetOffsetChannel>
 8003608:	4603      	mov	r3, r0
 800360a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10a      	bne.n	8003628 <HAL_ADC_ConfigChannel+0x398>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2103      	movs	r1, #3
 8003618:	4618      	mov	r0, r3
 800361a:	f7ff f83f 	bl	800269c <LL_ADC_GetOffsetChannel>
 800361e:	4603      	mov	r3, r0
 8003620:	0e9b      	lsrs	r3, r3, #26
 8003622:	f003 021f 	and.w	r2, r3, #31
 8003626:	e017      	b.n	8003658 <HAL_ADC_ConfigChannel+0x3c8>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2103      	movs	r1, #3
 800362e:	4618      	mov	r0, r3
 8003630:	f7ff f834 	bl	800269c <LL_ADC_GetOffsetChannel>
 8003634:	4603      	mov	r3, r0
 8003636:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003638:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800363a:	fa93 f3a3 	rbit	r3, r3
 800363e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003640:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003642:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003644:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003646:	2b00      	cmp	r3, #0
 8003648:	d101      	bne.n	800364e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800364a:	2320      	movs	r3, #32
 800364c:	e003      	b.n	8003656 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800364e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003650:	fab3 f383 	clz	r3, r3
 8003654:	b2db      	uxtb	r3, r3
 8003656:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003660:	2b00      	cmp	r3, #0
 8003662:	d105      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x3e0>
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	0e9b      	lsrs	r3, r3, #26
 800366a:	f003 031f 	and.w	r3, r3, #31
 800366e:	e011      	b.n	8003694 <HAL_ADC_ConfigChannel+0x404>
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003676:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003678:	fa93 f3a3 	rbit	r3, r3
 800367c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800367e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003680:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003682:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003684:	2b00      	cmp	r3, #0
 8003686:	d101      	bne.n	800368c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003688:	2320      	movs	r3, #32
 800368a:	e003      	b.n	8003694 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800368c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800368e:	fab3 f383 	clz	r3, r3
 8003692:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003694:	429a      	cmp	r2, r3
 8003696:	d106      	bne.n	80036a6 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2200      	movs	r2, #0
 800369e:	2103      	movs	r1, #3
 80036a0:	4618      	mov	r0, r3
 80036a2:	f7ff f811 	bl	80026c8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff f948 	bl	8002940 <LL_ADC_IsEnabled>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f040 8140 	bne.w	8003938 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6818      	ldr	r0, [r3, #0]
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	6819      	ldr	r1, [r3, #0]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	461a      	mov	r2, r3
 80036c6:	f7ff f885 	bl	80027d4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	4a8f      	ldr	r2, [pc, #572]	@ (800390c <HAL_ADC_ConfigChannel+0x67c>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	f040 8131 	bne.w	8003938 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d10b      	bne.n	80036fe <HAL_ADC_ConfigChannel+0x46e>
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	0e9b      	lsrs	r3, r3, #26
 80036ec:	3301      	adds	r3, #1
 80036ee:	f003 031f 	and.w	r3, r3, #31
 80036f2:	2b09      	cmp	r3, #9
 80036f4:	bf94      	ite	ls
 80036f6:	2301      	movls	r3, #1
 80036f8:	2300      	movhi	r3, #0
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	e019      	b.n	8003732 <HAL_ADC_ConfigChannel+0x4a2>
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003704:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003706:	fa93 f3a3 	rbit	r3, r3
 800370a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800370c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800370e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003710:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003712:	2b00      	cmp	r3, #0
 8003714:	d101      	bne.n	800371a <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8003716:	2320      	movs	r3, #32
 8003718:	e003      	b.n	8003722 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800371a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800371c:	fab3 f383 	clz	r3, r3
 8003720:	b2db      	uxtb	r3, r3
 8003722:	3301      	adds	r3, #1
 8003724:	f003 031f 	and.w	r3, r3, #31
 8003728:	2b09      	cmp	r3, #9
 800372a:	bf94      	ite	ls
 800372c:	2301      	movls	r3, #1
 800372e:	2300      	movhi	r3, #0
 8003730:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003732:	2b00      	cmp	r3, #0
 8003734:	d079      	beq.n	800382a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800373e:	2b00      	cmp	r3, #0
 8003740:	d107      	bne.n	8003752 <HAL_ADC_ConfigChannel+0x4c2>
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	0e9b      	lsrs	r3, r3, #26
 8003748:	3301      	adds	r3, #1
 800374a:	069b      	lsls	r3, r3, #26
 800374c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003750:	e015      	b.n	800377e <HAL_ADC_ConfigChannel+0x4ee>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003758:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800375a:	fa93 f3a3 	rbit	r3, r3
 800375e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003760:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003762:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003764:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003766:	2b00      	cmp	r3, #0
 8003768:	d101      	bne.n	800376e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800376a:	2320      	movs	r3, #32
 800376c:	e003      	b.n	8003776 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800376e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003770:	fab3 f383 	clz	r3, r3
 8003774:	b2db      	uxtb	r3, r3
 8003776:	3301      	adds	r3, #1
 8003778:	069b      	lsls	r3, r3, #26
 800377a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003786:	2b00      	cmp	r3, #0
 8003788:	d109      	bne.n	800379e <HAL_ADC_ConfigChannel+0x50e>
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	0e9b      	lsrs	r3, r3, #26
 8003790:	3301      	adds	r3, #1
 8003792:	f003 031f 	and.w	r3, r3, #31
 8003796:	2101      	movs	r1, #1
 8003798:	fa01 f303 	lsl.w	r3, r1, r3
 800379c:	e017      	b.n	80037ce <HAL_ADC_ConfigChannel+0x53e>
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037a6:	fa93 f3a3 	rbit	r3, r3
 80037aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80037ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037ae:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80037b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d101      	bne.n	80037ba <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80037b6:	2320      	movs	r3, #32
 80037b8:	e003      	b.n	80037c2 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80037ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037bc:	fab3 f383 	clz	r3, r3
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	3301      	adds	r3, #1
 80037c4:	f003 031f 	and.w	r3, r3, #31
 80037c8:	2101      	movs	r1, #1
 80037ca:	fa01 f303 	lsl.w	r3, r1, r3
 80037ce:	ea42 0103 	orr.w	r1, r2, r3
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d10a      	bne.n	80037f4 <HAL_ADC_ConfigChannel+0x564>
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	0e9b      	lsrs	r3, r3, #26
 80037e4:	3301      	adds	r3, #1
 80037e6:	f003 021f 	and.w	r2, r3, #31
 80037ea:	4613      	mov	r3, r2
 80037ec:	005b      	lsls	r3, r3, #1
 80037ee:	4413      	add	r3, r2
 80037f0:	051b      	lsls	r3, r3, #20
 80037f2:	e018      	b.n	8003826 <HAL_ADC_ConfigChannel+0x596>
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037fc:	fa93 f3a3 	rbit	r3, r3
 8003800:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003804:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003808:	2b00      	cmp	r3, #0
 800380a:	d101      	bne.n	8003810 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 800380c:	2320      	movs	r3, #32
 800380e:	e003      	b.n	8003818 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003812:	fab3 f383 	clz	r3, r3
 8003816:	b2db      	uxtb	r3, r3
 8003818:	3301      	adds	r3, #1
 800381a:	f003 021f 	and.w	r2, r3, #31
 800381e:	4613      	mov	r3, r2
 8003820:	005b      	lsls	r3, r3, #1
 8003822:	4413      	add	r3, r2
 8003824:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003826:	430b      	orrs	r3, r1
 8003828:	e081      	b.n	800392e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003832:	2b00      	cmp	r3, #0
 8003834:	d107      	bne.n	8003846 <HAL_ADC_ConfigChannel+0x5b6>
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	0e9b      	lsrs	r3, r3, #26
 800383c:	3301      	adds	r3, #1
 800383e:	069b      	lsls	r3, r3, #26
 8003840:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003844:	e015      	b.n	8003872 <HAL_ADC_ConfigChannel+0x5e2>
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800384c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800384e:	fa93 f3a3 	rbit	r3, r3
 8003852:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003856:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800385a:	2b00      	cmp	r3, #0
 800385c:	d101      	bne.n	8003862 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800385e:	2320      	movs	r3, #32
 8003860:	e003      	b.n	800386a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8003862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003864:	fab3 f383 	clz	r3, r3
 8003868:	b2db      	uxtb	r3, r3
 800386a:	3301      	adds	r3, #1
 800386c:	069b      	lsls	r3, r3, #26
 800386e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800387a:	2b00      	cmp	r3, #0
 800387c:	d109      	bne.n	8003892 <HAL_ADC_ConfigChannel+0x602>
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	0e9b      	lsrs	r3, r3, #26
 8003884:	3301      	adds	r3, #1
 8003886:	f003 031f 	and.w	r3, r3, #31
 800388a:	2101      	movs	r1, #1
 800388c:	fa01 f303 	lsl.w	r3, r1, r3
 8003890:	e017      	b.n	80038c2 <HAL_ADC_ConfigChannel+0x632>
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	fa93 f3a3 	rbit	r3, r3
 800389e:	61bb      	str	r3, [r7, #24]
  return result;
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80038a4:	6a3b      	ldr	r3, [r7, #32]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80038aa:	2320      	movs	r3, #32
 80038ac:	e003      	b.n	80038b6 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80038ae:	6a3b      	ldr	r3, [r7, #32]
 80038b0:	fab3 f383 	clz	r3, r3
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	3301      	adds	r3, #1
 80038b8:	f003 031f 	and.w	r3, r3, #31
 80038bc:	2101      	movs	r1, #1
 80038be:	fa01 f303 	lsl.w	r3, r1, r3
 80038c2:	ea42 0103 	orr.w	r1, r2, r3
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d10d      	bne.n	80038ee <HAL_ADC_ConfigChannel+0x65e>
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	0e9b      	lsrs	r3, r3, #26
 80038d8:	3301      	adds	r3, #1
 80038da:	f003 021f 	and.w	r2, r3, #31
 80038de:	4613      	mov	r3, r2
 80038e0:	005b      	lsls	r3, r3, #1
 80038e2:	4413      	add	r3, r2
 80038e4:	3b1e      	subs	r3, #30
 80038e6:	051b      	lsls	r3, r3, #20
 80038e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80038ec:	e01e      	b.n	800392c <HAL_ADC_ConfigChannel+0x69c>
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	fa93 f3a3 	rbit	r3, r3
 80038fa:	60fb      	str	r3, [r7, #12]
  return result;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d104      	bne.n	8003910 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8003906:	2320      	movs	r3, #32
 8003908:	e006      	b.n	8003918 <HAL_ADC_ConfigChannel+0x688>
 800390a:	bf00      	nop
 800390c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	fab3 f383 	clz	r3, r3
 8003916:	b2db      	uxtb	r3, r3
 8003918:	3301      	adds	r3, #1
 800391a:	f003 021f 	and.w	r2, r3, #31
 800391e:	4613      	mov	r3, r2
 8003920:	005b      	lsls	r3, r3, #1
 8003922:	4413      	add	r3, r2
 8003924:	3b1e      	subs	r3, #30
 8003926:	051b      	lsls	r3, r3, #20
 8003928:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800392c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800392e:	683a      	ldr	r2, [r7, #0]
 8003930:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003932:	4619      	mov	r1, r3
 8003934:	f7fe ff22 	bl	800277c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	4b44      	ldr	r3, [pc, #272]	@ (8003a50 <HAL_ADC_ConfigChannel+0x7c0>)
 800393e:	4013      	ands	r3, r2
 8003940:	2b00      	cmp	r3, #0
 8003942:	d07a      	beq.n	8003a3a <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003944:	4843      	ldr	r0, [pc, #268]	@ (8003a54 <HAL_ADC_ConfigChannel+0x7c4>)
 8003946:	f7fe fe77 	bl	8002638 <LL_ADC_GetCommonPathInternalCh>
 800394a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a41      	ldr	r2, [pc, #260]	@ (8003a58 <HAL_ADC_ConfigChannel+0x7c8>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d12c      	bne.n	80039b2 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003958:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800395c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d126      	bne.n	80039b2 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a3c      	ldr	r2, [pc, #240]	@ (8003a5c <HAL_ADC_ConfigChannel+0x7cc>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d004      	beq.n	8003978 <HAL_ADC_ConfigChannel+0x6e8>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a3b      	ldr	r2, [pc, #236]	@ (8003a60 <HAL_ADC_ConfigChannel+0x7d0>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d15d      	bne.n	8003a34 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003978:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800397c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003980:	4619      	mov	r1, r3
 8003982:	4834      	ldr	r0, [pc, #208]	@ (8003a54 <HAL_ADC_ConfigChannel+0x7c4>)
 8003984:	f7fe fe45 	bl	8002612 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003988:	4b36      	ldr	r3, [pc, #216]	@ (8003a64 <HAL_ADC_ConfigChannel+0x7d4>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	099b      	lsrs	r3, r3, #6
 800398e:	4a36      	ldr	r2, [pc, #216]	@ (8003a68 <HAL_ADC_ConfigChannel+0x7d8>)
 8003990:	fba2 2303 	umull	r2, r3, r2, r3
 8003994:	099b      	lsrs	r3, r3, #6
 8003996:	1c5a      	adds	r2, r3, #1
 8003998:	4613      	mov	r3, r2
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	4413      	add	r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80039a2:	e002      	b.n	80039aa <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	3b01      	subs	r3, #1
 80039a8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d1f9      	bne.n	80039a4 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80039b0:	e040      	b.n	8003a34 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a2d      	ldr	r2, [pc, #180]	@ (8003a6c <HAL_ADC_ConfigChannel+0x7dc>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d118      	bne.n	80039ee <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80039bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80039c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d112      	bne.n	80039ee <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a23      	ldr	r2, [pc, #140]	@ (8003a5c <HAL_ADC_ConfigChannel+0x7cc>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d004      	beq.n	80039dc <HAL_ADC_ConfigChannel+0x74c>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a22      	ldr	r2, [pc, #136]	@ (8003a60 <HAL_ADC_ConfigChannel+0x7d0>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d12d      	bne.n	8003a38 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80039e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039e4:	4619      	mov	r1, r3
 80039e6:	481b      	ldr	r0, [pc, #108]	@ (8003a54 <HAL_ADC_ConfigChannel+0x7c4>)
 80039e8:	f7fe fe13 	bl	8002612 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039ec:	e024      	b.n	8003a38 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a1f      	ldr	r2, [pc, #124]	@ (8003a70 <HAL_ADC_ConfigChannel+0x7e0>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d120      	bne.n	8003a3a <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80039f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80039fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d11a      	bne.n	8003a3a <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a14      	ldr	r2, [pc, #80]	@ (8003a5c <HAL_ADC_ConfigChannel+0x7cc>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d115      	bne.n	8003a3a <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003a12:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003a16:	4619      	mov	r1, r3
 8003a18:	480e      	ldr	r0, [pc, #56]	@ (8003a54 <HAL_ADC_ConfigChannel+0x7c4>)
 8003a1a:	f7fe fdfa 	bl	8002612 <LL_ADC_SetCommonPathInternalCh>
 8003a1e:	e00c      	b.n	8003a3a <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a24:	f043 0220 	orr.w	r2, r3, #32
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003a32:	e002      	b.n	8003a3a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a34:	bf00      	nop
 8003a36:	e000      	b.n	8003a3a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a38:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003a42:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	37d8      	adds	r7, #216	@ 0xd8
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	80080000 	.word	0x80080000
 8003a54:	50040300 	.word	0x50040300
 8003a58:	c7520000 	.word	0xc7520000
 8003a5c:	50040000 	.word	0x50040000
 8003a60:	50040200 	.word	0x50040200
 8003a64:	20000008 	.word	0x20000008
 8003a68:	053e2d63 	.word	0x053e2d63
 8003a6c:	cb840000 	.word	0xcb840000
 8003a70:	80000001 	.word	0x80000001

08003a74 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b088      	sub	sp, #32
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7fe ffa6 	bl	80029dc <LL_ADC_REG_IsConversionOngoing>
 8003a90:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7fe ffc7 	bl	8002a2a <LL_ADC_INJ_IsConversionOngoing>
 8003a9c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d103      	bne.n	8003aac <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	f000 8098 	beq.w	8003bdc <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	68db      	ldr	r3, [r3, #12]
 8003ab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d02a      	beq.n	8003b10 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	7e5b      	ldrb	r3, [r3, #25]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d126      	bne.n	8003b10 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	7e1b      	ldrb	r3, [r3, #24]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d122      	bne.n	8003b10 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003aca:	2301      	movs	r3, #1
 8003acc:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003ace:	e014      	b.n	8003afa <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	4a45      	ldr	r2, [pc, #276]	@ (8003be8 <ADC_ConversionStop+0x174>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d90d      	bls.n	8003af4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003adc:	f043 0210 	orr.w	r2, r3, #16
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae8:	f043 0201 	orr.w	r2, r3, #1
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e074      	b.n	8003bde <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	3301      	adds	r3, #1
 8003af8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b04:	2b40      	cmp	r3, #64	@ 0x40
 8003b06:	d1e3      	bne.n	8003ad0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2240      	movs	r2, #64	@ 0x40
 8003b0e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003b10:	69bb      	ldr	r3, [r7, #24]
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d014      	beq.n	8003b40 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7fe ff5e 	bl	80029dc <LL_ADC_REG_IsConversionOngoing>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00c      	beq.n	8003b40 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f7fe ff1b 	bl	8002966 <LL_ADC_IsDisableOngoing>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d104      	bne.n	8003b40 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fe ff3a 	bl	80029b4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d014      	beq.n	8003b70 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7fe ff6d 	bl	8002a2a <LL_ADC_INJ_IsConversionOngoing>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00c      	beq.n	8003b70 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fe ff03 	bl	8002966 <LL_ADC_IsDisableOngoing>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d104      	bne.n	8003b70 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7fe ff49 	bl	8002a02 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d005      	beq.n	8003b82 <ADC_ConversionStop+0x10e>
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	2b03      	cmp	r3, #3
 8003b7a:	d105      	bne.n	8003b88 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003b7c:	230c      	movs	r3, #12
 8003b7e:	617b      	str	r3, [r7, #20]
        break;
 8003b80:	e005      	b.n	8003b8e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003b82:	2308      	movs	r3, #8
 8003b84:	617b      	str	r3, [r7, #20]
        break;
 8003b86:	e002      	b.n	8003b8e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003b88:	2304      	movs	r3, #4
 8003b8a:	617b      	str	r3, [r7, #20]
        break;
 8003b8c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003b8e:	f7fe fcfd 	bl	800258c <HAL_GetTick>
 8003b92:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003b94:	e01b      	b.n	8003bce <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003b96:	f7fe fcf9 	bl	800258c <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	2b05      	cmp	r3, #5
 8003ba2:	d914      	bls.n	8003bce <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	689a      	ldr	r2, [r3, #8]
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	4013      	ands	r3, r2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00d      	beq.n	8003bce <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bb6:	f043 0210 	orr.w	r2, r3, #16
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc2:	f043 0201 	orr.w	r2, r3, #1
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e007      	b.n	8003bde <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	689a      	ldr	r2, [r3, #8]
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1dc      	bne.n	8003b96 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003bdc:	2300      	movs	r3, #0
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3720      	adds	r7, #32
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	a33fffff 	.word	0xa33fffff

08003bec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f7fe fe9f 	bl	8002940 <LL_ADC_IsEnabled>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d169      	bne.n	8003cdc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	689a      	ldr	r2, [r3, #8]
 8003c0e:	4b36      	ldr	r3, [pc, #216]	@ (8003ce8 <ADC_Enable+0xfc>)
 8003c10:	4013      	ands	r3, r2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00d      	beq.n	8003c32 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c1a:	f043 0210 	orr.w	r2, r3, #16
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c26:	f043 0201 	orr.w	r2, r3, #1
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e055      	b.n	8003cde <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4618      	mov	r0, r3
 8003c38:	f7fe fe5a 	bl	80028f0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003c3c:	482b      	ldr	r0, [pc, #172]	@ (8003cec <ADC_Enable+0x100>)
 8003c3e:	f7fe fcfb 	bl	8002638 <LL_ADC_GetCommonPathInternalCh>
 8003c42:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003c44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d013      	beq.n	8003c74 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c4c:	4b28      	ldr	r3, [pc, #160]	@ (8003cf0 <ADC_Enable+0x104>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	099b      	lsrs	r3, r3, #6
 8003c52:	4a28      	ldr	r2, [pc, #160]	@ (8003cf4 <ADC_Enable+0x108>)
 8003c54:	fba2 2303 	umull	r2, r3, r2, r3
 8003c58:	099b      	lsrs	r3, r3, #6
 8003c5a:	1c5a      	adds	r2, r3, #1
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	005b      	lsls	r3, r3, #1
 8003c60:	4413      	add	r3, r2
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003c66:	e002      	b.n	8003c6e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d1f9      	bne.n	8003c68 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003c74:	f7fe fc8a 	bl	800258c <HAL_GetTick>
 8003c78:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c7a:	e028      	b.n	8003cce <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7fe fe5d 	bl	8002940 <LL_ADC_IsEnabled>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d104      	bne.n	8003c96 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7fe fe2d 	bl	80028f0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c96:	f7fe fc79 	bl	800258c <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d914      	bls.n	8003cce <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d00d      	beq.n	8003cce <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cb6:	f043 0210 	orr.w	r2, r3, #16
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc2:	f043 0201 	orr.w	r2, r3, #1
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e007      	b.n	8003cde <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0301 	and.w	r3, r3, #1
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d1cf      	bne.n	8003c7c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3710      	adds	r7, #16
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	8000003f 	.word	0x8000003f
 8003cec:	50040300 	.word	0x50040300
 8003cf0:	20000008 	.word	0x20000008
 8003cf4:	053e2d63 	.word	0x053e2d63

08003cf8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7fe fe2e 	bl	8002966 <LL_ADC_IsDisableOngoing>
 8003d0a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7fe fe15 	bl	8002940 <LL_ADC_IsEnabled>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d047      	beq.n	8003dac <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d144      	bne.n	8003dac <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f003 030d 	and.w	r3, r3, #13
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d10c      	bne.n	8003d4a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7fe fdef 	bl	8002918 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2203      	movs	r2, #3
 8003d40:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003d42:	f7fe fc23 	bl	800258c <HAL_GetTick>
 8003d46:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d48:	e029      	b.n	8003d9e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d4e:	f043 0210 	orr.w	r2, r3, #16
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d5a:	f043 0201 	orr.w	r2, r3, #1
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e023      	b.n	8003dae <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003d66:	f7fe fc11 	bl	800258c <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d914      	bls.n	8003d9e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f003 0301 	and.w	r3, r3, #1
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00d      	beq.n	8003d9e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d86:	f043 0210 	orr.w	r2, r3, #16
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d92:	f043 0201 	orr.w	r2, r3, #1
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e007      	b.n	8003dae <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1dc      	bne.n	8003d66 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003dac:	2300      	movs	r3, #0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3710      	adds	r7, #16
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}

08003db6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003db6:	b580      	push	{r7, lr}
 8003db8:	b084      	sub	sp, #16
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dc8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d14b      	bne.n	8003e68 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dd4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0308 	and.w	r3, r3, #8
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d021      	beq.n	8003e2e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7fe fc85 	bl	80026fe <LL_ADC_REG_IsTriggerSourceSWStart>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d032      	beq.n	8003e60 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d12b      	bne.n	8003e60 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d11f      	bne.n	8003e60 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e24:	f043 0201 	orr.w	r2, r3, #1
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	655a      	str	r2, [r3, #84]	@ 0x54
 8003e2c:	e018      	b.n	8003e60 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	f003 0302 	and.w	r3, r3, #2
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d111      	bne.n	8003e60 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e40:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d105      	bne.n	8003e60 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e58:	f043 0201 	orr.w	r2, r3, #1
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f7fd ffc7 	bl	8001df4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003e66:	e00e      	b.n	8003e86 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e6c:	f003 0310 	and.w	r3, r3, #16
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d003      	beq.n	8003e7c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003e74:	68f8      	ldr	r0, [r7, #12]
 8003e76:	f7ff fa01 	bl	800327c <HAL_ADC_ErrorCallback>
}
 8003e7a:	e004      	b.n	8003e86 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	4798      	blx	r3
}
 8003e86:	bf00      	nop
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b084      	sub	sp, #16
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e9a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003e9c:	68f8      	ldr	r0, [r7, #12]
 8003e9e:	f7ff f9e3 	bl	8003268 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ea2:	bf00      	nop
 8003ea4:	3710      	adds	r7, #16
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}

08003eaa <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	b084      	sub	sp, #16
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ebc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ec8:	f043 0204 	orr.w	r2, r3, #4
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f7ff f9d3 	bl	800327c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ed6:	bf00      	nop
 8003ed8:	3710      	adds	r7, #16
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <LL_ADC_IsEnabled>:
{
 8003ede:	b480      	push	{r7}
 8003ee0:	b083      	sub	sp, #12
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d101      	bne.n	8003ef6 <LL_ADC_IsEnabled+0x18>
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e000      	b.n	8003ef8 <LL_ADC_IsEnabled+0x1a>
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <LL_ADC_REG_IsConversionOngoing>:
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f003 0304 	and.w	r3, r3, #4
 8003f14:	2b04      	cmp	r3, #4
 8003f16:	d101      	bne.n	8003f1c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e000      	b.n	8003f1e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
	...

08003f2c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003f2c:	b590      	push	{r4, r7, lr}
 8003f2e:	b09f      	sub	sp, #124	@ 0x7c
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f36:	2300      	movs	r3, #0
 8003f38:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d101      	bne.n	8003f4a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003f46:	2302      	movs	r3, #2
 8003f48:	e093      	b.n	8004072 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003f52:	2300      	movs	r3, #0
 8003f54:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003f56:	2300      	movs	r3, #0
 8003f58:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a47      	ldr	r2, [pc, #284]	@ (800407c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d102      	bne.n	8003f6a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003f64:	4b46      	ldr	r3, [pc, #280]	@ (8004080 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003f66:	60bb      	str	r3, [r7, #8]
 8003f68:	e001      	b.n	8003f6e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d10b      	bne.n	8003f8c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f78:	f043 0220 	orr.w	r2, r3, #32
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e072      	b.n	8004072 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7ff ffb8 	bl	8003f04 <LL_ADC_REG_IsConversionOngoing>
 8003f94:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7ff ffb2 	bl	8003f04 <LL_ADC_REG_IsConversionOngoing>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d154      	bne.n	8004050 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003fa6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d151      	bne.n	8004050 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003fac:	4b35      	ldr	r3, [pc, #212]	@ (8004084 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003fae:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d02c      	beq.n	8004012 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003fb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	6859      	ldr	r1, [r3, #4]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003fca:	035b      	lsls	r3, r3, #13
 8003fcc:	430b      	orrs	r3, r1
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fd2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003fd4:	4829      	ldr	r0, [pc, #164]	@ (800407c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003fd6:	f7ff ff82 	bl	8003ede <LL_ADC_IsEnabled>
 8003fda:	4604      	mov	r4, r0
 8003fdc:	4828      	ldr	r0, [pc, #160]	@ (8004080 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003fde:	f7ff ff7e 	bl	8003ede <LL_ADC_IsEnabled>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	431c      	orrs	r4, r3
 8003fe6:	4828      	ldr	r0, [pc, #160]	@ (8004088 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003fe8:	f7ff ff79 	bl	8003ede <LL_ADC_IsEnabled>
 8003fec:	4603      	mov	r3, r0
 8003fee:	4323      	orrs	r3, r4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d137      	bne.n	8004064 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003ff4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003ffc:	f023 030f 	bic.w	r3, r3, #15
 8004000:	683a      	ldr	r2, [r7, #0]
 8004002:	6811      	ldr	r1, [r2, #0]
 8004004:	683a      	ldr	r2, [r7, #0]
 8004006:	6892      	ldr	r2, [r2, #8]
 8004008:	430a      	orrs	r2, r1
 800400a:	431a      	orrs	r2, r3
 800400c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800400e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004010:	e028      	b.n	8004064 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004012:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800401a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800401c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800401e:	4817      	ldr	r0, [pc, #92]	@ (800407c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004020:	f7ff ff5d 	bl	8003ede <LL_ADC_IsEnabled>
 8004024:	4604      	mov	r4, r0
 8004026:	4816      	ldr	r0, [pc, #88]	@ (8004080 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004028:	f7ff ff59 	bl	8003ede <LL_ADC_IsEnabled>
 800402c:	4603      	mov	r3, r0
 800402e:	431c      	orrs	r4, r3
 8004030:	4815      	ldr	r0, [pc, #84]	@ (8004088 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8004032:	f7ff ff54 	bl	8003ede <LL_ADC_IsEnabled>
 8004036:	4603      	mov	r3, r0
 8004038:	4323      	orrs	r3, r4
 800403a:	2b00      	cmp	r3, #0
 800403c:	d112      	bne.n	8004064 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800403e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004046:	f023 030f 	bic.w	r3, r3, #15
 800404a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800404c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800404e:	e009      	b.n	8004064 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004054:	f043 0220 	orr.w	r2, r3, #32
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8004062:	e000      	b.n	8004066 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004064:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800406e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8004072:	4618      	mov	r0, r3
 8004074:	377c      	adds	r7, #124	@ 0x7c
 8004076:	46bd      	mov	sp, r7
 8004078:	bd90      	pop	{r4, r7, pc}
 800407a:	bf00      	nop
 800407c:	50040000 	.word	0x50040000
 8004080:	50040100 	.word	0x50040100
 8004084:	50040300 	.word	0x50040300
 8004088:	50040200 	.word	0x50040200

0800408c <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004094:	4b05      	ldr	r3, [pc, #20]	@ (80040ac <LL_EXTI_EnableIT_0_31+0x20>)
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	4904      	ldr	r1, [pc, #16]	@ (80040ac <LL_EXTI_EnableIT_0_31+0x20>)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4313      	orrs	r3, r2
 800409e:	600b      	str	r3, [r1, #0]
}
 80040a0:	bf00      	nop
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr
 80040ac:	40010400 	.word	0x40010400

080040b0 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80040b8:	4b06      	ldr	r3, [pc, #24]	@ (80040d4 <LL_EXTI_DisableIT_0_31+0x24>)
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	43db      	mvns	r3, r3
 80040c0:	4904      	ldr	r1, [pc, #16]	@ (80040d4 <LL_EXTI_DisableIT_0_31+0x24>)
 80040c2:	4013      	ands	r3, r2
 80040c4:	600b      	str	r3, [r1, #0]
}
 80040c6:	bf00      	nop
 80040c8:	370c      	adds	r7, #12
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
 80040d2:	bf00      	nop
 80040d4:	40010400 	.word	0x40010400

080040d8 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80040d8:	b480      	push	{r7}
 80040da:	b083      	sub	sp, #12
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80040e0:	4b05      	ldr	r3, [pc, #20]	@ (80040f8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80040e2:	685a      	ldr	r2, [r3, #4]
 80040e4:	4904      	ldr	r1, [pc, #16]	@ (80040f8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	604b      	str	r3, [r1, #4]

}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr
 80040f8:	40010400 	.word	0x40010400

080040fc <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8004104:	4b06      	ldr	r3, [pc, #24]	@ (8004120 <LL_EXTI_DisableEvent_0_31+0x24>)
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	43db      	mvns	r3, r3
 800410c:	4904      	ldr	r1, [pc, #16]	@ (8004120 <LL_EXTI_DisableEvent_0_31+0x24>)
 800410e:	4013      	ands	r3, r2
 8004110:	604b      	str	r3, [r1, #4]
}
 8004112:	bf00      	nop
 8004114:	370c      	adds	r7, #12
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	40010400 	.word	0x40010400

08004124 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800412c:	4b05      	ldr	r3, [pc, #20]	@ (8004144 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800412e:	689a      	ldr	r2, [r3, #8]
 8004130:	4904      	ldr	r1, [pc, #16]	@ (8004144 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4313      	orrs	r3, r2
 8004136:	608b      	str	r3, [r1, #8]

}
 8004138:	bf00      	nop
 800413a:	370c      	adds	r7, #12
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr
 8004144:	40010400 	.word	0x40010400

08004148 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8004150:	4b06      	ldr	r3, [pc, #24]	@ (800416c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8004152:	689a      	ldr	r2, [r3, #8]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	43db      	mvns	r3, r3
 8004158:	4904      	ldr	r1, [pc, #16]	@ (800416c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800415a:	4013      	ands	r3, r2
 800415c:	608b      	str	r3, [r1, #8]

}
 800415e:	bf00      	nop
 8004160:	370c      	adds	r7, #12
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	40010400 	.word	0x40010400

08004170 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8004178:	4b05      	ldr	r3, [pc, #20]	@ (8004190 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800417a:	68da      	ldr	r2, [r3, #12]
 800417c:	4904      	ldr	r1, [pc, #16]	@ (8004190 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4313      	orrs	r3, r2
 8004182:	60cb      	str	r3, [r1, #12]
}
 8004184:	bf00      	nop
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr
 8004190:	40010400 	.word	0x40010400

08004194 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800419c:	4b06      	ldr	r3, [pc, #24]	@ (80041b8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800419e:	68da      	ldr	r2, [r3, #12]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	43db      	mvns	r3, r3
 80041a4:	4904      	ldr	r1, [pc, #16]	@ (80041b8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80041a6:	4013      	ands	r3, r2
 80041a8:	60cb      	str	r3, [r1, #12]
}
 80041aa:	bf00      	nop
 80041ac:	370c      	adds	r7, #12
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	40010400 	.word	0x40010400

080041bc <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80041c4:	4b07      	ldr	r3, [pc, #28]	@ (80041e4 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80041c6:	695a      	ldr	r2, [r3, #20]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4013      	ands	r3, r2
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d101      	bne.n	80041d6 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 80041d2:	2301      	movs	r3, #1
 80041d4:	e000      	b.n	80041d8 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 80041d6:	2300      	movs	r3, #0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	370c      	adds	r7, #12
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr
 80041e4:	40010400 	.word	0x40010400

080041e8 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80041f0:	4a04      	ldr	r2, [pc, #16]	@ (8004204 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6153      	str	r3, [r2, #20]
}
 80041f6:	bf00      	nop
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	40010400 	.word	0x40010400

08004208 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b088      	sub	sp, #32
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8004210:	2300      	movs	r3, #0
 8004212:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004214:	2300      	movs	r3, #0
 8004216:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d102      	bne.n	8004224 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	77fb      	strb	r3, [r7, #31]
 8004222:	e0d1      	b.n	80043c8 <HAL_COMP_Init+0x1c0>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800422e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004232:	d102      	bne.n	800423a <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	77fb      	strb	r3, [r7, #31]
 8004238:	e0c6      	b.n	80043c8 <HAL_COMP_Init+0x1c0>
#if defined(COMP2)
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
#endif /* COMP2 */


    if (hcomp->State == HAL_COMP_STATE_RESET)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2b00      	cmp	r3, #0
 8004244:	d115      	bne.n	8004272 <HAL_COMP_Init+0x6a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	629a      	str	r2, [r3, #40]	@ 0x28
      /*       COMP clock enable must be implemented by user                  */
      /*       in "HAL_COMP_MspInit()".                                       */
      /*       Therefore, for compatibility anticipation, it is recommended   */
      /*       to implement __HAL_RCC_SYSCFG_CLK_ENABLE()                     */
      /*       in "HAL_COMP_MspInit()".                                       */
      __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004254:	4b5f      	ldr	r3, [pc, #380]	@ (80043d4 <HAL_COMP_Init+0x1cc>)
 8004256:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004258:	4a5e      	ldr	r2, [pc, #376]	@ (80043d4 <HAL_COMP_Init+0x1cc>)
 800425a:	f043 0301 	orr.w	r3, r3, #1
 800425e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004260:	4b5c      	ldr	r3, [pc, #368]	@ (80043d4 <HAL_COMP_Init+0x1cc>)
 8004262:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004264:	f003 0301 	and.w	r3, r3, #1
 8004268:	60bb      	str	r3, [r7, #8]
 800426a:	68bb      	ldr	r3, [r7, #8]

      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
      /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f7fd ff1f 	bl	80020b0 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800427c:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.NonInvertingInput
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	68da      	ldr	r2, [r3, #12]
               | hcomp->Init.InvertingInput
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	69db      	ldr	r3, [r3, #28]
 800428c:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	695b      	ldr	r3, [r3, #20]
 8004292:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	699b      	ldr	r3, [r3, #24]
 8004298:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.NonInvertingInput
 800429e:	4313      	orrs	r3, r2
 80042a0:	617b      	str	r3, [r7, #20]
               COMP_CSR_BLANKING | COMP_CSR_BRGEN    | COMP_CSR_SCALEN  | COMP_CSR_INMESEL,
               tmp_csr
              );
#endif /* COMP_CSR_WINMODE */
#else
    MODIFY_REG(hcomp->Instance->CSR,
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	4b4b      	ldr	r3, [pc, #300]	@ (80043d8 <HAL_COMP_Init+0x1d0>)
 80042aa:	4013      	ands	r3, r2
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	6812      	ldr	r2, [r2, #0]
 80042b0:	6979      	ldr	r1, [r7, #20]
 80042b2:	430b      	orrs	r3, r1
 80042b4:	6013      	str	r3, [r2, #0]
#if defined(COMP2)
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if (hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042be:	d106      	bne.n	80042ce <HAL_COMP_Init+0xc6>
    {
      SET_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 80042c0:	4b46      	ldr	r3, [pc, #280]	@ (80043dc <HAL_COMP_Init+0x1d4>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a45      	ldr	r2, [pc, #276]	@ (80043dc <HAL_COMP_Init+0x1d4>)
 80042c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80042ca:	6013      	str	r3, [r2, #0]
 80042cc:	e005      	b.n	80042da <HAL_COMP_Init+0xd2>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 80042ce:	4b43      	ldr	r3, [pc, #268]	@ (80043dc <HAL_COMP_Init+0x1d4>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a42      	ldr	r2, [pc, #264]	@ (80043dc <HAL_COMP_Init+0x1d4>)
 80042d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80042d8:	6013      	str	r3, [r2, #0]
#endif /* COMP2 */


    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d016      	beq.n	8004316 <HAL_COMP_Init+0x10e>
 80042e8:	69bb      	ldr	r3, [r7, #24]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d113      	bne.n	8004316 <HAL_COMP_Init+0x10e>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042ee:	4b3c      	ldr	r3, [pc, #240]	@ (80043e0 <HAL_COMP_Init+0x1d8>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	099b      	lsrs	r3, r3, #6
 80042f4:	4a3b      	ldr	r2, [pc, #236]	@ (80043e4 <HAL_COMP_Init+0x1dc>)
 80042f6:	fba2 2303 	umull	r2, r3, r2, r3
 80042fa:	099b      	lsrs	r3, r3, #6
 80042fc:	1c5a      	adds	r2, r3, #1
 80042fe:	4613      	mov	r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	4413      	add	r3, r2
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8004308:	e002      	b.n	8004310 <HAL_COMP_Init+0x108>
      {
        wait_loop_index--;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	3b01      	subs	r3, #1
 800430e:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d1f9      	bne.n	800430a <HAL_COMP_Init+0x102>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a33      	ldr	r2, [pc, #204]	@ (80043e8 <HAL_COMP_Init+0x1e0>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d102      	bne.n	8004326 <HAL_COMP_Init+0x11e>
 8004320:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004324:	e001      	b.n	800432a <HAL_COMP_Init+0x122>
 8004326:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800432a:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a1b      	ldr	r3, [r3, #32]
 8004330:	f003 0303 	and.w	r3, r3, #3
 8004334:	2b00      	cmp	r3, #0
 8004336:	d037      	beq.n	80043a8 <HAL_COMP_Init+0x1a0>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6a1b      	ldr	r3, [r3, #32]
 800433c:	f003 0310 	and.w	r3, r3, #16
 8004340:	2b00      	cmp	r3, #0
 8004342:	d003      	beq.n	800434c <HAL_COMP_Init+0x144>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8004344:	6938      	ldr	r0, [r7, #16]
 8004346:	f7ff feed 	bl	8004124 <LL_EXTI_EnableRisingTrig_0_31>
 800434a:	e002      	b.n	8004352 <HAL_COMP_Init+0x14a>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 800434c:	6938      	ldr	r0, [r7, #16]
 800434e:	f7ff fefb 	bl	8004148 <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a1b      	ldr	r3, [r3, #32]
 8004356:	f003 0320 	and.w	r3, r3, #32
 800435a:	2b00      	cmp	r3, #0
 800435c:	d003      	beq.n	8004366 <HAL_COMP_Init+0x15e>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 800435e:	6938      	ldr	r0, [r7, #16]
 8004360:	f7ff ff06 	bl	8004170 <LL_EXTI_EnableFallingTrig_0_31>
 8004364:	e002      	b.n	800436c <HAL_COMP_Init+0x164>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8004366:	6938      	ldr	r0, [r7, #16]
 8004368:	f7ff ff14 	bl	8004194 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearFlag_0_31(exti_line);
 800436c:	6938      	ldr	r0, [r7, #16]
 800436e:	f7ff ff3b 	bl	80041e8 <LL_EXTI_ClearFlag_0_31>

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a1b      	ldr	r3, [r3, #32]
 8004376:	f003 0302 	and.w	r3, r3, #2
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <HAL_COMP_Init+0x17e>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 800437e:	6938      	ldr	r0, [r7, #16]
 8004380:	f7ff feaa 	bl	80040d8 <LL_EXTI_EnableEvent_0_31>
 8004384:	e002      	b.n	800438c <HAL_COMP_Init+0x184>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8004386:	6938      	ldr	r0, [r7, #16]
 8004388:	f7ff feb8 	bl	80040fc <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a1b      	ldr	r3, [r3, #32]
 8004390:	f003 0301 	and.w	r3, r3, #1
 8004394:	2b00      	cmp	r3, #0
 8004396:	d003      	beq.n	80043a0 <HAL_COMP_Init+0x198>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 8004398:	6938      	ldr	r0, [r7, #16]
 800439a:	f7ff fe77 	bl	800408c <LL_EXTI_EnableIT_0_31>
 800439e:	e009      	b.n	80043b4 <HAL_COMP_Init+0x1ac>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80043a0:	6938      	ldr	r0, [r7, #16]
 80043a2:	f7ff fe85 	bl	80040b0 <LL_EXTI_DisableIT_0_31>
 80043a6:	e005      	b.n	80043b4 <HAL_COMP_Init+0x1ac>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 80043a8:	6938      	ldr	r0, [r7, #16]
 80043aa:	f7ff fea7 	bl	80040fc <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 80043ae:	6938      	ldr	r0, [r7, #16]
 80043b0:	f7ff fe7e 	bl	80040b0 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d103      	bne.n	80043c8 <HAL_COMP_Init+0x1c0>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 80043c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3720      	adds	r7, #32
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	40021000 	.word	0x40021000
 80043d8:	ff207d03 	.word	0xff207d03
 80043dc:	40010204 	.word	0x40010204
 80043e0:	20000008 	.word	0x20000008
 80043e4:	053e2d63 	.word	0x053e2d63
 80043e8:	40010200 	.word	0x40010200

080043ec <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b085      	sub	sp, #20
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 80043f4:	2300      	movs	r3, #0
 80043f6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80043f8:	2300      	movs	r3, #0
 80043fa:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d102      	bne.n	8004408 <HAL_COMP_Start+0x1c>
  {
    status = HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	73fb      	strb	r3, [r7, #15]
 8004406:	e030      	b.n	800446a <HAL_COMP_Start+0x7e>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004412:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004416:	d102      	bne.n	800441e <HAL_COMP_Start+0x32>
  {
    status = HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	73fb      	strb	r3, [r7, #15]
 800441c:	e025      	b.n	800446a <HAL_COMP_Start+0x7e>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004424:	b2db      	uxtb	r3, r3
 8004426:	2b01      	cmp	r3, #1
 8004428:	d11d      	bne.n	8004466 <HAL_COMP_Start+0x7a>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f042 0201 	orr.w	r2, r2, #1
 8004438:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2202      	movs	r2, #2
 800443e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004442:	4b0d      	ldr	r3, [pc, #52]	@ (8004478 <HAL_COMP_Start+0x8c>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	099b      	lsrs	r3, r3, #6
 8004448:	4a0c      	ldr	r2, [pc, #48]	@ (800447c <HAL_COMP_Start+0x90>)
 800444a:	fba2 2303 	umull	r2, r3, r2, r3
 800444e:	099b      	lsrs	r3, r3, #6
 8004450:	3301      	adds	r3, #1
 8004452:	00db      	lsls	r3, r3, #3
 8004454:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004456:	e002      	b.n	800445e <HAL_COMP_Start+0x72>
      {
        wait_loop_index--;
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	3b01      	subs	r3, #1
 800445c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1f9      	bne.n	8004458 <HAL_COMP_Start+0x6c>
 8004464:	e001      	b.n	800446a <HAL_COMP_Start+0x7e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800446a:	7bfb      	ldrb	r3, [r7, #15]
}
 800446c:	4618      	mov	r0, r3
 800446e:	3714      	adds	r7, #20
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr
 8004478:	20000008 	.word	0x20000008
 800447c:	053e2d63 	.word	0x053e2d63

08004480 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a11      	ldr	r2, [pc, #68]	@ (80044d4 <HAL_COMP_IRQHandler+0x54>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d102      	bne.n	8004498 <HAL_COMP_IRQHandler+0x18>
 8004492:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004496:	e001      	b.n	800449c <HAL_COMP_IRQHandler+0x1c>
 8004498:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800449c:	60fb      	str	r3, [r7, #12]

  /* Check COMP EXTI flag */
  if (LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	f7ff fe8c 	bl	80041bc <LL_EXTI_IsActiveFlag_0_31>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d010      	beq.n	80044cc <HAL_COMP_IRQHandler+0x4c>
  {
#if defined(COMP2)
    /* Check whether comparator is in independent or window mode */
    if (READ_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE) != 0UL)
 80044aa:	4b0b      	ldr	r3, [pc, #44]	@ (80044d8 <HAL_COMP_IRQHandler+0x58>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d004      	beq.n	80044c0 <HAL_COMP_IRQHandler+0x40>
      /* Note: Pair of comparators in window mode can both trig IRQ when      */
      /*       input voltage is changing from "out of window" area            */
      /*       (low or high ) to the other "out of window" area (high or low).*/
      /*       Both flags must be cleared to call comparator trigger          */
      /*       callback is called once.                                       */
      LL_EXTI_ClearFlag_0_31((COMP_EXTI_LINE_COMP1 | COMP_EXTI_LINE_COMP2));
 80044b6:	f44f 00c0 	mov.w	r0, #6291456	@ 0x600000
 80044ba:	f7ff fe95 	bl	80041e8 <LL_EXTI_ClearFlag_0_31>
 80044be:	e002      	b.n	80044c6 <HAL_COMP_IRQHandler+0x46>
    }
    else
#endif /* COMP2 */
    {
      /* Clear COMP EXTI line pending bit */
      LL_EXTI_ClearFlag_0_31(exti_line);
 80044c0:	68f8      	ldr	r0, [r7, #12]
 80044c2:	f7ff fe91 	bl	80041e8 <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f7fd fca6 	bl	8001e18 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 80044cc:	bf00      	nop
 80044ce:	3710      	adds	r7, #16
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	40010200 	.word	0x40010200
 80044d8:	40010204 	.word	0x40010204

080044dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f003 0307 	and.w	r3, r3, #7
 80044ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004520 <__NVIC_SetPriorityGrouping+0x44>)
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044f2:	68ba      	ldr	r2, [r7, #8]
 80044f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80044f8:	4013      	ands	r3, r2
 80044fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004504:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004508:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800450c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800450e:	4a04      	ldr	r2, [pc, #16]	@ (8004520 <__NVIC_SetPriorityGrouping+0x44>)
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	60d3      	str	r3, [r2, #12]
}
 8004514:	bf00      	nop
 8004516:	3714      	adds	r7, #20
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr
 8004520:	e000ed00 	.word	0xe000ed00

08004524 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004524:	b480      	push	{r7}
 8004526:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004528:	4b04      	ldr	r3, [pc, #16]	@ (800453c <__NVIC_GetPriorityGrouping+0x18>)
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	0a1b      	lsrs	r3, r3, #8
 800452e:	f003 0307 	and.w	r3, r3, #7
}
 8004532:	4618      	mov	r0, r3
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr
 800453c:	e000ed00 	.word	0xe000ed00

08004540 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	4603      	mov	r3, r0
 8004548:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800454a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800454e:	2b00      	cmp	r3, #0
 8004550:	db0b      	blt.n	800456a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004552:	79fb      	ldrb	r3, [r7, #7]
 8004554:	f003 021f 	and.w	r2, r3, #31
 8004558:	4907      	ldr	r1, [pc, #28]	@ (8004578 <__NVIC_EnableIRQ+0x38>)
 800455a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800455e:	095b      	lsrs	r3, r3, #5
 8004560:	2001      	movs	r0, #1
 8004562:	fa00 f202 	lsl.w	r2, r0, r2
 8004566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800456a:	bf00      	nop
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop
 8004578:	e000e100 	.word	0xe000e100

0800457c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	4603      	mov	r3, r0
 8004584:	6039      	str	r1, [r7, #0]
 8004586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800458c:	2b00      	cmp	r3, #0
 800458e:	db0a      	blt.n	80045a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	b2da      	uxtb	r2, r3
 8004594:	490c      	ldr	r1, [pc, #48]	@ (80045c8 <__NVIC_SetPriority+0x4c>)
 8004596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800459a:	0112      	lsls	r2, r2, #4
 800459c:	b2d2      	uxtb	r2, r2
 800459e:	440b      	add	r3, r1
 80045a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045a4:	e00a      	b.n	80045bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	b2da      	uxtb	r2, r3
 80045aa:	4908      	ldr	r1, [pc, #32]	@ (80045cc <__NVIC_SetPriority+0x50>)
 80045ac:	79fb      	ldrb	r3, [r7, #7]
 80045ae:	f003 030f 	and.w	r3, r3, #15
 80045b2:	3b04      	subs	r3, #4
 80045b4:	0112      	lsls	r2, r2, #4
 80045b6:	b2d2      	uxtb	r2, r2
 80045b8:	440b      	add	r3, r1
 80045ba:	761a      	strb	r2, [r3, #24]
}
 80045bc:	bf00      	nop
 80045be:	370c      	adds	r7, #12
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr
 80045c8:	e000e100 	.word	0xe000e100
 80045cc:	e000ed00 	.word	0xe000ed00

080045d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b089      	sub	sp, #36	@ 0x24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f003 0307 	and.w	r3, r3, #7
 80045e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	f1c3 0307 	rsb	r3, r3, #7
 80045ea:	2b04      	cmp	r3, #4
 80045ec:	bf28      	it	cs
 80045ee:	2304      	movcs	r3, #4
 80045f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	3304      	adds	r3, #4
 80045f6:	2b06      	cmp	r3, #6
 80045f8:	d902      	bls.n	8004600 <NVIC_EncodePriority+0x30>
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	3b03      	subs	r3, #3
 80045fe:	e000      	b.n	8004602 <NVIC_EncodePriority+0x32>
 8004600:	2300      	movs	r3, #0
 8004602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004604:	f04f 32ff 	mov.w	r2, #4294967295
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	fa02 f303 	lsl.w	r3, r2, r3
 800460e:	43da      	mvns	r2, r3
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	401a      	ands	r2, r3
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004618:	f04f 31ff 	mov.w	r1, #4294967295
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	fa01 f303 	lsl.w	r3, r1, r3
 8004622:	43d9      	mvns	r1, r3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004628:	4313      	orrs	r3, r2
         );
}
 800462a:	4618      	mov	r0, r3
 800462c:	3724      	adds	r7, #36	@ 0x24
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
	...

08004638 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3b01      	subs	r3, #1
 8004644:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004648:	d301      	bcc.n	800464e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800464a:	2301      	movs	r3, #1
 800464c:	e00f      	b.n	800466e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800464e:	4a0a      	ldr	r2, [pc, #40]	@ (8004678 <SysTick_Config+0x40>)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	3b01      	subs	r3, #1
 8004654:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004656:	210f      	movs	r1, #15
 8004658:	f04f 30ff 	mov.w	r0, #4294967295
 800465c:	f7ff ff8e 	bl	800457c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004660:	4b05      	ldr	r3, [pc, #20]	@ (8004678 <SysTick_Config+0x40>)
 8004662:	2200      	movs	r2, #0
 8004664:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004666:	4b04      	ldr	r3, [pc, #16]	@ (8004678 <SysTick_Config+0x40>)
 8004668:	2207      	movs	r2, #7
 800466a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800466c:	2300      	movs	r3, #0
}
 800466e:	4618      	mov	r0, r3
 8004670:	3708      	adds	r7, #8
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	e000e010 	.word	0xe000e010

0800467c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f7ff ff29 	bl	80044dc <__NVIC_SetPriorityGrouping>
}
 800468a:	bf00      	nop
 800468c:	3708      	adds	r7, #8
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b086      	sub	sp, #24
 8004696:	af00      	add	r7, sp, #0
 8004698:	4603      	mov	r3, r0
 800469a:	60b9      	str	r1, [r7, #8]
 800469c:	607a      	str	r2, [r7, #4]
 800469e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80046a0:	2300      	movs	r3, #0
 80046a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80046a4:	f7ff ff3e 	bl	8004524 <__NVIC_GetPriorityGrouping>
 80046a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	68b9      	ldr	r1, [r7, #8]
 80046ae:	6978      	ldr	r0, [r7, #20]
 80046b0:	f7ff ff8e 	bl	80045d0 <NVIC_EncodePriority>
 80046b4:	4602      	mov	r2, r0
 80046b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046ba:	4611      	mov	r1, r2
 80046bc:	4618      	mov	r0, r3
 80046be:	f7ff ff5d 	bl	800457c <__NVIC_SetPriority>
}
 80046c2:	bf00      	nop
 80046c4:	3718      	adds	r7, #24
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}

080046ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046ca:	b580      	push	{r7, lr}
 80046cc:	b082      	sub	sp, #8
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	4603      	mov	r3, r0
 80046d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d8:	4618      	mov	r0, r3
 80046da:	f7ff ff31 	bl	8004540 <__NVIC_EnableIRQ>
}
 80046de:	bf00      	nop
 80046e0:	3708      	adds	r7, #8
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}

080046e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046e6:	b580      	push	{r7, lr}
 80046e8:	b082      	sub	sp, #8
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f7ff ffa2 	bl	8004638 <SysTick_Config>
 80046f4:	4603      	mov	r3, r0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3708      	adds	r7, #8
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
	...

08004700 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004700:	b480      	push	{r7}
 8004702:	b085      	sub	sp, #20
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d101      	bne.n	8004712 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e098      	b.n	8004844 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	461a      	mov	r2, r3
 8004718:	4b4d      	ldr	r3, [pc, #308]	@ (8004850 <HAL_DMA_Init+0x150>)
 800471a:	429a      	cmp	r2, r3
 800471c:	d80f      	bhi.n	800473e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	461a      	mov	r2, r3
 8004724:	4b4b      	ldr	r3, [pc, #300]	@ (8004854 <HAL_DMA_Init+0x154>)
 8004726:	4413      	add	r3, r2
 8004728:	4a4b      	ldr	r2, [pc, #300]	@ (8004858 <HAL_DMA_Init+0x158>)
 800472a:	fba2 2303 	umull	r2, r3, r2, r3
 800472e:	091b      	lsrs	r3, r3, #4
 8004730:	009a      	lsls	r2, r3, #2
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a48      	ldr	r2, [pc, #288]	@ (800485c <HAL_DMA_Init+0x15c>)
 800473a:	641a      	str	r2, [r3, #64]	@ 0x40
 800473c:	e00e      	b.n	800475c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	461a      	mov	r2, r3
 8004744:	4b46      	ldr	r3, [pc, #280]	@ (8004860 <HAL_DMA_Init+0x160>)
 8004746:	4413      	add	r3, r2
 8004748:	4a43      	ldr	r2, [pc, #268]	@ (8004858 <HAL_DMA_Init+0x158>)
 800474a:	fba2 2303 	umull	r2, r3, r2, r3
 800474e:	091b      	lsrs	r3, r3, #4
 8004750:	009a      	lsls	r2, r3, #2
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a42      	ldr	r2, [pc, #264]	@ (8004864 <HAL_DMA_Init+0x164>)
 800475a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2202      	movs	r2, #2
 8004760:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004772:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004776:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004780:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800478c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004798:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047b6:	d039      	beq.n	800482c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047bc:	4a27      	ldr	r2, [pc, #156]	@ (800485c <HAL_DMA_Init+0x15c>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d11a      	bne.n	80047f8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80047c2:	4b29      	ldr	r3, [pc, #164]	@ (8004868 <HAL_DMA_Init+0x168>)
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ca:	f003 031c 	and.w	r3, r3, #28
 80047ce:	210f      	movs	r1, #15
 80047d0:	fa01 f303 	lsl.w	r3, r1, r3
 80047d4:	43db      	mvns	r3, r3
 80047d6:	4924      	ldr	r1, [pc, #144]	@ (8004868 <HAL_DMA_Init+0x168>)
 80047d8:	4013      	ands	r3, r2
 80047da:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80047dc:	4b22      	ldr	r3, [pc, #136]	@ (8004868 <HAL_DMA_Init+0x168>)
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6859      	ldr	r1, [r3, #4]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047e8:	f003 031c 	and.w	r3, r3, #28
 80047ec:	fa01 f303 	lsl.w	r3, r1, r3
 80047f0:	491d      	ldr	r1, [pc, #116]	@ (8004868 <HAL_DMA_Init+0x168>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	600b      	str	r3, [r1, #0]
 80047f6:	e019      	b.n	800482c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80047f8:	4b1c      	ldr	r3, [pc, #112]	@ (800486c <HAL_DMA_Init+0x16c>)
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004800:	f003 031c 	and.w	r3, r3, #28
 8004804:	210f      	movs	r1, #15
 8004806:	fa01 f303 	lsl.w	r3, r1, r3
 800480a:	43db      	mvns	r3, r3
 800480c:	4917      	ldr	r1, [pc, #92]	@ (800486c <HAL_DMA_Init+0x16c>)
 800480e:	4013      	ands	r3, r2
 8004810:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004812:	4b16      	ldr	r3, [pc, #88]	@ (800486c <HAL_DMA_Init+0x16c>)
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6859      	ldr	r1, [r3, #4]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800481e:	f003 031c 	and.w	r3, r3, #28
 8004822:	fa01 f303 	lsl.w	r3, r1, r3
 8004826:	4911      	ldr	r1, [pc, #68]	@ (800486c <HAL_DMA_Init+0x16c>)
 8004828:	4313      	orrs	r3, r2
 800482a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2201      	movs	r2, #1
 8004836:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr
 8004850:	40020407 	.word	0x40020407
 8004854:	bffdfff8 	.word	0xbffdfff8
 8004858:	cccccccd 	.word	0xcccccccd
 800485c:	40020000 	.word	0x40020000
 8004860:	bffdfbf8 	.word	0xbffdfbf8
 8004864:	40020400 	.word	0x40020400
 8004868:	400200a8 	.word	0x400200a8
 800486c:	400204a8 	.word	0x400204a8

08004870 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b086      	sub	sp, #24
 8004874:	af00      	add	r7, sp, #0
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	607a      	str	r2, [r7, #4]
 800487c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800487e:	2300      	movs	r3, #0
 8004880:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004888:	2b01      	cmp	r3, #1
 800488a:	d101      	bne.n	8004890 <HAL_DMA_Start_IT+0x20>
 800488c:	2302      	movs	r3, #2
 800488e:	e04b      	b.n	8004928 <HAL_DMA_Start_IT+0xb8>
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d13a      	bne.n	800491a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2202      	movs	r2, #2
 80048a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f022 0201 	bic.w	r2, r2, #1
 80048c0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	68b9      	ldr	r1, [r7, #8]
 80048c8:	68f8      	ldr	r0, [r7, #12]
 80048ca:	f000 f91e 	bl	8004b0a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d008      	beq.n	80048e8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f042 020e 	orr.w	r2, r2, #14
 80048e4:	601a      	str	r2, [r3, #0]
 80048e6:	e00f      	b.n	8004908 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f022 0204 	bic.w	r2, r2, #4
 80048f6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f042 020a 	orr.w	r2, r2, #10
 8004906:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f042 0201 	orr.w	r2, r2, #1
 8004916:	601a      	str	r2, [r3, #0]
 8004918:	e005      	b.n	8004926 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004922:	2302      	movs	r3, #2
 8004924:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004926:	7dfb      	ldrb	r3, [r7, #23]
}
 8004928:	4618      	mov	r0, r3
 800492a:	3718      	adds	r7, #24
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}

08004930 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004938:	2300      	movs	r3, #0
 800493a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004942:	b2db      	uxtb	r3, r3
 8004944:	2b02      	cmp	r3, #2
 8004946:	d008      	beq.n	800495a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2204      	movs	r2, #4
 800494c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e022      	b.n	80049a0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f022 020e 	bic.w	r2, r2, #14
 8004968:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f022 0201 	bic.w	r2, r2, #1
 8004978:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800497e:	f003 021c 	and.w	r2, r3, #28
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004986:	2101      	movs	r1, #1
 8004988:	fa01 f202 	lsl.w	r2, r1, r2
 800498c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800499e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3714      	adds	r7, #20
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049c8:	f003 031c 	and.w	r3, r3, #28
 80049cc:	2204      	movs	r2, #4
 80049ce:	409a      	lsls	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	4013      	ands	r3, r2
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d026      	beq.n	8004a26 <HAL_DMA_IRQHandler+0x7a>
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	f003 0304 	and.w	r3, r3, #4
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d021      	beq.n	8004a26 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0320 	and.w	r3, r3, #32
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d107      	bne.n	8004a00 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f022 0204 	bic.w	r2, r2, #4
 80049fe:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a04:	f003 021c 	and.w	r2, r3, #28
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0c:	2104      	movs	r1, #4
 8004a0e:	fa01 f202 	lsl.w	r2, r1, r2
 8004a12:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d071      	beq.n	8004b00 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004a24:	e06c      	b.n	8004b00 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a2a:	f003 031c 	and.w	r3, r3, #28
 8004a2e:	2202      	movs	r2, #2
 8004a30:	409a      	lsls	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	4013      	ands	r3, r2
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d02e      	beq.n	8004a98 <HAL_DMA_IRQHandler+0xec>
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	f003 0302 	and.w	r3, r3, #2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d029      	beq.n	8004a98 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0320 	and.w	r3, r3, #32
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d10b      	bne.n	8004a6a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f022 020a 	bic.w	r2, r2, #10
 8004a60:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2201      	movs	r2, #1
 8004a66:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6e:	f003 021c 	and.w	r2, r3, #28
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a76:	2102      	movs	r1, #2
 8004a78:	fa01 f202 	lsl.w	r2, r1, r2
 8004a7c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d038      	beq.n	8004b00 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004a96:	e033      	b.n	8004b00 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a9c:	f003 031c 	and.w	r3, r3, #28
 8004aa0:	2208      	movs	r2, #8
 8004aa2:	409a      	lsls	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d02a      	beq.n	8004b02 <HAL_DMA_IRQHandler+0x156>
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	f003 0308 	and.w	r3, r3, #8
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d025      	beq.n	8004b02 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 020e 	bic.w	r2, r2, #14
 8004ac4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aca:	f003 021c 	and.w	r2, r3, #28
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	fa01 f202 	lsl.w	r2, r1, r2
 8004ad8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2201      	movs	r2, #1
 8004ade:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d004      	beq.n	8004b02 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004b00:	bf00      	nop
 8004b02:	bf00      	nop
}
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}

08004b0a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b0a:	b480      	push	{r7}
 8004b0c:	b085      	sub	sp, #20
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	60f8      	str	r0, [r7, #12]
 8004b12:	60b9      	str	r1, [r7, #8]
 8004b14:	607a      	str	r2, [r7, #4]
 8004b16:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b1c:	f003 021c 	and.w	r2, r3, #28
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b24:	2101      	movs	r1, #1
 8004b26:	fa01 f202 	lsl.w	r2, r1, r2
 8004b2a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	683a      	ldr	r2, [r7, #0]
 8004b32:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	2b10      	cmp	r3, #16
 8004b3a:	d108      	bne.n	8004b4e <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	68ba      	ldr	r2, [r7, #8]
 8004b4a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004b4c:	e007      	b.n	8004b5e <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	68ba      	ldr	r2, [r7, #8]
 8004b54:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	60da      	str	r2, [r3, #12]
}
 8004b5e:	bf00      	nop
 8004b60:	3714      	adds	r7, #20
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
	...

08004b6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b087      	sub	sp, #28
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004b76:	2300      	movs	r3, #0
 8004b78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b7a:	e17f      	b.n	8004e7c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	2101      	movs	r1, #1
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	fa01 f303 	lsl.w	r3, r1, r3
 8004b88:	4013      	ands	r3, r2
 8004b8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	f000 8171 	beq.w	8004e76 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f003 0303 	and.w	r3, r3, #3
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d005      	beq.n	8004bac <HAL_GPIO_Init+0x40>
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	f003 0303 	and.w	r3, r3, #3
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d130      	bne.n	8004c0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	005b      	lsls	r3, r3, #1
 8004bb6:	2203      	movs	r2, #3
 8004bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bbc:	43db      	mvns	r3, r3
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	68da      	ldr	r2, [r3, #12]
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	005b      	lsls	r3, r3, #1
 8004bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd0:	693a      	ldr	r2, [r7, #16]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	693a      	ldr	r2, [r7, #16]
 8004bda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004be2:	2201      	movs	r2, #1
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bea:	43db      	mvns	r3, r3
 8004bec:	693a      	ldr	r2, [r7, #16]
 8004bee:	4013      	ands	r3, r2
 8004bf0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	091b      	lsrs	r3, r3, #4
 8004bf8:	f003 0201 	and.w	r2, r3, #1
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	f003 0303 	and.w	r3, r3, #3
 8004c16:	2b03      	cmp	r3, #3
 8004c18:	d118      	bne.n	8004c4c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004c20:	2201      	movs	r2, #1
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	fa02 f303 	lsl.w	r3, r2, r3
 8004c28:	43db      	mvns	r3, r3
 8004c2a:	693a      	ldr	r2, [r7, #16]
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	08db      	lsrs	r3, r3, #3
 8004c36:	f003 0201 	and.w	r2, r3, #1
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	f003 0303 	and.w	r3, r3, #3
 8004c54:	2b03      	cmp	r3, #3
 8004c56:	d017      	beq.n	8004c88 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	005b      	lsls	r3, r3, #1
 8004c62:	2203      	movs	r2, #3
 8004c64:	fa02 f303 	lsl.w	r3, r2, r3
 8004c68:	43db      	mvns	r3, r3
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	689a      	ldr	r2, [r3, #8]
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	005b      	lsls	r3, r3, #1
 8004c78:	fa02 f303 	lsl.w	r3, r2, r3
 8004c7c:	693a      	ldr	r2, [r7, #16]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	693a      	ldr	r2, [r7, #16]
 8004c86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f003 0303 	and.w	r3, r3, #3
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d123      	bne.n	8004cdc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	08da      	lsrs	r2, r3, #3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	3208      	adds	r2, #8
 8004c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	f003 0307 	and.w	r3, r3, #7
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	220f      	movs	r2, #15
 8004cac:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb0:	43db      	mvns	r3, r3
 8004cb2:	693a      	ldr	r2, [r7, #16]
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	691a      	ldr	r2, [r3, #16]
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	f003 0307 	and.w	r3, r3, #7
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc8:	693a      	ldr	r2, [r7, #16]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	08da      	lsrs	r2, r3, #3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	3208      	adds	r2, #8
 8004cd6:	6939      	ldr	r1, [r7, #16]
 8004cd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	005b      	lsls	r3, r3, #1
 8004ce6:	2203      	movs	r2, #3
 8004ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cec:	43db      	mvns	r3, r3
 8004cee:	693a      	ldr	r2, [r7, #16]
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f003 0203 	and.w	r2, r3, #3
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	005b      	lsls	r3, r3, #1
 8004d00:	fa02 f303 	lsl.w	r3, r2, r3
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	693a      	ldr	r2, [r7, #16]
 8004d0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	f000 80ac 	beq.w	8004e76 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d1e:	4b5f      	ldr	r3, [pc, #380]	@ (8004e9c <HAL_GPIO_Init+0x330>)
 8004d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d22:	4a5e      	ldr	r2, [pc, #376]	@ (8004e9c <HAL_GPIO_Init+0x330>)
 8004d24:	f043 0301 	orr.w	r3, r3, #1
 8004d28:	6613      	str	r3, [r2, #96]	@ 0x60
 8004d2a:	4b5c      	ldr	r3, [pc, #368]	@ (8004e9c <HAL_GPIO_Init+0x330>)
 8004d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d2e:	f003 0301 	and.w	r3, r3, #1
 8004d32:	60bb      	str	r3, [r7, #8]
 8004d34:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004d36:	4a5a      	ldr	r2, [pc, #360]	@ (8004ea0 <HAL_GPIO_Init+0x334>)
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	089b      	lsrs	r3, r3, #2
 8004d3c:	3302      	adds	r3, #2
 8004d3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d42:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	f003 0303 	and.w	r3, r3, #3
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	220f      	movs	r2, #15
 8004d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d52:	43db      	mvns	r3, r3
 8004d54:	693a      	ldr	r2, [r7, #16]
 8004d56:	4013      	ands	r3, r2
 8004d58:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004d60:	d025      	beq.n	8004dae <HAL_GPIO_Init+0x242>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a4f      	ldr	r2, [pc, #316]	@ (8004ea4 <HAL_GPIO_Init+0x338>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d01f      	beq.n	8004daa <HAL_GPIO_Init+0x23e>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a4e      	ldr	r2, [pc, #312]	@ (8004ea8 <HAL_GPIO_Init+0x33c>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d019      	beq.n	8004da6 <HAL_GPIO_Init+0x23a>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a4d      	ldr	r2, [pc, #308]	@ (8004eac <HAL_GPIO_Init+0x340>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d013      	beq.n	8004da2 <HAL_GPIO_Init+0x236>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a4c      	ldr	r2, [pc, #304]	@ (8004eb0 <HAL_GPIO_Init+0x344>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d00d      	beq.n	8004d9e <HAL_GPIO_Init+0x232>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a4b      	ldr	r2, [pc, #300]	@ (8004eb4 <HAL_GPIO_Init+0x348>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d007      	beq.n	8004d9a <HAL_GPIO_Init+0x22e>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a4a      	ldr	r2, [pc, #296]	@ (8004eb8 <HAL_GPIO_Init+0x34c>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d101      	bne.n	8004d96 <HAL_GPIO_Init+0x22a>
 8004d92:	2306      	movs	r3, #6
 8004d94:	e00c      	b.n	8004db0 <HAL_GPIO_Init+0x244>
 8004d96:	2307      	movs	r3, #7
 8004d98:	e00a      	b.n	8004db0 <HAL_GPIO_Init+0x244>
 8004d9a:	2305      	movs	r3, #5
 8004d9c:	e008      	b.n	8004db0 <HAL_GPIO_Init+0x244>
 8004d9e:	2304      	movs	r3, #4
 8004da0:	e006      	b.n	8004db0 <HAL_GPIO_Init+0x244>
 8004da2:	2303      	movs	r3, #3
 8004da4:	e004      	b.n	8004db0 <HAL_GPIO_Init+0x244>
 8004da6:	2302      	movs	r3, #2
 8004da8:	e002      	b.n	8004db0 <HAL_GPIO_Init+0x244>
 8004daa:	2301      	movs	r3, #1
 8004dac:	e000      	b.n	8004db0 <HAL_GPIO_Init+0x244>
 8004dae:	2300      	movs	r3, #0
 8004db0:	697a      	ldr	r2, [r7, #20]
 8004db2:	f002 0203 	and.w	r2, r2, #3
 8004db6:	0092      	lsls	r2, r2, #2
 8004db8:	4093      	lsls	r3, r2
 8004dba:	693a      	ldr	r2, [r7, #16]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004dc0:	4937      	ldr	r1, [pc, #220]	@ (8004ea0 <HAL_GPIO_Init+0x334>)
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	089b      	lsrs	r3, r3, #2
 8004dc6:	3302      	adds	r3, #2
 8004dc8:	693a      	ldr	r2, [r7, #16]
 8004dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004dce:	4b3b      	ldr	r3, [pc, #236]	@ (8004ebc <HAL_GPIO_Init+0x350>)
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	43db      	mvns	r3, r3
 8004dd8:	693a      	ldr	r2, [r7, #16]
 8004dda:	4013      	ands	r3, r2
 8004ddc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d003      	beq.n	8004df2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004dea:	693a      	ldr	r2, [r7, #16]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004df2:	4a32      	ldr	r2, [pc, #200]	@ (8004ebc <HAL_GPIO_Init+0x350>)
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004df8:	4b30      	ldr	r3, [pc, #192]	@ (8004ebc <HAL_GPIO_Init+0x350>)
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	43db      	mvns	r3, r3
 8004e02:	693a      	ldr	r2, [r7, #16]
 8004e04:	4013      	ands	r3, r2
 8004e06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d003      	beq.n	8004e1c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004e14:	693a      	ldr	r2, [r7, #16]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004e1c:	4a27      	ldr	r2, [pc, #156]	@ (8004ebc <HAL_GPIO_Init+0x350>)
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004e22:	4b26      	ldr	r3, [pc, #152]	@ (8004ebc <HAL_GPIO_Init+0x350>)
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	43db      	mvns	r3, r3
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	4013      	ands	r3, r2
 8004e30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d003      	beq.n	8004e46 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004e3e:	693a      	ldr	r2, [r7, #16]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004e46:	4a1d      	ldr	r2, [pc, #116]	@ (8004ebc <HAL_GPIO_Init+0x350>)
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8004ebc <HAL_GPIO_Init+0x350>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	43db      	mvns	r3, r3
 8004e56:	693a      	ldr	r2, [r7, #16]
 8004e58:	4013      	ands	r3, r2
 8004e5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d003      	beq.n	8004e70 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004e68:	693a      	ldr	r2, [r7, #16]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004e70:	4a12      	ldr	r2, [pc, #72]	@ (8004ebc <HAL_GPIO_Init+0x350>)
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	3301      	adds	r3, #1
 8004e7a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	fa22 f303 	lsr.w	r3, r2, r3
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	f47f ae78 	bne.w	8004b7c <HAL_GPIO_Init+0x10>
  }
}
 8004e8c:	bf00      	nop
 8004e8e:	bf00      	nop
 8004e90:	371c      	adds	r7, #28
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr
 8004e9a:	bf00      	nop
 8004e9c:	40021000 	.word	0x40021000
 8004ea0:	40010000 	.word	0x40010000
 8004ea4:	48000400 	.word	0x48000400
 8004ea8:	48000800 	.word	0x48000800
 8004eac:	48000c00 	.word	0x48000c00
 8004eb0:	48001000 	.word	0x48001000
 8004eb4:	48001400 	.word	0x48001400
 8004eb8:	48001800 	.word	0x48001800
 8004ebc:	40010400 	.word	0x40010400

08004ec0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b083      	sub	sp, #12
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	460b      	mov	r3, r1
 8004eca:	807b      	strh	r3, [r7, #2]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ed0:	787b      	ldrb	r3, [r7, #1]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d003      	beq.n	8004ede <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ed6:	887a      	ldrh	r2, [r7, #2]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004edc:	e002      	b.n	8004ee4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004ede:	887a      	ldrh	r2, [r7, #2]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004ee4:	bf00      	nop
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004ef4:	4b04      	ldr	r3, [pc, #16]	@ (8004f08 <HAL_PWREx_GetVoltageRange+0x18>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	40007000 	.word	0x40007000

08004f0c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f1a:	d130      	bne.n	8004f7e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f1c:	4b23      	ldr	r3, [pc, #140]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004f24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f28:	d038      	beq.n	8004f9c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f2a:	4b20      	ldr	r3, [pc, #128]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004f32:	4a1e      	ldr	r2, [pc, #120]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f34:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f38:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004f3a:	4b1d      	ldr	r3, [pc, #116]	@ (8004fb0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2232      	movs	r2, #50	@ 0x32
 8004f40:	fb02 f303 	mul.w	r3, r2, r3
 8004f44:	4a1b      	ldr	r2, [pc, #108]	@ (8004fb4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004f46:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4a:	0c9b      	lsrs	r3, r3, #18
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f50:	e002      	b.n	8004f58 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	3b01      	subs	r3, #1
 8004f56:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f58:	4b14      	ldr	r3, [pc, #80]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f5a:	695b      	ldr	r3, [r3, #20]
 8004f5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f64:	d102      	bne.n	8004f6c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d1f2      	bne.n	8004f52 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f6c:	4b0f      	ldr	r3, [pc, #60]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f6e:	695b      	ldr	r3, [r3, #20]
 8004f70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f78:	d110      	bne.n	8004f9c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e00f      	b.n	8004f9e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004f86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f8a:	d007      	beq.n	8004f9c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004f8c:	4b07      	ldr	r3, [pc, #28]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004f94:	4a05      	ldr	r2, [pc, #20]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f9a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3714      	adds	r7, #20
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	40007000 	.word	0x40007000
 8004fb0:	20000008 	.word	0x20000008
 8004fb4:	431bde83 	.word	0x431bde83

08004fb8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b088      	sub	sp, #32
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d101      	bne.n	8004fca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e3ca      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fca:	4b97      	ldr	r3, [pc, #604]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	f003 030c 	and.w	r3, r3, #12
 8004fd2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fd4:	4b94      	ldr	r3, [pc, #592]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	f003 0303 	and.w	r3, r3, #3
 8004fdc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0310 	and.w	r3, r3, #16
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f000 80e4 	beq.w	80051b4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d007      	beq.n	8005002 <HAL_RCC_OscConfig+0x4a>
 8004ff2:	69bb      	ldr	r3, [r7, #24]
 8004ff4:	2b0c      	cmp	r3, #12
 8004ff6:	f040 808b 	bne.w	8005110 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	f040 8087 	bne.w	8005110 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005002:	4b89      	ldr	r3, [pc, #548]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	2b00      	cmp	r3, #0
 800500c:	d005      	beq.n	800501a <HAL_RCC_OscConfig+0x62>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	699b      	ldr	r3, [r3, #24]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d101      	bne.n	800501a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e3a2      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a1a      	ldr	r2, [r3, #32]
 800501e:	4b82      	ldr	r3, [pc, #520]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0308 	and.w	r3, r3, #8
 8005026:	2b00      	cmp	r3, #0
 8005028:	d004      	beq.n	8005034 <HAL_RCC_OscConfig+0x7c>
 800502a:	4b7f      	ldr	r3, [pc, #508]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005032:	e005      	b.n	8005040 <HAL_RCC_OscConfig+0x88>
 8005034:	4b7c      	ldr	r3, [pc, #496]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005036:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800503a:	091b      	lsrs	r3, r3, #4
 800503c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005040:	4293      	cmp	r3, r2
 8005042:	d223      	bcs.n	800508c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6a1b      	ldr	r3, [r3, #32]
 8005048:	4618      	mov	r0, r3
 800504a:	f000 fd55 	bl	8005af8 <RCC_SetFlashLatencyFromMSIRange>
 800504e:	4603      	mov	r3, r0
 8005050:	2b00      	cmp	r3, #0
 8005052:	d001      	beq.n	8005058 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e383      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005058:	4b73      	ldr	r3, [pc, #460]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a72      	ldr	r2, [pc, #456]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 800505e:	f043 0308 	orr.w	r3, r3, #8
 8005062:	6013      	str	r3, [r2, #0]
 8005064:	4b70      	ldr	r3, [pc, #448]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a1b      	ldr	r3, [r3, #32]
 8005070:	496d      	ldr	r1, [pc, #436]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005072:	4313      	orrs	r3, r2
 8005074:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005076:	4b6c      	ldr	r3, [pc, #432]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	69db      	ldr	r3, [r3, #28]
 8005082:	021b      	lsls	r3, r3, #8
 8005084:	4968      	ldr	r1, [pc, #416]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005086:	4313      	orrs	r3, r2
 8005088:	604b      	str	r3, [r1, #4]
 800508a:	e025      	b.n	80050d8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800508c:	4b66      	ldr	r3, [pc, #408]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a65      	ldr	r2, [pc, #404]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005092:	f043 0308 	orr.w	r3, r3, #8
 8005096:	6013      	str	r3, [r2, #0]
 8005098:	4b63      	ldr	r3, [pc, #396]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a1b      	ldr	r3, [r3, #32]
 80050a4:	4960      	ldr	r1, [pc, #384]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 80050a6:	4313      	orrs	r3, r2
 80050a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050aa:	4b5f      	ldr	r3, [pc, #380]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	69db      	ldr	r3, [r3, #28]
 80050b6:	021b      	lsls	r3, r3, #8
 80050b8:	495b      	ldr	r1, [pc, #364]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 80050ba:	4313      	orrs	r3, r2
 80050bc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d109      	bne.n	80050d8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a1b      	ldr	r3, [r3, #32]
 80050c8:	4618      	mov	r0, r3
 80050ca:	f000 fd15 	bl	8005af8 <RCC_SetFlashLatencyFromMSIRange>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d001      	beq.n	80050d8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e343      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80050d8:	f000 fc4a 	bl	8005970 <HAL_RCC_GetSysClockFreq>
 80050dc:	4602      	mov	r2, r0
 80050de:	4b52      	ldr	r3, [pc, #328]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	091b      	lsrs	r3, r3, #4
 80050e4:	f003 030f 	and.w	r3, r3, #15
 80050e8:	4950      	ldr	r1, [pc, #320]	@ (800522c <HAL_RCC_OscConfig+0x274>)
 80050ea:	5ccb      	ldrb	r3, [r1, r3]
 80050ec:	f003 031f 	and.w	r3, r3, #31
 80050f0:	fa22 f303 	lsr.w	r3, r2, r3
 80050f4:	4a4e      	ldr	r2, [pc, #312]	@ (8005230 <HAL_RCC_OscConfig+0x278>)
 80050f6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80050f8:	4b4e      	ldr	r3, [pc, #312]	@ (8005234 <HAL_RCC_OscConfig+0x27c>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4618      	mov	r0, r3
 80050fe:	f7fd f9f5 	bl	80024ec <HAL_InitTick>
 8005102:	4603      	mov	r3, r0
 8005104:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005106:	7bfb      	ldrb	r3, [r7, #15]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d052      	beq.n	80051b2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800510c:	7bfb      	ldrb	r3, [r7, #15]
 800510e:	e327      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d032      	beq.n	800517e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005118:	4b43      	ldr	r3, [pc, #268]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a42      	ldr	r2, [pc, #264]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 800511e:	f043 0301 	orr.w	r3, r3, #1
 8005122:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005124:	f7fd fa32 	bl	800258c <HAL_GetTick>
 8005128:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800512a:	e008      	b.n	800513e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800512c:	f7fd fa2e 	bl	800258c <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b02      	cmp	r3, #2
 8005138:	d901      	bls.n	800513e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e310      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800513e:	4b3a      	ldr	r3, [pc, #232]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 0302 	and.w	r3, r3, #2
 8005146:	2b00      	cmp	r3, #0
 8005148:	d0f0      	beq.n	800512c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800514a:	4b37      	ldr	r3, [pc, #220]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a36      	ldr	r2, [pc, #216]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005150:	f043 0308 	orr.w	r3, r3, #8
 8005154:	6013      	str	r3, [r2, #0]
 8005156:	4b34      	ldr	r3, [pc, #208]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6a1b      	ldr	r3, [r3, #32]
 8005162:	4931      	ldr	r1, [pc, #196]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005164:	4313      	orrs	r3, r2
 8005166:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005168:	4b2f      	ldr	r3, [pc, #188]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	69db      	ldr	r3, [r3, #28]
 8005174:	021b      	lsls	r3, r3, #8
 8005176:	492c      	ldr	r1, [pc, #176]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005178:	4313      	orrs	r3, r2
 800517a:	604b      	str	r3, [r1, #4]
 800517c:	e01a      	b.n	80051b4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800517e:	4b2a      	ldr	r3, [pc, #168]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a29      	ldr	r2, [pc, #164]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005184:	f023 0301 	bic.w	r3, r3, #1
 8005188:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800518a:	f7fd f9ff 	bl	800258c <HAL_GetTick>
 800518e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005190:	e008      	b.n	80051a4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005192:	f7fd f9fb 	bl	800258c <HAL_GetTick>
 8005196:	4602      	mov	r2, r0
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	1ad3      	subs	r3, r2, r3
 800519c:	2b02      	cmp	r3, #2
 800519e:	d901      	bls.n	80051a4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e2dd      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80051a4:	4b20      	ldr	r3, [pc, #128]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d1f0      	bne.n	8005192 <HAL_RCC_OscConfig+0x1da>
 80051b0:	e000      	b.n	80051b4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80051b2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f003 0301 	and.w	r3, r3, #1
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d074      	beq.n	80052aa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	2b08      	cmp	r3, #8
 80051c4:	d005      	beq.n	80051d2 <HAL_RCC_OscConfig+0x21a>
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	2b0c      	cmp	r3, #12
 80051ca:	d10e      	bne.n	80051ea <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	2b03      	cmp	r3, #3
 80051d0:	d10b      	bne.n	80051ea <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051d2:	4b15      	ldr	r3, [pc, #84]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d064      	beq.n	80052a8 <HAL_RCC_OscConfig+0x2f0>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d160      	bne.n	80052a8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e2ba      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051f2:	d106      	bne.n	8005202 <HAL_RCC_OscConfig+0x24a>
 80051f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a0b      	ldr	r2, [pc, #44]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 80051fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051fe:	6013      	str	r3, [r2, #0]
 8005200:	e026      	b.n	8005250 <HAL_RCC_OscConfig+0x298>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800520a:	d115      	bne.n	8005238 <HAL_RCC_OscConfig+0x280>
 800520c:	4b06      	ldr	r3, [pc, #24]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a05      	ldr	r2, [pc, #20]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005212:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005216:	6013      	str	r3, [r2, #0]
 8005218:	4b03      	ldr	r3, [pc, #12]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a02      	ldr	r2, [pc, #8]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 800521e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005222:	6013      	str	r3, [r2, #0]
 8005224:	e014      	b.n	8005250 <HAL_RCC_OscConfig+0x298>
 8005226:	bf00      	nop
 8005228:	40021000 	.word	0x40021000
 800522c:	0800b754 	.word	0x0800b754
 8005230:	20000008 	.word	0x20000008
 8005234:	2000000c 	.word	0x2000000c
 8005238:	4ba0      	ldr	r3, [pc, #640]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a9f      	ldr	r2, [pc, #636]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 800523e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005242:	6013      	str	r3, [r2, #0]
 8005244:	4b9d      	ldr	r3, [pc, #628]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a9c      	ldr	r2, [pc, #624]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 800524a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800524e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d013      	beq.n	8005280 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005258:	f7fd f998 	bl	800258c <HAL_GetTick>
 800525c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800525e:	e008      	b.n	8005272 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005260:	f7fd f994 	bl	800258c <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b64      	cmp	r3, #100	@ 0x64
 800526c:	d901      	bls.n	8005272 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e276      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005272:	4b92      	ldr	r3, [pc, #584]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d0f0      	beq.n	8005260 <HAL_RCC_OscConfig+0x2a8>
 800527e:	e014      	b.n	80052aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005280:	f7fd f984 	bl	800258c <HAL_GetTick>
 8005284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005286:	e008      	b.n	800529a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005288:	f7fd f980 	bl	800258c <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	2b64      	cmp	r3, #100	@ 0x64
 8005294:	d901      	bls.n	800529a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e262      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800529a:	4b88      	ldr	r3, [pc, #544]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1f0      	bne.n	8005288 <HAL_RCC_OscConfig+0x2d0>
 80052a6:	e000      	b.n	80052aa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 0302 	and.w	r3, r3, #2
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d060      	beq.n	8005378 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80052b6:	69bb      	ldr	r3, [r7, #24]
 80052b8:	2b04      	cmp	r3, #4
 80052ba:	d005      	beq.n	80052c8 <HAL_RCC_OscConfig+0x310>
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	2b0c      	cmp	r3, #12
 80052c0:	d119      	bne.n	80052f6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	2b02      	cmp	r3, #2
 80052c6:	d116      	bne.n	80052f6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052c8:	4b7c      	ldr	r3, [pc, #496]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d005      	beq.n	80052e0 <HAL_RCC_OscConfig+0x328>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d101      	bne.n	80052e0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e23f      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052e0:	4b76      	ldr	r3, [pc, #472]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	061b      	lsls	r3, r3, #24
 80052ee:	4973      	ldr	r1, [pc, #460]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052f4:	e040      	b.n	8005378 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d023      	beq.n	8005346 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052fe:	4b6f      	ldr	r3, [pc, #444]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a6e      	ldr	r2, [pc, #440]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 8005304:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005308:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800530a:	f7fd f93f 	bl	800258c <HAL_GetTick>
 800530e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005310:	e008      	b.n	8005324 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005312:	f7fd f93b 	bl	800258c <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	2b02      	cmp	r3, #2
 800531e:	d901      	bls.n	8005324 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e21d      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005324:	4b65      	ldr	r3, [pc, #404]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800532c:	2b00      	cmp	r3, #0
 800532e:	d0f0      	beq.n	8005312 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005330:	4b62      	ldr	r3, [pc, #392]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	691b      	ldr	r3, [r3, #16]
 800533c:	061b      	lsls	r3, r3, #24
 800533e:	495f      	ldr	r1, [pc, #380]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 8005340:	4313      	orrs	r3, r2
 8005342:	604b      	str	r3, [r1, #4]
 8005344:	e018      	b.n	8005378 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005346:	4b5d      	ldr	r3, [pc, #372]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a5c      	ldr	r2, [pc, #368]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 800534c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005350:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005352:	f7fd f91b 	bl	800258c <HAL_GetTick>
 8005356:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005358:	e008      	b.n	800536c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800535a:	f7fd f917 	bl	800258c <HAL_GetTick>
 800535e:	4602      	mov	r2, r0
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	2b02      	cmp	r3, #2
 8005366:	d901      	bls.n	800536c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005368:	2303      	movs	r3, #3
 800536a:	e1f9      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800536c:	4b53      	ldr	r3, [pc, #332]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005374:	2b00      	cmp	r3, #0
 8005376:	d1f0      	bne.n	800535a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0308 	and.w	r3, r3, #8
 8005380:	2b00      	cmp	r3, #0
 8005382:	d03c      	beq.n	80053fe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	695b      	ldr	r3, [r3, #20]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d01c      	beq.n	80053c6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800538c:	4b4b      	ldr	r3, [pc, #300]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 800538e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005392:	4a4a      	ldr	r2, [pc, #296]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 8005394:	f043 0301 	orr.w	r3, r3, #1
 8005398:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800539c:	f7fd f8f6 	bl	800258c <HAL_GetTick>
 80053a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053a2:	e008      	b.n	80053b6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053a4:	f7fd f8f2 	bl	800258c <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	2b02      	cmp	r3, #2
 80053b0:	d901      	bls.n	80053b6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e1d4      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053b6:	4b41      	ldr	r3, [pc, #260]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 80053b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053bc:	f003 0302 	and.w	r3, r3, #2
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d0ef      	beq.n	80053a4 <HAL_RCC_OscConfig+0x3ec>
 80053c4:	e01b      	b.n	80053fe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053c6:	4b3d      	ldr	r3, [pc, #244]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 80053c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053cc:	4a3b      	ldr	r2, [pc, #236]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 80053ce:	f023 0301 	bic.w	r3, r3, #1
 80053d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053d6:	f7fd f8d9 	bl	800258c <HAL_GetTick>
 80053da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80053dc:	e008      	b.n	80053f0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053de:	f7fd f8d5 	bl	800258c <HAL_GetTick>
 80053e2:	4602      	mov	r2, r0
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	d901      	bls.n	80053f0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e1b7      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80053f0:	4b32      	ldr	r3, [pc, #200]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 80053f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053f6:	f003 0302 	and.w	r3, r3, #2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d1ef      	bne.n	80053de <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 0304 	and.w	r3, r3, #4
 8005406:	2b00      	cmp	r3, #0
 8005408:	f000 80a6 	beq.w	8005558 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800540c:	2300      	movs	r3, #0
 800540e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005410:	4b2a      	ldr	r3, [pc, #168]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 8005412:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005414:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005418:	2b00      	cmp	r3, #0
 800541a:	d10d      	bne.n	8005438 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800541c:	4b27      	ldr	r3, [pc, #156]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 800541e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005420:	4a26      	ldr	r2, [pc, #152]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 8005422:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005426:	6593      	str	r3, [r2, #88]	@ 0x58
 8005428:	4b24      	ldr	r3, [pc, #144]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 800542a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800542c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005430:	60bb      	str	r3, [r7, #8]
 8005432:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005434:	2301      	movs	r3, #1
 8005436:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005438:	4b21      	ldr	r3, [pc, #132]	@ (80054c0 <HAL_RCC_OscConfig+0x508>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005440:	2b00      	cmp	r3, #0
 8005442:	d118      	bne.n	8005476 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005444:	4b1e      	ldr	r3, [pc, #120]	@ (80054c0 <HAL_RCC_OscConfig+0x508>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a1d      	ldr	r2, [pc, #116]	@ (80054c0 <HAL_RCC_OscConfig+0x508>)
 800544a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800544e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005450:	f7fd f89c 	bl	800258c <HAL_GetTick>
 8005454:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005456:	e008      	b.n	800546a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005458:	f7fd f898 	bl	800258c <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	2b02      	cmp	r3, #2
 8005464:	d901      	bls.n	800546a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e17a      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800546a:	4b15      	ldr	r3, [pc, #84]	@ (80054c0 <HAL_RCC_OscConfig+0x508>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005472:	2b00      	cmp	r3, #0
 8005474:	d0f0      	beq.n	8005458 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	2b01      	cmp	r3, #1
 800547c:	d108      	bne.n	8005490 <HAL_RCC_OscConfig+0x4d8>
 800547e:	4b0f      	ldr	r3, [pc, #60]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 8005480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005484:	4a0d      	ldr	r2, [pc, #52]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 8005486:	f043 0301 	orr.w	r3, r3, #1
 800548a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800548e:	e029      	b.n	80054e4 <HAL_RCC_OscConfig+0x52c>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	2b05      	cmp	r3, #5
 8005496:	d115      	bne.n	80054c4 <HAL_RCC_OscConfig+0x50c>
 8005498:	4b08      	ldr	r3, [pc, #32]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 800549a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800549e:	4a07      	ldr	r2, [pc, #28]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 80054a0:	f043 0304 	orr.w	r3, r3, #4
 80054a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054a8:	4b04      	ldr	r3, [pc, #16]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 80054aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ae:	4a03      	ldr	r2, [pc, #12]	@ (80054bc <HAL_RCC_OscConfig+0x504>)
 80054b0:	f043 0301 	orr.w	r3, r3, #1
 80054b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054b8:	e014      	b.n	80054e4 <HAL_RCC_OscConfig+0x52c>
 80054ba:	bf00      	nop
 80054bc:	40021000 	.word	0x40021000
 80054c0:	40007000 	.word	0x40007000
 80054c4:	4b9c      	ldr	r3, [pc, #624]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 80054c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ca:	4a9b      	ldr	r2, [pc, #620]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 80054cc:	f023 0301 	bic.w	r3, r3, #1
 80054d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054d4:	4b98      	ldr	r3, [pc, #608]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 80054d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054da:	4a97      	ldr	r2, [pc, #604]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 80054dc:	f023 0304 	bic.w	r3, r3, #4
 80054e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d016      	beq.n	800551a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054ec:	f7fd f84e 	bl	800258c <HAL_GetTick>
 80054f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054f2:	e00a      	b.n	800550a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054f4:	f7fd f84a 	bl	800258c <HAL_GetTick>
 80054f8:	4602      	mov	r2, r0
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005502:	4293      	cmp	r3, r2
 8005504:	d901      	bls.n	800550a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	e12a      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800550a:	4b8b      	ldr	r3, [pc, #556]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 800550c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d0ed      	beq.n	80054f4 <HAL_RCC_OscConfig+0x53c>
 8005518:	e015      	b.n	8005546 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800551a:	f7fd f837 	bl	800258c <HAL_GetTick>
 800551e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005520:	e00a      	b.n	8005538 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005522:	f7fd f833 	bl	800258c <HAL_GetTick>
 8005526:	4602      	mov	r2, r0
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	1ad3      	subs	r3, r2, r3
 800552c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005530:	4293      	cmp	r3, r2
 8005532:	d901      	bls.n	8005538 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	e113      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005538:	4b7f      	ldr	r3, [pc, #508]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 800553a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800553e:	f003 0302 	and.w	r3, r3, #2
 8005542:	2b00      	cmp	r3, #0
 8005544:	d1ed      	bne.n	8005522 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005546:	7ffb      	ldrb	r3, [r7, #31]
 8005548:	2b01      	cmp	r3, #1
 800554a:	d105      	bne.n	8005558 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800554c:	4b7a      	ldr	r3, [pc, #488]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 800554e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005550:	4a79      	ldr	r2, [pc, #484]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 8005552:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005556:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800555c:	2b00      	cmp	r3, #0
 800555e:	f000 80fe 	beq.w	800575e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005566:	2b02      	cmp	r3, #2
 8005568:	f040 80d0 	bne.w	800570c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800556c:	4b72      	ldr	r3, [pc, #456]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	f003 0203 	and.w	r2, r3, #3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800557c:	429a      	cmp	r2, r3
 800557e:	d130      	bne.n	80055e2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800558a:	3b01      	subs	r3, #1
 800558c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800558e:	429a      	cmp	r2, r3
 8005590:	d127      	bne.n	80055e2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800559c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800559e:	429a      	cmp	r2, r3
 80055a0:	d11f      	bne.n	80055e2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80055ac:	2a07      	cmp	r2, #7
 80055ae:	bf14      	ite	ne
 80055b0:	2201      	movne	r2, #1
 80055b2:	2200      	moveq	r2, #0
 80055b4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d113      	bne.n	80055e2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055c4:	085b      	lsrs	r3, r3, #1
 80055c6:	3b01      	subs	r3, #1
 80055c8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d109      	bne.n	80055e2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d8:	085b      	lsrs	r3, r3, #1
 80055da:	3b01      	subs	r3, #1
 80055dc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055de:	429a      	cmp	r2, r3
 80055e0:	d06e      	beq.n	80056c0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	2b0c      	cmp	r3, #12
 80055e6:	d069      	beq.n	80056bc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80055e8:	4b53      	ldr	r3, [pc, #332]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d105      	bne.n	8005600 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80055f4:	4b50      	ldr	r3, [pc, #320]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d001      	beq.n	8005604 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e0ad      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005604:	4b4c      	ldr	r3, [pc, #304]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a4b      	ldr	r2, [pc, #300]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 800560a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800560e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005610:	f7fc ffbc 	bl	800258c <HAL_GetTick>
 8005614:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005616:	e008      	b.n	800562a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005618:	f7fc ffb8 	bl	800258c <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	2b02      	cmp	r3, #2
 8005624:	d901      	bls.n	800562a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005626:	2303      	movs	r3, #3
 8005628:	e09a      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800562a:	4b43      	ldr	r3, [pc, #268]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1f0      	bne.n	8005618 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005636:	4b40      	ldr	r3, [pc, #256]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 8005638:	68da      	ldr	r2, [r3, #12]
 800563a:	4b40      	ldr	r3, [pc, #256]	@ (800573c <HAL_RCC_OscConfig+0x784>)
 800563c:	4013      	ands	r3, r2
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005646:	3a01      	subs	r2, #1
 8005648:	0112      	lsls	r2, r2, #4
 800564a:	4311      	orrs	r1, r2
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005650:	0212      	lsls	r2, r2, #8
 8005652:	4311      	orrs	r1, r2
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005658:	0852      	lsrs	r2, r2, #1
 800565a:	3a01      	subs	r2, #1
 800565c:	0552      	lsls	r2, r2, #21
 800565e:	4311      	orrs	r1, r2
 8005660:	687a      	ldr	r2, [r7, #4]
 8005662:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005664:	0852      	lsrs	r2, r2, #1
 8005666:	3a01      	subs	r2, #1
 8005668:	0652      	lsls	r2, r2, #25
 800566a:	4311      	orrs	r1, r2
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005670:	0912      	lsrs	r2, r2, #4
 8005672:	0452      	lsls	r2, r2, #17
 8005674:	430a      	orrs	r2, r1
 8005676:	4930      	ldr	r1, [pc, #192]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 8005678:	4313      	orrs	r3, r2
 800567a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800567c:	4b2e      	ldr	r3, [pc, #184]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a2d      	ldr	r2, [pc, #180]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 8005682:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005686:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005688:	4b2b      	ldr	r3, [pc, #172]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	4a2a      	ldr	r2, [pc, #168]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 800568e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005692:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005694:	f7fc ff7a 	bl	800258c <HAL_GetTick>
 8005698:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800569a:	e008      	b.n	80056ae <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800569c:	f7fc ff76 	bl	800258c <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	2b02      	cmp	r3, #2
 80056a8:	d901      	bls.n	80056ae <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	e058      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056ae:	4b22      	ldr	r3, [pc, #136]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d0f0      	beq.n	800569c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80056ba:	e050      	b.n	800575e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e04f      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056c0:	4b1d      	ldr	r3, [pc, #116]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d148      	bne.n	800575e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80056cc:	4b1a      	ldr	r3, [pc, #104]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a19      	ldr	r2, [pc, #100]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 80056d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056d6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80056d8:	4b17      	ldr	r3, [pc, #92]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	4a16      	ldr	r2, [pc, #88]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 80056de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056e2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80056e4:	f7fc ff52 	bl	800258c <HAL_GetTick>
 80056e8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056ea:	e008      	b.n	80056fe <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056ec:	f7fc ff4e 	bl	800258c <HAL_GetTick>
 80056f0:	4602      	mov	r2, r0
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	1ad3      	subs	r3, r2, r3
 80056f6:	2b02      	cmp	r3, #2
 80056f8:	d901      	bls.n	80056fe <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80056fa:	2303      	movs	r3, #3
 80056fc:	e030      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056fe:	4b0e      	ldr	r3, [pc, #56]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d0f0      	beq.n	80056ec <HAL_RCC_OscConfig+0x734>
 800570a:	e028      	b.n	800575e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	2b0c      	cmp	r3, #12
 8005710:	d023      	beq.n	800575a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005712:	4b09      	ldr	r3, [pc, #36]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a08      	ldr	r2, [pc, #32]	@ (8005738 <HAL_RCC_OscConfig+0x780>)
 8005718:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800571c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800571e:	f7fc ff35 	bl	800258c <HAL_GetTick>
 8005722:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005724:	e00c      	b.n	8005740 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005726:	f7fc ff31 	bl	800258c <HAL_GetTick>
 800572a:	4602      	mov	r2, r0
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	1ad3      	subs	r3, r2, r3
 8005730:	2b02      	cmp	r3, #2
 8005732:	d905      	bls.n	8005740 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005734:	2303      	movs	r3, #3
 8005736:	e013      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
 8005738:	40021000 	.word	0x40021000
 800573c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005740:	4b09      	ldr	r3, [pc, #36]	@ (8005768 <HAL_RCC_OscConfig+0x7b0>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005748:	2b00      	cmp	r3, #0
 800574a:	d1ec      	bne.n	8005726 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800574c:	4b06      	ldr	r3, [pc, #24]	@ (8005768 <HAL_RCC_OscConfig+0x7b0>)
 800574e:	68da      	ldr	r2, [r3, #12]
 8005750:	4905      	ldr	r1, [pc, #20]	@ (8005768 <HAL_RCC_OscConfig+0x7b0>)
 8005752:	4b06      	ldr	r3, [pc, #24]	@ (800576c <HAL_RCC_OscConfig+0x7b4>)
 8005754:	4013      	ands	r3, r2
 8005756:	60cb      	str	r3, [r1, #12]
 8005758:	e001      	b.n	800575e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e000      	b.n	8005760 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800575e:	2300      	movs	r3, #0
}
 8005760:	4618      	mov	r0, r3
 8005762:	3720      	adds	r7, #32
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}
 8005768:	40021000 	.word	0x40021000
 800576c:	feeefffc 	.word	0xfeeefffc

08005770 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b084      	sub	sp, #16
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
 8005778:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d101      	bne.n	8005784 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e0e7      	b.n	8005954 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005784:	4b75      	ldr	r3, [pc, #468]	@ (800595c <HAL_RCC_ClockConfig+0x1ec>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 0307 	and.w	r3, r3, #7
 800578c:	683a      	ldr	r2, [r7, #0]
 800578e:	429a      	cmp	r2, r3
 8005790:	d910      	bls.n	80057b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005792:	4b72      	ldr	r3, [pc, #456]	@ (800595c <HAL_RCC_ClockConfig+0x1ec>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f023 0207 	bic.w	r2, r3, #7
 800579a:	4970      	ldr	r1, [pc, #448]	@ (800595c <HAL_RCC_ClockConfig+0x1ec>)
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	4313      	orrs	r3, r2
 80057a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057a2:	4b6e      	ldr	r3, [pc, #440]	@ (800595c <HAL_RCC_ClockConfig+0x1ec>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f003 0307 	and.w	r3, r3, #7
 80057aa:	683a      	ldr	r2, [r7, #0]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d001      	beq.n	80057b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e0cf      	b.n	8005954 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 0302 	and.w	r3, r3, #2
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d010      	beq.n	80057e2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689a      	ldr	r2, [r3, #8]
 80057c4:	4b66      	ldr	r3, [pc, #408]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d908      	bls.n	80057e2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057d0:	4b63      	ldr	r3, [pc, #396]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	4960      	ldr	r1, [pc, #384]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 80057de:	4313      	orrs	r3, r2
 80057e0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0301 	and.w	r3, r3, #1
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d04c      	beq.n	8005888 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	2b03      	cmp	r3, #3
 80057f4:	d107      	bne.n	8005806 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057f6:	4b5a      	ldr	r3, [pc, #360]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d121      	bne.n	8005846 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e0a6      	b.n	8005954 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	2b02      	cmp	r3, #2
 800580c:	d107      	bne.n	800581e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800580e:	4b54      	ldr	r3, [pc, #336]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d115      	bne.n	8005846 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e09a      	b.n	8005954 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d107      	bne.n	8005836 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005826:	4b4e      	ldr	r3, [pc, #312]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0302 	and.w	r3, r3, #2
 800582e:	2b00      	cmp	r3, #0
 8005830:	d109      	bne.n	8005846 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e08e      	b.n	8005954 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005836:	4b4a      	ldr	r3, [pc, #296]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800583e:	2b00      	cmp	r3, #0
 8005840:	d101      	bne.n	8005846 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e086      	b.n	8005954 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005846:	4b46      	ldr	r3, [pc, #280]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	f023 0203 	bic.w	r2, r3, #3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	4943      	ldr	r1, [pc, #268]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 8005854:	4313      	orrs	r3, r2
 8005856:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005858:	f7fc fe98 	bl	800258c <HAL_GetTick>
 800585c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800585e:	e00a      	b.n	8005876 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005860:	f7fc fe94 	bl	800258c <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800586e:	4293      	cmp	r3, r2
 8005870:	d901      	bls.n	8005876 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e06e      	b.n	8005954 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005876:	4b3a      	ldr	r3, [pc, #232]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	f003 020c 	and.w	r2, r3, #12
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	429a      	cmp	r2, r3
 8005886:	d1eb      	bne.n	8005860 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 0302 	and.w	r3, r3, #2
 8005890:	2b00      	cmp	r3, #0
 8005892:	d010      	beq.n	80058b6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	689a      	ldr	r2, [r3, #8]
 8005898:	4b31      	ldr	r3, [pc, #196]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d208      	bcs.n	80058b6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058a4:	4b2e      	ldr	r3, [pc, #184]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	492b      	ldr	r1, [pc, #172]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 80058b2:	4313      	orrs	r3, r2
 80058b4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80058b6:	4b29      	ldr	r3, [pc, #164]	@ (800595c <HAL_RCC_ClockConfig+0x1ec>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 0307 	and.w	r3, r3, #7
 80058be:	683a      	ldr	r2, [r7, #0]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d210      	bcs.n	80058e6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058c4:	4b25      	ldr	r3, [pc, #148]	@ (800595c <HAL_RCC_ClockConfig+0x1ec>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f023 0207 	bic.w	r2, r3, #7
 80058cc:	4923      	ldr	r1, [pc, #140]	@ (800595c <HAL_RCC_ClockConfig+0x1ec>)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	4313      	orrs	r3, r2
 80058d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058d4:	4b21      	ldr	r3, [pc, #132]	@ (800595c <HAL_RCC_ClockConfig+0x1ec>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0307 	and.w	r3, r3, #7
 80058dc:	683a      	ldr	r2, [r7, #0]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d001      	beq.n	80058e6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e036      	b.n	8005954 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0304 	and.w	r3, r3, #4
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d008      	beq.n	8005904 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058f2:	4b1b      	ldr	r3, [pc, #108]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	4918      	ldr	r1, [pc, #96]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 8005900:	4313      	orrs	r3, r2
 8005902:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0308 	and.w	r3, r3, #8
 800590c:	2b00      	cmp	r3, #0
 800590e:	d009      	beq.n	8005924 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005910:	4b13      	ldr	r3, [pc, #76]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	00db      	lsls	r3, r3, #3
 800591e:	4910      	ldr	r1, [pc, #64]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 8005920:	4313      	orrs	r3, r2
 8005922:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005924:	f000 f824 	bl	8005970 <HAL_RCC_GetSysClockFreq>
 8005928:	4602      	mov	r2, r0
 800592a:	4b0d      	ldr	r3, [pc, #52]	@ (8005960 <HAL_RCC_ClockConfig+0x1f0>)
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	091b      	lsrs	r3, r3, #4
 8005930:	f003 030f 	and.w	r3, r3, #15
 8005934:	490b      	ldr	r1, [pc, #44]	@ (8005964 <HAL_RCC_ClockConfig+0x1f4>)
 8005936:	5ccb      	ldrb	r3, [r1, r3]
 8005938:	f003 031f 	and.w	r3, r3, #31
 800593c:	fa22 f303 	lsr.w	r3, r2, r3
 8005940:	4a09      	ldr	r2, [pc, #36]	@ (8005968 <HAL_RCC_ClockConfig+0x1f8>)
 8005942:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005944:	4b09      	ldr	r3, [pc, #36]	@ (800596c <HAL_RCC_ClockConfig+0x1fc>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4618      	mov	r0, r3
 800594a:	f7fc fdcf 	bl	80024ec <HAL_InitTick>
 800594e:	4603      	mov	r3, r0
 8005950:	72fb      	strb	r3, [r7, #11]

  return status;
 8005952:	7afb      	ldrb	r3, [r7, #11]
}
 8005954:	4618      	mov	r0, r3
 8005956:	3710      	adds	r7, #16
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	40022000 	.word	0x40022000
 8005960:	40021000 	.word	0x40021000
 8005964:	0800b754 	.word	0x0800b754
 8005968:	20000008 	.word	0x20000008
 800596c:	2000000c 	.word	0x2000000c

08005970 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005970:	b480      	push	{r7}
 8005972:	b089      	sub	sp, #36	@ 0x24
 8005974:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005976:	2300      	movs	r3, #0
 8005978:	61fb      	str	r3, [r7, #28]
 800597a:	2300      	movs	r3, #0
 800597c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800597e:	4b3e      	ldr	r3, [pc, #248]	@ (8005a78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	f003 030c 	and.w	r3, r3, #12
 8005986:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005988:	4b3b      	ldr	r3, [pc, #236]	@ (8005a78 <HAL_RCC_GetSysClockFreq+0x108>)
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	f003 0303 	and.w	r3, r3, #3
 8005990:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d005      	beq.n	80059a4 <HAL_RCC_GetSysClockFreq+0x34>
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	2b0c      	cmp	r3, #12
 800599c:	d121      	bne.n	80059e2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d11e      	bne.n	80059e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80059a4:	4b34      	ldr	r3, [pc, #208]	@ (8005a78 <HAL_RCC_GetSysClockFreq+0x108>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0308 	and.w	r3, r3, #8
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d107      	bne.n	80059c0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80059b0:	4b31      	ldr	r3, [pc, #196]	@ (8005a78 <HAL_RCC_GetSysClockFreq+0x108>)
 80059b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059b6:	0a1b      	lsrs	r3, r3, #8
 80059b8:	f003 030f 	and.w	r3, r3, #15
 80059bc:	61fb      	str	r3, [r7, #28]
 80059be:	e005      	b.n	80059cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80059c0:	4b2d      	ldr	r3, [pc, #180]	@ (8005a78 <HAL_RCC_GetSysClockFreq+0x108>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	091b      	lsrs	r3, r3, #4
 80059c6:	f003 030f 	and.w	r3, r3, #15
 80059ca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80059cc:	4a2b      	ldr	r2, [pc, #172]	@ (8005a7c <HAL_RCC_GetSysClockFreq+0x10c>)
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059d4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d10d      	bne.n	80059f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80059e0:	e00a      	b.n	80059f8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	2b04      	cmp	r3, #4
 80059e6:	d102      	bne.n	80059ee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80059e8:	4b25      	ldr	r3, [pc, #148]	@ (8005a80 <HAL_RCC_GetSysClockFreq+0x110>)
 80059ea:	61bb      	str	r3, [r7, #24]
 80059ec:	e004      	b.n	80059f8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	2b08      	cmp	r3, #8
 80059f2:	d101      	bne.n	80059f8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80059f4:	4b23      	ldr	r3, [pc, #140]	@ (8005a84 <HAL_RCC_GetSysClockFreq+0x114>)
 80059f6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	2b0c      	cmp	r3, #12
 80059fc:	d134      	bne.n	8005a68 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80059fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005a78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	f003 0303 	and.w	r3, r3, #3
 8005a06:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d003      	beq.n	8005a16 <HAL_RCC_GetSysClockFreq+0xa6>
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	2b03      	cmp	r3, #3
 8005a12:	d003      	beq.n	8005a1c <HAL_RCC_GetSysClockFreq+0xac>
 8005a14:	e005      	b.n	8005a22 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005a16:	4b1a      	ldr	r3, [pc, #104]	@ (8005a80 <HAL_RCC_GetSysClockFreq+0x110>)
 8005a18:	617b      	str	r3, [r7, #20]
      break;
 8005a1a:	e005      	b.n	8005a28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005a1c:	4b19      	ldr	r3, [pc, #100]	@ (8005a84 <HAL_RCC_GetSysClockFreq+0x114>)
 8005a1e:	617b      	str	r3, [r7, #20]
      break;
 8005a20:	e002      	b.n	8005a28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	617b      	str	r3, [r7, #20]
      break;
 8005a26:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a28:	4b13      	ldr	r3, [pc, #76]	@ (8005a78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	091b      	lsrs	r3, r3, #4
 8005a2e:	f003 0307 	and.w	r3, r3, #7
 8005a32:	3301      	adds	r3, #1
 8005a34:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005a36:	4b10      	ldr	r3, [pc, #64]	@ (8005a78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	0a1b      	lsrs	r3, r3, #8
 8005a3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a40:	697a      	ldr	r2, [r7, #20]
 8005a42:	fb03 f202 	mul.w	r2, r3, r2
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a4c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8005a78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	0e5b      	lsrs	r3, r3, #25
 8005a54:	f003 0303 	and.w	r3, r3, #3
 8005a58:	3301      	adds	r3, #1
 8005a5a:	005b      	lsls	r3, r3, #1
 8005a5c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005a5e:	697a      	ldr	r2, [r7, #20]
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a66:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005a68:	69bb      	ldr	r3, [r7, #24]
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3724      	adds	r7, #36	@ 0x24
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr
 8005a76:	bf00      	nop
 8005a78:	40021000 	.word	0x40021000
 8005a7c:	0800b76c 	.word	0x0800b76c
 8005a80:	00f42400 	.word	0x00f42400
 8005a84:	007a1200 	.word	0x007a1200

08005a88 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a8c:	4b03      	ldr	r3, [pc, #12]	@ (8005a9c <HAL_RCC_GetHCLKFreq+0x14>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	46bd      	mov	sp, r7
 8005a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a98:	4770      	bx	lr
 8005a9a:	bf00      	nop
 8005a9c:	20000008 	.word	0x20000008

08005aa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005aa4:	f7ff fff0 	bl	8005a88 <HAL_RCC_GetHCLKFreq>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	4b06      	ldr	r3, [pc, #24]	@ (8005ac4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	0a1b      	lsrs	r3, r3, #8
 8005ab0:	f003 0307 	and.w	r3, r3, #7
 8005ab4:	4904      	ldr	r1, [pc, #16]	@ (8005ac8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005ab6:	5ccb      	ldrb	r3, [r1, r3]
 8005ab8:	f003 031f 	and.w	r3, r3, #31
 8005abc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	40021000 	.word	0x40021000
 8005ac8:	0800b764 	.word	0x0800b764

08005acc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005ad0:	f7ff ffda 	bl	8005a88 <HAL_RCC_GetHCLKFreq>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	4b06      	ldr	r3, [pc, #24]	@ (8005af0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	0adb      	lsrs	r3, r3, #11
 8005adc:	f003 0307 	and.w	r3, r3, #7
 8005ae0:	4904      	ldr	r1, [pc, #16]	@ (8005af4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005ae2:	5ccb      	ldrb	r3, [r1, r3]
 8005ae4:	f003 031f 	and.w	r3, r3, #31
 8005ae8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	40021000 	.word	0x40021000
 8005af4:	0800b764 	.word	0x0800b764

08005af8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b086      	sub	sp, #24
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005b00:	2300      	movs	r3, #0
 8005b02:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005b04:	4b2a      	ldr	r3, [pc, #168]	@ (8005bb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d003      	beq.n	8005b18 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005b10:	f7ff f9ee 	bl	8004ef0 <HAL_PWREx_GetVoltageRange>
 8005b14:	6178      	str	r0, [r7, #20]
 8005b16:	e014      	b.n	8005b42 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005b18:	4b25      	ldr	r3, [pc, #148]	@ (8005bb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b1c:	4a24      	ldr	r2, [pc, #144]	@ (8005bb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b22:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b24:	4b22      	ldr	r3, [pc, #136]	@ (8005bb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b2c:	60fb      	str	r3, [r7, #12]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005b30:	f7ff f9de 	bl	8004ef0 <HAL_PWREx_GetVoltageRange>
 8005b34:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005b36:	4b1e      	ldr	r3, [pc, #120]	@ (8005bb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b3a:	4a1d      	ldr	r2, [pc, #116]	@ (8005bb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b40:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b48:	d10b      	bne.n	8005b62 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2b80      	cmp	r3, #128	@ 0x80
 8005b4e:	d919      	bls.n	8005b84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2ba0      	cmp	r3, #160	@ 0xa0
 8005b54:	d902      	bls.n	8005b5c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005b56:	2302      	movs	r3, #2
 8005b58:	613b      	str	r3, [r7, #16]
 8005b5a:	e013      	b.n	8005b84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	613b      	str	r3, [r7, #16]
 8005b60:	e010      	b.n	8005b84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2b80      	cmp	r3, #128	@ 0x80
 8005b66:	d902      	bls.n	8005b6e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005b68:	2303      	movs	r3, #3
 8005b6a:	613b      	str	r3, [r7, #16]
 8005b6c:	e00a      	b.n	8005b84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2b80      	cmp	r3, #128	@ 0x80
 8005b72:	d102      	bne.n	8005b7a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005b74:	2302      	movs	r3, #2
 8005b76:	613b      	str	r3, [r7, #16]
 8005b78:	e004      	b.n	8005b84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2b70      	cmp	r3, #112	@ 0x70
 8005b7e:	d101      	bne.n	8005b84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005b80:	2301      	movs	r3, #1
 8005b82:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005b84:	4b0b      	ldr	r3, [pc, #44]	@ (8005bb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f023 0207 	bic.w	r2, r3, #7
 8005b8c:	4909      	ldr	r1, [pc, #36]	@ (8005bb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005b94:	4b07      	ldr	r3, [pc, #28]	@ (8005bb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0307 	and.w	r3, r3, #7
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d001      	beq.n	8005ba6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e000      	b.n	8005ba8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3718      	adds	r7, #24
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}
 8005bb0:	40021000 	.word	0x40021000
 8005bb4:	40022000 	.word	0x40022000

08005bb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b086      	sub	sp, #24
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d041      	beq.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bd8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005bdc:	d02a      	beq.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005bde:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005be2:	d824      	bhi.n	8005c2e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005be4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005be8:	d008      	beq.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005bea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005bee:	d81e      	bhi.n	8005c2e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d00a      	beq.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005bf4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bf8:	d010      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005bfa:	e018      	b.n	8005c2e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005bfc:	4b86      	ldr	r3, [pc, #536]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	4a85      	ldr	r2, [pc, #532]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c06:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005c08:	e015      	b.n	8005c36 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	3304      	adds	r3, #4
 8005c0e:	2100      	movs	r1, #0
 8005c10:	4618      	mov	r0, r3
 8005c12:	f000 fabb 	bl	800618c <RCCEx_PLLSAI1_Config>
 8005c16:	4603      	mov	r3, r0
 8005c18:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005c1a:	e00c      	b.n	8005c36 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	3320      	adds	r3, #32
 8005c20:	2100      	movs	r1, #0
 8005c22:	4618      	mov	r0, r3
 8005c24:	f000 fba6 	bl	8006374 <RCCEx_PLLSAI2_Config>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005c2c:	e003      	b.n	8005c36 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	74fb      	strb	r3, [r7, #19]
      break;
 8005c32:	e000      	b.n	8005c36 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005c34:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c36:	7cfb      	ldrb	r3, [r7, #19]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d10b      	bne.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005c3c:	4b76      	ldr	r3, [pc, #472]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c42:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c4a:	4973      	ldr	r1, [pc, #460]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005c52:	e001      	b.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c54:	7cfb      	ldrb	r3, [r7, #19]
 8005c56:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d041      	beq.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c68:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005c6c:	d02a      	beq.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005c6e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005c72:	d824      	bhi.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005c74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005c78:	d008      	beq.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005c7a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005c7e:	d81e      	bhi.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d00a      	beq.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005c84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005c88:	d010      	beq.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005c8a:	e018      	b.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005c8c:	4b62      	ldr	r3, [pc, #392]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	4a61      	ldr	r2, [pc, #388]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c96:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005c98:	e015      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	3304      	adds	r3, #4
 8005c9e:	2100      	movs	r1, #0
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f000 fa73 	bl	800618c <RCCEx_PLLSAI1_Config>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005caa:	e00c      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	3320      	adds	r3, #32
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 fb5e 	bl	8006374 <RCCEx_PLLSAI2_Config>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005cbc:	e003      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	74fb      	strb	r3, [r7, #19]
      break;
 8005cc2:	e000      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005cc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005cc6:	7cfb      	ldrb	r3, [r7, #19]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d10b      	bne.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005ccc:	4b52      	ldr	r3, [pc, #328]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cd2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005cda:	494f      	ldr	r1, [pc, #316]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005ce2:	e001      	b.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ce4:	7cfb      	ldrb	r3, [r7, #19]
 8005ce6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f000 80a0 	beq.w	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005cfa:	4b47      	ldr	r3, [pc, #284]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d101      	bne.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005d06:	2301      	movs	r3, #1
 8005d08:	e000      	b.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d00d      	beq.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d10:	4b41      	ldr	r3, [pc, #260]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d14:	4a40      	ldr	r2, [pc, #256]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d1c:	4b3e      	ldr	r3, [pc, #248]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d24:	60bb      	str	r3, [r7, #8]
 8005d26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a3a      	ldr	r2, [pc, #232]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005d32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d36:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005d38:	f7fc fc28 	bl	800258c <HAL_GetTick>
 8005d3c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005d3e:	e009      	b.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d40:	f7fc fc24 	bl	800258c <HAL_GetTick>
 8005d44:	4602      	mov	r2, r0
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	2b02      	cmp	r3, #2
 8005d4c:	d902      	bls.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	74fb      	strb	r3, [r7, #19]
        break;
 8005d52:	e005      	b.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005d54:	4b31      	ldr	r3, [pc, #196]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d0ef      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005d60:	7cfb      	ldrb	r3, [r7, #19]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d15c      	bne.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005d66:	4b2c      	ldr	r3, [pc, #176]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d70:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d01f      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d019      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005d84:	4b24      	ldr	r3, [pc, #144]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d8e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005d90:	4b21      	ldr	r3, [pc, #132]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d96:	4a20      	ldr	r2, [pc, #128]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005da0:	4b1d      	ldr	r3, [pc, #116]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005da6:	4a1c      	ldr	r2, [pc, #112]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005da8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005db0:	4a19      	ldr	r2, [pc, #100]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	f003 0301 	and.w	r3, r3, #1
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d016      	beq.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc2:	f7fc fbe3 	bl	800258c <HAL_GetTick>
 8005dc6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005dc8:	e00b      	b.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dca:	f7fc fbdf 	bl	800258c <HAL_GetTick>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	1ad3      	subs	r3, r2, r3
 8005dd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d902      	bls.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005ddc:	2303      	movs	r3, #3
 8005dde:	74fb      	strb	r3, [r7, #19]
            break;
 8005de0:	e006      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005de2:	4b0d      	ldr	r3, [pc, #52]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005de8:	f003 0302 	and.w	r3, r3, #2
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d0ec      	beq.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005df0:	7cfb      	ldrb	r3, [r7, #19]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d10c      	bne.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005df6:	4b08      	ldr	r3, [pc, #32]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dfc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e06:	4904      	ldr	r1, [pc, #16]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005e0e:	e009      	b.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005e10:	7cfb      	ldrb	r3, [r7, #19]
 8005e12:	74bb      	strb	r3, [r7, #18]
 8005e14:	e006      	b.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005e16:	bf00      	nop
 8005e18:	40021000 	.word	0x40021000
 8005e1c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e20:	7cfb      	ldrb	r3, [r7, #19]
 8005e22:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e24:	7c7b      	ldrb	r3, [r7, #17]
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d105      	bne.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e2a:	4b9e      	ldr	r3, [pc, #632]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e2e:	4a9d      	ldr	r2, [pc, #628]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e34:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 0301 	and.w	r3, r3, #1
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d00a      	beq.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005e42:	4b98      	ldr	r3, [pc, #608]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e48:	f023 0203 	bic.w	r2, r3, #3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e50:	4994      	ldr	r1, [pc, #592]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e52:	4313      	orrs	r3, r2
 8005e54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 0302 	and.w	r3, r3, #2
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d00a      	beq.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e64:	4b8f      	ldr	r3, [pc, #572]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e6a:	f023 020c 	bic.w	r2, r3, #12
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e72:	498c      	ldr	r1, [pc, #560]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0304 	and.w	r3, r3, #4
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d00a      	beq.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005e86:	4b87      	ldr	r3, [pc, #540]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e8c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e94:	4983      	ldr	r1, [pc, #524]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e96:	4313      	orrs	r3, r2
 8005e98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0308 	and.w	r3, r3, #8
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d00a      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005ea8:	4b7e      	ldr	r3, [pc, #504]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eae:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eb6:	497b      	ldr	r1, [pc, #492]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0310 	and.w	r3, r3, #16
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d00a      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005eca:	4b76      	ldr	r3, [pc, #472]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ed0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ed8:	4972      	ldr	r1, [pc, #456]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005eda:	4313      	orrs	r3, r2
 8005edc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 0320 	and.w	r3, r3, #32
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d00a      	beq.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005eec:	4b6d      	ldr	r3, [pc, #436]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ef2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005efa:	496a      	ldr	r1, [pc, #424]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005efc:	4313      	orrs	r3, r2
 8005efe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d00a      	beq.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005f0e:	4b65      	ldr	r3, [pc, #404]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f14:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f1c:	4961      	ldr	r1, [pc, #388]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d00a      	beq.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005f30:	4b5c      	ldr	r3, [pc, #368]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f36:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f3e:	4959      	ldr	r1, [pc, #356]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f40:	4313      	orrs	r3, r2
 8005f42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00a      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f52:	4b54      	ldr	r3, [pc, #336]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f58:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f60:	4950      	ldr	r1, [pc, #320]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f62:	4313      	orrs	r3, r2
 8005f64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00a      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005f74:	4b4b      	ldr	r3, [pc, #300]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f7a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f82:	4948      	ldr	r1, [pc, #288]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d00a      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005f96:	4b43      	ldr	r3, [pc, #268]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f9c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fa4:	493f      	ldr	r1, [pc, #252]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d028      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005fb8:	4b3a      	ldr	r3, [pc, #232]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fbe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fc6:	4937      	ldr	r1, [pc, #220]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fd2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fd6:	d106      	bne.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005fd8:	4b32      	ldr	r3, [pc, #200]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	4a31      	ldr	r2, [pc, #196]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fe2:	60d3      	str	r3, [r2, #12]
 8005fe4:	e011      	b.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005fee:	d10c      	bne.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	3304      	adds	r3, #4
 8005ff4:	2101      	movs	r1, #1
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f000 f8c8 	bl	800618c <RCCEx_PLLSAI1_Config>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006000:	7cfb      	ldrb	r3, [r7, #19]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d001      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8006006:	7cfb      	ldrb	r3, [r7, #19]
 8006008:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d028      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006016:	4b23      	ldr	r3, [pc, #140]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800601c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006024:	491f      	ldr	r1, [pc, #124]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006026:	4313      	orrs	r3, r2
 8006028:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006030:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006034:	d106      	bne.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006036:	4b1b      	ldr	r3, [pc, #108]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006038:	68db      	ldr	r3, [r3, #12]
 800603a:	4a1a      	ldr	r2, [pc, #104]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800603c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006040:	60d3      	str	r3, [r2, #12]
 8006042:	e011      	b.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006048:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800604c:	d10c      	bne.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	3304      	adds	r3, #4
 8006052:	2101      	movs	r1, #1
 8006054:	4618      	mov	r0, r3
 8006056:	f000 f899 	bl	800618c <RCCEx_PLLSAI1_Config>
 800605a:	4603      	mov	r3, r0
 800605c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800605e:	7cfb      	ldrb	r3, [r7, #19]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d001      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8006064:	7cfb      	ldrb	r3, [r7, #19]
 8006066:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006070:	2b00      	cmp	r3, #0
 8006072:	d02b      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006074:	4b0b      	ldr	r3, [pc, #44]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800607a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006082:	4908      	ldr	r1, [pc, #32]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006084:	4313      	orrs	r3, r2
 8006086:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800608e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006092:	d109      	bne.n	80060a8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006094:	4b03      	ldr	r3, [pc, #12]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006096:	68db      	ldr	r3, [r3, #12]
 8006098:	4a02      	ldr	r2, [pc, #8]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800609a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800609e:	60d3      	str	r3, [r2, #12]
 80060a0:	e014      	b.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80060a2:	bf00      	nop
 80060a4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80060b0:	d10c      	bne.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	3304      	adds	r3, #4
 80060b6:	2101      	movs	r1, #1
 80060b8:	4618      	mov	r0, r3
 80060ba:	f000 f867 	bl	800618c <RCCEx_PLLSAI1_Config>
 80060be:	4603      	mov	r3, r0
 80060c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80060c2:	7cfb      	ldrb	r3, [r7, #19]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d001      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80060c8:	7cfb      	ldrb	r3, [r7, #19]
 80060ca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d02f      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80060d8:	4b2b      	ldr	r3, [pc, #172]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80060da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060de:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80060e6:	4928      	ldr	r1, [pc, #160]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80060e8:	4313      	orrs	r3, r2
 80060ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80060f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060f6:	d10d      	bne.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	3304      	adds	r3, #4
 80060fc:	2102      	movs	r1, #2
 80060fe:	4618      	mov	r0, r3
 8006100:	f000 f844 	bl	800618c <RCCEx_PLLSAI1_Config>
 8006104:	4603      	mov	r3, r0
 8006106:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006108:	7cfb      	ldrb	r3, [r7, #19]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d014      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800610e:	7cfb      	ldrb	r3, [r7, #19]
 8006110:	74bb      	strb	r3, [r7, #18]
 8006112:	e011      	b.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006118:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800611c:	d10c      	bne.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	3320      	adds	r3, #32
 8006122:	2102      	movs	r1, #2
 8006124:	4618      	mov	r0, r3
 8006126:	f000 f925 	bl	8006374 <RCCEx_PLLSAI2_Config>
 800612a:	4603      	mov	r3, r0
 800612c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800612e:	7cfb      	ldrb	r3, [r7, #19]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d001      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006134:	7cfb      	ldrb	r3, [r7, #19]
 8006136:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00a      	beq.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006144:	4b10      	ldr	r3, [pc, #64]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800614a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006152:	490d      	ldr	r1, [pc, #52]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006154:	4313      	orrs	r3, r2
 8006156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00b      	beq.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006166:	4b08      	ldr	r3, [pc, #32]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800616c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006176:	4904      	ldr	r1, [pc, #16]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006178:	4313      	orrs	r3, r2
 800617a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800617e:	7cbb      	ldrb	r3, [r7, #18]
}
 8006180:	4618      	mov	r0, r3
 8006182:	3718      	adds	r7, #24
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}
 8006188:	40021000 	.word	0x40021000

0800618c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006196:	2300      	movs	r3, #0
 8006198:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800619a:	4b75      	ldr	r3, [pc, #468]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 800619c:	68db      	ldr	r3, [r3, #12]
 800619e:	f003 0303 	and.w	r3, r3, #3
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d018      	beq.n	80061d8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80061a6:	4b72      	ldr	r3, [pc, #456]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 80061a8:	68db      	ldr	r3, [r3, #12]
 80061aa:	f003 0203 	and.w	r2, r3, #3
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d10d      	bne.n	80061d2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
       ||
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d009      	beq.n	80061d2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80061be:	4b6c      	ldr	r3, [pc, #432]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	091b      	lsrs	r3, r3, #4
 80061c4:	f003 0307 	and.w	r3, r3, #7
 80061c8:	1c5a      	adds	r2, r3, #1
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	685b      	ldr	r3, [r3, #4]
       ||
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d047      	beq.n	8006262 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	73fb      	strb	r3, [r7, #15]
 80061d6:	e044      	b.n	8006262 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2b03      	cmp	r3, #3
 80061de:	d018      	beq.n	8006212 <RCCEx_PLLSAI1_Config+0x86>
 80061e0:	2b03      	cmp	r3, #3
 80061e2:	d825      	bhi.n	8006230 <RCCEx_PLLSAI1_Config+0xa4>
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d002      	beq.n	80061ee <RCCEx_PLLSAI1_Config+0x62>
 80061e8:	2b02      	cmp	r3, #2
 80061ea:	d009      	beq.n	8006200 <RCCEx_PLLSAI1_Config+0x74>
 80061ec:	e020      	b.n	8006230 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80061ee:	4b60      	ldr	r3, [pc, #384]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 0302 	and.w	r3, r3, #2
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d11d      	bne.n	8006236 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80061fe:	e01a      	b.n	8006236 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006200:	4b5b      	ldr	r3, [pc, #364]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006208:	2b00      	cmp	r3, #0
 800620a:	d116      	bne.n	800623a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800620c:	2301      	movs	r3, #1
 800620e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006210:	e013      	b.n	800623a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006212:	4b57      	ldr	r3, [pc, #348]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10f      	bne.n	800623e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800621e:	4b54      	ldr	r3, [pc, #336]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006226:	2b00      	cmp	r3, #0
 8006228:	d109      	bne.n	800623e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800622e:	e006      	b.n	800623e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	73fb      	strb	r3, [r7, #15]
      break;
 8006234:	e004      	b.n	8006240 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006236:	bf00      	nop
 8006238:	e002      	b.n	8006240 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800623a:	bf00      	nop
 800623c:	e000      	b.n	8006240 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800623e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006240:	7bfb      	ldrb	r3, [r7, #15]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d10d      	bne.n	8006262 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006246:	4b4a      	ldr	r3, [pc, #296]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6819      	ldr	r1, [r3, #0]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	3b01      	subs	r3, #1
 8006258:	011b      	lsls	r3, r3, #4
 800625a:	430b      	orrs	r3, r1
 800625c:	4944      	ldr	r1, [pc, #272]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 800625e:	4313      	orrs	r3, r2
 8006260:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006262:	7bfb      	ldrb	r3, [r7, #15]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d17d      	bne.n	8006364 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006268:	4b41      	ldr	r3, [pc, #260]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a40      	ldr	r2, [pc, #256]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 800626e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006272:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006274:	f7fc f98a 	bl	800258c <HAL_GetTick>
 8006278:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800627a:	e009      	b.n	8006290 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800627c:	f7fc f986 	bl	800258c <HAL_GetTick>
 8006280:	4602      	mov	r2, r0
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	1ad3      	subs	r3, r2, r3
 8006286:	2b02      	cmp	r3, #2
 8006288:	d902      	bls.n	8006290 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800628a:	2303      	movs	r3, #3
 800628c:	73fb      	strb	r3, [r7, #15]
        break;
 800628e:	e005      	b.n	800629c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006290:	4b37      	ldr	r3, [pc, #220]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006298:	2b00      	cmp	r3, #0
 800629a:	d1ef      	bne.n	800627c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800629c:	7bfb      	ldrb	r3, [r7, #15]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d160      	bne.n	8006364 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d111      	bne.n	80062cc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80062a8:	4b31      	ldr	r3, [pc, #196]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 80062aa:	691b      	ldr	r3, [r3, #16]
 80062ac:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80062b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062b4:	687a      	ldr	r2, [r7, #4]
 80062b6:	6892      	ldr	r2, [r2, #8]
 80062b8:	0211      	lsls	r1, r2, #8
 80062ba:	687a      	ldr	r2, [r7, #4]
 80062bc:	68d2      	ldr	r2, [r2, #12]
 80062be:	0912      	lsrs	r2, r2, #4
 80062c0:	0452      	lsls	r2, r2, #17
 80062c2:	430a      	orrs	r2, r1
 80062c4:	492a      	ldr	r1, [pc, #168]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 80062c6:	4313      	orrs	r3, r2
 80062c8:	610b      	str	r3, [r1, #16]
 80062ca:	e027      	b.n	800631c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d112      	bne.n	80062f8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80062d2:	4b27      	ldr	r3, [pc, #156]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80062da:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80062de:	687a      	ldr	r2, [r7, #4]
 80062e0:	6892      	ldr	r2, [r2, #8]
 80062e2:	0211      	lsls	r1, r2, #8
 80062e4:	687a      	ldr	r2, [r7, #4]
 80062e6:	6912      	ldr	r2, [r2, #16]
 80062e8:	0852      	lsrs	r2, r2, #1
 80062ea:	3a01      	subs	r2, #1
 80062ec:	0552      	lsls	r2, r2, #21
 80062ee:	430a      	orrs	r2, r1
 80062f0:	491f      	ldr	r1, [pc, #124]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 80062f2:	4313      	orrs	r3, r2
 80062f4:	610b      	str	r3, [r1, #16]
 80062f6:	e011      	b.n	800631c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80062f8:	4b1d      	ldr	r3, [pc, #116]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 80062fa:	691b      	ldr	r3, [r3, #16]
 80062fc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006300:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	6892      	ldr	r2, [r2, #8]
 8006308:	0211      	lsls	r1, r2, #8
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	6952      	ldr	r2, [r2, #20]
 800630e:	0852      	lsrs	r2, r2, #1
 8006310:	3a01      	subs	r2, #1
 8006312:	0652      	lsls	r2, r2, #25
 8006314:	430a      	orrs	r2, r1
 8006316:	4916      	ldr	r1, [pc, #88]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006318:	4313      	orrs	r3, r2
 800631a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800631c:	4b14      	ldr	r3, [pc, #80]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a13      	ldr	r2, [pc, #76]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006322:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006326:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006328:	f7fc f930 	bl	800258c <HAL_GetTick>
 800632c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800632e:	e009      	b.n	8006344 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006330:	f7fc f92c 	bl	800258c <HAL_GetTick>
 8006334:	4602      	mov	r2, r0
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	2b02      	cmp	r3, #2
 800633c:	d902      	bls.n	8006344 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800633e:	2303      	movs	r3, #3
 8006340:	73fb      	strb	r3, [r7, #15]
          break;
 8006342:	e005      	b.n	8006350 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006344:	4b0a      	ldr	r3, [pc, #40]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800634c:	2b00      	cmp	r3, #0
 800634e:	d0ef      	beq.n	8006330 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006350:	7bfb      	ldrb	r3, [r7, #15]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d106      	bne.n	8006364 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006356:	4b06      	ldr	r3, [pc, #24]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006358:	691a      	ldr	r2, [r3, #16]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	699b      	ldr	r3, [r3, #24]
 800635e:	4904      	ldr	r1, [pc, #16]	@ (8006370 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006360:	4313      	orrs	r3, r2
 8006362:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006364:	7bfb      	ldrb	r3, [r7, #15]
}
 8006366:	4618      	mov	r0, r3
 8006368:	3710      	adds	r7, #16
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}
 800636e:	bf00      	nop
 8006370:	40021000 	.word	0x40021000

08006374 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800637e:	2300      	movs	r3, #0
 8006380:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006382:	4b6a      	ldr	r3, [pc, #424]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	f003 0303 	and.w	r3, r3, #3
 800638a:	2b00      	cmp	r3, #0
 800638c:	d018      	beq.n	80063c0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800638e:	4b67      	ldr	r3, [pc, #412]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	f003 0203 	and.w	r2, r3, #3
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	429a      	cmp	r2, r3
 800639c:	d10d      	bne.n	80063ba <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
       ||
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d009      	beq.n	80063ba <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80063a6:	4b61      	ldr	r3, [pc, #388]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	091b      	lsrs	r3, r3, #4
 80063ac:	f003 0307 	and.w	r3, r3, #7
 80063b0:	1c5a      	adds	r2, r3, #1
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	685b      	ldr	r3, [r3, #4]
       ||
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d047      	beq.n	800644a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	73fb      	strb	r3, [r7, #15]
 80063be:	e044      	b.n	800644a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	2b03      	cmp	r3, #3
 80063c6:	d018      	beq.n	80063fa <RCCEx_PLLSAI2_Config+0x86>
 80063c8:	2b03      	cmp	r3, #3
 80063ca:	d825      	bhi.n	8006418 <RCCEx_PLLSAI2_Config+0xa4>
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d002      	beq.n	80063d6 <RCCEx_PLLSAI2_Config+0x62>
 80063d0:	2b02      	cmp	r3, #2
 80063d2:	d009      	beq.n	80063e8 <RCCEx_PLLSAI2_Config+0x74>
 80063d4:	e020      	b.n	8006418 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80063d6:	4b55      	ldr	r3, [pc, #340]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f003 0302 	and.w	r3, r3, #2
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d11d      	bne.n	800641e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063e6:	e01a      	b.n	800641e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80063e8:	4b50      	ldr	r3, [pc, #320]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d116      	bne.n	8006422 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063f8:	e013      	b.n	8006422 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80063fa:	4b4c      	ldr	r3, [pc, #304]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006402:	2b00      	cmp	r3, #0
 8006404:	d10f      	bne.n	8006426 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006406:	4b49      	ldr	r3, [pc, #292]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d109      	bne.n	8006426 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006416:	e006      	b.n	8006426 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	73fb      	strb	r3, [r7, #15]
      break;
 800641c:	e004      	b.n	8006428 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800641e:	bf00      	nop
 8006420:	e002      	b.n	8006428 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006422:	bf00      	nop
 8006424:	e000      	b.n	8006428 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006426:	bf00      	nop
    }

    if(status == HAL_OK)
 8006428:	7bfb      	ldrb	r3, [r7, #15]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d10d      	bne.n	800644a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800642e:	4b3f      	ldr	r3, [pc, #252]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6819      	ldr	r1, [r3, #0]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	3b01      	subs	r3, #1
 8006440:	011b      	lsls	r3, r3, #4
 8006442:	430b      	orrs	r3, r1
 8006444:	4939      	ldr	r1, [pc, #228]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006446:	4313      	orrs	r3, r2
 8006448:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800644a:	7bfb      	ldrb	r3, [r7, #15]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d167      	bne.n	8006520 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006450:	4b36      	ldr	r3, [pc, #216]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a35      	ldr	r2, [pc, #212]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006456:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800645a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800645c:	f7fc f896 	bl	800258c <HAL_GetTick>
 8006460:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006462:	e009      	b.n	8006478 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006464:	f7fc f892 	bl	800258c <HAL_GetTick>
 8006468:	4602      	mov	r2, r0
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	2b02      	cmp	r3, #2
 8006470:	d902      	bls.n	8006478 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006472:	2303      	movs	r3, #3
 8006474:	73fb      	strb	r3, [r7, #15]
        break;
 8006476:	e005      	b.n	8006484 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006478:	4b2c      	ldr	r3, [pc, #176]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006480:	2b00      	cmp	r3, #0
 8006482:	d1ef      	bne.n	8006464 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006484:	7bfb      	ldrb	r3, [r7, #15]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d14a      	bne.n	8006520 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d111      	bne.n	80064b4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006490:	4b26      	ldr	r3, [pc, #152]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006492:	695b      	ldr	r3, [r3, #20]
 8006494:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8006498:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	6892      	ldr	r2, [r2, #8]
 80064a0:	0211      	lsls	r1, r2, #8
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	68d2      	ldr	r2, [r2, #12]
 80064a6:	0912      	lsrs	r2, r2, #4
 80064a8:	0452      	lsls	r2, r2, #17
 80064aa:	430a      	orrs	r2, r1
 80064ac:	491f      	ldr	r1, [pc, #124]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 80064ae:	4313      	orrs	r3, r2
 80064b0:	614b      	str	r3, [r1, #20]
 80064b2:	e011      	b.n	80064d8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80064b4:	4b1d      	ldr	r3, [pc, #116]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 80064b6:	695b      	ldr	r3, [r3, #20]
 80064b8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80064bc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80064c0:	687a      	ldr	r2, [r7, #4]
 80064c2:	6892      	ldr	r2, [r2, #8]
 80064c4:	0211      	lsls	r1, r2, #8
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	6912      	ldr	r2, [r2, #16]
 80064ca:	0852      	lsrs	r2, r2, #1
 80064cc:	3a01      	subs	r2, #1
 80064ce:	0652      	lsls	r2, r2, #25
 80064d0:	430a      	orrs	r2, r1
 80064d2:	4916      	ldr	r1, [pc, #88]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 80064d4:	4313      	orrs	r3, r2
 80064d6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80064d8:	4b14      	ldr	r3, [pc, #80]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a13      	ldr	r2, [pc, #76]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 80064de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064e4:	f7fc f852 	bl	800258c <HAL_GetTick>
 80064e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80064ea:	e009      	b.n	8006500 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80064ec:	f7fc f84e 	bl	800258c <HAL_GetTick>
 80064f0:	4602      	mov	r2, r0
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	1ad3      	subs	r3, r2, r3
 80064f6:	2b02      	cmp	r3, #2
 80064f8:	d902      	bls.n	8006500 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	73fb      	strb	r3, [r7, #15]
          break;
 80064fe:	e005      	b.n	800650c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006500:	4b0a      	ldr	r3, [pc, #40]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006508:	2b00      	cmp	r3, #0
 800650a:	d0ef      	beq.n	80064ec <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800650c:	7bfb      	ldrb	r3, [r7, #15]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d106      	bne.n	8006520 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006512:	4b06      	ldr	r3, [pc, #24]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006514:	695a      	ldr	r2, [r3, #20]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	695b      	ldr	r3, [r3, #20]
 800651a:	4904      	ldr	r1, [pc, #16]	@ (800652c <RCCEx_PLLSAI2_Config+0x1b8>)
 800651c:	4313      	orrs	r3, r2
 800651e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006520:	7bfb      	ldrb	r3, [r7, #15]
}
 8006522:	4618      	mov	r0, r3
 8006524:	3710      	adds	r7, #16
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
 800652a:	bf00      	nop
 800652c:	40021000 	.word	0x40021000

08006530 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b082      	sub	sp, #8
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d101      	bne.n	8006542 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	e049      	b.n	80065d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006548:	b2db      	uxtb	r3, r3
 800654a:	2b00      	cmp	r3, #0
 800654c:	d106      	bne.n	800655c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f7fb fde6 	bl	8002128 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2202      	movs	r2, #2
 8006560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681a      	ldr	r2, [r3, #0]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	3304      	adds	r3, #4
 800656c:	4619      	mov	r1, r3
 800656e:	4610      	mov	r0, r2
 8006570:	f000 f89e 	bl	80066b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2201      	movs	r2, #1
 8006578:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2201      	movs	r2, #1
 8006580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2201      	movs	r2, #1
 80065a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3708      	adds	r7, #8
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
	...

080065e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b085      	sub	sp, #20
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065ee:	b2db      	uxtb	r3, r3
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d001      	beq.n	80065f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	e047      	b.n	8006688 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2202      	movs	r2, #2
 80065fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a23      	ldr	r2, [pc, #140]	@ (8006694 <HAL_TIM_Base_Start+0xb4>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d01d      	beq.n	8006646 <HAL_TIM_Base_Start+0x66>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006612:	d018      	beq.n	8006646 <HAL_TIM_Base_Start+0x66>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a1f      	ldr	r2, [pc, #124]	@ (8006698 <HAL_TIM_Base_Start+0xb8>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d013      	beq.n	8006646 <HAL_TIM_Base_Start+0x66>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a1e      	ldr	r2, [pc, #120]	@ (800669c <HAL_TIM_Base_Start+0xbc>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d00e      	beq.n	8006646 <HAL_TIM_Base_Start+0x66>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a1c      	ldr	r2, [pc, #112]	@ (80066a0 <HAL_TIM_Base_Start+0xc0>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d009      	beq.n	8006646 <HAL_TIM_Base_Start+0x66>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a1b      	ldr	r2, [pc, #108]	@ (80066a4 <HAL_TIM_Base_Start+0xc4>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d004      	beq.n	8006646 <HAL_TIM_Base_Start+0x66>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a19      	ldr	r2, [pc, #100]	@ (80066a8 <HAL_TIM_Base_Start+0xc8>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d115      	bne.n	8006672 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	689a      	ldr	r2, [r3, #8]
 800664c:	4b17      	ldr	r3, [pc, #92]	@ (80066ac <HAL_TIM_Base_Start+0xcc>)
 800664e:	4013      	ands	r3, r2
 8006650:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2b06      	cmp	r3, #6
 8006656:	d015      	beq.n	8006684 <HAL_TIM_Base_Start+0xa4>
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800665e:	d011      	beq.n	8006684 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f042 0201 	orr.w	r2, r2, #1
 800666e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006670:	e008      	b.n	8006684 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f042 0201 	orr.w	r2, r2, #1
 8006680:	601a      	str	r2, [r3, #0]
 8006682:	e000      	b.n	8006686 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006684:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006686:	2300      	movs	r3, #0
}
 8006688:	4618      	mov	r0, r3
 800668a:	3714      	adds	r7, #20
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr
 8006694:	40012c00 	.word	0x40012c00
 8006698:	40000400 	.word	0x40000400
 800669c:	40000800 	.word	0x40000800
 80066a0:	40000c00 	.word	0x40000c00
 80066a4:	40013400 	.word	0x40013400
 80066a8:	40014000 	.word	0x40014000
 80066ac:	00010007 	.word	0x00010007

080066b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4a46      	ldr	r2, [pc, #280]	@ (80067dc <TIM_Base_SetConfig+0x12c>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d013      	beq.n	80066f0 <TIM_Base_SetConfig+0x40>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ce:	d00f      	beq.n	80066f0 <TIM_Base_SetConfig+0x40>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a43      	ldr	r2, [pc, #268]	@ (80067e0 <TIM_Base_SetConfig+0x130>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d00b      	beq.n	80066f0 <TIM_Base_SetConfig+0x40>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4a42      	ldr	r2, [pc, #264]	@ (80067e4 <TIM_Base_SetConfig+0x134>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d007      	beq.n	80066f0 <TIM_Base_SetConfig+0x40>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	4a41      	ldr	r2, [pc, #260]	@ (80067e8 <TIM_Base_SetConfig+0x138>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d003      	beq.n	80066f0 <TIM_Base_SetConfig+0x40>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	4a40      	ldr	r2, [pc, #256]	@ (80067ec <TIM_Base_SetConfig+0x13c>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d108      	bne.n	8006702 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	4313      	orrs	r3, r2
 8006700:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a35      	ldr	r2, [pc, #212]	@ (80067dc <TIM_Base_SetConfig+0x12c>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d01f      	beq.n	800674a <TIM_Base_SetConfig+0x9a>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006710:	d01b      	beq.n	800674a <TIM_Base_SetConfig+0x9a>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	4a32      	ldr	r2, [pc, #200]	@ (80067e0 <TIM_Base_SetConfig+0x130>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d017      	beq.n	800674a <TIM_Base_SetConfig+0x9a>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a31      	ldr	r2, [pc, #196]	@ (80067e4 <TIM_Base_SetConfig+0x134>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d013      	beq.n	800674a <TIM_Base_SetConfig+0x9a>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	4a30      	ldr	r2, [pc, #192]	@ (80067e8 <TIM_Base_SetConfig+0x138>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d00f      	beq.n	800674a <TIM_Base_SetConfig+0x9a>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	4a2f      	ldr	r2, [pc, #188]	@ (80067ec <TIM_Base_SetConfig+0x13c>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d00b      	beq.n	800674a <TIM_Base_SetConfig+0x9a>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	4a2e      	ldr	r2, [pc, #184]	@ (80067f0 <TIM_Base_SetConfig+0x140>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d007      	beq.n	800674a <TIM_Base_SetConfig+0x9a>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a2d      	ldr	r2, [pc, #180]	@ (80067f4 <TIM_Base_SetConfig+0x144>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d003      	beq.n	800674a <TIM_Base_SetConfig+0x9a>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4a2c      	ldr	r2, [pc, #176]	@ (80067f8 <TIM_Base_SetConfig+0x148>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d108      	bne.n	800675c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006750:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	4313      	orrs	r3, r2
 800675a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	695b      	ldr	r3, [r3, #20]
 8006766:	4313      	orrs	r3, r2
 8006768:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	68fa      	ldr	r2, [r7, #12]
 800676e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	689a      	ldr	r2, [r3, #8]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a16      	ldr	r2, [pc, #88]	@ (80067dc <TIM_Base_SetConfig+0x12c>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d00f      	beq.n	80067a8 <TIM_Base_SetConfig+0xf8>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a18      	ldr	r2, [pc, #96]	@ (80067ec <TIM_Base_SetConfig+0x13c>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d00b      	beq.n	80067a8 <TIM_Base_SetConfig+0xf8>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	4a17      	ldr	r2, [pc, #92]	@ (80067f0 <TIM_Base_SetConfig+0x140>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d007      	beq.n	80067a8 <TIM_Base_SetConfig+0xf8>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	4a16      	ldr	r2, [pc, #88]	@ (80067f4 <TIM_Base_SetConfig+0x144>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d003      	beq.n	80067a8 <TIM_Base_SetConfig+0xf8>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	4a15      	ldr	r2, [pc, #84]	@ (80067f8 <TIM_Base_SetConfig+0x148>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d103      	bne.n	80067b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	691a      	ldr	r2, [r3, #16]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	691b      	ldr	r3, [r3, #16]
 80067ba:	f003 0301 	and.w	r3, r3, #1
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d105      	bne.n	80067ce <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	691b      	ldr	r3, [r3, #16]
 80067c6:	f023 0201 	bic.w	r2, r3, #1
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	611a      	str	r2, [r3, #16]
  }
}
 80067ce:	bf00      	nop
 80067d0:	3714      	adds	r7, #20
 80067d2:	46bd      	mov	sp, r7
 80067d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d8:	4770      	bx	lr
 80067da:	bf00      	nop
 80067dc:	40012c00 	.word	0x40012c00
 80067e0:	40000400 	.word	0x40000400
 80067e4:	40000800 	.word	0x40000800
 80067e8:	40000c00 	.word	0x40000c00
 80067ec:	40013400 	.word	0x40013400
 80067f0:	40014000 	.word	0x40014000
 80067f4:	40014400 	.word	0x40014400
 80067f8:	40014800 	.word	0x40014800

080067fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b082      	sub	sp, #8
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d101      	bne.n	800680e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e040      	b.n	8006890 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006812:	2b00      	cmp	r3, #0
 8006814:	d106      	bne.n	8006824 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f7fb fca2 	bl	8002168 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2224      	movs	r2, #36	@ 0x24
 8006828:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f022 0201 	bic.w	r2, r2, #1
 8006838:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800683e:	2b00      	cmp	r3, #0
 8006840:	d002      	beq.n	8006848 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 fae0 	bl	8006e08 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f000 f825 	bl	8006898 <UART_SetConfig>
 800684e:	4603      	mov	r3, r0
 8006850:	2b01      	cmp	r3, #1
 8006852:	d101      	bne.n	8006858 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006854:	2301      	movs	r3, #1
 8006856:	e01b      	b.n	8006890 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	685a      	ldr	r2, [r3, #4]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006866:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	689a      	ldr	r2, [r3, #8]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006876:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f042 0201 	orr.w	r2, r2, #1
 8006886:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f000 fb5f 	bl	8006f4c <UART_CheckIdleState>
 800688e:	4603      	mov	r3, r0
}
 8006890:	4618      	mov	r0, r3
 8006892:	3708      	adds	r7, #8
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}

08006898 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006898:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800689c:	b08a      	sub	sp, #40	@ 0x28
 800689e:	af00      	add	r7, sp, #0
 80068a0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80068a2:	2300      	movs	r3, #0
 80068a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	689a      	ldr	r2, [r3, #8]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	691b      	ldr	r3, [r3, #16]
 80068b0:	431a      	orrs	r2, r3
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	695b      	ldr	r3, [r3, #20]
 80068b6:	431a      	orrs	r2, r3
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	69db      	ldr	r3, [r3, #28]
 80068bc:	4313      	orrs	r3, r2
 80068be:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	4ba4      	ldr	r3, [pc, #656]	@ (8006b58 <UART_SetConfig+0x2c0>)
 80068c8:	4013      	ands	r3, r2
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	6812      	ldr	r2, [r2, #0]
 80068ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80068d0:	430b      	orrs	r3, r1
 80068d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	68da      	ldr	r2, [r3, #12]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	430a      	orrs	r2, r1
 80068e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	699b      	ldr	r3, [r3, #24]
 80068ee:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a99      	ldr	r2, [pc, #612]	@ (8006b5c <UART_SetConfig+0x2c4>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d004      	beq.n	8006904 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6a1b      	ldr	r3, [r3, #32]
 80068fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006900:	4313      	orrs	r3, r2
 8006902:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006914:	430a      	orrs	r2, r1
 8006916:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a90      	ldr	r2, [pc, #576]	@ (8006b60 <UART_SetConfig+0x2c8>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d126      	bne.n	8006970 <UART_SetConfig+0xd8>
 8006922:	4b90      	ldr	r3, [pc, #576]	@ (8006b64 <UART_SetConfig+0x2cc>)
 8006924:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006928:	f003 0303 	and.w	r3, r3, #3
 800692c:	2b03      	cmp	r3, #3
 800692e:	d81b      	bhi.n	8006968 <UART_SetConfig+0xd0>
 8006930:	a201      	add	r2, pc, #4	@ (adr r2, 8006938 <UART_SetConfig+0xa0>)
 8006932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006936:	bf00      	nop
 8006938:	08006949 	.word	0x08006949
 800693c:	08006959 	.word	0x08006959
 8006940:	08006951 	.word	0x08006951
 8006944:	08006961 	.word	0x08006961
 8006948:	2301      	movs	r3, #1
 800694a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800694e:	e116      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006950:	2302      	movs	r3, #2
 8006952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006956:	e112      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006958:	2304      	movs	r3, #4
 800695a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800695e:	e10e      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006960:	2308      	movs	r3, #8
 8006962:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006966:	e10a      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006968:	2310      	movs	r3, #16
 800696a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800696e:	e106      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a7c      	ldr	r2, [pc, #496]	@ (8006b68 <UART_SetConfig+0x2d0>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d138      	bne.n	80069ec <UART_SetConfig+0x154>
 800697a:	4b7a      	ldr	r3, [pc, #488]	@ (8006b64 <UART_SetConfig+0x2cc>)
 800697c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006980:	f003 030c 	and.w	r3, r3, #12
 8006984:	2b0c      	cmp	r3, #12
 8006986:	d82d      	bhi.n	80069e4 <UART_SetConfig+0x14c>
 8006988:	a201      	add	r2, pc, #4	@ (adr r2, 8006990 <UART_SetConfig+0xf8>)
 800698a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800698e:	bf00      	nop
 8006990:	080069c5 	.word	0x080069c5
 8006994:	080069e5 	.word	0x080069e5
 8006998:	080069e5 	.word	0x080069e5
 800699c:	080069e5 	.word	0x080069e5
 80069a0:	080069d5 	.word	0x080069d5
 80069a4:	080069e5 	.word	0x080069e5
 80069a8:	080069e5 	.word	0x080069e5
 80069ac:	080069e5 	.word	0x080069e5
 80069b0:	080069cd 	.word	0x080069cd
 80069b4:	080069e5 	.word	0x080069e5
 80069b8:	080069e5 	.word	0x080069e5
 80069bc:	080069e5 	.word	0x080069e5
 80069c0:	080069dd 	.word	0x080069dd
 80069c4:	2300      	movs	r3, #0
 80069c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069ca:	e0d8      	b.n	8006b7e <UART_SetConfig+0x2e6>
 80069cc:	2302      	movs	r3, #2
 80069ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069d2:	e0d4      	b.n	8006b7e <UART_SetConfig+0x2e6>
 80069d4:	2304      	movs	r3, #4
 80069d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069da:	e0d0      	b.n	8006b7e <UART_SetConfig+0x2e6>
 80069dc:	2308      	movs	r3, #8
 80069de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069e2:	e0cc      	b.n	8006b7e <UART_SetConfig+0x2e6>
 80069e4:	2310      	movs	r3, #16
 80069e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069ea:	e0c8      	b.n	8006b7e <UART_SetConfig+0x2e6>
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a5e      	ldr	r2, [pc, #376]	@ (8006b6c <UART_SetConfig+0x2d4>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d125      	bne.n	8006a42 <UART_SetConfig+0x1aa>
 80069f6:	4b5b      	ldr	r3, [pc, #364]	@ (8006b64 <UART_SetConfig+0x2cc>)
 80069f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069fc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006a00:	2b30      	cmp	r3, #48	@ 0x30
 8006a02:	d016      	beq.n	8006a32 <UART_SetConfig+0x19a>
 8006a04:	2b30      	cmp	r3, #48	@ 0x30
 8006a06:	d818      	bhi.n	8006a3a <UART_SetConfig+0x1a2>
 8006a08:	2b20      	cmp	r3, #32
 8006a0a:	d00a      	beq.n	8006a22 <UART_SetConfig+0x18a>
 8006a0c:	2b20      	cmp	r3, #32
 8006a0e:	d814      	bhi.n	8006a3a <UART_SetConfig+0x1a2>
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d002      	beq.n	8006a1a <UART_SetConfig+0x182>
 8006a14:	2b10      	cmp	r3, #16
 8006a16:	d008      	beq.n	8006a2a <UART_SetConfig+0x192>
 8006a18:	e00f      	b.n	8006a3a <UART_SetConfig+0x1a2>
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a20:	e0ad      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006a22:	2302      	movs	r3, #2
 8006a24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a28:	e0a9      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006a2a:	2304      	movs	r3, #4
 8006a2c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a30:	e0a5      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006a32:	2308      	movs	r3, #8
 8006a34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a38:	e0a1      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006a3a:	2310      	movs	r3, #16
 8006a3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a40:	e09d      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a4a      	ldr	r2, [pc, #296]	@ (8006b70 <UART_SetConfig+0x2d8>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d125      	bne.n	8006a98 <UART_SetConfig+0x200>
 8006a4c:	4b45      	ldr	r3, [pc, #276]	@ (8006b64 <UART_SetConfig+0x2cc>)
 8006a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a52:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006a56:	2bc0      	cmp	r3, #192	@ 0xc0
 8006a58:	d016      	beq.n	8006a88 <UART_SetConfig+0x1f0>
 8006a5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006a5c:	d818      	bhi.n	8006a90 <UART_SetConfig+0x1f8>
 8006a5e:	2b80      	cmp	r3, #128	@ 0x80
 8006a60:	d00a      	beq.n	8006a78 <UART_SetConfig+0x1e0>
 8006a62:	2b80      	cmp	r3, #128	@ 0x80
 8006a64:	d814      	bhi.n	8006a90 <UART_SetConfig+0x1f8>
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d002      	beq.n	8006a70 <UART_SetConfig+0x1d8>
 8006a6a:	2b40      	cmp	r3, #64	@ 0x40
 8006a6c:	d008      	beq.n	8006a80 <UART_SetConfig+0x1e8>
 8006a6e:	e00f      	b.n	8006a90 <UART_SetConfig+0x1f8>
 8006a70:	2300      	movs	r3, #0
 8006a72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a76:	e082      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006a78:	2302      	movs	r3, #2
 8006a7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a7e:	e07e      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006a80:	2304      	movs	r3, #4
 8006a82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a86:	e07a      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006a88:	2308      	movs	r3, #8
 8006a8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a8e:	e076      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006a90:	2310      	movs	r3, #16
 8006a92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a96:	e072      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a35      	ldr	r2, [pc, #212]	@ (8006b74 <UART_SetConfig+0x2dc>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d12a      	bne.n	8006af8 <UART_SetConfig+0x260>
 8006aa2:	4b30      	ldr	r3, [pc, #192]	@ (8006b64 <UART_SetConfig+0x2cc>)
 8006aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aa8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006aac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ab0:	d01a      	beq.n	8006ae8 <UART_SetConfig+0x250>
 8006ab2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ab6:	d81b      	bhi.n	8006af0 <UART_SetConfig+0x258>
 8006ab8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006abc:	d00c      	beq.n	8006ad8 <UART_SetConfig+0x240>
 8006abe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ac2:	d815      	bhi.n	8006af0 <UART_SetConfig+0x258>
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d003      	beq.n	8006ad0 <UART_SetConfig+0x238>
 8006ac8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006acc:	d008      	beq.n	8006ae0 <UART_SetConfig+0x248>
 8006ace:	e00f      	b.n	8006af0 <UART_SetConfig+0x258>
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ad6:	e052      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006ad8:	2302      	movs	r3, #2
 8006ada:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ade:	e04e      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006ae0:	2304      	movs	r3, #4
 8006ae2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ae6:	e04a      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006ae8:	2308      	movs	r3, #8
 8006aea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006aee:	e046      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006af0:	2310      	movs	r3, #16
 8006af2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006af6:	e042      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a17      	ldr	r2, [pc, #92]	@ (8006b5c <UART_SetConfig+0x2c4>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d13a      	bne.n	8006b78 <UART_SetConfig+0x2e0>
 8006b02:	4b18      	ldr	r3, [pc, #96]	@ (8006b64 <UART_SetConfig+0x2cc>)
 8006b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b08:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006b0c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006b10:	d01a      	beq.n	8006b48 <UART_SetConfig+0x2b0>
 8006b12:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006b16:	d81b      	bhi.n	8006b50 <UART_SetConfig+0x2b8>
 8006b18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b1c:	d00c      	beq.n	8006b38 <UART_SetConfig+0x2a0>
 8006b1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b22:	d815      	bhi.n	8006b50 <UART_SetConfig+0x2b8>
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d003      	beq.n	8006b30 <UART_SetConfig+0x298>
 8006b28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b2c:	d008      	beq.n	8006b40 <UART_SetConfig+0x2a8>
 8006b2e:	e00f      	b.n	8006b50 <UART_SetConfig+0x2b8>
 8006b30:	2300      	movs	r3, #0
 8006b32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b36:	e022      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006b38:	2302      	movs	r3, #2
 8006b3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b3e:	e01e      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006b40:	2304      	movs	r3, #4
 8006b42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b46:	e01a      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006b48:	2308      	movs	r3, #8
 8006b4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b4e:	e016      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006b50:	2310      	movs	r3, #16
 8006b52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b56:	e012      	b.n	8006b7e <UART_SetConfig+0x2e6>
 8006b58:	efff69f3 	.word	0xefff69f3
 8006b5c:	40008000 	.word	0x40008000
 8006b60:	40013800 	.word	0x40013800
 8006b64:	40021000 	.word	0x40021000
 8006b68:	40004400 	.word	0x40004400
 8006b6c:	40004800 	.word	0x40004800
 8006b70:	40004c00 	.word	0x40004c00
 8006b74:	40005000 	.word	0x40005000
 8006b78:	2310      	movs	r3, #16
 8006b7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a9f      	ldr	r2, [pc, #636]	@ (8006e00 <UART_SetConfig+0x568>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d17a      	bne.n	8006c7e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006b88:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006b8c:	2b08      	cmp	r3, #8
 8006b8e:	d824      	bhi.n	8006bda <UART_SetConfig+0x342>
 8006b90:	a201      	add	r2, pc, #4	@ (adr r2, 8006b98 <UART_SetConfig+0x300>)
 8006b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b96:	bf00      	nop
 8006b98:	08006bbd 	.word	0x08006bbd
 8006b9c:	08006bdb 	.word	0x08006bdb
 8006ba0:	08006bc5 	.word	0x08006bc5
 8006ba4:	08006bdb 	.word	0x08006bdb
 8006ba8:	08006bcb 	.word	0x08006bcb
 8006bac:	08006bdb 	.word	0x08006bdb
 8006bb0:	08006bdb 	.word	0x08006bdb
 8006bb4:	08006bdb 	.word	0x08006bdb
 8006bb8:	08006bd3 	.word	0x08006bd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bbc:	f7fe ff70 	bl	8005aa0 <HAL_RCC_GetPCLK1Freq>
 8006bc0:	61f8      	str	r0, [r7, #28]
        break;
 8006bc2:	e010      	b.n	8006be6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bc4:	4b8f      	ldr	r3, [pc, #572]	@ (8006e04 <UART_SetConfig+0x56c>)
 8006bc6:	61fb      	str	r3, [r7, #28]
        break;
 8006bc8:	e00d      	b.n	8006be6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006bca:	f7fe fed1 	bl	8005970 <HAL_RCC_GetSysClockFreq>
 8006bce:	61f8      	str	r0, [r7, #28]
        break;
 8006bd0:	e009      	b.n	8006be6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bd6:	61fb      	str	r3, [r7, #28]
        break;
 8006bd8:	e005      	b.n	8006be6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006be4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	f000 80fb 	beq.w	8006de4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	685a      	ldr	r2, [r3, #4]
 8006bf2:	4613      	mov	r3, r2
 8006bf4:	005b      	lsls	r3, r3, #1
 8006bf6:	4413      	add	r3, r2
 8006bf8:	69fa      	ldr	r2, [r7, #28]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d305      	bcc.n	8006c0a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006c04:	69fa      	ldr	r2, [r7, #28]
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d903      	bls.n	8006c12 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006c10:	e0e8      	b.n	8006de4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006c12:	69fb      	ldr	r3, [r7, #28]
 8006c14:	2200      	movs	r2, #0
 8006c16:	461c      	mov	r4, r3
 8006c18:	4615      	mov	r5, r2
 8006c1a:	f04f 0200 	mov.w	r2, #0
 8006c1e:	f04f 0300 	mov.w	r3, #0
 8006c22:	022b      	lsls	r3, r5, #8
 8006c24:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006c28:	0222      	lsls	r2, r4, #8
 8006c2a:	68f9      	ldr	r1, [r7, #12]
 8006c2c:	6849      	ldr	r1, [r1, #4]
 8006c2e:	0849      	lsrs	r1, r1, #1
 8006c30:	2000      	movs	r0, #0
 8006c32:	4688      	mov	r8, r1
 8006c34:	4681      	mov	r9, r0
 8006c36:	eb12 0a08 	adds.w	sl, r2, r8
 8006c3a:	eb43 0b09 	adc.w	fp, r3, r9
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	603b      	str	r3, [r7, #0]
 8006c46:	607a      	str	r2, [r7, #4]
 8006c48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c4c:	4650      	mov	r0, sl
 8006c4e:	4659      	mov	r1, fp
 8006c50:	f7f9 fffa 	bl	8000c48 <__aeabi_uldivmod>
 8006c54:	4602      	mov	r2, r0
 8006c56:	460b      	mov	r3, r1
 8006c58:	4613      	mov	r3, r2
 8006c5a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006c5c:	69bb      	ldr	r3, [r7, #24]
 8006c5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c62:	d308      	bcc.n	8006c76 <UART_SetConfig+0x3de>
 8006c64:	69bb      	ldr	r3, [r7, #24]
 8006c66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c6a:	d204      	bcs.n	8006c76 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	69ba      	ldr	r2, [r7, #24]
 8006c72:	60da      	str	r2, [r3, #12]
 8006c74:	e0b6      	b.n	8006de4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006c7c:	e0b2      	b.n	8006de4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	69db      	ldr	r3, [r3, #28]
 8006c82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c86:	d15e      	bne.n	8006d46 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006c88:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006c8c:	2b08      	cmp	r3, #8
 8006c8e:	d828      	bhi.n	8006ce2 <UART_SetConfig+0x44a>
 8006c90:	a201      	add	r2, pc, #4	@ (adr r2, 8006c98 <UART_SetConfig+0x400>)
 8006c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c96:	bf00      	nop
 8006c98:	08006cbd 	.word	0x08006cbd
 8006c9c:	08006cc5 	.word	0x08006cc5
 8006ca0:	08006ccd 	.word	0x08006ccd
 8006ca4:	08006ce3 	.word	0x08006ce3
 8006ca8:	08006cd3 	.word	0x08006cd3
 8006cac:	08006ce3 	.word	0x08006ce3
 8006cb0:	08006ce3 	.word	0x08006ce3
 8006cb4:	08006ce3 	.word	0x08006ce3
 8006cb8:	08006cdb 	.word	0x08006cdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006cbc:	f7fe fef0 	bl	8005aa0 <HAL_RCC_GetPCLK1Freq>
 8006cc0:	61f8      	str	r0, [r7, #28]
        break;
 8006cc2:	e014      	b.n	8006cee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cc4:	f7fe ff02 	bl	8005acc <HAL_RCC_GetPCLK2Freq>
 8006cc8:	61f8      	str	r0, [r7, #28]
        break;
 8006cca:	e010      	b.n	8006cee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ccc:	4b4d      	ldr	r3, [pc, #308]	@ (8006e04 <UART_SetConfig+0x56c>)
 8006cce:	61fb      	str	r3, [r7, #28]
        break;
 8006cd0:	e00d      	b.n	8006cee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cd2:	f7fe fe4d 	bl	8005970 <HAL_RCC_GetSysClockFreq>
 8006cd6:	61f8      	str	r0, [r7, #28]
        break;
 8006cd8:	e009      	b.n	8006cee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006cde:	61fb      	str	r3, [r7, #28]
        break;
 8006ce0:	e005      	b.n	8006cee <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006cec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d077      	beq.n	8006de4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006cf4:	69fb      	ldr	r3, [r7, #28]
 8006cf6:	005a      	lsls	r2, r3, #1
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	085b      	lsrs	r3, r3, #1
 8006cfe:	441a      	add	r2, r3
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d08:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	2b0f      	cmp	r3, #15
 8006d0e:	d916      	bls.n	8006d3e <UART_SetConfig+0x4a6>
 8006d10:	69bb      	ldr	r3, [r7, #24]
 8006d12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d16:	d212      	bcs.n	8006d3e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006d18:	69bb      	ldr	r3, [r7, #24]
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	f023 030f 	bic.w	r3, r3, #15
 8006d20:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006d22:	69bb      	ldr	r3, [r7, #24]
 8006d24:	085b      	lsrs	r3, r3, #1
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	f003 0307 	and.w	r3, r3, #7
 8006d2c:	b29a      	uxth	r2, r3
 8006d2e:	8afb      	ldrh	r3, [r7, #22]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	8afa      	ldrh	r2, [r7, #22]
 8006d3a:	60da      	str	r2, [r3, #12]
 8006d3c:	e052      	b.n	8006de4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006d44:	e04e      	b.n	8006de4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006d46:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006d4a:	2b08      	cmp	r3, #8
 8006d4c:	d827      	bhi.n	8006d9e <UART_SetConfig+0x506>
 8006d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8006d54 <UART_SetConfig+0x4bc>)
 8006d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d54:	08006d79 	.word	0x08006d79
 8006d58:	08006d81 	.word	0x08006d81
 8006d5c:	08006d89 	.word	0x08006d89
 8006d60:	08006d9f 	.word	0x08006d9f
 8006d64:	08006d8f 	.word	0x08006d8f
 8006d68:	08006d9f 	.word	0x08006d9f
 8006d6c:	08006d9f 	.word	0x08006d9f
 8006d70:	08006d9f 	.word	0x08006d9f
 8006d74:	08006d97 	.word	0x08006d97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d78:	f7fe fe92 	bl	8005aa0 <HAL_RCC_GetPCLK1Freq>
 8006d7c:	61f8      	str	r0, [r7, #28]
        break;
 8006d7e:	e014      	b.n	8006daa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d80:	f7fe fea4 	bl	8005acc <HAL_RCC_GetPCLK2Freq>
 8006d84:	61f8      	str	r0, [r7, #28]
        break;
 8006d86:	e010      	b.n	8006daa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d88:	4b1e      	ldr	r3, [pc, #120]	@ (8006e04 <UART_SetConfig+0x56c>)
 8006d8a:	61fb      	str	r3, [r7, #28]
        break;
 8006d8c:	e00d      	b.n	8006daa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d8e:	f7fe fdef 	bl	8005970 <HAL_RCC_GetSysClockFreq>
 8006d92:	61f8      	str	r0, [r7, #28]
        break;
 8006d94:	e009      	b.n	8006daa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d9a:	61fb      	str	r3, [r7, #28]
        break;
 8006d9c:	e005      	b.n	8006daa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006da8:	bf00      	nop
    }

    if (pclk != 0U)
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d019      	beq.n	8006de4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	085a      	lsrs	r2, r3, #1
 8006db6:	69fb      	ldr	r3, [r7, #28]
 8006db8:	441a      	add	r2, r3
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dc2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006dc4:	69bb      	ldr	r3, [r7, #24]
 8006dc6:	2b0f      	cmp	r3, #15
 8006dc8:	d909      	bls.n	8006dde <UART_SetConfig+0x546>
 8006dca:	69bb      	ldr	r3, [r7, #24]
 8006dcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dd0:	d205      	bcs.n	8006dde <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	b29a      	uxth	r2, r3
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	60da      	str	r2, [r3, #12]
 8006ddc:	e002      	b.n	8006de4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2200      	movs	r2, #0
 8006de8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2200      	movs	r2, #0
 8006dee:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006df0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3728      	adds	r7, #40	@ 0x28
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006dfe:	bf00      	nop
 8006e00:	40008000 	.word	0x40008000
 8006e04:	00f42400 	.word	0x00f42400

08006e08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e14:	f003 0308 	and.w	r3, r3, #8
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d00a      	beq.n	8006e32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	430a      	orrs	r2, r1
 8006e30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e36:	f003 0301 	and.w	r3, r3, #1
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d00a      	beq.n	8006e54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	430a      	orrs	r2, r1
 8006e52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e58:	f003 0302 	and.w	r3, r3, #2
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d00a      	beq.n	8006e76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	430a      	orrs	r2, r1
 8006e74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e7a:	f003 0304 	and.w	r3, r3, #4
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00a      	beq.n	8006e98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	430a      	orrs	r2, r1
 8006e96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e9c:	f003 0310 	and.w	r3, r3, #16
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d00a      	beq.n	8006eba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	430a      	orrs	r2, r1
 8006eb8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ebe:	f003 0320 	and.w	r3, r3, #32
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00a      	beq.n	8006edc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	430a      	orrs	r2, r1
 8006eda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d01a      	beq.n	8006f1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	430a      	orrs	r2, r1
 8006efc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f06:	d10a      	bne.n	8006f1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	430a      	orrs	r2, r1
 8006f1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d00a      	beq.n	8006f40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	430a      	orrs	r2, r1
 8006f3e:	605a      	str	r2, [r3, #4]
  }
}
 8006f40:	bf00      	nop
 8006f42:	370c      	adds	r7, #12
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr

08006f4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b098      	sub	sp, #96	@ 0x60
 8006f50:	af02      	add	r7, sp, #8
 8006f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006f5c:	f7fb fb16 	bl	800258c <HAL_GetTick>
 8006f60:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f003 0308 	and.w	r3, r3, #8
 8006f6c:	2b08      	cmp	r3, #8
 8006f6e:	d12e      	bne.n	8006fce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006f74:	9300      	str	r3, [sp, #0]
 8006f76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f78:	2200      	movs	r2, #0
 8006f7a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 f88c 	bl	800709c <UART_WaitOnFlagUntilTimeout>
 8006f84:	4603      	mov	r3, r0
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d021      	beq.n	8006fce <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f92:	e853 3f00 	ldrex	r3, [r3]
 8006f96:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fa8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006faa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006fae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006fb0:	e841 2300 	strex	r3, r2, [r1]
 8006fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006fb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d1e6      	bne.n	8006f8a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2220      	movs	r2, #32
 8006fc0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fca:	2303      	movs	r3, #3
 8006fcc:	e062      	b.n	8007094 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 0304 	and.w	r3, r3, #4
 8006fd8:	2b04      	cmp	r3, #4
 8006fda:	d149      	bne.n	8007070 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fdc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006fe0:	9300      	str	r3, [sp, #0]
 8006fe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 f856 	bl	800709c <UART_WaitOnFlagUntilTimeout>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d03c      	beq.n	8007070 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ffe:	e853 3f00 	ldrex	r3, [r3]
 8007002:	623b      	str	r3, [r7, #32]
   return(result);
 8007004:	6a3b      	ldr	r3, [r7, #32]
 8007006:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800700a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	461a      	mov	r2, r3
 8007012:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007014:	633b      	str	r3, [r7, #48]	@ 0x30
 8007016:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007018:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800701a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800701c:	e841 2300 	strex	r3, r2, [r1]
 8007020:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007024:	2b00      	cmp	r3, #0
 8007026:	d1e6      	bne.n	8006ff6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	3308      	adds	r3, #8
 800702e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	e853 3f00 	ldrex	r3, [r3]
 8007036:	60fb      	str	r3, [r7, #12]
   return(result);
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f023 0301 	bic.w	r3, r3, #1
 800703e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	3308      	adds	r3, #8
 8007046:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007048:	61fa      	str	r2, [r7, #28]
 800704a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800704c:	69b9      	ldr	r1, [r7, #24]
 800704e:	69fa      	ldr	r2, [r7, #28]
 8007050:	e841 2300 	strex	r3, r2, [r1]
 8007054:	617b      	str	r3, [r7, #20]
   return(result);
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d1e5      	bne.n	8007028 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2220      	movs	r2, #32
 8007060:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800706c:	2303      	movs	r3, #3
 800706e:	e011      	b.n	8007094 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2220      	movs	r2, #32
 8007074:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2220      	movs	r2, #32
 800707a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2200      	movs	r2, #0
 8007082:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2200      	movs	r2, #0
 8007088:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007092:	2300      	movs	r3, #0
}
 8007094:	4618      	mov	r0, r3
 8007096:	3758      	adds	r7, #88	@ 0x58
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}

0800709c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	60f8      	str	r0, [r7, #12]
 80070a4:	60b9      	str	r1, [r7, #8]
 80070a6:	603b      	str	r3, [r7, #0]
 80070a8:	4613      	mov	r3, r2
 80070aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070ac:	e04f      	b.n	800714e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070ae:	69bb      	ldr	r3, [r7, #24]
 80070b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070b4:	d04b      	beq.n	800714e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070b6:	f7fb fa69 	bl	800258c <HAL_GetTick>
 80070ba:	4602      	mov	r2, r0
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	1ad3      	subs	r3, r2, r3
 80070c0:	69ba      	ldr	r2, [r7, #24]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d302      	bcc.n	80070cc <UART_WaitOnFlagUntilTimeout+0x30>
 80070c6:	69bb      	ldr	r3, [r7, #24]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d101      	bne.n	80070d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80070cc:	2303      	movs	r3, #3
 80070ce:	e04e      	b.n	800716e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0304 	and.w	r3, r3, #4
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d037      	beq.n	800714e <UART_WaitOnFlagUntilTimeout+0xb2>
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	2b80      	cmp	r3, #128	@ 0x80
 80070e2:	d034      	beq.n	800714e <UART_WaitOnFlagUntilTimeout+0xb2>
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	2b40      	cmp	r3, #64	@ 0x40
 80070e8:	d031      	beq.n	800714e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	69db      	ldr	r3, [r3, #28]
 80070f0:	f003 0308 	and.w	r3, r3, #8
 80070f4:	2b08      	cmp	r3, #8
 80070f6:	d110      	bne.n	800711a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	2208      	movs	r2, #8
 80070fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007100:	68f8      	ldr	r0, [r7, #12]
 8007102:	f000 f838 	bl	8007176 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2208      	movs	r2, #8
 800710a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2200      	movs	r2, #0
 8007112:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	e029      	b.n	800716e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	69db      	ldr	r3, [r3, #28]
 8007120:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007124:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007128:	d111      	bne.n	800714e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007132:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007134:	68f8      	ldr	r0, [r7, #12]
 8007136:	f000 f81e 	bl	8007176 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2220      	movs	r2, #32
 800713e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2200      	movs	r2, #0
 8007146:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800714a:	2303      	movs	r3, #3
 800714c:	e00f      	b.n	800716e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	69da      	ldr	r2, [r3, #28]
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	4013      	ands	r3, r2
 8007158:	68ba      	ldr	r2, [r7, #8]
 800715a:	429a      	cmp	r2, r3
 800715c:	bf0c      	ite	eq
 800715e:	2301      	moveq	r3, #1
 8007160:	2300      	movne	r3, #0
 8007162:	b2db      	uxtb	r3, r3
 8007164:	461a      	mov	r2, r3
 8007166:	79fb      	ldrb	r3, [r7, #7]
 8007168:	429a      	cmp	r2, r3
 800716a:	d0a0      	beq.n	80070ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800716c:	2300      	movs	r3, #0
}
 800716e:	4618      	mov	r0, r3
 8007170:	3710      	adds	r7, #16
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}

08007176 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007176:	b480      	push	{r7}
 8007178:	b095      	sub	sp, #84	@ 0x54
 800717a:	af00      	add	r7, sp, #0
 800717c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007186:	e853 3f00 	ldrex	r3, [r3]
 800718a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800718c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007192:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	461a      	mov	r2, r3
 800719a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800719c:	643b      	str	r3, [r7, #64]	@ 0x40
 800719e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80071a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80071a4:	e841 2300 	strex	r3, r2, [r1]
 80071a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80071aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1e6      	bne.n	800717e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	3308      	adds	r3, #8
 80071b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b8:	6a3b      	ldr	r3, [r7, #32]
 80071ba:	e853 3f00 	ldrex	r3, [r3]
 80071be:	61fb      	str	r3, [r7, #28]
   return(result);
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	f023 0301 	bic.w	r3, r3, #1
 80071c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	3308      	adds	r3, #8
 80071ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80071d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071d8:	e841 2300 	strex	r3, r2, [r1]
 80071dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80071de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d1e5      	bne.n	80071b0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d118      	bne.n	800721e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	e853 3f00 	ldrex	r3, [r3]
 80071f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	f023 0310 	bic.w	r3, r3, #16
 8007200:	647b      	str	r3, [r7, #68]	@ 0x44
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	461a      	mov	r2, r3
 8007208:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800720a:	61bb      	str	r3, [r7, #24]
 800720c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720e:	6979      	ldr	r1, [r7, #20]
 8007210:	69ba      	ldr	r2, [r7, #24]
 8007212:	e841 2300 	strex	r3, r2, [r1]
 8007216:	613b      	str	r3, [r7, #16]
   return(result);
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d1e6      	bne.n	80071ec <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2220      	movs	r2, #32
 8007222:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007232:	bf00      	nop
 8007234:	3754      	adds	r7, #84	@ 0x54
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr
	...

08007240 <get_fbin>:
*@param: buf_len  				FFT input array length
*@param: FFT_var				Store FFT variables
*@retval: 0 if there's error, 1 if there's no error
*/
int get_fbin(struct ADC_param *ADC_var,uint32_t buf_len, struct FFT_res *FFT_var)
{
 8007240:	b480      	push	{r7}
 8007242:	b087      	sub	sp, #28
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	607a      	str	r2, [r7, #4]
	//ensure the input values are valid
	if(ADC_var->speed<=0 || ADC_var->prescaler<=0 ||ADC_var->bit<=0 ||ADC_var->sampling_time <=0||buf_len<=0) return 0;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d012      	beq.n	800727a <get_fbin+0x3a>
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d00e      	beq.n	800727a <get_fbin+0x3a>
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	691b      	ldr	r3, [r3, #16]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d00a      	beq.n	800727a <get_fbin+0x3a>
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	edd3 7a05 	vldr	s15, [r3, #20]
 800726a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800726e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007272:	d902      	bls.n	800727a <get_fbin+0x3a>
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d101      	bne.n	800727e <get_fbin+0x3e>
 800727a:	2300      	movs	r3, #0
 800727c:	e097      	b.n	80073ae <get_fbin+0x16e>
	//arm FFT can only receive certain input array length
	else if(!(buf_len==32||buf_len==64||buf_len==128||buf_len==256||buf_len==512||buf_len==1024||buf_len==2048||buf_len==4096))return 0;
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	2b20      	cmp	r3, #32
 8007282:	d01b      	beq.n	80072bc <get_fbin+0x7c>
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	2b40      	cmp	r3, #64	@ 0x40
 8007288:	d018      	beq.n	80072bc <get_fbin+0x7c>
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	2b80      	cmp	r3, #128	@ 0x80
 800728e:	d015      	beq.n	80072bc <get_fbin+0x7c>
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007296:	d011      	beq.n	80072bc <get_fbin+0x7c>
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800729e:	d00d      	beq.n	80072bc <get_fbin+0x7c>
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072a6:	d009      	beq.n	80072bc <get_fbin+0x7c>
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072ae:	d005      	beq.n	80072bc <get_fbin+0x7c>
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072b6:	d001      	beq.n	80072bc <get_fbin+0x7c>
 80072b8:	2300      	movs	r3, #0
 80072ba:	e078      	b.n	80073ae <get_fbin+0x16e>

	float clock_cycle;
	//clock cycles according to ADC bit resolution (more info, refer to stm32l4xx_hal_adc.h)
	if(ADC_var->bit==12) clock_cycle=12.5;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	691b      	ldr	r3, [r3, #16]
 80072c0:	2b0c      	cmp	r3, #12
 80072c2:	d102      	bne.n	80072ca <get_fbin+0x8a>
 80072c4:	4b3d      	ldr	r3, [pc, #244]	@ (80073bc <get_fbin+0x17c>)
 80072c6:	617b      	str	r3, [r7, #20]
 80072c8:	e016      	b.n	80072f8 <get_fbin+0xb8>
	else if(ADC_var->bit==10) clock_cycle=10.5;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	691b      	ldr	r3, [r3, #16]
 80072ce:	2b0a      	cmp	r3, #10
 80072d0:	d102      	bne.n	80072d8 <get_fbin+0x98>
 80072d2:	4b3b      	ldr	r3, [pc, #236]	@ (80073c0 <get_fbin+0x180>)
 80072d4:	617b      	str	r3, [r7, #20]
 80072d6:	e00f      	b.n	80072f8 <get_fbin+0xb8>
	else if(ADC_var->bit==8) clock_cycle=8.5;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	691b      	ldr	r3, [r3, #16]
 80072dc:	2b08      	cmp	r3, #8
 80072de:	d102      	bne.n	80072e6 <get_fbin+0xa6>
 80072e0:	4b38      	ldr	r3, [pc, #224]	@ (80073c4 <get_fbin+0x184>)
 80072e2:	617b      	str	r3, [r7, #20]
 80072e4:	e008      	b.n	80072f8 <get_fbin+0xb8>
	else if(ADC_var->bit==6) clock_cycle=6.5;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	691b      	ldr	r3, [r3, #16]
 80072ea:	2b06      	cmp	r3, #6
 80072ec:	d102      	bne.n	80072f4 <get_fbin+0xb4>
 80072ee:	4b36      	ldr	r3, [pc, #216]	@ (80073c8 <get_fbin+0x188>)
 80072f0:	617b      	str	r3, [r7, #20]
 80072f2:	e001      	b.n	80072f8 <get_fbin+0xb8>
	else return 0;
 80072f4:	2300      	movs	r3, #0
 80072f6:	e05a      	b.n	80073ae <get_fbin+0x16e>

	float tconv=clock_cycle+ADC_var->sampling_time;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	edd3 7a05 	vldr	s15, [r3, #20]
 80072fe:	ed97 7a05 	vldr	s14, [r7, #20]
 8007302:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007306:	edc7 7a04 	vstr	s15, [r7, #16]
	FFT_var->fsampling=(float)ADC_var->speed/(float)ADC_var->prescaler/tconv;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	689b      	ldr	r3, [r3, #8]
 800730e:	ee07 3a90 	vmov	s15, r3
 8007312:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	68db      	ldr	r3, [r3, #12]
 800731a:	ee07 3a90 	vmov	s15, r3
 800731e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007322:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007326:	ed97 7a04 	vldr	s14, [r7, #16]
 800732a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	edc3 7a01 	vstr	s15, [r3, #4]
	if(FFT_var->fsampling<3000)	//Since fmax =1500Hz, must at least 2 times of fmax
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	edd3 7a01 	vldr	s15, [r3, #4]
 800733a:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80073cc <get_fbin+0x18c>
 800733e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007346:	d505      	bpl.n	8007354 <get_fbin+0x114>
	{
		//Please change the clock configuration
		FFT_var->fsampling=0;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f04f 0200 	mov.w	r2, #0
 800734e:	605a      	str	r2, [r3, #4]
		return 0;
 8007350:	2300      	movs	r3, #0
 8007352:	e02c      	b.n	80073ae <get_fbin+0x16e>
	}
	FFT_var->fbin=(float)ADC_var->speed/(float)ADC_var->prescaler/tconv/(float)buf_len;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	689b      	ldr	r3, [r3, #8]
 8007358:	ee07 3a90 	vmov	s15, r3
 800735c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	ee07 3a90 	vmov	s15, r3
 8007368:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800736c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007370:	edd7 7a04 	vldr	s15, [r7, #16]
 8007374:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	ee07 3a90 	vmov	s15, r3
 800737e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007382:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	edc3 7a02 	vstr	s15, [r3, #8]
	if(FFT_var->fbin>=50)		//because need to measure at least 50Hz signal
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	edd3 7a02 	vldr	s15, [r3, #8]
 8007392:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80073d0 <get_fbin+0x190>
 8007396:	eef4 7ac7 	vcmpe.f32	s15, s14
 800739a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800739e:	db05      	blt.n	80073ac <get_fbin+0x16c>
	{
		//Please change the clock configuration
		FFT_var->fbin=0;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f04f 0200 	mov.w	r2, #0
 80073a6:	609a      	str	r2, [r3, #8]
		return 0;
 80073a8:	2300      	movs	r3, #0
 80073aa:	e000      	b.n	80073ae <get_fbin+0x16e>
	}

	return 1;
 80073ac:	2301      	movs	r3, #1
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	371c      	adds	r7, #28
 80073b2:	46bd      	mov	sp, r7
 80073b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b8:	4770      	bx	lr
 80073ba:	bf00      	nop
 80073bc:	41480000 	.word	0x41480000
 80073c0:	41280000 	.word	0x41280000
 80073c4:	41080000 	.word	0x41080000
 80073c8:	40d00000 	.word	0x40d00000
 80073cc:	453b8000 	.word	0x453b8000
 80073d0:	42480000 	.word	0x42480000

080073d4 <do_FFT>:
*@param: buf_len  		The length of input array
*@param: FFT_var		Store FFT variables
*@retval: none
*/
void do_FFT(uint32_t adc_buf[],uint32_t buf_len,struct FFT_res *FFT_var)
{
 80073d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073d8:	b099      	sub	sp, #100	@ 0x64
 80073da:	af00      	add	r7, sp, #0
 80073dc:	6278      	str	r0, [r7, #36]	@ 0x24
 80073de:	6239      	str	r1, [r7, #32]
 80073e0:	61fa      	str	r2, [r7, #28]
 80073e2:	466b      	mov	r3, sp
 80073e4:	461e      	mov	r6, r3
	float float_input[buf_len];
 80073e6:	6a39      	ldr	r1, [r7, #32]
 80073e8:	460b      	mov	r3, r1
 80073ea:	3b01      	subs	r3, #1
 80073ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80073ee:	2300      	movs	r3, #0
 80073f0:	460c      	mov	r4, r1
 80073f2:	461d      	mov	r5, r3
 80073f4:	f04f 0200 	mov.w	r2, #0
 80073f8:	f04f 0300 	mov.w	r3, #0
 80073fc:	016b      	lsls	r3, r5, #5
 80073fe:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8007402:	0162      	lsls	r2, r4, #5
 8007404:	2300      	movs	r3, #0
 8007406:	6139      	str	r1, [r7, #16]
 8007408:	617b      	str	r3, [r7, #20]
 800740a:	f04f 0200 	mov.w	r2, #0
 800740e:	f04f 0300 	mov.w	r3, #0
 8007412:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007416:	4628      	mov	r0, r5
 8007418:	0143      	lsls	r3, r0, #5
 800741a:	4620      	mov	r0, r4
 800741c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007420:	4620      	mov	r0, r4
 8007422:	0142      	lsls	r2, r0, #5
 8007424:	008b      	lsls	r3, r1, #2
 8007426:	3307      	adds	r3, #7
 8007428:	08db      	lsrs	r3, r3, #3
 800742a:	00db      	lsls	r3, r3, #3
 800742c:	ebad 0d03 	sub.w	sp, sp, r3
 8007430:	466b      	mov	r3, sp
 8007432:	3303      	adds	r3, #3
 8007434:	089b      	lsrs	r3, r3, #2
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	653b      	str	r3, [r7, #80]	@ 0x50
	float output[buf_len];								//FFT output
 800743a:	6a39      	ldr	r1, [r7, #32]
 800743c:	460b      	mov	r3, r1
 800743e:	3b01      	subs	r3, #1
 8007440:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007442:	2300      	movs	r3, #0
 8007444:	60b9      	str	r1, [r7, #8]
 8007446:	60fb      	str	r3, [r7, #12]
 8007448:	f04f 0200 	mov.w	r2, #0
 800744c:	f04f 0300 	mov.w	r3, #0
 8007450:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007454:	4628      	mov	r0, r5
 8007456:	0143      	lsls	r3, r0, #5
 8007458:	4620      	mov	r0, r4
 800745a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800745e:	4620      	mov	r0, r4
 8007460:	0142      	lsls	r2, r0, #5
 8007462:	2300      	movs	r3, #0
 8007464:	6039      	str	r1, [r7, #0]
 8007466:	607b      	str	r3, [r7, #4]
 8007468:	f04f 0200 	mov.w	r2, #0
 800746c:	f04f 0300 	mov.w	r3, #0
 8007470:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007474:	4628      	mov	r0, r5
 8007476:	0143      	lsls	r3, r0, #5
 8007478:	4620      	mov	r0, r4
 800747a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800747e:	4620      	mov	r0, r4
 8007480:	0142      	lsls	r2, r0, #5
 8007482:	008b      	lsls	r3, r1, #2
 8007484:	3307      	adds	r3, #7
 8007486:	08db      	lsrs	r3, r3, #3
 8007488:	00db      	lsls	r3, r3, #3
 800748a:	ebad 0d03 	sub.w	sp, sp, r3
 800748e:	466b      	mov	r3, sp
 8007490:	3303      	adds	r3, #3
 8007492:	089b      	lsrs	r3, r3, #2
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	64bb      	str	r3, [r7, #72]	@ 0x48
	float result[buf_len/2];
 8007498:	6a3b      	ldr	r3, [r7, #32]
 800749a:	0859      	lsrs	r1, r3, #1
 800749c:	460b      	mov	r3, r1
 800749e:	3b01      	subs	r3, #1
 80074a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80074a2:	2300      	movs	r3, #0
 80074a4:	468a      	mov	sl, r1
 80074a6:	469b      	mov	fp, r3
 80074a8:	f04f 0200 	mov.w	r2, #0
 80074ac:	f04f 0300 	mov.w	r3, #0
 80074b0:	ea4f 134b 	mov.w	r3, fp, lsl #5
 80074b4:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 80074b8:	ea4f 124a 	mov.w	r2, sl, lsl #5
 80074bc:	2300      	movs	r3, #0
 80074be:	4688      	mov	r8, r1
 80074c0:	4699      	mov	r9, r3
 80074c2:	f04f 0200 	mov.w	r2, #0
 80074c6:	f04f 0300 	mov.w	r3, #0
 80074ca:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80074ce:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80074d2:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80074d6:	008b      	lsls	r3, r1, #2
 80074d8:	3307      	adds	r3, #7
 80074da:	08db      	lsrs	r3, r3, #3
 80074dc:	00db      	lsls	r3, r3, #3
 80074de:	ebad 0d03 	sub.w	sp, sp, r3
 80074e2:	466b      	mov	r3, sp
 80074e4:	3303      	adds	r3, #3
 80074e6:	089b      	lsrs	r3, r3, #2
 80074e8:	009b      	lsls	r3, r3, #2
 80074ea:	643b      	str	r3, [r7, #64]	@ 0x40
	for(int i=0;i<buf_len;i++)
 80074ec:	2300      	movs	r3, #0
 80074ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074f0:	e016      	b.n	8007520 <do_FFT+0x14c>
	{
		float_input[i]=(float)adc_buf[i]-FFT_var->offset;//convert to float
 80074f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074f8:	4413      	add	r3, r2
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	ee07 3a90 	vmov	s15, r3
 8007500:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007504:	69fb      	ldr	r3, [r7, #28]
 8007506:	edd3 7a00 	vldr	s15, [r3]
 800750a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800750e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007510:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007512:	009b      	lsls	r3, r3, #2
 8007514:	4413      	add	r3, r2
 8007516:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0;i<buf_len;i++)
 800751a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800751c:	3301      	adds	r3, #1
 800751e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007520:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007522:	6a3a      	ldr	r2, [r7, #32]
 8007524:	429a      	cmp	r2, r3
 8007526:	d8e4      	bhi.n	80074f2 <do_FFT+0x11e>
	}

	/*Execute Real FFT algorithm*/
	arm_rfft_fast_instance_f32 S;						//RFFT instance.
	arm_rfft_fast_init_f32(&S, buf_len);				//RFFT init
 8007528:	6a3b      	ldr	r3, [r7, #32]
 800752a:	b29a      	uxth	r2, r3
 800752c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8007530:	4611      	mov	r1, r2
 8007532:	4618      	mov	r0, r3
 8007534:	f000 f9d4 	bl	80078e0 <arm_rfft_fast_init_f32>
	arm_rfft_fast_f32(&S, float_input, output, 0);		//process (output will have magnitude)
 8007538:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800753c:	2300      	movs	r3, #0
 800753e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007540:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007542:	f000 fab1 	bl	8007aa8 <arm_rfft_fast_f32>

	arm_cmplx_mag_f32(output, result, buf_len/2);		//magnitude
 8007546:	6a3b      	ldr	r3, [r7, #32]
 8007548:	085b      	lsrs	r3, r3, #1
 800754a:	461a      	mov	r2, r3
 800754c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800754e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8007550:	f000 fe88 	bl	8008264 <arm_cmplx_mag_f32>
	result[0]=0;										//remove DC value
 8007554:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007556:	f04f 0200 	mov.w	r2, #0
 800755a:	601a      	str	r2, [r3, #0]

	arm_max_f32(result, buf_len/2, &FFT_var->magnitude, &FFT_var->index);//maxValue
 800755c:	6a3b      	ldr	r3, [r7, #32]
 800755e:	0859      	lsrs	r1, r3, #1
 8007560:	69fb      	ldr	r3, [r7, #28]
 8007562:	f103 0210 	add.w	r2, r3, #16
 8007566:	69fb      	ldr	r3, [r7, #28]
 8007568:	3314      	adds	r3, #20
 800756a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800756c:	f000 f884 	bl	8007678 <arm_max_f32>
	FFT_var->fdominant=FFT_var->index*FFT_var->fbin;	//return dominant frequency
 8007570:	69fb      	ldr	r3, [r7, #28]
 8007572:	695b      	ldr	r3, [r3, #20]
 8007574:	ee07 3a90 	vmov	s15, r3
 8007578:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800757c:	69fb      	ldr	r3, [r7, #28]
 800757e:	edd3 7a02 	vldr	s15, [r3, #8]
 8007582:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007586:	69fb      	ldr	r3, [r7, #28]
 8007588:	edc3 7a03 	vstr	s15, [r3, #12]
	for(int i=0;i<buf_len;i++)							//clear old ADC values
 800758c:	2300      	movs	r3, #0
 800758e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007590:	e008      	b.n	80075a4 <do_FFT+0x1d0>
	{
		adc_buf[i]=0;
 8007592:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007594:	009b      	lsls	r3, r3, #2
 8007596:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007598:	4413      	add	r3, r2
 800759a:	2200      	movs	r2, #0
 800759c:	601a      	str	r2, [r3, #0]
	for(int i=0;i<buf_len;i++)							//clear old ADC values
 800759e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80075a0:	3301      	adds	r3, #1
 80075a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80075a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80075a6:	6a3a      	ldr	r2, [r7, #32]
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d8f2      	bhi.n	8007592 <do_FFT+0x1be>
 80075ac:	46b5      	mov	sp, r6
	}
}
 80075ae:	bf00      	nop
 80075b0:	3764      	adds	r7, #100	@ 0x64
 80075b2:	46bd      	mov	sp, r7
 80075b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080075b8 <start_FFT>:
*@param: ADC_var		Store clock values
*@param: FFT_var		Store FFT variables
*@retval: 0 if there's error, 1 if there's no error
*/
int start_FFT(int *flag, struct ADC_param *ADC_var, struct FFT_res *FFT_var)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b086      	sub	sp, #24
 80075bc:	af00      	add	r7, sp, #0
 80075be:	60f8      	str	r0, [r7, #12]
 80075c0:	60b9      	str	r1, [r7, #8]
 80075c2:	607a      	str	r2, [r7, #4]
	//FFT process
	int result=get_fbin(ADC_var, ADC_var->adc_buf_len, FFT_var);
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	687a      	ldr	r2, [r7, #4]
 80075ca:	4619      	mov	r1, r3
 80075cc:	68b8      	ldr	r0, [r7, #8]
 80075ce:	f7ff fe37 	bl	8007240 <get_fbin>
 80075d2:	6178      	str	r0, [r7, #20]
	if(result==1)		//no error
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d10c      	bne.n	80075f4 <start_FFT+0x3c>
	{
		do_FFT(ADC_var->adc_buf,ADC_var->adc_buf_len,FFT_var);	//if result valid
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	6818      	ldr	r0, [r3, #0]
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	687a      	ldr	r2, [r7, #4]
 80075e4:	4619      	mov	r1, r3
 80075e6:	f7ff fef5 	bl	80073d4 <do_FFT>
		*flag=0;	//reset flag to 0
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2200      	movs	r2, #0
 80075ee:	601a      	str	r2, [r3, #0]
		return 1;
 80075f0:	2301      	movs	r3, #1
 80075f2:	e003      	b.n	80075fc <start_FFT+0x44>
	}
	*flag=0;	//error
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2200      	movs	r2, #0
 80075f8:	601a      	str	r2, [r3, #0]
	return 0;
 80075fa:	2300      	movs	r3, #0
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3718      	adds	r7, #24
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}
 8007604:	0000      	movs	r0, r0
	...

08007608 <get_velocity>:
*@param: velocity 		Stores the calculation result
*@retval: none
*/

void get_velocity(float fdominant, float fwave, float * velocity)
{
 8007608:	b5b0      	push	{r4, r5, r7, lr}
 800760a:	b084      	sub	sp, #16
 800760c:	af00      	add	r7, sp, #0
 800760e:	ed87 0a03 	vstr	s0, [r7, #12]
 8007612:	edc7 0a02 	vstr	s1, [r7, #8]
 8007616:	6078      	str	r0, [r7, #4]
	if(fwave>0)
 8007618:	edd7 7a02 	vldr	s15, [r7, #8]
 800761c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007624:	dc00      	bgt.n	8007628 <get_velocity+0x20>
	{
		*velocity=0.5*300000000*fdominant/fwave;
	}
}
 8007626:	e01d      	b.n	8007664 <get_velocity+0x5c>
		*velocity=0.5*300000000*fdominant/fwave;
 8007628:	68f8      	ldr	r0, [r7, #12]
 800762a:	f7f8 ff8d 	bl	8000548 <__aeabi_f2d>
 800762e:	a310      	add	r3, pc, #64	@ (adr r3, 8007670 <get_velocity+0x68>)
 8007630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007634:	f7f8 ffe0 	bl	80005f8 <__aeabi_dmul>
 8007638:	4602      	mov	r2, r0
 800763a:	460b      	mov	r3, r1
 800763c:	4614      	mov	r4, r2
 800763e:	461d      	mov	r5, r3
 8007640:	68b8      	ldr	r0, [r7, #8]
 8007642:	f7f8 ff81 	bl	8000548 <__aeabi_f2d>
 8007646:	4602      	mov	r2, r0
 8007648:	460b      	mov	r3, r1
 800764a:	4620      	mov	r0, r4
 800764c:	4629      	mov	r1, r5
 800764e:	f7f9 f8fd 	bl	800084c <__aeabi_ddiv>
 8007652:	4602      	mov	r2, r0
 8007654:	460b      	mov	r3, r1
 8007656:	4610      	mov	r0, r2
 8007658:	4619      	mov	r1, r3
 800765a:	f7f9 faa5 	bl	8000ba8 <__aeabi_d2f>
 800765e:	4602      	mov	r2, r0
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	601a      	str	r2, [r3, #0]
}
 8007664:	bf00      	nop
 8007666:	3710      	adds	r7, #16
 8007668:	46bd      	mov	sp, r7
 800766a:	bdb0      	pop	{r4, r5, r7, pc}
 800766c:	f3af 8000 	nop.w
 8007670:	00000000 	.word	0x00000000
 8007674:	41a1e1a3 	.word	0x41a1e1a3

08007678 <arm_max_f32>:
 8007678:	f101 3cff 	add.w	ip, r1, #4294967295
 800767c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800767e:	4607      	mov	r7, r0
 8007680:	ea5f 0e9c 	movs.w	lr, ip, lsr #2
 8007684:	ecf7 7a01 	vldmia	r7!, {s15}
 8007688:	d060      	beq.n	800774c <arm_max_f32+0xd4>
 800768a:	2400      	movs	r4, #0
 800768c:	3014      	adds	r0, #20
 800768e:	4625      	mov	r5, r4
 8007690:	ea4f 068e 	mov.w	r6, lr, lsl #2
 8007694:	ed10 7a04 	vldr	s14, [r0, #-16]
 8007698:	eef4 7ac7 	vcmpe.f32	s15, s14
 800769c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076a0:	bf48      	it	mi
 80076a2:	eef0 7a47 	vmovmi.f32	s15, s14
 80076a6:	ed10 7a03 	vldr	s14, [r0, #-12]
 80076aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80076ae:	bf48      	it	mi
 80076b0:	1c65      	addmi	r5, r4, #1
 80076b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076b6:	bf48      	it	mi
 80076b8:	eef0 7a47 	vmovmi.f32	s15, s14
 80076bc:	ed10 7a02 	vldr	s14, [r0, #-8]
 80076c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80076c4:	bf48      	it	mi
 80076c6:	1ca5      	addmi	r5, r4, #2
 80076c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076cc:	bf48      	it	mi
 80076ce:	eef0 7a47 	vmovmi.f32	s15, s14
 80076d2:	ed10 7a01 	vldr	s14, [r0, #-4]
 80076d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80076da:	bf48      	it	mi
 80076dc:	1ce5      	addmi	r5, r4, #3
 80076de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076e2:	f104 0404 	add.w	r4, r4, #4
 80076e6:	bf44      	itt	mi
 80076e8:	eef0 7a47 	vmovmi.f32	s15, s14
 80076ec:	4625      	movmi	r5, r4
 80076ee:	42a6      	cmp	r6, r4
 80076f0:	f100 0010 	add.w	r0, r0, #16
 80076f4:	d1ce      	bne.n	8007694 <arm_max_f32+0x1c>
 80076f6:	eb07 170e 	add.w	r7, r7, lr, lsl #4
 80076fa:	f01c 0003 	ands.w	r0, ip, #3
 80076fe:	d021      	beq.n	8007744 <arm_max_f32+0xcc>
 8007700:	ed97 7a00 	vldr	s14, [r7]
 8007704:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800770c:	bfc4      	itt	gt
 800770e:	eef0 7a47 	vmovgt.f32	s15, s14
 8007712:	1a0d      	subgt	r5, r1, r0
 8007714:	3801      	subs	r0, #1
 8007716:	d015      	beq.n	8007744 <arm_max_f32+0xcc>
 8007718:	ed97 7a01 	vldr	s14, [r7, #4]
 800771c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007724:	bf44      	itt	mi
 8007726:	eef0 7a47 	vmovmi.f32	s15, s14
 800772a:	1a0d      	submi	r5, r1, r0
 800772c:	2801      	cmp	r0, #1
 800772e:	d009      	beq.n	8007744 <arm_max_f32+0xcc>
 8007730:	ed97 7a02 	vldr	s14, [r7, #8]
 8007734:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800773c:	bfc4      	itt	gt
 800773e:	eef0 7a47 	vmovgt.f32	s15, s14
 8007742:	4665      	movgt	r5, ip
 8007744:	edc2 7a00 	vstr	s15, [r2]
 8007748:	601d      	str	r5, [r3, #0]
 800774a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800774c:	4675      	mov	r5, lr
 800774e:	e7d4      	b.n	80076fa <arm_max_f32+0x82>

08007750 <arm_rfft_32_fast_init_f32>:
 8007750:	b178      	cbz	r0, 8007772 <arm_rfft_32_fast_init_f32+0x22>
 8007752:	b430      	push	{r4, r5}
 8007754:	4908      	ldr	r1, [pc, #32]	@ (8007778 <arm_rfft_32_fast_init_f32+0x28>)
 8007756:	4a09      	ldr	r2, [pc, #36]	@ (800777c <arm_rfft_32_fast_init_f32+0x2c>)
 8007758:	2310      	movs	r3, #16
 800775a:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800775e:	8003      	strh	r3, [r0, #0]
 8007760:	2520      	movs	r5, #32
 8007762:	2414      	movs	r4, #20
 8007764:	4b06      	ldr	r3, [pc, #24]	@ (8007780 <arm_rfft_32_fast_init_f32+0x30>)
 8007766:	8205      	strh	r5, [r0, #16]
 8007768:	8184      	strh	r4, [r0, #12]
 800776a:	6143      	str	r3, [r0, #20]
 800776c:	bc30      	pop	{r4, r5}
 800776e:	2000      	movs	r0, #0
 8007770:	4770      	bx	lr
 8007772:	f04f 30ff 	mov.w	r0, #4294967295
 8007776:	4770      	bx	lr
 8007778:	0800c74c 	.word	0x0800c74c
 800777c:	08011084 	.word	0x08011084
 8007780:	08019e04 	.word	0x08019e04

08007784 <arm_rfft_64_fast_init_f32>:
 8007784:	b178      	cbz	r0, 80077a6 <arm_rfft_64_fast_init_f32+0x22>
 8007786:	b430      	push	{r4, r5}
 8007788:	4908      	ldr	r1, [pc, #32]	@ (80077ac <arm_rfft_64_fast_init_f32+0x28>)
 800778a:	4a09      	ldr	r2, [pc, #36]	@ (80077b0 <arm_rfft_64_fast_init_f32+0x2c>)
 800778c:	2320      	movs	r3, #32
 800778e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8007792:	8003      	strh	r3, [r0, #0]
 8007794:	2540      	movs	r5, #64	@ 0x40
 8007796:	2430      	movs	r4, #48	@ 0x30
 8007798:	4b06      	ldr	r3, [pc, #24]	@ (80077b4 <arm_rfft_64_fast_init_f32+0x30>)
 800779a:	8205      	strh	r5, [r0, #16]
 800779c:	8184      	strh	r4, [r0, #12]
 800779e:	6143      	str	r3, [r0, #20]
 80077a0:	bc30      	pop	{r4, r5}
 80077a2:	2000      	movs	r0, #0
 80077a4:	4770      	bx	lr
 80077a6:	f04f 30ff 	mov.w	r0, #4294967295
 80077aa:	4770      	bx	lr
 80077ac:	0800e8a4 	.word	0x0800e8a4
 80077b0:	08015904 	.word	0x08015904
 80077b4:	0801e684 	.word	0x0801e684

080077b8 <arm_rfft_256_fast_init_f32>:
 80077b8:	b180      	cbz	r0, 80077dc <arm_rfft_256_fast_init_f32+0x24>
 80077ba:	b430      	push	{r4, r5}
 80077bc:	4909      	ldr	r1, [pc, #36]	@ (80077e4 <arm_rfft_256_fast_init_f32+0x2c>)
 80077be:	4a0a      	ldr	r2, [pc, #40]	@ (80077e8 <arm_rfft_256_fast_init_f32+0x30>)
 80077c0:	2380      	movs	r3, #128	@ 0x80
 80077c2:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80077c6:	8003      	strh	r3, [r0, #0]
 80077c8:	f44f 7580 	mov.w	r5, #256	@ 0x100
 80077cc:	24d0      	movs	r4, #208	@ 0xd0
 80077ce:	4b07      	ldr	r3, [pc, #28]	@ (80077ec <arm_rfft_256_fast_init_f32+0x34>)
 80077d0:	8205      	strh	r5, [r0, #16]
 80077d2:	8184      	strh	r4, [r0, #12]
 80077d4:	6143      	str	r3, [r0, #20]
 80077d6:	bc30      	pop	{r4, r5}
 80077d8:	2000      	movs	r0, #0
 80077da:	4770      	bx	lr
 80077dc:	f04f 30ff 	mov.w	r0, #4294967295
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	0800c5ac 	.word	0x0800c5ac
 80077e8:	08010c84 	.word	0x08010c84
 80077ec:	08019a04 	.word	0x08019a04

080077f0 <arm_rfft_512_fast_init_f32>:
 80077f0:	b190      	cbz	r0, 8007818 <arm_rfft_512_fast_init_f32+0x28>
 80077f2:	b430      	push	{r4, r5}
 80077f4:	490a      	ldr	r1, [pc, #40]	@ (8007820 <arm_rfft_512_fast_init_f32+0x30>)
 80077f6:	4a0b      	ldr	r2, [pc, #44]	@ (8007824 <arm_rfft_512_fast_init_f32+0x34>)
 80077f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80077fc:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8007800:	8003      	strh	r3, [r0, #0]
 8007802:	f44f 7500 	mov.w	r5, #512	@ 0x200
 8007806:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 800780a:	4b07      	ldr	r3, [pc, #28]	@ (8007828 <arm_rfft_512_fast_init_f32+0x38>)
 800780c:	8205      	strh	r5, [r0, #16]
 800780e:	8184      	strh	r4, [r0, #12]
 8007810:	6143      	str	r3, [r0, #20]
 8007812:	bc30      	pop	{r4, r5}
 8007814:	2000      	movs	r0, #0
 8007816:	4770      	bx	lr
 8007818:	f04f 30ff 	mov.w	r0, #4294967295
 800781c:	4770      	bx	lr
 800781e:	bf00      	nop
 8007820:	0800e534 	.word	0x0800e534
 8007824:	08015104 	.word	0x08015104
 8007828:	0801de84 	.word	0x0801de84

0800782c <arm_rfft_1024_fast_init_f32>:
 800782c:	b190      	cbz	r0, 8007854 <arm_rfft_1024_fast_init_f32+0x28>
 800782e:	b430      	push	{r4, r5}
 8007830:	490a      	ldr	r1, [pc, #40]	@ (800785c <arm_rfft_1024_fast_init_f32+0x30>)
 8007832:	4a0b      	ldr	r2, [pc, #44]	@ (8007860 <arm_rfft_1024_fast_init_f32+0x34>)
 8007834:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007838:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800783c:	8003      	strh	r3, [r0, #0]
 800783e:	f44f 6580 	mov.w	r5, #1024	@ 0x400
 8007842:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 8007846:	4b07      	ldr	r3, [pc, #28]	@ (8007864 <arm_rfft_1024_fast_init_f32+0x38>)
 8007848:	8205      	strh	r5, [r0, #16]
 800784a:	8184      	strh	r4, [r0, #12]
 800784c:	6143      	str	r3, [r0, #20]
 800784e:	bc30      	pop	{r4, r5}
 8007850:	2000      	movs	r0, #0
 8007852:	4770      	bx	lr
 8007854:	f04f 30ff 	mov.w	r0, #4294967295
 8007858:	4770      	bx	lr
 800785a:	bf00      	nop
 800785c:	0800e904 	.word	0x0800e904
 8007860:	08015a04 	.word	0x08015a04
 8007864:	08016a04 	.word	0x08016a04

08007868 <arm_rfft_2048_fast_init_f32>:
 8007868:	b190      	cbz	r0, 8007890 <arm_rfft_2048_fast_init_f32+0x28>
 800786a:	b430      	push	{r4, r5}
 800786c:	490a      	ldr	r1, [pc, #40]	@ (8007898 <arm_rfft_2048_fast_init_f32+0x30>)
 800786e:	4a0b      	ldr	r2, [pc, #44]	@ (800789c <arm_rfft_2048_fast_init_f32+0x34>)
 8007870:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007874:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8007878:	8003      	strh	r3, [r0, #0]
 800787a:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 800787e:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 8007882:	4b07      	ldr	r3, [pc, #28]	@ (80078a0 <arm_rfft_2048_fast_init_f32+0x38>)
 8007884:	8205      	strh	r5, [r0, #16]
 8007886:	8184      	strh	r4, [r0, #12]
 8007888:	6143      	str	r3, [r0, #20]
 800788a:	bc30      	pop	{r4, r5}
 800788c:	2000      	movs	r0, #0
 800788e:	4770      	bx	lr
 8007890:	f04f 30ff 	mov.w	r0, #4294967295
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	0800b79c 	.word	0x0800b79c
 800789c:	0800ec84 	.word	0x0800ec84
 80078a0:	08017a04 	.word	0x08017a04

080078a4 <arm_rfft_4096_fast_init_f32>:
 80078a4:	b190      	cbz	r0, 80078cc <arm_rfft_4096_fast_init_f32+0x28>
 80078a6:	b430      	push	{r4, r5}
 80078a8:	490a      	ldr	r1, [pc, #40]	@ (80078d4 <arm_rfft_4096_fast_init_f32+0x30>)
 80078aa:	4a0b      	ldr	r2, [pc, #44]	@ (80078d8 <arm_rfft_4096_fast_init_f32+0x34>)
 80078ac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80078b0:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80078b4:	8003      	strh	r3, [r0, #0]
 80078b6:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 80078ba:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 80078be:	4b07      	ldr	r3, [pc, #28]	@ (80078dc <arm_rfft_4096_fast_init_f32+0x38>)
 80078c0:	8205      	strh	r5, [r0, #16]
 80078c2:	8184      	strh	r4, [r0, #12]
 80078c4:	6143      	str	r3, [r0, #20]
 80078c6:	bc30      	pop	{r4, r5}
 80078c8:	2000      	movs	r0, #0
 80078ca:	4770      	bx	lr
 80078cc:	f04f 30ff 	mov.w	r0, #4294967295
 80078d0:	4770      	bx	lr
 80078d2:	bf00      	nop
 80078d4:	0800c774 	.word	0x0800c774
 80078d8:	08011104 	.word	0x08011104
 80078dc:	08019e84 	.word	0x08019e84

080078e0 <arm_rfft_fast_init_f32>:
 80078e0:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80078e4:	d01f      	beq.n	8007926 <arm_rfft_fast_init_f32+0x46>
 80078e6:	d90b      	bls.n	8007900 <arm_rfft_fast_init_f32+0x20>
 80078e8:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80078ec:	d019      	beq.n	8007922 <arm_rfft_fast_init_f32+0x42>
 80078ee:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 80078f2:	d012      	beq.n	800791a <arm_rfft_fast_init_f32+0x3a>
 80078f4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80078f8:	d00d      	beq.n	8007916 <arm_rfft_fast_init_f32+0x36>
 80078fa:	f04f 30ff 	mov.w	r0, #4294967295
 80078fe:	4770      	bx	lr
 8007900:	2940      	cmp	r1, #64	@ 0x40
 8007902:	d00c      	beq.n	800791e <arm_rfft_fast_init_f32+0x3e>
 8007904:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8007908:	d003      	beq.n	8007912 <arm_rfft_fast_init_f32+0x32>
 800790a:	2920      	cmp	r1, #32
 800790c:	d1f5      	bne.n	80078fa <arm_rfft_fast_init_f32+0x1a>
 800790e:	4b07      	ldr	r3, [pc, #28]	@ (800792c <arm_rfft_fast_init_f32+0x4c>)
 8007910:	4718      	bx	r3
 8007912:	4b07      	ldr	r3, [pc, #28]	@ (8007930 <arm_rfft_fast_init_f32+0x50>)
 8007914:	4718      	bx	r3
 8007916:	4b07      	ldr	r3, [pc, #28]	@ (8007934 <arm_rfft_fast_init_f32+0x54>)
 8007918:	4718      	bx	r3
 800791a:	4b07      	ldr	r3, [pc, #28]	@ (8007938 <arm_rfft_fast_init_f32+0x58>)
 800791c:	4718      	bx	r3
 800791e:	4b07      	ldr	r3, [pc, #28]	@ (800793c <arm_rfft_fast_init_f32+0x5c>)
 8007920:	e7f6      	b.n	8007910 <arm_rfft_fast_init_f32+0x30>
 8007922:	4b07      	ldr	r3, [pc, #28]	@ (8007940 <arm_rfft_fast_init_f32+0x60>)
 8007924:	e7f4      	b.n	8007910 <arm_rfft_fast_init_f32+0x30>
 8007926:	4b07      	ldr	r3, [pc, #28]	@ (8007944 <arm_rfft_fast_init_f32+0x64>)
 8007928:	e7f2      	b.n	8007910 <arm_rfft_fast_init_f32+0x30>
 800792a:	bf00      	nop
 800792c:	08007751 	.word	0x08007751
 8007930:	080077b9 	.word	0x080077b9
 8007934:	0800782d 	.word	0x0800782d
 8007938:	080078a5 	.word	0x080078a5
 800793c:	08007785 	.word	0x08007785
 8007940:	08007869 	.word	0x08007869
 8007944:	080077f1 	.word	0x080077f1

08007948 <stage_rfft_f32>:
 8007948:	b410      	push	{r4}
 800794a:	edd1 7a00 	vldr	s15, [r1]
 800794e:	ed91 7a01 	vldr	s14, [r1, #4]
 8007952:	8804      	ldrh	r4, [r0, #0]
 8007954:	6940      	ldr	r0, [r0, #20]
 8007956:	ee37 7a07 	vadd.f32	s14, s14, s14
 800795a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800795e:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8007962:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007966:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800796a:	3c01      	subs	r4, #1
 800796c:	ee26 7a84 	vmul.f32	s14, s13, s8
 8007970:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007974:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8007978:	ed82 7a00 	vstr	s14, [r2]
 800797c:	edc2 7a01 	vstr	s15, [r2, #4]
 8007980:	3010      	adds	r0, #16
 8007982:	3210      	adds	r2, #16
 8007984:	3b08      	subs	r3, #8
 8007986:	3110      	adds	r1, #16
 8007988:	ed11 5a02 	vldr	s10, [r1, #-8]
 800798c:	ed93 7a02 	vldr	s14, [r3, #8]
 8007990:	ed50 6a02 	vldr	s13, [r0, #-8]
 8007994:	edd3 4a03 	vldr	s9, [r3, #12]
 8007998:	ed51 7a01 	vldr	s15, [r1, #-4]
 800799c:	ed10 6a01 	vldr	s12, [r0, #-4]
 80079a0:	ee77 5a45 	vsub.f32	s11, s14, s10
 80079a4:	ee37 7a05 	vadd.f32	s14, s14, s10
 80079a8:	ee66 3aa5 	vmul.f32	s7, s13, s11
 80079ac:	ee34 5aa7 	vadd.f32	s10, s9, s15
 80079b0:	ee66 5a25 	vmul.f32	s11, s12, s11
 80079b4:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80079b8:	ee37 7a23 	vadd.f32	s14, s14, s7
 80079bc:	ee66 6a85 	vmul.f32	s13, s13, s10
 80079c0:	ee26 6a05 	vmul.f32	s12, s12, s10
 80079c4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80079c8:	ee37 7a06 	vadd.f32	s14, s14, s12
 80079cc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80079d0:	ee27 7a04 	vmul.f32	s14, s14, s8
 80079d4:	ee67 7a84 	vmul.f32	s15, s15, s8
 80079d8:	3c01      	subs	r4, #1
 80079da:	ed02 7a02 	vstr	s14, [r2, #-8]
 80079de:	ed42 7a01 	vstr	s15, [r2, #-4]
 80079e2:	f1a3 0308 	sub.w	r3, r3, #8
 80079e6:	f101 0108 	add.w	r1, r1, #8
 80079ea:	f100 0008 	add.w	r0, r0, #8
 80079ee:	f102 0208 	add.w	r2, r2, #8
 80079f2:	d1c9      	bne.n	8007988 <stage_rfft_f32+0x40>
 80079f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079f8:	4770      	bx	lr
 80079fa:	bf00      	nop

080079fc <merge_rfft_f32>:
 80079fc:	b410      	push	{r4}
 80079fe:	edd1 7a00 	vldr	s15, [r1]
 8007a02:	edd1 6a01 	vldr	s13, [r1, #4]
 8007a06:	8804      	ldrh	r4, [r0, #0]
 8007a08:	6940      	ldr	r0, [r0, #20]
 8007a0a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007a0e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007a12:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8007a16:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007a1a:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007a1e:	3c01      	subs	r4, #1
 8007a20:	ed82 7a00 	vstr	s14, [r2]
 8007a24:	edc2 7a01 	vstr	s15, [r2, #4]
 8007a28:	b3dc      	cbz	r4, 8007aa2 <merge_rfft_f32+0xa6>
 8007a2a:	00e3      	lsls	r3, r4, #3
 8007a2c:	3b08      	subs	r3, #8
 8007a2e:	440b      	add	r3, r1
 8007a30:	3010      	adds	r0, #16
 8007a32:	3210      	adds	r2, #16
 8007a34:	3110      	adds	r1, #16
 8007a36:	ed11 5a02 	vldr	s10, [r1, #-8]
 8007a3a:	ed93 7a02 	vldr	s14, [r3, #8]
 8007a3e:	ed50 6a02 	vldr	s13, [r0, #-8]
 8007a42:	edd3 4a03 	vldr	s9, [r3, #12]
 8007a46:	ed51 7a01 	vldr	s15, [r1, #-4]
 8007a4a:	ed10 6a01 	vldr	s12, [r0, #-4]
 8007a4e:	ee75 5a47 	vsub.f32	s11, s10, s14
 8007a52:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007a56:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8007a5a:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8007a5e:	ee66 5a25 	vmul.f32	s11, s12, s11
 8007a62:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8007a66:	ee37 7a63 	vsub.f32	s14, s14, s7
 8007a6a:	ee66 6a85 	vmul.f32	s13, s13, s10
 8007a6e:	ee26 6a05 	vmul.f32	s12, s12, s10
 8007a72:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007a76:	ee37 7a46 	vsub.f32	s14, s14, s12
 8007a7a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007a7e:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007a82:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007a86:	3c01      	subs	r4, #1
 8007a88:	ed02 7a02 	vstr	s14, [r2, #-8]
 8007a8c:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007a90:	f1a3 0308 	sub.w	r3, r3, #8
 8007a94:	f101 0108 	add.w	r1, r1, #8
 8007a98:	f100 0008 	add.w	r0, r0, #8
 8007a9c:	f102 0208 	add.w	r2, r2, #8
 8007aa0:	d1c9      	bne.n	8007a36 <merge_rfft_f32+0x3a>
 8007aa2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <arm_rfft_fast_f32>:
 8007aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007aac:	8a05      	ldrh	r5, [r0, #16]
 8007aae:	086d      	lsrs	r5, r5, #1
 8007ab0:	8005      	strh	r5, [r0, #0]
 8007ab2:	4604      	mov	r4, r0
 8007ab4:	4616      	mov	r6, r2
 8007ab6:	461d      	mov	r5, r3
 8007ab8:	b14b      	cbz	r3, 8007ace <arm_rfft_fast_f32+0x26>
 8007aba:	f7ff ff9f 	bl	80079fc <merge_rfft_f32>
 8007abe:	462a      	mov	r2, r5
 8007ac0:	4631      	mov	r1, r6
 8007ac2:	4620      	mov	r0, r4
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007aca:	f000 bb33 	b.w	8008134 <arm_cfft_f32>
 8007ace:	460f      	mov	r7, r1
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	f000 fb2e 	bl	8008134 <arm_cfft_f32>
 8007ad8:	4632      	mov	r2, r6
 8007ada:	4639      	mov	r1, r7
 8007adc:	4620      	mov	r0, r4
 8007ade:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae2:	f7ff bf31 	b.w	8007948 <stage_rfft_f32>
 8007ae6:	bf00      	nop

08007ae8 <arm_cfft_radix8by2_f32>:
 8007ae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007aec:	ed2d 8b08 	vpush	{d8-d11}
 8007af0:	4607      	mov	r7, r0
 8007af2:	4608      	mov	r0, r1
 8007af4:	f8b7 c000 	ldrh.w	ip, [r7]
 8007af8:	687a      	ldr	r2, [r7, #4]
 8007afa:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8007afe:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8007b02:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8007b06:	f000 80b0 	beq.w	8007c6a <arm_cfft_radix8by2_f32+0x182>
 8007b0a:	008c      	lsls	r4, r1, #2
 8007b0c:	3410      	adds	r4, #16
 8007b0e:	f100 0310 	add.w	r3, r0, #16
 8007b12:	1906      	adds	r6, r0, r4
 8007b14:	3210      	adds	r2, #16
 8007b16:	4444      	add	r4, r8
 8007b18:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8007b1c:	f108 0510 	add.w	r5, r8, #16
 8007b20:	ed15 2a04 	vldr	s4, [r5, #-16]
 8007b24:	ed55 2a03 	vldr	s5, [r5, #-12]
 8007b28:	ed54 4a04 	vldr	s9, [r4, #-16]
 8007b2c:	ed14 4a03 	vldr	s8, [r4, #-12]
 8007b30:	ed14 6a02 	vldr	s12, [r4, #-8]
 8007b34:	ed54 5a01 	vldr	s11, [r4, #-4]
 8007b38:	ed53 3a04 	vldr	s7, [r3, #-16]
 8007b3c:	ed15 0a02 	vldr	s0, [r5, #-8]
 8007b40:	ed55 0a01 	vldr	s1, [r5, #-4]
 8007b44:	ed56 6a04 	vldr	s13, [r6, #-16]
 8007b48:	ed16 3a03 	vldr	s6, [r6, #-12]
 8007b4c:	ed13 7a03 	vldr	s14, [r3, #-12]
 8007b50:	ed13 5a02 	vldr	s10, [r3, #-8]
 8007b54:	ed53 7a01 	vldr	s15, [r3, #-4]
 8007b58:	ed16 1a02 	vldr	s2, [r6, #-8]
 8007b5c:	ed56 1a01 	vldr	s3, [r6, #-4]
 8007b60:	ee73 ba82 	vadd.f32	s23, s7, s4
 8007b64:	ee37 ba22 	vadd.f32	s22, s14, s5
 8007b68:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8007b6c:	ee33 9a04 	vadd.f32	s18, s6, s8
 8007b70:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8007b74:	ee75 aa00 	vadd.f32	s21, s10, s0
 8007b78:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8007b7c:	ee71 8a06 	vadd.f32	s17, s2, s12
 8007b80:	ed43 ba04 	vstr	s23, [r3, #-16]
 8007b84:	ed03 ba03 	vstr	s22, [r3, #-12]
 8007b88:	ed43 aa02 	vstr	s21, [r3, #-8]
 8007b8c:	ed03 aa01 	vstr	s20, [r3, #-4]
 8007b90:	ed06 8a01 	vstr	s16, [r6, #-4]
 8007b94:	ed46 9a04 	vstr	s19, [r6, #-16]
 8007b98:	ed06 9a03 	vstr	s18, [r6, #-12]
 8007b9c:	ed46 8a02 	vstr	s17, [r6, #-8]
 8007ba0:	ee37 7a62 	vsub.f32	s14, s14, s5
 8007ba4:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8007ba8:	ee34 4a43 	vsub.f32	s8, s8, s6
 8007bac:	ed52 6a03 	vldr	s13, [r2, #-12]
 8007bb0:	ed12 3a04 	vldr	s6, [r2, #-16]
 8007bb4:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8007bb8:	ee27 8a26 	vmul.f32	s16, s14, s13
 8007bbc:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8007bc0:	ee23 2a83 	vmul.f32	s4, s7, s6
 8007bc4:	ee64 4a83 	vmul.f32	s9, s9, s6
 8007bc8:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8007bcc:	ee27 7a03 	vmul.f32	s14, s14, s6
 8007bd0:	ee64 6a26 	vmul.f32	s13, s8, s13
 8007bd4:	ee24 4a03 	vmul.f32	s8, s8, s6
 8007bd8:	ee37 7a63 	vsub.f32	s14, s14, s7
 8007bdc:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007be0:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8007be4:	ee32 3a08 	vadd.f32	s6, s4, s16
 8007be8:	ed05 7a03 	vstr	s14, [r5, #-12]
 8007bec:	ed05 3a04 	vstr	s6, [r5, #-16]
 8007bf0:	ed04 4a04 	vstr	s8, [r4, #-16]
 8007bf4:	ed44 6a03 	vstr	s13, [r4, #-12]
 8007bf8:	ed12 7a01 	vldr	s14, [r2, #-4]
 8007bfc:	ee76 6a41 	vsub.f32	s13, s12, s2
 8007c00:	ee35 5a40 	vsub.f32	s10, s10, s0
 8007c04:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8007c08:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8007c0c:	ed52 5a02 	vldr	s11, [r2, #-8]
 8007c10:	ee67 3a87 	vmul.f32	s7, s15, s14
 8007c14:	ee66 4a87 	vmul.f32	s9, s13, s14
 8007c18:	ee25 4a25 	vmul.f32	s8, s10, s11
 8007c1c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007c20:	ee25 5a07 	vmul.f32	s10, s10, s14
 8007c24:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8007c28:	ee26 7a07 	vmul.f32	s14, s12, s14
 8007c2c:	ee26 6a25 	vmul.f32	s12, s12, s11
 8007c30:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8007c34:	ee74 5a23 	vadd.f32	s11, s8, s7
 8007c38:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8007c3c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007c40:	3310      	adds	r3, #16
 8007c42:	4563      	cmp	r3, ip
 8007c44:	ed45 5a02 	vstr	s11, [r5, #-8]
 8007c48:	f106 0610 	add.w	r6, r6, #16
 8007c4c:	ed45 7a01 	vstr	s15, [r5, #-4]
 8007c50:	f102 0210 	add.w	r2, r2, #16
 8007c54:	ed04 6a02 	vstr	s12, [r4, #-8]
 8007c58:	ed04 7a01 	vstr	s14, [r4, #-4]
 8007c5c:	f105 0510 	add.w	r5, r5, #16
 8007c60:	f104 0410 	add.w	r4, r4, #16
 8007c64:	f47f af5c 	bne.w	8007b20 <arm_cfft_radix8by2_f32+0x38>
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	b28c      	uxth	r4, r1
 8007c6c:	4621      	mov	r1, r4
 8007c6e:	2302      	movs	r3, #2
 8007c70:	f000 fc1c 	bl	80084ac <arm_radix8_butterfly_f32>
 8007c74:	ecbd 8b08 	vpop	{d8-d11}
 8007c78:	4621      	mov	r1, r4
 8007c7a:	687a      	ldr	r2, [r7, #4]
 8007c7c:	4640      	mov	r0, r8
 8007c7e:	2302      	movs	r3, #2
 8007c80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c84:	f000 bc12 	b.w	80084ac <arm_radix8_butterfly_f32>

08007c88 <arm_cfft_radix8by4_f32>:
 8007c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c8c:	ed2d 8b0a 	vpush	{d8-d12}
 8007c90:	b08d      	sub	sp, #52	@ 0x34
 8007c92:	460d      	mov	r5, r1
 8007c94:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007c96:	8801      	ldrh	r1, [r0, #0]
 8007c98:	6842      	ldr	r2, [r0, #4]
 8007c9a:	900a      	str	r0, [sp, #40]	@ 0x28
 8007c9c:	0849      	lsrs	r1, r1, #1
 8007c9e:	008b      	lsls	r3, r1, #2
 8007ca0:	18ee      	adds	r6, r5, r3
 8007ca2:	18f0      	adds	r0, r6, r3
 8007ca4:	edd0 5a00 	vldr	s11, [r0]
 8007ca8:	edd5 7a00 	vldr	s15, [r5]
 8007cac:	ed96 7a00 	vldr	s14, [r6]
 8007cb0:	edd0 3a01 	vldr	s7, [r0, #4]
 8007cb4:	ed96 4a01 	vldr	s8, [r6, #4]
 8007cb8:	ed95 5a01 	vldr	s10, [r5, #4]
 8007cbc:	9008      	str	r0, [sp, #32]
 8007cbe:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8007cc2:	18c7      	adds	r7, r0, r3
 8007cc4:	edd7 4a00 	vldr	s9, [r7]
 8007cc8:	ed97 3a01 	vldr	s6, [r7, #4]
 8007ccc:	9701      	str	r7, [sp, #4]
 8007cce:	ee77 6a06 	vadd.f32	s13, s14, s12
 8007cd2:	462c      	mov	r4, r5
 8007cd4:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007cd8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8007cdc:	ee16 ca90 	vmov	ip, s13
 8007ce0:	f844 cb08 	str.w	ip, [r4], #8
 8007ce4:	ee75 6a23 	vadd.f32	s13, s10, s7
 8007ce8:	edd6 5a01 	vldr	s11, [r6, #4]
 8007cec:	edd7 2a01 	vldr	s5, [r7, #4]
 8007cf0:	9404      	str	r4, [sp, #16]
 8007cf2:	ee35 5a63 	vsub.f32	s10, s10, s7
 8007cf6:	ee74 3a27 	vadd.f32	s7, s8, s15
 8007cfa:	ee36 6a47 	vsub.f32	s12, s12, s14
 8007cfe:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8007d02:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8007d06:	0849      	lsrs	r1, r1, #1
 8007d08:	f102 0e08 	add.w	lr, r2, #8
 8007d0c:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8007d10:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8007d14:	9109      	str	r1, [sp, #36]	@ 0x24
 8007d16:	ee35 4a47 	vsub.f32	s8, s10, s14
 8007d1a:	f1a1 0902 	sub.w	r9, r1, #2
 8007d1e:	f8cd e00c 	str.w	lr, [sp, #12]
 8007d22:	4631      	mov	r1, r6
 8007d24:	ee13 ea90 	vmov	lr, s7
 8007d28:	ee36 6a64 	vsub.f32	s12, s12, s9
 8007d2c:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8007d30:	4604      	mov	r4, r0
 8007d32:	edc5 5a01 	vstr	s11, [r5, #4]
 8007d36:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007d3a:	f841 eb08 	str.w	lr, [r1], #8
 8007d3e:	ee34 5a24 	vadd.f32	s10, s8, s9
 8007d42:	ee16 ea10 	vmov	lr, s12
 8007d46:	ed86 5a01 	vstr	s10, [r6, #4]
 8007d4a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8007d4e:	f844 eb08 	str.w	lr, [r4], #8
 8007d52:	ee77 7a83 	vadd.f32	s15, s15, s6
 8007d56:	edc0 6a01 	vstr	s13, [r0, #4]
 8007d5a:	9405      	str	r4, [sp, #20]
 8007d5c:	4604      	mov	r4, r0
 8007d5e:	ee17 0a90 	vmov	r0, s15
 8007d62:	9106      	str	r1, [sp, #24]
 8007d64:	ee37 7a64 	vsub.f32	s14, s14, s9
 8007d68:	f102 0110 	add.w	r1, r2, #16
 8007d6c:	46bc      	mov	ip, r7
 8007d6e:	9100      	str	r1, [sp, #0]
 8007d70:	f847 0b08 	str.w	r0, [r7], #8
 8007d74:	f102 0118 	add.w	r1, r2, #24
 8007d78:	ea5f 0059 	movs.w	r0, r9, lsr #1
 8007d7c:	9102      	str	r1, [sp, #8]
 8007d7e:	ed8c 7a01 	vstr	s14, [ip, #4]
 8007d82:	9007      	str	r0, [sp, #28]
 8007d84:	f000 8134 	beq.w	8007ff0 <arm_cfft_radix8by4_f32+0x368>
 8007d88:	f102 0920 	add.w	r9, r2, #32
 8007d8c:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 8007d90:	9a01      	ldr	r2, [sp, #4]
 8007d92:	f8dd a000 	ldr.w	sl, [sp]
 8007d96:	3b0c      	subs	r3, #12
 8007d98:	4683      	mov	fp, r0
 8007d9a:	4463      	add	r3, ip
 8007d9c:	f105 0e10 	add.w	lr, r5, #16
 8007da0:	f1a4 010c 	sub.w	r1, r4, #12
 8007da4:	f104 0510 	add.w	r5, r4, #16
 8007da8:	f1a6 0c0c 	sub.w	ip, r6, #12
 8007dac:	f1a2 040c 	sub.w	r4, r2, #12
 8007db0:	f106 0010 	add.w	r0, r6, #16
 8007db4:	3210      	adds	r2, #16
 8007db6:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8007dba:	ed55 5a02 	vldr	s11, [r5, #-8]
 8007dbe:	ed50 7a02 	vldr	s15, [r0, #-8]
 8007dc2:	ed52 1a02 	vldr	s3, [r2, #-8]
 8007dc6:	ed55 6a01 	vldr	s13, [r5, #-4]
 8007dca:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8007dce:	ed12 1a01 	vldr	s2, [r2, #-4]
 8007dd2:	ed10 8a01 	vldr	s16, [r0, #-4]
 8007dd6:	ee35 4a25 	vadd.f32	s8, s10, s11
 8007dda:	ee30 6a26 	vadd.f32	s12, s0, s13
 8007dde:	ee37 7a84 	vadd.f32	s14, s15, s8
 8007de2:	ee30 0a66 	vsub.f32	s0, s0, s13
 8007de6:	ee37 7a21 	vadd.f32	s14, s14, s3
 8007dea:	ee75 5a65 	vsub.f32	s11, s10, s11
 8007dee:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8007df2:	ed10 7a01 	vldr	s14, [r0, #-4]
 8007df6:	ed52 6a01 	vldr	s13, [r2, #-4]
 8007dfa:	ee36 7a07 	vadd.f32	s14, s12, s14
 8007dfe:	ee78 aa25 	vadd.f32	s21, s16, s11
 8007e02:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007e06:	ee70 3a67 	vsub.f32	s7, s0, s15
 8007e0a:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8007e0e:	ed94 7a02 	vldr	s14, [r4, #8]
 8007e12:	ed9c 2a02 	vldr	s4, [ip, #8]
 8007e16:	ed91 ba02 	vldr	s22, [r1, #8]
 8007e1a:	edd3 9a02 	vldr	s19, [r3, #8]
 8007e1e:	edd4 2a01 	vldr	s5, [r4, #4]
 8007e22:	ed9c 9a01 	vldr	s18, [ip, #4]
 8007e26:	ed93 5a01 	vldr	s10, [r3, #4]
 8007e2a:	edd1 0a01 	vldr	s1, [r1, #4]
 8007e2e:	ee72 6a07 	vadd.f32	s13, s4, s14
 8007e32:	ee32 2a47 	vsub.f32	s4, s4, s14
 8007e36:	ee7b 8a26 	vadd.f32	s17, s22, s13
 8007e3a:	ee79 4a22 	vadd.f32	s9, s18, s5
 8007e3e:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8007e42:	ee79 2a62 	vsub.f32	s5, s18, s5
 8007e46:	ed8c 7a02 	vstr	s14, [ip, #8]
 8007e4a:	ed91 7a01 	vldr	s14, [r1, #4]
 8007e4e:	edd3 8a01 	vldr	s17, [r3, #4]
 8007e52:	ee34 7a87 	vadd.f32	s14, s9, s14
 8007e56:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8007e5a:	ee37 7a28 	vadd.f32	s14, s14, s17
 8007e5e:	ee32 9a60 	vsub.f32	s18, s4, s1
 8007e62:	ed8c 7a01 	vstr	s14, [ip, #4]
 8007e66:	ed1a 7a01 	vldr	s14, [sl, #-4]
 8007e6a:	ed1a aa02 	vldr	s20, [sl, #-8]
 8007e6e:	ee73 8a22 	vadd.f32	s17, s6, s5
 8007e72:	ee39 9a05 	vadd.f32	s18, s18, s10
 8007e76:	ee7a aac1 	vsub.f32	s21, s21, s2
 8007e7a:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8007e7e:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8007e82:	ee69 ba07 	vmul.f32	s23, s18, s14
 8007e86:	ee6a aa87 	vmul.f32	s21, s21, s14
 8007e8a:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8007e8e:	ee63 ca87 	vmul.f32	s25, s7, s14
 8007e92:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8007e96:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8007e9a:	ee68 8a87 	vmul.f32	s17, s17, s14
 8007e9e:	ee73 3aea 	vsub.f32	s7, s7, s21
 8007ea2:	ee78 8a89 	vadd.f32	s17, s17, s18
 8007ea6:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8007eaa:	ee3b aaca 	vsub.f32	s20, s23, s20
 8007eae:	ee34 4a67 	vsub.f32	s8, s8, s15
 8007eb2:	ee76 6acb 	vsub.f32	s13, s13, s22
 8007eb6:	ee36 6a48 	vsub.f32	s12, s12, s16
 8007eba:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8007ebe:	ed00 7a02 	vstr	s14, [r0, #-8]
 8007ec2:	ed40 3a01 	vstr	s7, [r0, #-4]
 8007ec6:	edc1 8a01 	vstr	s17, [r1, #4]
 8007eca:	ed81 aa02 	vstr	s20, [r1, #8]
 8007ece:	ed59 3a04 	vldr	s7, [r9, #-16]
 8007ed2:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8007ed6:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8007eda:	ed59 6a03 	vldr	s13, [r9, #-12]
 8007ede:	ee34 4a61 	vsub.f32	s8, s8, s3
 8007ee2:	ee36 6a41 	vsub.f32	s12, s12, s2
 8007ee6:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8007eea:	ee66 9a26 	vmul.f32	s19, s12, s13
 8007eee:	ee24 9a23 	vmul.f32	s18, s8, s7
 8007ef2:	ee26 6a23 	vmul.f32	s12, s12, s7
 8007ef6:	ee24 4a26 	vmul.f32	s8, s8, s13
 8007efa:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007efe:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8007f02:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8007f06:	ee36 6a44 	vsub.f32	s12, s12, s8
 8007f0a:	ee37 7a64 	vsub.f32	s14, s14, s9
 8007f0e:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8007f12:	ee79 3a29 	vadd.f32	s7, s18, s19
 8007f16:	ee75 6a60 	vsub.f32	s13, s10, s1
 8007f1a:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8007f1e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007f22:	ed45 3a02 	vstr	s7, [r5, #-8]
 8007f26:	ed05 6a01 	vstr	s12, [r5, #-4]
 8007f2a:	ed84 7a01 	vstr	s14, [r4, #4]
 8007f2e:	ed84 4a02 	vstr	s8, [r4, #8]
 8007f32:	ee35 6a81 	vadd.f32	s12, s11, s2
 8007f36:	ee36 7ac2 	vsub.f32	s14, s13, s4
 8007f3a:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 8007f3e:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 8007f42:	ee33 3a62 	vsub.f32	s6, s6, s5
 8007f46:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8007f4a:	ee67 2a26 	vmul.f32	s5, s14, s13
 8007f4e:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8007f52:	ee26 5a25 	vmul.f32	s10, s12, s11
 8007f56:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007f5a:	ee26 6a26 	vmul.f32	s12, s12, s13
 8007f5e:	ee27 7a25 	vmul.f32	s14, s14, s11
 8007f62:	ee63 6a26 	vmul.f32	s13, s6, s13
 8007f66:	ee23 3a25 	vmul.f32	s6, s6, s11
 8007f6a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007f6e:	ee75 5a24 	vadd.f32	s11, s10, s9
 8007f72:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8007f76:	ee36 7a87 	vadd.f32	s14, s13, s14
 8007f7a:	f1bb 0b01 	subs.w	fp, fp, #1
 8007f7e:	ed42 5a02 	vstr	s11, [r2, #-8]
 8007f82:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007f86:	f10e 0e08 	add.w	lr, lr, #8
 8007f8a:	ed83 3a02 	vstr	s6, [r3, #8]
 8007f8e:	ed83 7a01 	vstr	s14, [r3, #4]
 8007f92:	f1ac 0c08 	sub.w	ip, ip, #8
 8007f96:	f10a 0a08 	add.w	sl, sl, #8
 8007f9a:	f100 0008 	add.w	r0, r0, #8
 8007f9e:	f1a1 0108 	sub.w	r1, r1, #8
 8007fa2:	f109 0910 	add.w	r9, r9, #16
 8007fa6:	f105 0508 	add.w	r5, r5, #8
 8007faa:	f1a4 0408 	sub.w	r4, r4, #8
 8007fae:	f108 0818 	add.w	r8, r8, #24
 8007fb2:	f102 0208 	add.w	r2, r2, #8
 8007fb6:	f1a3 0308 	sub.w	r3, r3, #8
 8007fba:	f47f aefc 	bne.w	8007db6 <arm_cfft_radix8by4_f32+0x12e>
 8007fbe:	9907      	ldr	r1, [sp, #28]
 8007fc0:	9800      	ldr	r0, [sp, #0]
 8007fc2:	00cb      	lsls	r3, r1, #3
 8007fc4:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8007fc8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8007fcc:	9100      	str	r1, [sp, #0]
 8007fce:	9904      	ldr	r1, [sp, #16]
 8007fd0:	4419      	add	r1, r3
 8007fd2:	9104      	str	r1, [sp, #16]
 8007fd4:	9903      	ldr	r1, [sp, #12]
 8007fd6:	4419      	add	r1, r3
 8007fd8:	9103      	str	r1, [sp, #12]
 8007fda:	9906      	ldr	r1, [sp, #24]
 8007fdc:	4419      	add	r1, r3
 8007fde:	9106      	str	r1, [sp, #24]
 8007fe0:	9905      	ldr	r1, [sp, #20]
 8007fe2:	441f      	add	r7, r3
 8007fe4:	4419      	add	r1, r3
 8007fe6:	9b02      	ldr	r3, [sp, #8]
 8007fe8:	9105      	str	r1, [sp, #20]
 8007fea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fee:	9302      	str	r3, [sp, #8]
 8007ff0:	9904      	ldr	r1, [sp, #16]
 8007ff2:	9805      	ldr	r0, [sp, #20]
 8007ff4:	ed91 4a00 	vldr	s8, [r1]
 8007ff8:	edd0 6a00 	vldr	s13, [r0]
 8007ffc:	9b06      	ldr	r3, [sp, #24]
 8007ffe:	ed97 3a00 	vldr	s6, [r7]
 8008002:	edd3 7a00 	vldr	s15, [r3]
 8008006:	edd0 4a01 	vldr	s9, [r0, #4]
 800800a:	edd1 3a01 	vldr	s7, [r1, #4]
 800800e:	ed97 2a01 	vldr	s4, [r7, #4]
 8008012:	ed93 7a01 	vldr	s14, [r3, #4]
 8008016:	9a03      	ldr	r2, [sp, #12]
 8008018:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 800801c:	ee34 6a26 	vadd.f32	s12, s8, s13
 8008020:	ee73 5aa4 	vadd.f32	s11, s7, s9
 8008024:	ee37 5a86 	vadd.f32	s10, s15, s12
 8008028:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800802c:	ee35 5a03 	vadd.f32	s10, s10, s6
 8008030:	ee74 6a66 	vsub.f32	s13, s8, s13
 8008034:	ed81 5a00 	vstr	s10, [r1]
 8008038:	ed93 5a01 	vldr	s10, [r3, #4]
 800803c:	edd7 4a01 	vldr	s9, [r7, #4]
 8008040:	ee35 5a85 	vadd.f32	s10, s11, s10
 8008044:	ee37 4a26 	vadd.f32	s8, s14, s13
 8008048:	ee35 5a24 	vadd.f32	s10, s10, s9
 800804c:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8008050:	ed81 5a01 	vstr	s10, [r1, #4]
 8008054:	edd2 1a00 	vldr	s3, [r2]
 8008058:	edd2 2a01 	vldr	s5, [r2, #4]
 800805c:	ee34 5a83 	vadd.f32	s10, s9, s6
 8008060:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008064:	ee36 6a67 	vsub.f32	s12, s12, s15
 8008068:	ee64 4a21 	vmul.f32	s9, s8, s3
 800806c:	ee24 4a22 	vmul.f32	s8, s8, s5
 8008070:	ee65 2a22 	vmul.f32	s5, s10, s5
 8008074:	ee25 5a21 	vmul.f32	s10, s10, s3
 8008078:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800807c:	ee35 5a44 	vsub.f32	s10, s10, s8
 8008080:	edc3 2a00 	vstr	s5, [r3]
 8008084:	ed83 5a01 	vstr	s10, [r3, #4]
 8008088:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800808c:	9b00      	ldr	r3, [sp, #0]
 800808e:	ee36 6a43 	vsub.f32	s12, s12, s6
 8008092:	ed93 4a01 	vldr	s8, [r3, #4]
 8008096:	ed93 5a00 	vldr	s10, [r3]
 800809a:	9b02      	ldr	r3, [sp, #8]
 800809c:	ee75 5ac2 	vsub.f32	s11, s11, s4
 80080a0:	ee66 4a05 	vmul.f32	s9, s12, s10
 80080a4:	ee25 5a85 	vmul.f32	s10, s11, s10
 80080a8:	ee26 6a04 	vmul.f32	s12, s12, s8
 80080ac:	ee65 5a84 	vmul.f32	s11, s11, s8
 80080b0:	ee35 6a46 	vsub.f32	s12, s10, s12
 80080b4:	ee74 5aa5 	vadd.f32	s11, s9, s11
 80080b8:	ee77 7aa3 	vadd.f32	s15, s15, s7
 80080bc:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80080c0:	ed80 6a01 	vstr	s12, [r0, #4]
 80080c4:	edc0 5a00 	vstr	s11, [r0]
 80080c8:	edd3 5a01 	vldr	s11, [r3, #4]
 80080cc:	edd3 6a00 	vldr	s13, [r3]
 80080d0:	ee37 7a02 	vadd.f32	s14, s14, s4
 80080d4:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80080d8:	ee27 6a26 	vmul.f32	s12, s14, s13
 80080dc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80080e0:	ee27 7a25 	vmul.f32	s14, s14, s11
 80080e4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80080e8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80080ec:	ee76 7a27 	vadd.f32	s15, s12, s15
 80080f0:	ed87 7a01 	vstr	s14, [r7, #4]
 80080f4:	edc7 7a00 	vstr	s15, [r7]
 80080f8:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 80080fc:	4621      	mov	r1, r4
 80080fe:	686a      	ldr	r2, [r5, #4]
 8008100:	2304      	movs	r3, #4
 8008102:	f000 f9d3 	bl	80084ac <arm_radix8_butterfly_f32>
 8008106:	4630      	mov	r0, r6
 8008108:	4621      	mov	r1, r4
 800810a:	686a      	ldr	r2, [r5, #4]
 800810c:	2304      	movs	r3, #4
 800810e:	f000 f9cd 	bl	80084ac <arm_radix8_butterfly_f32>
 8008112:	9808      	ldr	r0, [sp, #32]
 8008114:	686a      	ldr	r2, [r5, #4]
 8008116:	4621      	mov	r1, r4
 8008118:	2304      	movs	r3, #4
 800811a:	f000 f9c7 	bl	80084ac <arm_radix8_butterfly_f32>
 800811e:	686a      	ldr	r2, [r5, #4]
 8008120:	9801      	ldr	r0, [sp, #4]
 8008122:	4621      	mov	r1, r4
 8008124:	2304      	movs	r3, #4
 8008126:	b00d      	add	sp, #52	@ 0x34
 8008128:	ecbd 8b0a 	vpop	{d8-d12}
 800812c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008130:	f000 b9bc 	b.w	80084ac <arm_radix8_butterfly_f32>

08008134 <arm_cfft_f32>:
 8008134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008138:	2a01      	cmp	r2, #1
 800813a:	4606      	mov	r6, r0
 800813c:	4617      	mov	r7, r2
 800813e:	460c      	mov	r4, r1
 8008140:	4698      	mov	r8, r3
 8008142:	8805      	ldrh	r5, [r0, #0]
 8008144:	d056      	beq.n	80081f4 <arm_cfft_f32+0xc0>
 8008146:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800814a:	d063      	beq.n	8008214 <arm_cfft_f32+0xe0>
 800814c:	d916      	bls.n	800817c <arm_cfft_f32+0x48>
 800814e:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8008152:	d01a      	beq.n	800818a <arm_cfft_f32+0x56>
 8008154:	d947      	bls.n	80081e6 <arm_cfft_f32+0xb2>
 8008156:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800815a:	d05b      	beq.n	8008214 <arm_cfft_f32+0xe0>
 800815c:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8008160:	d105      	bne.n	800816e <arm_cfft_f32+0x3a>
 8008162:	2301      	movs	r3, #1
 8008164:	6872      	ldr	r2, [r6, #4]
 8008166:	4629      	mov	r1, r5
 8008168:	4620      	mov	r0, r4
 800816a:	f000 f99f 	bl	80084ac <arm_radix8_butterfly_f32>
 800816e:	f1b8 0f00 	cmp.w	r8, #0
 8008172:	d111      	bne.n	8008198 <arm_cfft_f32+0x64>
 8008174:	2f01      	cmp	r7, #1
 8008176:	d016      	beq.n	80081a6 <arm_cfft_f32+0x72>
 8008178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800817c:	2d20      	cmp	r5, #32
 800817e:	d049      	beq.n	8008214 <arm_cfft_f32+0xe0>
 8008180:	d935      	bls.n	80081ee <arm_cfft_f32+0xba>
 8008182:	2d40      	cmp	r5, #64	@ 0x40
 8008184:	d0ed      	beq.n	8008162 <arm_cfft_f32+0x2e>
 8008186:	2d80      	cmp	r5, #128	@ 0x80
 8008188:	d1f1      	bne.n	800816e <arm_cfft_f32+0x3a>
 800818a:	4621      	mov	r1, r4
 800818c:	4630      	mov	r0, r6
 800818e:	f7ff fcab 	bl	8007ae8 <arm_cfft_radix8by2_f32>
 8008192:	f1b8 0f00 	cmp.w	r8, #0
 8008196:	d0ed      	beq.n	8008174 <arm_cfft_f32+0x40>
 8008198:	68b2      	ldr	r2, [r6, #8]
 800819a:	89b1      	ldrh	r1, [r6, #12]
 800819c:	4620      	mov	r0, r4
 800819e:	f000 f841 	bl	8008224 <arm_bitreversal_32>
 80081a2:	2f01      	cmp	r7, #1
 80081a4:	d1e8      	bne.n	8008178 <arm_cfft_f32+0x44>
 80081a6:	ee07 5a90 	vmov	s15, r5
 80081aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80081b2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80081b6:	2d00      	cmp	r5, #0
 80081b8:	d0de      	beq.n	8008178 <arm_cfft_f32+0x44>
 80081ba:	f104 0108 	add.w	r1, r4, #8
 80081be:	2300      	movs	r3, #0
 80081c0:	3301      	adds	r3, #1
 80081c2:	429d      	cmp	r5, r3
 80081c4:	f101 0108 	add.w	r1, r1, #8
 80081c8:	ed11 7a04 	vldr	s14, [r1, #-16]
 80081cc:	ed51 7a03 	vldr	s15, [r1, #-12]
 80081d0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80081d4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80081d8:	ed01 7a04 	vstr	s14, [r1, #-16]
 80081dc:	ed41 7a03 	vstr	s15, [r1, #-12]
 80081e0:	d1ee      	bne.n	80081c0 <arm_cfft_f32+0x8c>
 80081e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081e6:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 80081ea:	d0ba      	beq.n	8008162 <arm_cfft_f32+0x2e>
 80081ec:	e7bf      	b.n	800816e <arm_cfft_f32+0x3a>
 80081ee:	2d10      	cmp	r5, #16
 80081f0:	d0cb      	beq.n	800818a <arm_cfft_f32+0x56>
 80081f2:	e7bc      	b.n	800816e <arm_cfft_f32+0x3a>
 80081f4:	b19d      	cbz	r5, 800821e <arm_cfft_f32+0xea>
 80081f6:	f101 030c 	add.w	r3, r1, #12
 80081fa:	2200      	movs	r2, #0
 80081fc:	ed53 7a02 	vldr	s15, [r3, #-8]
 8008200:	3201      	adds	r2, #1
 8008202:	eef1 7a67 	vneg.f32	s15, s15
 8008206:	4295      	cmp	r5, r2
 8008208:	ed43 7a02 	vstr	s15, [r3, #-8]
 800820c:	f103 0308 	add.w	r3, r3, #8
 8008210:	d1f4      	bne.n	80081fc <arm_cfft_f32+0xc8>
 8008212:	e798      	b.n	8008146 <arm_cfft_f32+0x12>
 8008214:	4621      	mov	r1, r4
 8008216:	4630      	mov	r0, r6
 8008218:	f7ff fd36 	bl	8007c88 <arm_cfft_radix8by4_f32>
 800821c:	e7a7      	b.n	800816e <arm_cfft_f32+0x3a>
 800821e:	2b00      	cmp	r3, #0
 8008220:	d0aa      	beq.n	8008178 <arm_cfft_f32+0x44>
 8008222:	e7b9      	b.n	8008198 <arm_cfft_f32+0x64>

08008224 <arm_bitreversal_32>:
 8008224:	b1e9      	cbz	r1, 8008262 <arm_bitreversal_32+0x3e>
 8008226:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008228:	2500      	movs	r5, #0
 800822a:	f102 0e02 	add.w	lr, r2, #2
 800822e:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8008232:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8008236:	08a4      	lsrs	r4, r4, #2
 8008238:	089b      	lsrs	r3, r3, #2
 800823a:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800823e:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8008242:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8008246:	00a6      	lsls	r6, r4, #2
 8008248:	009b      	lsls	r3, r3, #2
 800824a:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800824e:	3304      	adds	r3, #4
 8008250:	1d34      	adds	r4, r6, #4
 8008252:	3502      	adds	r5, #2
 8008254:	58c6      	ldr	r6, [r0, r3]
 8008256:	5907      	ldr	r7, [r0, r4]
 8008258:	50c7      	str	r7, [r0, r3]
 800825a:	428d      	cmp	r5, r1
 800825c:	5106      	str	r6, [r0, r4]
 800825e:	d3e6      	bcc.n	800822e <arm_bitreversal_32+0xa>
 8008260:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008262:	4770      	bx	lr

08008264 <arm_cmplx_mag_f32>:
 8008264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008268:	ed2d 8b02 	vpush	{d8}
 800826c:	0897      	lsrs	r7, r2, #2
 800826e:	b084      	sub	sp, #16
 8008270:	d077      	beq.n	8008362 <arm_cmplx_mag_f32+0xfe>
 8008272:	f04f 0800 	mov.w	r8, #0
 8008276:	f100 0420 	add.w	r4, r0, #32
 800827a:	f101 0510 	add.w	r5, r1, #16
 800827e:	463e      	mov	r6, r7
 8008280:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 8008284:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 8008288:	ee20 0a00 	vmul.f32	s0, s0, s0
 800828c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008290:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008294:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800829c:	f2c0 80c5 	blt.w	800842a <arm_cmplx_mag_f32+0x1c6>
 80082a0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80082a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082a8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80082ac:	f100 80cb 	bmi.w	8008446 <arm_cmplx_mag_f32+0x1e2>
 80082b0:	ed05 8a04 	vstr	s16, [r5, #-16]
 80082b4:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 80082b8:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 80082bc:	ee20 0a00 	vmul.f32	s0, s0, s0
 80082c0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80082c4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80082c8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80082cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082d0:	f2c0 80a8 	blt.w	8008424 <arm_cmplx_mag_f32+0x1c0>
 80082d4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80082d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082dc:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80082e0:	f100 80a8 	bmi.w	8008434 <arm_cmplx_mag_f32+0x1d0>
 80082e4:	ed05 8a03 	vstr	s16, [r5, #-12]
 80082e8:	ed14 0a04 	vldr	s0, [r4, #-16]
 80082ec:	ed54 7a03 	vldr	s15, [r4, #-12]
 80082f0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80082f4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80082f8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80082fc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008304:	f2c0 808b 	blt.w	800841e <arm_cmplx_mag_f32+0x1ba>
 8008308:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800830c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008310:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008314:	f100 80a9 	bmi.w	800846a <arm_cmplx_mag_f32+0x206>
 8008318:	ed05 8a02 	vstr	s16, [r5, #-8]
 800831c:	ed14 0a02 	vldr	s0, [r4, #-8]
 8008320:	ed54 7a01 	vldr	s15, [r4, #-4]
 8008324:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008328:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800832c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008330:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008338:	db6e      	blt.n	8008418 <arm_cmplx_mag_f32+0x1b4>
 800833a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800833e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008342:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008346:	f100 8087 	bmi.w	8008458 <arm_cmplx_mag_f32+0x1f4>
 800834a:	ed05 8a01 	vstr	s16, [r5, #-4]
 800834e:	3e01      	subs	r6, #1
 8008350:	f104 0420 	add.w	r4, r4, #32
 8008354:	f105 0510 	add.w	r5, r5, #16
 8008358:	d192      	bne.n	8008280 <arm_cmplx_mag_f32+0x1c>
 800835a:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800835e:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8008362:	f012 0203 	ands.w	r2, r2, #3
 8008366:	d052      	beq.n	800840e <arm_cmplx_mag_f32+0x1aa>
 8008368:	ed90 0a00 	vldr	s0, [r0]
 800836c:	edd0 7a01 	vldr	s15, [r0, #4]
 8008370:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008374:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008378:	2300      	movs	r3, #0
 800837a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800837e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008386:	bfb8      	it	lt
 8008388:	600b      	strlt	r3, [r1, #0]
 800838a:	db08      	blt.n	800839e <arm_cmplx_mag_f32+0x13a>
 800838c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008394:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008398:	d479      	bmi.n	800848e <arm_cmplx_mag_f32+0x22a>
 800839a:	ed81 8a00 	vstr	s16, [r1]
 800839e:	3a01      	subs	r2, #1
 80083a0:	d035      	beq.n	800840e <arm_cmplx_mag_f32+0x1aa>
 80083a2:	ed90 0a02 	vldr	s0, [r0, #8]
 80083a6:	edd0 7a03 	vldr	s15, [r0, #12]
 80083aa:	ee20 0a00 	vmul.f32	s0, s0, s0
 80083ae:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80083b2:	2300      	movs	r3, #0
 80083b4:	ee37 0a80 	vadd.f32	s0, s15, s0
 80083b8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80083bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083c0:	bfb8      	it	lt
 80083c2:	604b      	strlt	r3, [r1, #4]
 80083c4:	db08      	blt.n	80083d8 <arm_cmplx_mag_f32+0x174>
 80083c6:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80083ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083ce:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80083d2:	d453      	bmi.n	800847c <arm_cmplx_mag_f32+0x218>
 80083d4:	ed81 8a01 	vstr	s16, [r1, #4]
 80083d8:	2a01      	cmp	r2, #1
 80083da:	d018      	beq.n	800840e <arm_cmplx_mag_f32+0x1aa>
 80083dc:	ed90 0a04 	vldr	s0, [r0, #16]
 80083e0:	edd0 7a05 	vldr	s15, [r0, #20]
 80083e4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80083e8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80083ec:	2300      	movs	r3, #0
 80083ee:	ee30 0a27 	vadd.f32	s0, s0, s15
 80083f2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80083f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083fa:	db19      	blt.n	8008430 <arm_cmplx_mag_f32+0x1cc>
 80083fc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008404:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008408:	d44a      	bmi.n	80084a0 <arm_cmplx_mag_f32+0x23c>
 800840a:	ed81 8a02 	vstr	s16, [r1, #8]
 800840e:	b004      	add	sp, #16
 8008410:	ecbd 8b02 	vpop	{d8}
 8008414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008418:	f845 8c04 	str.w	r8, [r5, #-4]
 800841c:	e797      	b.n	800834e <arm_cmplx_mag_f32+0xea>
 800841e:	f845 8c08 	str.w	r8, [r5, #-8]
 8008422:	e77b      	b.n	800831c <arm_cmplx_mag_f32+0xb8>
 8008424:	f845 8c0c 	str.w	r8, [r5, #-12]
 8008428:	e75e      	b.n	80082e8 <arm_cmplx_mag_f32+0x84>
 800842a:	f845 8c10 	str.w	r8, [r5, #-16]
 800842e:	e741      	b.n	80082b4 <arm_cmplx_mag_f32+0x50>
 8008430:	608b      	str	r3, [r1, #8]
 8008432:	e7ec      	b.n	800840e <arm_cmplx_mag_f32+0x1aa>
 8008434:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008438:	9001      	str	r0, [sp, #4]
 800843a:	f003 f93d 	bl	800b6b8 <sqrtf>
 800843e:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008442:	9801      	ldr	r0, [sp, #4]
 8008444:	e74e      	b.n	80082e4 <arm_cmplx_mag_f32+0x80>
 8008446:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800844a:	9001      	str	r0, [sp, #4]
 800844c:	f003 f934 	bl	800b6b8 <sqrtf>
 8008450:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008454:	9801      	ldr	r0, [sp, #4]
 8008456:	e72b      	b.n	80082b0 <arm_cmplx_mag_f32+0x4c>
 8008458:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800845c:	9001      	str	r0, [sp, #4]
 800845e:	f003 f92b 	bl	800b6b8 <sqrtf>
 8008462:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008466:	9801      	ldr	r0, [sp, #4]
 8008468:	e76f      	b.n	800834a <arm_cmplx_mag_f32+0xe6>
 800846a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800846e:	9001      	str	r0, [sp, #4]
 8008470:	f003 f922 	bl	800b6b8 <sqrtf>
 8008474:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008478:	9801      	ldr	r0, [sp, #4]
 800847a:	e74d      	b.n	8008318 <arm_cmplx_mag_f32+0xb4>
 800847c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008480:	9201      	str	r2, [sp, #4]
 8008482:	f003 f919 	bl	800b6b8 <sqrtf>
 8008486:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800848a:	9903      	ldr	r1, [sp, #12]
 800848c:	e7a2      	b.n	80083d4 <arm_cmplx_mag_f32+0x170>
 800848e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008492:	9201      	str	r2, [sp, #4]
 8008494:	f003 f910 	bl	800b6b8 <sqrtf>
 8008498:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800849c:	9903      	ldr	r1, [sp, #12]
 800849e:	e77c      	b.n	800839a <arm_cmplx_mag_f32+0x136>
 80084a0:	9101      	str	r1, [sp, #4]
 80084a2:	f003 f909 	bl	800b6b8 <sqrtf>
 80084a6:	9901      	ldr	r1, [sp, #4]
 80084a8:	e7af      	b.n	800840a <arm_cmplx_mag_f32+0x1a6>
 80084aa:	bf00      	nop

080084ac <arm_radix8_butterfly_f32>:
 80084ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b0:	ed2d 8b10 	vpush	{d8-d15}
 80084b4:	b095      	sub	sp, #84	@ 0x54
 80084b6:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 80084ba:	4603      	mov	r3, r0
 80084bc:	3304      	adds	r3, #4
 80084be:	ed9f bab9 	vldr	s22, [pc, #740]	@ 80087a4 <arm_radix8_butterfly_f32+0x2f8>
 80084c2:	9012      	str	r0, [sp, #72]	@ 0x48
 80084c4:	468b      	mov	fp, r1
 80084c6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80084c8:	4689      	mov	r9, r1
 80084ca:	ea4f 06db 	mov.w	r6, fp, lsr #3
 80084ce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80084d0:	960f      	str	r6, [sp, #60]	@ 0x3c
 80084d2:	ea4f 1846 	mov.w	r8, r6, lsl #5
 80084d6:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 80084da:	eb03 0508 	add.w	r5, r3, r8
 80084de:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 80084e2:	eb05 040e 	add.w	r4, r5, lr
 80084e6:	0137      	lsls	r7, r6, #4
 80084e8:	eba6 030a 	sub.w	r3, r6, sl
 80084ec:	eb04 000e 	add.w	r0, r4, lr
 80084f0:	44b2      	add	sl, r6
 80084f2:	1d3a      	adds	r2, r7, #4
 80084f4:	9702      	str	r7, [sp, #8]
 80084f6:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 80084fa:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 80084fe:	ebae 0c06 	sub.w	ip, lr, r6
 8008502:	9703      	str	r7, [sp, #12]
 8008504:	eb03 0708 	add.w	r7, r3, r8
 8008508:	9701      	str	r7, [sp, #4]
 800850a:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800850e:	9706      	str	r7, [sp, #24]
 8008510:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8008512:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8008516:	f10e 0104 	add.w	r1, lr, #4
 800851a:	4439      	add	r1, r7
 800851c:	443a      	add	r2, r7
 800851e:	0137      	lsls	r7, r6, #4
 8008520:	00f6      	lsls	r6, r6, #3
 8008522:	9704      	str	r7, [sp, #16]
 8008524:	9605      	str	r6, [sp, #20]
 8008526:	9f01      	ldr	r7, [sp, #4]
 8008528:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800852a:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800852e:	f04f 0c00 	mov.w	ip, #0
 8008532:	edd4 6a00 	vldr	s13, [r4]
 8008536:	edd7 1a00 	vldr	s3, [r7]
 800853a:	ed16 aa01 	vldr	s20, [r6, #-4]
 800853e:	edd5 5a00 	vldr	s11, [r5]
 8008542:	ed52 9a01 	vldr	s19, [r2, #-4]
 8008546:	ed90 6a00 	vldr	s12, [r0]
 800854a:	ed51 7a01 	vldr	s15, [r1, #-4]
 800854e:	ed93 3a00 	vldr	s6, [r3]
 8008552:	ee39 0a86 	vadd.f32	s0, s19, s12
 8008556:	ee33 2a21 	vadd.f32	s4, s6, s3
 800855a:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800855e:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8008562:	ee35 7a02 	vadd.f32	s14, s10, s4
 8008566:	ee34 4a80 	vadd.f32	s8, s9, s0
 800856a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800856e:	ee74 6a07 	vadd.f32	s13, s8, s14
 8008572:	ee34 4a47 	vsub.f32	s8, s8, s14
 8008576:	ed46 6a01 	vstr	s13, [r6, #-4]
 800857a:	ed85 4a00 	vstr	s8, [r5]
 800857e:	edd1 6a00 	vldr	s13, [r1]
 8008582:	ed94 9a01 	vldr	s18, [r4, #4]
 8008586:	edd3 2a01 	vldr	s5, [r3, #4]
 800858a:	edd7 8a01 	vldr	s17, [r7, #4]
 800858e:	edd6 0a00 	vldr	s1, [r6]
 8008592:	edd5 3a01 	vldr	s7, [r5, #4]
 8008596:	ed90 8a01 	vldr	s16, [r0, #4]
 800859a:	ed92 7a00 	vldr	s14, [r2]
 800859e:	ee33 3a61 	vsub.f32	s6, s6, s3
 80085a2:	ee36 4ac9 	vsub.f32	s8, s13, s18
 80085a6:	ee72 aae8 	vsub.f32	s21, s5, s17
 80085aa:	ee77 1ac3 	vsub.f32	s3, s15, s6
 80085ae:	ee34 1a2a 	vadd.f32	s2, s8, s21
 80085b2:	ee77 7a83 	vadd.f32	s15, s15, s6
 80085b6:	ee34 4a6a 	vsub.f32	s8, s8, s21
 80085ba:	ee30 3aa3 	vadd.f32	s6, s1, s7
 80085be:	ee39 6ac6 	vsub.f32	s12, s19, s12
 80085c2:	ee70 3ae3 	vsub.f32	s7, s1, s7
 80085c6:	ee72 2aa8 	vadd.f32	s5, s5, s17
 80085ca:	ee77 0a08 	vadd.f32	s1, s14, s16
 80085ce:	ee21 1a0b 	vmul.f32	s2, s2, s22
 80085d2:	ee37 7a48 	vsub.f32	s14, s14, s16
 80085d6:	ee61 1a8b 	vmul.f32	s3, s3, s22
 80085da:	ee7a 5a65 	vsub.f32	s11, s20, s11
 80085de:	ee76 6a89 	vadd.f32	s13, s13, s18
 80085e2:	ee24 4a0b 	vmul.f32	s8, s8, s22
 80085e6:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80085ea:	ee74 4ac0 	vsub.f32	s9, s9, s0
 80085ee:	ee35 5a42 	vsub.f32	s10, s10, s4
 80085f2:	ee36 0aa2 	vadd.f32	s0, s13, s5
 80085f6:	ee33 2a20 	vadd.f32	s4, s6, s1
 80085fa:	ee76 6ae2 	vsub.f32	s13, s13, s5
 80085fe:	ee33 3a60 	vsub.f32	s6, s6, s1
 8008602:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8008606:	ee77 0a01 	vadd.f32	s1, s14, s2
 800860a:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800860e:	ee37 7a41 	vsub.f32	s14, s14, s2
 8008612:	ee73 1a84 	vadd.f32	s3, s7, s8
 8008616:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800861a:	ee76 3a27 	vadd.f32	s7, s12, s15
 800861e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008622:	ee32 8a00 	vadd.f32	s16, s4, s0
 8008626:	ee33 1a45 	vsub.f32	s2, s6, s10
 800862a:	ee32 2a40 	vsub.f32	s4, s4, s0
 800862e:	ee35 5a03 	vadd.f32	s10, s10, s6
 8008632:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8008636:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800863a:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800863e:	ee34 6a67 	vsub.f32	s12, s8, s15
 8008642:	ee75 4a87 	vadd.f32	s9, s11, s14
 8008646:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800864a:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800864e:	ee77 7a84 	vadd.f32	s15, s15, s8
 8008652:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8008656:	44dc      	add	ip, fp
 8008658:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800865c:	45e1      	cmp	r9, ip
 800865e:	ed86 8a00 	vstr	s16, [r6]
 8008662:	ed85 2a01 	vstr	s4, [r5, #4]
 8008666:	4456      	add	r6, sl
 8008668:	ed02 0a01 	vstr	s0, [r2, #-4]
 800866c:	4455      	add	r5, sl
 800866e:	edc0 6a00 	vstr	s13, [r0]
 8008672:	ed82 1a00 	vstr	s2, [r2]
 8008676:	ed80 5a01 	vstr	s10, [r0, #4]
 800867a:	4452      	add	r2, sl
 800867c:	ed01 3a01 	vstr	s6, [r1, #-4]
 8008680:	4450      	add	r0, sl
 8008682:	edc7 2a00 	vstr	s5, [r7]
 8008686:	edc4 4a00 	vstr	s9, [r4]
 800868a:	ed83 7a00 	vstr	s14, [r3]
 800868e:	edc1 5a00 	vstr	s11, [r1]
 8008692:	edc7 3a01 	vstr	s7, [r7, #4]
 8008696:	4451      	add	r1, sl
 8008698:	ed84 6a01 	vstr	s12, [r4, #4]
 800869c:	4457      	add	r7, sl
 800869e:	edc3 7a01 	vstr	s15, [r3, #4]
 80086a2:	4454      	add	r4, sl
 80086a4:	4453      	add	r3, sl
 80086a6:	f63f af44 	bhi.w	8008532 <arm_radix8_butterfly_f32+0x86>
 80086aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086ac:	2b07      	cmp	r3, #7
 80086ae:	f240 81b7 	bls.w	8008a20 <arm_radix8_butterfly_f32+0x574>
 80086b2:	9b06      	ldr	r3, [sp, #24]
 80086b4:	9903      	ldr	r1, [sp, #12]
 80086b6:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80086b8:	9e05      	ldr	r6, [sp, #20]
 80086ba:	9a04      	ldr	r2, [sp, #16]
 80086bc:	f103 0c08 	add.w	ip, r3, #8
 80086c0:	9b02      	ldr	r3, [sp, #8]
 80086c2:	3108      	adds	r1, #8
 80086c4:	f108 0808 	add.w	r8, r8, #8
 80086c8:	1841      	adds	r1, r0, r1
 80086ca:	3608      	adds	r6, #8
 80086cc:	330c      	adds	r3, #12
 80086ce:	4604      	mov	r4, r0
 80086d0:	4444      	add	r4, r8
 80086d2:	18c3      	adds	r3, r0, r3
 80086d4:	9109      	str	r1, [sp, #36]	@ 0x24
 80086d6:	1981      	adds	r1, r0, r6
 80086d8:	f10e 0e08 	add.w	lr, lr, #8
 80086dc:	3208      	adds	r2, #8
 80086de:	940b      	str	r4, [sp, #44]	@ 0x2c
 80086e0:	9107      	str	r1, [sp, #28]
 80086e2:	4604      	mov	r4, r0
 80086e4:	4601      	mov	r1, r0
 80086e6:	9304      	str	r3, [sp, #16]
 80086e8:	f100 030c 	add.w	r3, r0, #12
 80086ec:	4474      	add	r4, lr
 80086ee:	f04f 0801 	mov.w	r8, #1
 80086f2:	1882      	adds	r2, r0, r2
 80086f4:	4461      	add	r1, ip
 80086f6:	9305      	str	r3, [sp, #20]
 80086f8:	464b      	mov	r3, r9
 80086fa:	940a      	str	r4, [sp, #40]	@ 0x28
 80086fc:	46c1      	mov	r9, r8
 80086fe:	9208      	str	r2, [sp, #32]
 8008700:	46d8      	mov	r8, fp
 8008702:	9106      	str	r1, [sp, #24]
 8008704:	f04f 0e00 	mov.w	lr, #0
 8008708:	469b      	mov	fp, r3
 800870a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800870c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800870e:	449e      	add	lr, r3
 8008710:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 8008714:	441a      	add	r2, r3
 8008716:	920e      	str	r2, [sp, #56]	@ 0x38
 8008718:	441a      	add	r2, r3
 800871a:	18d4      	adds	r4, r2, r3
 800871c:	18e5      	adds	r5, r4, r3
 800871e:	18ee      	adds	r6, r5, r3
 8008720:	18f7      	adds	r7, r6, r3
 8008722:	eb07 0c03 	add.w	ip, r7, r3
 8008726:	920d      	str	r2, [sp, #52]	@ 0x34
 8008728:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800872c:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 8008730:	910c      	str	r1, [sp, #48]	@ 0x30
 8008732:	4419      	add	r1, r3
 8008734:	9103      	str	r1, [sp, #12]
 8008736:	4419      	add	r1, r3
 8008738:	18ca      	adds	r2, r1, r3
 800873a:	9202      	str	r2, [sp, #8]
 800873c:	441a      	add	r2, r3
 800873e:	18d0      	adds	r0, r2, r3
 8008740:	ed92 ea01 	vldr	s28, [r2, #4]
 8008744:	9a02      	ldr	r2, [sp, #8]
 8008746:	edd4 7a00 	vldr	s15, [r4]
 800874a:	edd2 da01 	vldr	s27, [r2, #4]
 800874e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008750:	ed91 da01 	vldr	s26, [r1, #4]
 8008754:	ed92 ca01 	vldr	s24, [r2, #4]
 8008758:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800875a:	9903      	ldr	r1, [sp, #12]
 800875c:	edcd 7a03 	vstr	s15, [sp, #12]
 8008760:	edd2 7a00 	vldr	s15, [r2]
 8008764:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008766:	edcd 7a02 	vstr	s15, [sp, #8]
 800876a:	edd2 7a00 	vldr	s15, [r2]
 800876e:	edd0 ea01 	vldr	s29, [r0, #4]
 8008772:	edd1 ca01 	vldr	s25, [r1, #4]
 8008776:	eddc ba00 	vldr	s23, [ip]
 800877a:	edd7 aa00 	vldr	s21, [r7]
 800877e:	ed96 aa00 	vldr	s20, [r6]
 8008782:	edd5 9a00 	vldr	s19, [r5]
 8008786:	edcd 7a01 	vstr	s15, [sp, #4]
 800878a:	4403      	add	r3, r0
 800878c:	ed93 fa01 	vldr	s30, [r3, #4]
 8008790:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 8008794:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8008798:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800879c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 80087a0:	46cc      	mov	ip, r9
 80087a2:	e001      	b.n	80087a8 <arm_radix8_butterfly_f32+0x2fc>
 80087a4:	3f3504f3 	.word	0x3f3504f3
 80087a8:	ed91 6a00 	vldr	s12, [r1]
 80087ac:	ed93 5a00 	vldr	s10, [r3]
 80087b0:	edd0 fa00 	vldr	s31, [r0]
 80087b4:	edd4 7a00 	vldr	s15, [r4]
 80087b8:	ed95 7a00 	vldr	s14, [r5]
 80087bc:	ed56 3a01 	vldr	s7, [r6, #-4]
 80087c0:	ed17 3a01 	vldr	s6, [r7, #-4]
 80087c4:	ed92 2a00 	vldr	s4, [r2]
 80087c8:	ed96 0a00 	vldr	s0, [r6]
 80087cc:	ee33 8a85 	vadd.f32	s16, s7, s10
 80087d0:	ee32 1a06 	vadd.f32	s2, s4, s12
 80087d4:	ee33 4a2f 	vadd.f32	s8, s6, s31
 80087d8:	ee77 4a87 	vadd.f32	s9, s15, s14
 80087dc:	ee78 1a04 	vadd.f32	s3, s16, s8
 80087e0:	ee71 6a24 	vadd.f32	s13, s2, s9
 80087e4:	ee32 2a46 	vsub.f32	s4, s4, s12
 80087e8:	ee31 6aa6 	vadd.f32	s12, s3, s13
 80087ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80087f0:	ed06 6a01 	vstr	s12, [r6, #-4]
 80087f4:	edd4 8a01 	vldr	s17, [r4, #4]
 80087f8:	ed92 9a01 	vldr	s18, [r2, #4]
 80087fc:	edd7 0a00 	vldr	s1, [r7]
 8008800:	edd1 2a01 	vldr	s5, [r1, #4]
 8008804:	ed95 7a01 	vldr	s14, [r5, #4]
 8008808:	ed93 6a01 	vldr	s12, [r3, #4]
 800880c:	edd0 5a01 	vldr	s11, [r0, #4]
 8008810:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8008814:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8008818:	ee39 5a62 	vsub.f32	s10, s18, s5
 800881c:	ee78 fac7 	vsub.f32	s31, s17, s14
 8008820:	ee38 4a44 	vsub.f32	s8, s16, s8
 8008824:	ee38 7a87 	vadd.f32	s14, s17, s14
 8008828:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800882c:	ee79 2a22 	vadd.f32	s5, s18, s5
 8008830:	ee32 9a27 	vadd.f32	s18, s4, s15
 8008834:	ee72 7a67 	vsub.f32	s15, s4, s15
 8008838:	ee30 2a06 	vadd.f32	s4, s0, s12
 800883c:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8008840:	ee71 4a64 	vsub.f32	s9, s2, s9
 8008844:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8008848:	ee32 1a08 	vadd.f32	s2, s4, s16
 800884c:	ee72 fa87 	vadd.f32	s31, s5, s14
 8008850:	ee32 2a48 	vsub.f32	s4, s4, s16
 8008854:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8008858:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800885c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8008860:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8008864:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8008868:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800886c:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8008870:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8008874:	ee30 6a46 	vsub.f32	s12, s0, s12
 8008878:	ee74 0a22 	vadd.f32	s1, s8, s5
 800887c:	ee36 0a28 	vadd.f32	s0, s12, s17
 8008880:	ee74 2a62 	vsub.f32	s5, s8, s5
 8008884:	ee36 6a68 	vsub.f32	s12, s12, s17
 8008888:	ee32 4a64 	vsub.f32	s8, s4, s9
 800888c:	ee73 8a09 	vadd.f32	s17, s6, s18
 8008890:	ee74 4a82 	vadd.f32	s9, s9, s4
 8008894:	ee33 9a49 	vsub.f32	s18, s6, s18
 8008898:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800889c:	ee35 3a85 	vadd.f32	s6, s11, s10
 80088a0:	ee75 5ac5 	vsub.f32	s11, s11, s10
 80088a4:	ee33 5aa7 	vadd.f32	s10, s7, s15
 80088a8:	ee73 7ae7 	vsub.f32	s15, s7, s15
 80088ac:	ee69 3aa6 	vmul.f32	s7, s19, s13
 80088b0:	ee30 7a68 	vsub.f32	s14, s0, s17
 80088b4:	ee35 8a03 	vadd.f32	s16, s10, s6
 80088b8:	ee38 0a80 	vadd.f32	s0, s17, s0
 80088bc:	ee73 3a82 	vadd.f32	s7, s7, s4
 80088c0:	ee69 8aa1 	vmul.f32	s17, s19, s3
 80088c4:	ed9d 2a01 	vldr	s4, [sp, #4]
 80088c8:	eddd 1a02 	vldr	s3, [sp, #8]
 80088cc:	ee35 5a43 	vsub.f32	s10, s10, s6
 80088d0:	ee71 fa2f 	vadd.f32	s31, s2, s31
 80088d4:	ee37 3aa5 	vadd.f32	s6, s15, s11
 80088d8:	ee21 1aa0 	vmul.f32	s2, s3, s1
 80088dc:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80088e0:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 80088e4:	ee76 5a49 	vsub.f32	s11, s12, s18
 80088e8:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 80088ec:	ee39 6a06 	vadd.f32	s12, s18, s12
 80088f0:	ee2c 9a84 	vmul.f32	s18, s25, s8
 80088f4:	ee21 4a84 	vmul.f32	s8, s3, s8
 80088f8:	ee6c 1a07 	vmul.f32	s3, s24, s14
 80088fc:	ee22 7a07 	vmul.f32	s14, s4, s14
 8008900:	ee22 2a08 	vmul.f32	s4, s4, s16
 8008904:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8008908:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800890c:	ee31 1a09 	vadd.f32	s2, s2, s18
 8008910:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8008914:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8008918:	ee74 0a60 	vsub.f32	s1, s8, s1
 800891c:	ee37 7a48 	vsub.f32	s14, s14, s16
 8008920:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8008924:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8008928:	ee72 1a21 	vadd.f32	s3, s4, s3
 800892c:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8008930:	ee38 2a89 	vadd.f32	s4, s17, s18
 8008934:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8008938:	ee38 8a04 	vadd.f32	s16, s16, s8
 800893c:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8008940:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8008944:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8008948:	eddd 5a03 	vldr	s11, [sp, #12]
 800894c:	edc6 fa00 	vstr	s31, [r6]
 8008950:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8008954:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8008958:	ee30 0a45 	vsub.f32	s0, s0, s10
 800895c:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8008960:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8008964:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8008968:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800896c:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8008970:	ee25 6a86 	vmul.f32	s12, s11, s12
 8008974:	ee74 4a89 	vadd.f32	s9, s9, s18
 8008978:	ee34 3a43 	vsub.f32	s6, s8, s6
 800897c:	ee78 8a85 	vadd.f32	s17, s17, s10
 8008980:	ee36 6a67 	vsub.f32	s12, s12, s15
 8008984:	44c4      	add	ip, r8
 8008986:	45e3      	cmp	fp, ip
 8008988:	edc3 3a00 	vstr	s7, [r3]
 800898c:	edc3 6a01 	vstr	s13, [r3, #4]
 8008990:	4456      	add	r6, sl
 8008992:	ed07 1a01 	vstr	s2, [r7, #-4]
 8008996:	edc7 0a00 	vstr	s1, [r7]
 800899a:	4453      	add	r3, sl
 800899c:	ed80 2a00 	vstr	s4, [r0]
 80089a0:	edc0 2a01 	vstr	s5, [r0, #4]
 80089a4:	4457      	add	r7, sl
 80089a6:	edc2 1a00 	vstr	s3, [r2]
 80089aa:	ed82 7a01 	vstr	s14, [r2, #4]
 80089ae:	4450      	add	r0, sl
 80089b0:	ed85 8a00 	vstr	s16, [r5]
 80089b4:	ed85 0a01 	vstr	s0, [r5, #4]
 80089b8:	4452      	add	r2, sl
 80089ba:	edc1 4a00 	vstr	s9, [r1]
 80089be:	4455      	add	r5, sl
 80089c0:	ed81 3a01 	vstr	s6, [r1, #4]
 80089c4:	edc4 8a00 	vstr	s17, [r4]
 80089c8:	ed84 6a01 	vstr	s12, [r4, #4]
 80089cc:	4451      	add	r1, sl
 80089ce:	4454      	add	r4, sl
 80089d0:	f63f aeea 	bhi.w	80087a8 <arm_radix8_butterfly_f32+0x2fc>
 80089d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089d6:	3308      	adds	r3, #8
 80089d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80089da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089dc:	3308      	adds	r3, #8
 80089de:	930a      	str	r3, [sp, #40]	@ 0x28
 80089e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089e2:	3308      	adds	r3, #8
 80089e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80089e6:	9b08      	ldr	r3, [sp, #32]
 80089e8:	3308      	adds	r3, #8
 80089ea:	9308      	str	r3, [sp, #32]
 80089ec:	9b07      	ldr	r3, [sp, #28]
 80089ee:	3308      	adds	r3, #8
 80089f0:	9307      	str	r3, [sp, #28]
 80089f2:	9b06      	ldr	r3, [sp, #24]
 80089f4:	3308      	adds	r3, #8
 80089f6:	9306      	str	r3, [sp, #24]
 80089f8:	9b05      	ldr	r3, [sp, #20]
 80089fa:	3308      	adds	r3, #8
 80089fc:	9305      	str	r3, [sp, #20]
 80089fe:	9b04      	ldr	r3, [sp, #16]
 8008a00:	3308      	adds	r3, #8
 8008a02:	9304      	str	r3, [sp, #16]
 8008a04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a06:	f109 0901 	add.w	r9, r9, #1
 8008a0a:	454b      	cmp	r3, r9
 8008a0c:	f47f ae7d 	bne.w	800870a <arm_radix8_butterfly_f32+0x25e>
 8008a10:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a12:	00db      	lsls	r3, r3, #3
 8008a14:	b29b      	uxth	r3, r3
 8008a16:	46d9      	mov	r9, fp
 8008a18:	9310      	str	r3, [sp, #64]	@ 0x40
 8008a1a:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 8008a1e:	e554      	b.n	80084ca <arm_radix8_butterfly_f32+0x1e>
 8008a20:	b015      	add	sp, #84	@ 0x54
 8008a22:	ecbd 8b10 	vpop	{d8-d15}
 8008a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a2a:	bf00      	nop

08008a2c <__cvt>:
 8008a2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a30:	ec57 6b10 	vmov	r6, r7, d0
 8008a34:	2f00      	cmp	r7, #0
 8008a36:	460c      	mov	r4, r1
 8008a38:	4619      	mov	r1, r3
 8008a3a:	463b      	mov	r3, r7
 8008a3c:	bfbb      	ittet	lt
 8008a3e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008a42:	461f      	movlt	r7, r3
 8008a44:	2300      	movge	r3, #0
 8008a46:	232d      	movlt	r3, #45	@ 0x2d
 8008a48:	700b      	strb	r3, [r1, #0]
 8008a4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a4c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008a50:	4691      	mov	r9, r2
 8008a52:	f023 0820 	bic.w	r8, r3, #32
 8008a56:	bfbc      	itt	lt
 8008a58:	4632      	movlt	r2, r6
 8008a5a:	4616      	movlt	r6, r2
 8008a5c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008a60:	d005      	beq.n	8008a6e <__cvt+0x42>
 8008a62:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008a66:	d100      	bne.n	8008a6a <__cvt+0x3e>
 8008a68:	3401      	adds	r4, #1
 8008a6a:	2102      	movs	r1, #2
 8008a6c:	e000      	b.n	8008a70 <__cvt+0x44>
 8008a6e:	2103      	movs	r1, #3
 8008a70:	ab03      	add	r3, sp, #12
 8008a72:	9301      	str	r3, [sp, #4]
 8008a74:	ab02      	add	r3, sp, #8
 8008a76:	9300      	str	r3, [sp, #0]
 8008a78:	ec47 6b10 	vmov	d0, r6, r7
 8008a7c:	4653      	mov	r3, sl
 8008a7e:	4622      	mov	r2, r4
 8008a80:	f000 fe5a 	bl	8009738 <_dtoa_r>
 8008a84:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008a88:	4605      	mov	r5, r0
 8008a8a:	d119      	bne.n	8008ac0 <__cvt+0x94>
 8008a8c:	f019 0f01 	tst.w	r9, #1
 8008a90:	d00e      	beq.n	8008ab0 <__cvt+0x84>
 8008a92:	eb00 0904 	add.w	r9, r0, r4
 8008a96:	2200      	movs	r2, #0
 8008a98:	2300      	movs	r3, #0
 8008a9a:	4630      	mov	r0, r6
 8008a9c:	4639      	mov	r1, r7
 8008a9e:	f7f8 f813 	bl	8000ac8 <__aeabi_dcmpeq>
 8008aa2:	b108      	cbz	r0, 8008aa8 <__cvt+0x7c>
 8008aa4:	f8cd 900c 	str.w	r9, [sp, #12]
 8008aa8:	2230      	movs	r2, #48	@ 0x30
 8008aaa:	9b03      	ldr	r3, [sp, #12]
 8008aac:	454b      	cmp	r3, r9
 8008aae:	d31e      	bcc.n	8008aee <__cvt+0xc2>
 8008ab0:	9b03      	ldr	r3, [sp, #12]
 8008ab2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ab4:	1b5b      	subs	r3, r3, r5
 8008ab6:	4628      	mov	r0, r5
 8008ab8:	6013      	str	r3, [r2, #0]
 8008aba:	b004      	add	sp, #16
 8008abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ac0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008ac4:	eb00 0904 	add.w	r9, r0, r4
 8008ac8:	d1e5      	bne.n	8008a96 <__cvt+0x6a>
 8008aca:	7803      	ldrb	r3, [r0, #0]
 8008acc:	2b30      	cmp	r3, #48	@ 0x30
 8008ace:	d10a      	bne.n	8008ae6 <__cvt+0xba>
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	4630      	mov	r0, r6
 8008ad6:	4639      	mov	r1, r7
 8008ad8:	f7f7 fff6 	bl	8000ac8 <__aeabi_dcmpeq>
 8008adc:	b918      	cbnz	r0, 8008ae6 <__cvt+0xba>
 8008ade:	f1c4 0401 	rsb	r4, r4, #1
 8008ae2:	f8ca 4000 	str.w	r4, [sl]
 8008ae6:	f8da 3000 	ldr.w	r3, [sl]
 8008aea:	4499      	add	r9, r3
 8008aec:	e7d3      	b.n	8008a96 <__cvt+0x6a>
 8008aee:	1c59      	adds	r1, r3, #1
 8008af0:	9103      	str	r1, [sp, #12]
 8008af2:	701a      	strb	r2, [r3, #0]
 8008af4:	e7d9      	b.n	8008aaa <__cvt+0x7e>

08008af6 <__exponent>:
 8008af6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008af8:	2900      	cmp	r1, #0
 8008afa:	bfba      	itte	lt
 8008afc:	4249      	neglt	r1, r1
 8008afe:	232d      	movlt	r3, #45	@ 0x2d
 8008b00:	232b      	movge	r3, #43	@ 0x2b
 8008b02:	2909      	cmp	r1, #9
 8008b04:	7002      	strb	r2, [r0, #0]
 8008b06:	7043      	strb	r3, [r0, #1]
 8008b08:	dd29      	ble.n	8008b5e <__exponent+0x68>
 8008b0a:	f10d 0307 	add.w	r3, sp, #7
 8008b0e:	461d      	mov	r5, r3
 8008b10:	270a      	movs	r7, #10
 8008b12:	461a      	mov	r2, r3
 8008b14:	fbb1 f6f7 	udiv	r6, r1, r7
 8008b18:	fb07 1416 	mls	r4, r7, r6, r1
 8008b1c:	3430      	adds	r4, #48	@ 0x30
 8008b1e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008b22:	460c      	mov	r4, r1
 8008b24:	2c63      	cmp	r4, #99	@ 0x63
 8008b26:	f103 33ff 	add.w	r3, r3, #4294967295
 8008b2a:	4631      	mov	r1, r6
 8008b2c:	dcf1      	bgt.n	8008b12 <__exponent+0x1c>
 8008b2e:	3130      	adds	r1, #48	@ 0x30
 8008b30:	1e94      	subs	r4, r2, #2
 8008b32:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008b36:	1c41      	adds	r1, r0, #1
 8008b38:	4623      	mov	r3, r4
 8008b3a:	42ab      	cmp	r3, r5
 8008b3c:	d30a      	bcc.n	8008b54 <__exponent+0x5e>
 8008b3e:	f10d 0309 	add.w	r3, sp, #9
 8008b42:	1a9b      	subs	r3, r3, r2
 8008b44:	42ac      	cmp	r4, r5
 8008b46:	bf88      	it	hi
 8008b48:	2300      	movhi	r3, #0
 8008b4a:	3302      	adds	r3, #2
 8008b4c:	4403      	add	r3, r0
 8008b4e:	1a18      	subs	r0, r3, r0
 8008b50:	b003      	add	sp, #12
 8008b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b54:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008b58:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008b5c:	e7ed      	b.n	8008b3a <__exponent+0x44>
 8008b5e:	2330      	movs	r3, #48	@ 0x30
 8008b60:	3130      	adds	r1, #48	@ 0x30
 8008b62:	7083      	strb	r3, [r0, #2]
 8008b64:	70c1      	strb	r1, [r0, #3]
 8008b66:	1d03      	adds	r3, r0, #4
 8008b68:	e7f1      	b.n	8008b4e <__exponent+0x58>
	...

08008b6c <_printf_float>:
 8008b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b70:	b08d      	sub	sp, #52	@ 0x34
 8008b72:	460c      	mov	r4, r1
 8008b74:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008b78:	4616      	mov	r6, r2
 8008b7a:	461f      	mov	r7, r3
 8008b7c:	4605      	mov	r5, r0
 8008b7e:	f000 fcdb 	bl	8009538 <_localeconv_r>
 8008b82:	6803      	ldr	r3, [r0, #0]
 8008b84:	9304      	str	r3, [sp, #16]
 8008b86:	4618      	mov	r0, r3
 8008b88:	f7f7 fb72 	bl	8000270 <strlen>
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b90:	f8d8 3000 	ldr.w	r3, [r8]
 8008b94:	9005      	str	r0, [sp, #20]
 8008b96:	3307      	adds	r3, #7
 8008b98:	f023 0307 	bic.w	r3, r3, #7
 8008b9c:	f103 0208 	add.w	r2, r3, #8
 8008ba0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008ba4:	f8d4 b000 	ldr.w	fp, [r4]
 8008ba8:	f8c8 2000 	str.w	r2, [r8]
 8008bac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008bb0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008bb4:	9307      	str	r3, [sp, #28]
 8008bb6:	f8cd 8018 	str.w	r8, [sp, #24]
 8008bba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008bbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008bc2:	4b9c      	ldr	r3, [pc, #624]	@ (8008e34 <_printf_float+0x2c8>)
 8008bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8008bc8:	f7f7 ffb0 	bl	8000b2c <__aeabi_dcmpun>
 8008bcc:	bb70      	cbnz	r0, 8008c2c <_printf_float+0xc0>
 8008bce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008bd2:	4b98      	ldr	r3, [pc, #608]	@ (8008e34 <_printf_float+0x2c8>)
 8008bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8008bd8:	f7f7 ff8a 	bl	8000af0 <__aeabi_dcmple>
 8008bdc:	bb30      	cbnz	r0, 8008c2c <_printf_float+0xc0>
 8008bde:	2200      	movs	r2, #0
 8008be0:	2300      	movs	r3, #0
 8008be2:	4640      	mov	r0, r8
 8008be4:	4649      	mov	r1, r9
 8008be6:	f7f7 ff79 	bl	8000adc <__aeabi_dcmplt>
 8008bea:	b110      	cbz	r0, 8008bf2 <_printf_float+0x86>
 8008bec:	232d      	movs	r3, #45	@ 0x2d
 8008bee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008bf2:	4a91      	ldr	r2, [pc, #580]	@ (8008e38 <_printf_float+0x2cc>)
 8008bf4:	4b91      	ldr	r3, [pc, #580]	@ (8008e3c <_printf_float+0x2d0>)
 8008bf6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008bfa:	bf94      	ite	ls
 8008bfc:	4690      	movls	r8, r2
 8008bfe:	4698      	movhi	r8, r3
 8008c00:	2303      	movs	r3, #3
 8008c02:	6123      	str	r3, [r4, #16]
 8008c04:	f02b 0304 	bic.w	r3, fp, #4
 8008c08:	6023      	str	r3, [r4, #0]
 8008c0a:	f04f 0900 	mov.w	r9, #0
 8008c0e:	9700      	str	r7, [sp, #0]
 8008c10:	4633      	mov	r3, r6
 8008c12:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008c14:	4621      	mov	r1, r4
 8008c16:	4628      	mov	r0, r5
 8008c18:	f000 f9d2 	bl	8008fc0 <_printf_common>
 8008c1c:	3001      	adds	r0, #1
 8008c1e:	f040 808d 	bne.w	8008d3c <_printf_float+0x1d0>
 8008c22:	f04f 30ff 	mov.w	r0, #4294967295
 8008c26:	b00d      	add	sp, #52	@ 0x34
 8008c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c2c:	4642      	mov	r2, r8
 8008c2e:	464b      	mov	r3, r9
 8008c30:	4640      	mov	r0, r8
 8008c32:	4649      	mov	r1, r9
 8008c34:	f7f7 ff7a 	bl	8000b2c <__aeabi_dcmpun>
 8008c38:	b140      	cbz	r0, 8008c4c <_printf_float+0xe0>
 8008c3a:	464b      	mov	r3, r9
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	bfbc      	itt	lt
 8008c40:	232d      	movlt	r3, #45	@ 0x2d
 8008c42:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008c46:	4a7e      	ldr	r2, [pc, #504]	@ (8008e40 <_printf_float+0x2d4>)
 8008c48:	4b7e      	ldr	r3, [pc, #504]	@ (8008e44 <_printf_float+0x2d8>)
 8008c4a:	e7d4      	b.n	8008bf6 <_printf_float+0x8a>
 8008c4c:	6863      	ldr	r3, [r4, #4]
 8008c4e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008c52:	9206      	str	r2, [sp, #24]
 8008c54:	1c5a      	adds	r2, r3, #1
 8008c56:	d13b      	bne.n	8008cd0 <_printf_float+0x164>
 8008c58:	2306      	movs	r3, #6
 8008c5a:	6063      	str	r3, [r4, #4]
 8008c5c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008c60:	2300      	movs	r3, #0
 8008c62:	6022      	str	r2, [r4, #0]
 8008c64:	9303      	str	r3, [sp, #12]
 8008c66:	ab0a      	add	r3, sp, #40	@ 0x28
 8008c68:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008c6c:	ab09      	add	r3, sp, #36	@ 0x24
 8008c6e:	9300      	str	r3, [sp, #0]
 8008c70:	6861      	ldr	r1, [r4, #4]
 8008c72:	ec49 8b10 	vmov	d0, r8, r9
 8008c76:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008c7a:	4628      	mov	r0, r5
 8008c7c:	f7ff fed6 	bl	8008a2c <__cvt>
 8008c80:	9b06      	ldr	r3, [sp, #24]
 8008c82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008c84:	2b47      	cmp	r3, #71	@ 0x47
 8008c86:	4680      	mov	r8, r0
 8008c88:	d129      	bne.n	8008cde <_printf_float+0x172>
 8008c8a:	1cc8      	adds	r0, r1, #3
 8008c8c:	db02      	blt.n	8008c94 <_printf_float+0x128>
 8008c8e:	6863      	ldr	r3, [r4, #4]
 8008c90:	4299      	cmp	r1, r3
 8008c92:	dd41      	ble.n	8008d18 <_printf_float+0x1ac>
 8008c94:	f1aa 0a02 	sub.w	sl, sl, #2
 8008c98:	fa5f fa8a 	uxtb.w	sl, sl
 8008c9c:	3901      	subs	r1, #1
 8008c9e:	4652      	mov	r2, sl
 8008ca0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008ca4:	9109      	str	r1, [sp, #36]	@ 0x24
 8008ca6:	f7ff ff26 	bl	8008af6 <__exponent>
 8008caa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008cac:	1813      	adds	r3, r2, r0
 8008cae:	2a01      	cmp	r2, #1
 8008cb0:	4681      	mov	r9, r0
 8008cb2:	6123      	str	r3, [r4, #16]
 8008cb4:	dc02      	bgt.n	8008cbc <_printf_float+0x150>
 8008cb6:	6822      	ldr	r2, [r4, #0]
 8008cb8:	07d2      	lsls	r2, r2, #31
 8008cba:	d501      	bpl.n	8008cc0 <_printf_float+0x154>
 8008cbc:	3301      	adds	r3, #1
 8008cbe:	6123      	str	r3, [r4, #16]
 8008cc0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d0a2      	beq.n	8008c0e <_printf_float+0xa2>
 8008cc8:	232d      	movs	r3, #45	@ 0x2d
 8008cca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008cce:	e79e      	b.n	8008c0e <_printf_float+0xa2>
 8008cd0:	9a06      	ldr	r2, [sp, #24]
 8008cd2:	2a47      	cmp	r2, #71	@ 0x47
 8008cd4:	d1c2      	bne.n	8008c5c <_printf_float+0xf0>
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d1c0      	bne.n	8008c5c <_printf_float+0xf0>
 8008cda:	2301      	movs	r3, #1
 8008cdc:	e7bd      	b.n	8008c5a <_printf_float+0xee>
 8008cde:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008ce2:	d9db      	bls.n	8008c9c <_printf_float+0x130>
 8008ce4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008ce8:	d118      	bne.n	8008d1c <_printf_float+0x1b0>
 8008cea:	2900      	cmp	r1, #0
 8008cec:	6863      	ldr	r3, [r4, #4]
 8008cee:	dd0b      	ble.n	8008d08 <_printf_float+0x19c>
 8008cf0:	6121      	str	r1, [r4, #16]
 8008cf2:	b913      	cbnz	r3, 8008cfa <_printf_float+0x18e>
 8008cf4:	6822      	ldr	r2, [r4, #0]
 8008cf6:	07d0      	lsls	r0, r2, #31
 8008cf8:	d502      	bpl.n	8008d00 <_printf_float+0x194>
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	440b      	add	r3, r1
 8008cfe:	6123      	str	r3, [r4, #16]
 8008d00:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008d02:	f04f 0900 	mov.w	r9, #0
 8008d06:	e7db      	b.n	8008cc0 <_printf_float+0x154>
 8008d08:	b913      	cbnz	r3, 8008d10 <_printf_float+0x1a4>
 8008d0a:	6822      	ldr	r2, [r4, #0]
 8008d0c:	07d2      	lsls	r2, r2, #31
 8008d0e:	d501      	bpl.n	8008d14 <_printf_float+0x1a8>
 8008d10:	3302      	adds	r3, #2
 8008d12:	e7f4      	b.n	8008cfe <_printf_float+0x192>
 8008d14:	2301      	movs	r3, #1
 8008d16:	e7f2      	b.n	8008cfe <_printf_float+0x192>
 8008d18:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008d1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d1e:	4299      	cmp	r1, r3
 8008d20:	db05      	blt.n	8008d2e <_printf_float+0x1c2>
 8008d22:	6823      	ldr	r3, [r4, #0]
 8008d24:	6121      	str	r1, [r4, #16]
 8008d26:	07d8      	lsls	r0, r3, #31
 8008d28:	d5ea      	bpl.n	8008d00 <_printf_float+0x194>
 8008d2a:	1c4b      	adds	r3, r1, #1
 8008d2c:	e7e7      	b.n	8008cfe <_printf_float+0x192>
 8008d2e:	2900      	cmp	r1, #0
 8008d30:	bfd4      	ite	le
 8008d32:	f1c1 0202 	rsble	r2, r1, #2
 8008d36:	2201      	movgt	r2, #1
 8008d38:	4413      	add	r3, r2
 8008d3a:	e7e0      	b.n	8008cfe <_printf_float+0x192>
 8008d3c:	6823      	ldr	r3, [r4, #0]
 8008d3e:	055a      	lsls	r2, r3, #21
 8008d40:	d407      	bmi.n	8008d52 <_printf_float+0x1e6>
 8008d42:	6923      	ldr	r3, [r4, #16]
 8008d44:	4642      	mov	r2, r8
 8008d46:	4631      	mov	r1, r6
 8008d48:	4628      	mov	r0, r5
 8008d4a:	47b8      	blx	r7
 8008d4c:	3001      	adds	r0, #1
 8008d4e:	d12b      	bne.n	8008da8 <_printf_float+0x23c>
 8008d50:	e767      	b.n	8008c22 <_printf_float+0xb6>
 8008d52:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008d56:	f240 80dd 	bls.w	8008f14 <_printf_float+0x3a8>
 8008d5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008d5e:	2200      	movs	r2, #0
 8008d60:	2300      	movs	r3, #0
 8008d62:	f7f7 feb1 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d66:	2800      	cmp	r0, #0
 8008d68:	d033      	beq.n	8008dd2 <_printf_float+0x266>
 8008d6a:	4a37      	ldr	r2, [pc, #220]	@ (8008e48 <_printf_float+0x2dc>)
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	4631      	mov	r1, r6
 8008d70:	4628      	mov	r0, r5
 8008d72:	47b8      	blx	r7
 8008d74:	3001      	adds	r0, #1
 8008d76:	f43f af54 	beq.w	8008c22 <_printf_float+0xb6>
 8008d7a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008d7e:	4543      	cmp	r3, r8
 8008d80:	db02      	blt.n	8008d88 <_printf_float+0x21c>
 8008d82:	6823      	ldr	r3, [r4, #0]
 8008d84:	07d8      	lsls	r0, r3, #31
 8008d86:	d50f      	bpl.n	8008da8 <_printf_float+0x23c>
 8008d88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d8c:	4631      	mov	r1, r6
 8008d8e:	4628      	mov	r0, r5
 8008d90:	47b8      	blx	r7
 8008d92:	3001      	adds	r0, #1
 8008d94:	f43f af45 	beq.w	8008c22 <_printf_float+0xb6>
 8008d98:	f04f 0900 	mov.w	r9, #0
 8008d9c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008da0:	f104 0a1a 	add.w	sl, r4, #26
 8008da4:	45c8      	cmp	r8, r9
 8008da6:	dc09      	bgt.n	8008dbc <_printf_float+0x250>
 8008da8:	6823      	ldr	r3, [r4, #0]
 8008daa:	079b      	lsls	r3, r3, #30
 8008dac:	f100 8103 	bmi.w	8008fb6 <_printf_float+0x44a>
 8008db0:	68e0      	ldr	r0, [r4, #12]
 8008db2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008db4:	4298      	cmp	r0, r3
 8008db6:	bfb8      	it	lt
 8008db8:	4618      	movlt	r0, r3
 8008dba:	e734      	b.n	8008c26 <_printf_float+0xba>
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	4652      	mov	r2, sl
 8008dc0:	4631      	mov	r1, r6
 8008dc2:	4628      	mov	r0, r5
 8008dc4:	47b8      	blx	r7
 8008dc6:	3001      	adds	r0, #1
 8008dc8:	f43f af2b 	beq.w	8008c22 <_printf_float+0xb6>
 8008dcc:	f109 0901 	add.w	r9, r9, #1
 8008dd0:	e7e8      	b.n	8008da4 <_printf_float+0x238>
 8008dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	dc39      	bgt.n	8008e4c <_printf_float+0x2e0>
 8008dd8:	4a1b      	ldr	r2, [pc, #108]	@ (8008e48 <_printf_float+0x2dc>)
 8008dda:	2301      	movs	r3, #1
 8008ddc:	4631      	mov	r1, r6
 8008dde:	4628      	mov	r0, r5
 8008de0:	47b8      	blx	r7
 8008de2:	3001      	adds	r0, #1
 8008de4:	f43f af1d 	beq.w	8008c22 <_printf_float+0xb6>
 8008de8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008dec:	ea59 0303 	orrs.w	r3, r9, r3
 8008df0:	d102      	bne.n	8008df8 <_printf_float+0x28c>
 8008df2:	6823      	ldr	r3, [r4, #0]
 8008df4:	07d9      	lsls	r1, r3, #31
 8008df6:	d5d7      	bpl.n	8008da8 <_printf_float+0x23c>
 8008df8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008dfc:	4631      	mov	r1, r6
 8008dfe:	4628      	mov	r0, r5
 8008e00:	47b8      	blx	r7
 8008e02:	3001      	adds	r0, #1
 8008e04:	f43f af0d 	beq.w	8008c22 <_printf_float+0xb6>
 8008e08:	f04f 0a00 	mov.w	sl, #0
 8008e0c:	f104 0b1a 	add.w	fp, r4, #26
 8008e10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e12:	425b      	negs	r3, r3
 8008e14:	4553      	cmp	r3, sl
 8008e16:	dc01      	bgt.n	8008e1c <_printf_float+0x2b0>
 8008e18:	464b      	mov	r3, r9
 8008e1a:	e793      	b.n	8008d44 <_printf_float+0x1d8>
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	465a      	mov	r2, fp
 8008e20:	4631      	mov	r1, r6
 8008e22:	4628      	mov	r0, r5
 8008e24:	47b8      	blx	r7
 8008e26:	3001      	adds	r0, #1
 8008e28:	f43f aefb 	beq.w	8008c22 <_printf_float+0xb6>
 8008e2c:	f10a 0a01 	add.w	sl, sl, #1
 8008e30:	e7ee      	b.n	8008e10 <_printf_float+0x2a4>
 8008e32:	bf00      	nop
 8008e34:	7fefffff 	.word	0x7fefffff
 8008e38:	0801e784 	.word	0x0801e784
 8008e3c:	0801e788 	.word	0x0801e788
 8008e40:	0801e78c 	.word	0x0801e78c
 8008e44:	0801e790 	.word	0x0801e790
 8008e48:	0801e794 	.word	0x0801e794
 8008e4c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008e4e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008e52:	4553      	cmp	r3, sl
 8008e54:	bfa8      	it	ge
 8008e56:	4653      	movge	r3, sl
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	4699      	mov	r9, r3
 8008e5c:	dc36      	bgt.n	8008ecc <_printf_float+0x360>
 8008e5e:	f04f 0b00 	mov.w	fp, #0
 8008e62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008e66:	f104 021a 	add.w	r2, r4, #26
 8008e6a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008e6c:	9306      	str	r3, [sp, #24]
 8008e6e:	eba3 0309 	sub.w	r3, r3, r9
 8008e72:	455b      	cmp	r3, fp
 8008e74:	dc31      	bgt.n	8008eda <_printf_float+0x36e>
 8008e76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e78:	459a      	cmp	sl, r3
 8008e7a:	dc3a      	bgt.n	8008ef2 <_printf_float+0x386>
 8008e7c:	6823      	ldr	r3, [r4, #0]
 8008e7e:	07da      	lsls	r2, r3, #31
 8008e80:	d437      	bmi.n	8008ef2 <_printf_float+0x386>
 8008e82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e84:	ebaa 0903 	sub.w	r9, sl, r3
 8008e88:	9b06      	ldr	r3, [sp, #24]
 8008e8a:	ebaa 0303 	sub.w	r3, sl, r3
 8008e8e:	4599      	cmp	r9, r3
 8008e90:	bfa8      	it	ge
 8008e92:	4699      	movge	r9, r3
 8008e94:	f1b9 0f00 	cmp.w	r9, #0
 8008e98:	dc33      	bgt.n	8008f02 <_printf_float+0x396>
 8008e9a:	f04f 0800 	mov.w	r8, #0
 8008e9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ea2:	f104 0b1a 	add.w	fp, r4, #26
 8008ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ea8:	ebaa 0303 	sub.w	r3, sl, r3
 8008eac:	eba3 0309 	sub.w	r3, r3, r9
 8008eb0:	4543      	cmp	r3, r8
 8008eb2:	f77f af79 	ble.w	8008da8 <_printf_float+0x23c>
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	465a      	mov	r2, fp
 8008eba:	4631      	mov	r1, r6
 8008ebc:	4628      	mov	r0, r5
 8008ebe:	47b8      	blx	r7
 8008ec0:	3001      	adds	r0, #1
 8008ec2:	f43f aeae 	beq.w	8008c22 <_printf_float+0xb6>
 8008ec6:	f108 0801 	add.w	r8, r8, #1
 8008eca:	e7ec      	b.n	8008ea6 <_printf_float+0x33a>
 8008ecc:	4642      	mov	r2, r8
 8008ece:	4631      	mov	r1, r6
 8008ed0:	4628      	mov	r0, r5
 8008ed2:	47b8      	blx	r7
 8008ed4:	3001      	adds	r0, #1
 8008ed6:	d1c2      	bne.n	8008e5e <_printf_float+0x2f2>
 8008ed8:	e6a3      	b.n	8008c22 <_printf_float+0xb6>
 8008eda:	2301      	movs	r3, #1
 8008edc:	4631      	mov	r1, r6
 8008ede:	4628      	mov	r0, r5
 8008ee0:	9206      	str	r2, [sp, #24]
 8008ee2:	47b8      	blx	r7
 8008ee4:	3001      	adds	r0, #1
 8008ee6:	f43f ae9c 	beq.w	8008c22 <_printf_float+0xb6>
 8008eea:	9a06      	ldr	r2, [sp, #24]
 8008eec:	f10b 0b01 	add.w	fp, fp, #1
 8008ef0:	e7bb      	b.n	8008e6a <_printf_float+0x2fe>
 8008ef2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ef6:	4631      	mov	r1, r6
 8008ef8:	4628      	mov	r0, r5
 8008efa:	47b8      	blx	r7
 8008efc:	3001      	adds	r0, #1
 8008efe:	d1c0      	bne.n	8008e82 <_printf_float+0x316>
 8008f00:	e68f      	b.n	8008c22 <_printf_float+0xb6>
 8008f02:	9a06      	ldr	r2, [sp, #24]
 8008f04:	464b      	mov	r3, r9
 8008f06:	4442      	add	r2, r8
 8008f08:	4631      	mov	r1, r6
 8008f0a:	4628      	mov	r0, r5
 8008f0c:	47b8      	blx	r7
 8008f0e:	3001      	adds	r0, #1
 8008f10:	d1c3      	bne.n	8008e9a <_printf_float+0x32e>
 8008f12:	e686      	b.n	8008c22 <_printf_float+0xb6>
 8008f14:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008f18:	f1ba 0f01 	cmp.w	sl, #1
 8008f1c:	dc01      	bgt.n	8008f22 <_printf_float+0x3b6>
 8008f1e:	07db      	lsls	r3, r3, #31
 8008f20:	d536      	bpl.n	8008f90 <_printf_float+0x424>
 8008f22:	2301      	movs	r3, #1
 8008f24:	4642      	mov	r2, r8
 8008f26:	4631      	mov	r1, r6
 8008f28:	4628      	mov	r0, r5
 8008f2a:	47b8      	blx	r7
 8008f2c:	3001      	adds	r0, #1
 8008f2e:	f43f ae78 	beq.w	8008c22 <_printf_float+0xb6>
 8008f32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f36:	4631      	mov	r1, r6
 8008f38:	4628      	mov	r0, r5
 8008f3a:	47b8      	blx	r7
 8008f3c:	3001      	adds	r0, #1
 8008f3e:	f43f ae70 	beq.w	8008c22 <_printf_float+0xb6>
 8008f42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008f46:	2200      	movs	r2, #0
 8008f48:	2300      	movs	r3, #0
 8008f4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f4e:	f7f7 fdbb 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f52:	b9c0      	cbnz	r0, 8008f86 <_printf_float+0x41a>
 8008f54:	4653      	mov	r3, sl
 8008f56:	f108 0201 	add.w	r2, r8, #1
 8008f5a:	4631      	mov	r1, r6
 8008f5c:	4628      	mov	r0, r5
 8008f5e:	47b8      	blx	r7
 8008f60:	3001      	adds	r0, #1
 8008f62:	d10c      	bne.n	8008f7e <_printf_float+0x412>
 8008f64:	e65d      	b.n	8008c22 <_printf_float+0xb6>
 8008f66:	2301      	movs	r3, #1
 8008f68:	465a      	mov	r2, fp
 8008f6a:	4631      	mov	r1, r6
 8008f6c:	4628      	mov	r0, r5
 8008f6e:	47b8      	blx	r7
 8008f70:	3001      	adds	r0, #1
 8008f72:	f43f ae56 	beq.w	8008c22 <_printf_float+0xb6>
 8008f76:	f108 0801 	add.w	r8, r8, #1
 8008f7a:	45d0      	cmp	r8, sl
 8008f7c:	dbf3      	blt.n	8008f66 <_printf_float+0x3fa>
 8008f7e:	464b      	mov	r3, r9
 8008f80:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008f84:	e6df      	b.n	8008d46 <_printf_float+0x1da>
 8008f86:	f04f 0800 	mov.w	r8, #0
 8008f8a:	f104 0b1a 	add.w	fp, r4, #26
 8008f8e:	e7f4      	b.n	8008f7a <_printf_float+0x40e>
 8008f90:	2301      	movs	r3, #1
 8008f92:	4642      	mov	r2, r8
 8008f94:	e7e1      	b.n	8008f5a <_printf_float+0x3ee>
 8008f96:	2301      	movs	r3, #1
 8008f98:	464a      	mov	r2, r9
 8008f9a:	4631      	mov	r1, r6
 8008f9c:	4628      	mov	r0, r5
 8008f9e:	47b8      	blx	r7
 8008fa0:	3001      	adds	r0, #1
 8008fa2:	f43f ae3e 	beq.w	8008c22 <_printf_float+0xb6>
 8008fa6:	f108 0801 	add.w	r8, r8, #1
 8008faa:	68e3      	ldr	r3, [r4, #12]
 8008fac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008fae:	1a5b      	subs	r3, r3, r1
 8008fb0:	4543      	cmp	r3, r8
 8008fb2:	dcf0      	bgt.n	8008f96 <_printf_float+0x42a>
 8008fb4:	e6fc      	b.n	8008db0 <_printf_float+0x244>
 8008fb6:	f04f 0800 	mov.w	r8, #0
 8008fba:	f104 0919 	add.w	r9, r4, #25
 8008fbe:	e7f4      	b.n	8008faa <_printf_float+0x43e>

08008fc0 <_printf_common>:
 8008fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fc4:	4616      	mov	r6, r2
 8008fc6:	4698      	mov	r8, r3
 8008fc8:	688a      	ldr	r2, [r1, #8]
 8008fca:	690b      	ldr	r3, [r1, #16]
 8008fcc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	bfb8      	it	lt
 8008fd4:	4613      	movlt	r3, r2
 8008fd6:	6033      	str	r3, [r6, #0]
 8008fd8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008fdc:	4607      	mov	r7, r0
 8008fde:	460c      	mov	r4, r1
 8008fe0:	b10a      	cbz	r2, 8008fe6 <_printf_common+0x26>
 8008fe2:	3301      	adds	r3, #1
 8008fe4:	6033      	str	r3, [r6, #0]
 8008fe6:	6823      	ldr	r3, [r4, #0]
 8008fe8:	0699      	lsls	r1, r3, #26
 8008fea:	bf42      	ittt	mi
 8008fec:	6833      	ldrmi	r3, [r6, #0]
 8008fee:	3302      	addmi	r3, #2
 8008ff0:	6033      	strmi	r3, [r6, #0]
 8008ff2:	6825      	ldr	r5, [r4, #0]
 8008ff4:	f015 0506 	ands.w	r5, r5, #6
 8008ff8:	d106      	bne.n	8009008 <_printf_common+0x48>
 8008ffa:	f104 0a19 	add.w	sl, r4, #25
 8008ffe:	68e3      	ldr	r3, [r4, #12]
 8009000:	6832      	ldr	r2, [r6, #0]
 8009002:	1a9b      	subs	r3, r3, r2
 8009004:	42ab      	cmp	r3, r5
 8009006:	dc26      	bgt.n	8009056 <_printf_common+0x96>
 8009008:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800900c:	6822      	ldr	r2, [r4, #0]
 800900e:	3b00      	subs	r3, #0
 8009010:	bf18      	it	ne
 8009012:	2301      	movne	r3, #1
 8009014:	0692      	lsls	r2, r2, #26
 8009016:	d42b      	bmi.n	8009070 <_printf_common+0xb0>
 8009018:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800901c:	4641      	mov	r1, r8
 800901e:	4638      	mov	r0, r7
 8009020:	47c8      	blx	r9
 8009022:	3001      	adds	r0, #1
 8009024:	d01e      	beq.n	8009064 <_printf_common+0xa4>
 8009026:	6823      	ldr	r3, [r4, #0]
 8009028:	6922      	ldr	r2, [r4, #16]
 800902a:	f003 0306 	and.w	r3, r3, #6
 800902e:	2b04      	cmp	r3, #4
 8009030:	bf02      	ittt	eq
 8009032:	68e5      	ldreq	r5, [r4, #12]
 8009034:	6833      	ldreq	r3, [r6, #0]
 8009036:	1aed      	subeq	r5, r5, r3
 8009038:	68a3      	ldr	r3, [r4, #8]
 800903a:	bf0c      	ite	eq
 800903c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009040:	2500      	movne	r5, #0
 8009042:	4293      	cmp	r3, r2
 8009044:	bfc4      	itt	gt
 8009046:	1a9b      	subgt	r3, r3, r2
 8009048:	18ed      	addgt	r5, r5, r3
 800904a:	2600      	movs	r6, #0
 800904c:	341a      	adds	r4, #26
 800904e:	42b5      	cmp	r5, r6
 8009050:	d11a      	bne.n	8009088 <_printf_common+0xc8>
 8009052:	2000      	movs	r0, #0
 8009054:	e008      	b.n	8009068 <_printf_common+0xa8>
 8009056:	2301      	movs	r3, #1
 8009058:	4652      	mov	r2, sl
 800905a:	4641      	mov	r1, r8
 800905c:	4638      	mov	r0, r7
 800905e:	47c8      	blx	r9
 8009060:	3001      	adds	r0, #1
 8009062:	d103      	bne.n	800906c <_printf_common+0xac>
 8009064:	f04f 30ff 	mov.w	r0, #4294967295
 8009068:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800906c:	3501      	adds	r5, #1
 800906e:	e7c6      	b.n	8008ffe <_printf_common+0x3e>
 8009070:	18e1      	adds	r1, r4, r3
 8009072:	1c5a      	adds	r2, r3, #1
 8009074:	2030      	movs	r0, #48	@ 0x30
 8009076:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800907a:	4422      	add	r2, r4
 800907c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009080:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009084:	3302      	adds	r3, #2
 8009086:	e7c7      	b.n	8009018 <_printf_common+0x58>
 8009088:	2301      	movs	r3, #1
 800908a:	4622      	mov	r2, r4
 800908c:	4641      	mov	r1, r8
 800908e:	4638      	mov	r0, r7
 8009090:	47c8      	blx	r9
 8009092:	3001      	adds	r0, #1
 8009094:	d0e6      	beq.n	8009064 <_printf_common+0xa4>
 8009096:	3601      	adds	r6, #1
 8009098:	e7d9      	b.n	800904e <_printf_common+0x8e>
	...

0800909c <_printf_i>:
 800909c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80090a0:	7e0f      	ldrb	r7, [r1, #24]
 80090a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80090a4:	2f78      	cmp	r7, #120	@ 0x78
 80090a6:	4691      	mov	r9, r2
 80090a8:	4680      	mov	r8, r0
 80090aa:	460c      	mov	r4, r1
 80090ac:	469a      	mov	sl, r3
 80090ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80090b2:	d807      	bhi.n	80090c4 <_printf_i+0x28>
 80090b4:	2f62      	cmp	r7, #98	@ 0x62
 80090b6:	d80a      	bhi.n	80090ce <_printf_i+0x32>
 80090b8:	2f00      	cmp	r7, #0
 80090ba:	f000 80d2 	beq.w	8009262 <_printf_i+0x1c6>
 80090be:	2f58      	cmp	r7, #88	@ 0x58
 80090c0:	f000 80b9 	beq.w	8009236 <_printf_i+0x19a>
 80090c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80090c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80090cc:	e03a      	b.n	8009144 <_printf_i+0xa8>
 80090ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80090d2:	2b15      	cmp	r3, #21
 80090d4:	d8f6      	bhi.n	80090c4 <_printf_i+0x28>
 80090d6:	a101      	add	r1, pc, #4	@ (adr r1, 80090dc <_printf_i+0x40>)
 80090d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80090dc:	08009135 	.word	0x08009135
 80090e0:	08009149 	.word	0x08009149
 80090e4:	080090c5 	.word	0x080090c5
 80090e8:	080090c5 	.word	0x080090c5
 80090ec:	080090c5 	.word	0x080090c5
 80090f0:	080090c5 	.word	0x080090c5
 80090f4:	08009149 	.word	0x08009149
 80090f8:	080090c5 	.word	0x080090c5
 80090fc:	080090c5 	.word	0x080090c5
 8009100:	080090c5 	.word	0x080090c5
 8009104:	080090c5 	.word	0x080090c5
 8009108:	08009249 	.word	0x08009249
 800910c:	08009173 	.word	0x08009173
 8009110:	08009203 	.word	0x08009203
 8009114:	080090c5 	.word	0x080090c5
 8009118:	080090c5 	.word	0x080090c5
 800911c:	0800926b 	.word	0x0800926b
 8009120:	080090c5 	.word	0x080090c5
 8009124:	08009173 	.word	0x08009173
 8009128:	080090c5 	.word	0x080090c5
 800912c:	080090c5 	.word	0x080090c5
 8009130:	0800920b 	.word	0x0800920b
 8009134:	6833      	ldr	r3, [r6, #0]
 8009136:	1d1a      	adds	r2, r3, #4
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	6032      	str	r2, [r6, #0]
 800913c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009140:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009144:	2301      	movs	r3, #1
 8009146:	e09d      	b.n	8009284 <_printf_i+0x1e8>
 8009148:	6833      	ldr	r3, [r6, #0]
 800914a:	6820      	ldr	r0, [r4, #0]
 800914c:	1d19      	adds	r1, r3, #4
 800914e:	6031      	str	r1, [r6, #0]
 8009150:	0606      	lsls	r6, r0, #24
 8009152:	d501      	bpl.n	8009158 <_printf_i+0xbc>
 8009154:	681d      	ldr	r5, [r3, #0]
 8009156:	e003      	b.n	8009160 <_printf_i+0xc4>
 8009158:	0645      	lsls	r5, r0, #25
 800915a:	d5fb      	bpl.n	8009154 <_printf_i+0xb8>
 800915c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009160:	2d00      	cmp	r5, #0
 8009162:	da03      	bge.n	800916c <_printf_i+0xd0>
 8009164:	232d      	movs	r3, #45	@ 0x2d
 8009166:	426d      	negs	r5, r5
 8009168:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800916c:	4859      	ldr	r0, [pc, #356]	@ (80092d4 <_printf_i+0x238>)
 800916e:	230a      	movs	r3, #10
 8009170:	e011      	b.n	8009196 <_printf_i+0xfa>
 8009172:	6821      	ldr	r1, [r4, #0]
 8009174:	6833      	ldr	r3, [r6, #0]
 8009176:	0608      	lsls	r0, r1, #24
 8009178:	f853 5b04 	ldr.w	r5, [r3], #4
 800917c:	d402      	bmi.n	8009184 <_printf_i+0xe8>
 800917e:	0649      	lsls	r1, r1, #25
 8009180:	bf48      	it	mi
 8009182:	b2ad      	uxthmi	r5, r5
 8009184:	2f6f      	cmp	r7, #111	@ 0x6f
 8009186:	4853      	ldr	r0, [pc, #332]	@ (80092d4 <_printf_i+0x238>)
 8009188:	6033      	str	r3, [r6, #0]
 800918a:	bf14      	ite	ne
 800918c:	230a      	movne	r3, #10
 800918e:	2308      	moveq	r3, #8
 8009190:	2100      	movs	r1, #0
 8009192:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009196:	6866      	ldr	r6, [r4, #4]
 8009198:	60a6      	str	r6, [r4, #8]
 800919a:	2e00      	cmp	r6, #0
 800919c:	bfa2      	ittt	ge
 800919e:	6821      	ldrge	r1, [r4, #0]
 80091a0:	f021 0104 	bicge.w	r1, r1, #4
 80091a4:	6021      	strge	r1, [r4, #0]
 80091a6:	b90d      	cbnz	r5, 80091ac <_printf_i+0x110>
 80091a8:	2e00      	cmp	r6, #0
 80091aa:	d04b      	beq.n	8009244 <_printf_i+0x1a8>
 80091ac:	4616      	mov	r6, r2
 80091ae:	fbb5 f1f3 	udiv	r1, r5, r3
 80091b2:	fb03 5711 	mls	r7, r3, r1, r5
 80091b6:	5dc7      	ldrb	r7, [r0, r7]
 80091b8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80091bc:	462f      	mov	r7, r5
 80091be:	42bb      	cmp	r3, r7
 80091c0:	460d      	mov	r5, r1
 80091c2:	d9f4      	bls.n	80091ae <_printf_i+0x112>
 80091c4:	2b08      	cmp	r3, #8
 80091c6:	d10b      	bne.n	80091e0 <_printf_i+0x144>
 80091c8:	6823      	ldr	r3, [r4, #0]
 80091ca:	07df      	lsls	r7, r3, #31
 80091cc:	d508      	bpl.n	80091e0 <_printf_i+0x144>
 80091ce:	6923      	ldr	r3, [r4, #16]
 80091d0:	6861      	ldr	r1, [r4, #4]
 80091d2:	4299      	cmp	r1, r3
 80091d4:	bfde      	ittt	le
 80091d6:	2330      	movle	r3, #48	@ 0x30
 80091d8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80091dc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80091e0:	1b92      	subs	r2, r2, r6
 80091e2:	6122      	str	r2, [r4, #16]
 80091e4:	f8cd a000 	str.w	sl, [sp]
 80091e8:	464b      	mov	r3, r9
 80091ea:	aa03      	add	r2, sp, #12
 80091ec:	4621      	mov	r1, r4
 80091ee:	4640      	mov	r0, r8
 80091f0:	f7ff fee6 	bl	8008fc0 <_printf_common>
 80091f4:	3001      	adds	r0, #1
 80091f6:	d14a      	bne.n	800928e <_printf_i+0x1f2>
 80091f8:	f04f 30ff 	mov.w	r0, #4294967295
 80091fc:	b004      	add	sp, #16
 80091fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009202:	6823      	ldr	r3, [r4, #0]
 8009204:	f043 0320 	orr.w	r3, r3, #32
 8009208:	6023      	str	r3, [r4, #0]
 800920a:	4833      	ldr	r0, [pc, #204]	@ (80092d8 <_printf_i+0x23c>)
 800920c:	2778      	movs	r7, #120	@ 0x78
 800920e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009212:	6823      	ldr	r3, [r4, #0]
 8009214:	6831      	ldr	r1, [r6, #0]
 8009216:	061f      	lsls	r7, r3, #24
 8009218:	f851 5b04 	ldr.w	r5, [r1], #4
 800921c:	d402      	bmi.n	8009224 <_printf_i+0x188>
 800921e:	065f      	lsls	r7, r3, #25
 8009220:	bf48      	it	mi
 8009222:	b2ad      	uxthmi	r5, r5
 8009224:	6031      	str	r1, [r6, #0]
 8009226:	07d9      	lsls	r1, r3, #31
 8009228:	bf44      	itt	mi
 800922a:	f043 0320 	orrmi.w	r3, r3, #32
 800922e:	6023      	strmi	r3, [r4, #0]
 8009230:	b11d      	cbz	r5, 800923a <_printf_i+0x19e>
 8009232:	2310      	movs	r3, #16
 8009234:	e7ac      	b.n	8009190 <_printf_i+0xf4>
 8009236:	4827      	ldr	r0, [pc, #156]	@ (80092d4 <_printf_i+0x238>)
 8009238:	e7e9      	b.n	800920e <_printf_i+0x172>
 800923a:	6823      	ldr	r3, [r4, #0]
 800923c:	f023 0320 	bic.w	r3, r3, #32
 8009240:	6023      	str	r3, [r4, #0]
 8009242:	e7f6      	b.n	8009232 <_printf_i+0x196>
 8009244:	4616      	mov	r6, r2
 8009246:	e7bd      	b.n	80091c4 <_printf_i+0x128>
 8009248:	6833      	ldr	r3, [r6, #0]
 800924a:	6825      	ldr	r5, [r4, #0]
 800924c:	6961      	ldr	r1, [r4, #20]
 800924e:	1d18      	adds	r0, r3, #4
 8009250:	6030      	str	r0, [r6, #0]
 8009252:	062e      	lsls	r6, r5, #24
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	d501      	bpl.n	800925c <_printf_i+0x1c0>
 8009258:	6019      	str	r1, [r3, #0]
 800925a:	e002      	b.n	8009262 <_printf_i+0x1c6>
 800925c:	0668      	lsls	r0, r5, #25
 800925e:	d5fb      	bpl.n	8009258 <_printf_i+0x1bc>
 8009260:	8019      	strh	r1, [r3, #0]
 8009262:	2300      	movs	r3, #0
 8009264:	6123      	str	r3, [r4, #16]
 8009266:	4616      	mov	r6, r2
 8009268:	e7bc      	b.n	80091e4 <_printf_i+0x148>
 800926a:	6833      	ldr	r3, [r6, #0]
 800926c:	1d1a      	adds	r2, r3, #4
 800926e:	6032      	str	r2, [r6, #0]
 8009270:	681e      	ldr	r6, [r3, #0]
 8009272:	6862      	ldr	r2, [r4, #4]
 8009274:	2100      	movs	r1, #0
 8009276:	4630      	mov	r0, r6
 8009278:	f7f6 ffaa 	bl	80001d0 <memchr>
 800927c:	b108      	cbz	r0, 8009282 <_printf_i+0x1e6>
 800927e:	1b80      	subs	r0, r0, r6
 8009280:	6060      	str	r0, [r4, #4]
 8009282:	6863      	ldr	r3, [r4, #4]
 8009284:	6123      	str	r3, [r4, #16]
 8009286:	2300      	movs	r3, #0
 8009288:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800928c:	e7aa      	b.n	80091e4 <_printf_i+0x148>
 800928e:	6923      	ldr	r3, [r4, #16]
 8009290:	4632      	mov	r2, r6
 8009292:	4649      	mov	r1, r9
 8009294:	4640      	mov	r0, r8
 8009296:	47d0      	blx	sl
 8009298:	3001      	adds	r0, #1
 800929a:	d0ad      	beq.n	80091f8 <_printf_i+0x15c>
 800929c:	6823      	ldr	r3, [r4, #0]
 800929e:	079b      	lsls	r3, r3, #30
 80092a0:	d413      	bmi.n	80092ca <_printf_i+0x22e>
 80092a2:	68e0      	ldr	r0, [r4, #12]
 80092a4:	9b03      	ldr	r3, [sp, #12]
 80092a6:	4298      	cmp	r0, r3
 80092a8:	bfb8      	it	lt
 80092aa:	4618      	movlt	r0, r3
 80092ac:	e7a6      	b.n	80091fc <_printf_i+0x160>
 80092ae:	2301      	movs	r3, #1
 80092b0:	4632      	mov	r2, r6
 80092b2:	4649      	mov	r1, r9
 80092b4:	4640      	mov	r0, r8
 80092b6:	47d0      	blx	sl
 80092b8:	3001      	adds	r0, #1
 80092ba:	d09d      	beq.n	80091f8 <_printf_i+0x15c>
 80092bc:	3501      	adds	r5, #1
 80092be:	68e3      	ldr	r3, [r4, #12]
 80092c0:	9903      	ldr	r1, [sp, #12]
 80092c2:	1a5b      	subs	r3, r3, r1
 80092c4:	42ab      	cmp	r3, r5
 80092c6:	dcf2      	bgt.n	80092ae <_printf_i+0x212>
 80092c8:	e7eb      	b.n	80092a2 <_printf_i+0x206>
 80092ca:	2500      	movs	r5, #0
 80092cc:	f104 0619 	add.w	r6, r4, #25
 80092d0:	e7f5      	b.n	80092be <_printf_i+0x222>
 80092d2:	bf00      	nop
 80092d4:	0801e796 	.word	0x0801e796
 80092d8:	0801e7a7 	.word	0x0801e7a7

080092dc <std>:
 80092dc:	2300      	movs	r3, #0
 80092de:	b510      	push	{r4, lr}
 80092e0:	4604      	mov	r4, r0
 80092e2:	e9c0 3300 	strd	r3, r3, [r0]
 80092e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092ea:	6083      	str	r3, [r0, #8]
 80092ec:	8181      	strh	r1, [r0, #12]
 80092ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80092f0:	81c2      	strh	r2, [r0, #14]
 80092f2:	6183      	str	r3, [r0, #24]
 80092f4:	4619      	mov	r1, r3
 80092f6:	2208      	movs	r2, #8
 80092f8:	305c      	adds	r0, #92	@ 0x5c
 80092fa:	f000 f915 	bl	8009528 <memset>
 80092fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009334 <std+0x58>)
 8009300:	6263      	str	r3, [r4, #36]	@ 0x24
 8009302:	4b0d      	ldr	r3, [pc, #52]	@ (8009338 <std+0x5c>)
 8009304:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009306:	4b0d      	ldr	r3, [pc, #52]	@ (800933c <std+0x60>)
 8009308:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800930a:	4b0d      	ldr	r3, [pc, #52]	@ (8009340 <std+0x64>)
 800930c:	6323      	str	r3, [r4, #48]	@ 0x30
 800930e:	4b0d      	ldr	r3, [pc, #52]	@ (8009344 <std+0x68>)
 8009310:	6224      	str	r4, [r4, #32]
 8009312:	429c      	cmp	r4, r3
 8009314:	d006      	beq.n	8009324 <std+0x48>
 8009316:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800931a:	4294      	cmp	r4, r2
 800931c:	d002      	beq.n	8009324 <std+0x48>
 800931e:	33d0      	adds	r3, #208	@ 0xd0
 8009320:	429c      	cmp	r4, r3
 8009322:	d105      	bne.n	8009330 <std+0x54>
 8009324:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800932c:	f000 b978 	b.w	8009620 <__retarget_lock_init_recursive>
 8009330:	bd10      	pop	{r4, pc}
 8009332:	bf00      	nop
 8009334:	08009461 	.word	0x08009461
 8009338:	08009483 	.word	0x08009483
 800933c:	080094bb 	.word	0x080094bb
 8009340:	080094df 	.word	0x080094df
 8009344:	20004478 	.word	0x20004478

08009348 <stdio_exit_handler>:
 8009348:	4a02      	ldr	r2, [pc, #8]	@ (8009354 <stdio_exit_handler+0xc>)
 800934a:	4903      	ldr	r1, [pc, #12]	@ (8009358 <stdio_exit_handler+0x10>)
 800934c:	4803      	ldr	r0, [pc, #12]	@ (800935c <stdio_exit_handler+0x14>)
 800934e:	f000 b869 	b.w	8009424 <_fwalk_sglue>
 8009352:	bf00      	nop
 8009354:	20000014 	.word	0x20000014
 8009358:	0800af7d 	.word	0x0800af7d
 800935c:	20000024 	.word	0x20000024

08009360 <cleanup_stdio>:
 8009360:	6841      	ldr	r1, [r0, #4]
 8009362:	4b0c      	ldr	r3, [pc, #48]	@ (8009394 <cleanup_stdio+0x34>)
 8009364:	4299      	cmp	r1, r3
 8009366:	b510      	push	{r4, lr}
 8009368:	4604      	mov	r4, r0
 800936a:	d001      	beq.n	8009370 <cleanup_stdio+0x10>
 800936c:	f001 fe06 	bl	800af7c <_fflush_r>
 8009370:	68a1      	ldr	r1, [r4, #8]
 8009372:	4b09      	ldr	r3, [pc, #36]	@ (8009398 <cleanup_stdio+0x38>)
 8009374:	4299      	cmp	r1, r3
 8009376:	d002      	beq.n	800937e <cleanup_stdio+0x1e>
 8009378:	4620      	mov	r0, r4
 800937a:	f001 fdff 	bl	800af7c <_fflush_r>
 800937e:	68e1      	ldr	r1, [r4, #12]
 8009380:	4b06      	ldr	r3, [pc, #24]	@ (800939c <cleanup_stdio+0x3c>)
 8009382:	4299      	cmp	r1, r3
 8009384:	d004      	beq.n	8009390 <cleanup_stdio+0x30>
 8009386:	4620      	mov	r0, r4
 8009388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800938c:	f001 bdf6 	b.w	800af7c <_fflush_r>
 8009390:	bd10      	pop	{r4, pc}
 8009392:	bf00      	nop
 8009394:	20004478 	.word	0x20004478
 8009398:	200044e0 	.word	0x200044e0
 800939c:	20004548 	.word	0x20004548

080093a0 <global_stdio_init.part.0>:
 80093a0:	b510      	push	{r4, lr}
 80093a2:	4b0b      	ldr	r3, [pc, #44]	@ (80093d0 <global_stdio_init.part.0+0x30>)
 80093a4:	4c0b      	ldr	r4, [pc, #44]	@ (80093d4 <global_stdio_init.part.0+0x34>)
 80093a6:	4a0c      	ldr	r2, [pc, #48]	@ (80093d8 <global_stdio_init.part.0+0x38>)
 80093a8:	601a      	str	r2, [r3, #0]
 80093aa:	4620      	mov	r0, r4
 80093ac:	2200      	movs	r2, #0
 80093ae:	2104      	movs	r1, #4
 80093b0:	f7ff ff94 	bl	80092dc <std>
 80093b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80093b8:	2201      	movs	r2, #1
 80093ba:	2109      	movs	r1, #9
 80093bc:	f7ff ff8e 	bl	80092dc <std>
 80093c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80093c4:	2202      	movs	r2, #2
 80093c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093ca:	2112      	movs	r1, #18
 80093cc:	f7ff bf86 	b.w	80092dc <std>
 80093d0:	200045b0 	.word	0x200045b0
 80093d4:	20004478 	.word	0x20004478
 80093d8:	08009349 	.word	0x08009349

080093dc <__sfp_lock_acquire>:
 80093dc:	4801      	ldr	r0, [pc, #4]	@ (80093e4 <__sfp_lock_acquire+0x8>)
 80093de:	f000 b920 	b.w	8009622 <__retarget_lock_acquire_recursive>
 80093e2:	bf00      	nop
 80093e4:	200045b9 	.word	0x200045b9

080093e8 <__sfp_lock_release>:
 80093e8:	4801      	ldr	r0, [pc, #4]	@ (80093f0 <__sfp_lock_release+0x8>)
 80093ea:	f000 b91b 	b.w	8009624 <__retarget_lock_release_recursive>
 80093ee:	bf00      	nop
 80093f0:	200045b9 	.word	0x200045b9

080093f4 <__sinit>:
 80093f4:	b510      	push	{r4, lr}
 80093f6:	4604      	mov	r4, r0
 80093f8:	f7ff fff0 	bl	80093dc <__sfp_lock_acquire>
 80093fc:	6a23      	ldr	r3, [r4, #32]
 80093fe:	b11b      	cbz	r3, 8009408 <__sinit+0x14>
 8009400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009404:	f7ff bff0 	b.w	80093e8 <__sfp_lock_release>
 8009408:	4b04      	ldr	r3, [pc, #16]	@ (800941c <__sinit+0x28>)
 800940a:	6223      	str	r3, [r4, #32]
 800940c:	4b04      	ldr	r3, [pc, #16]	@ (8009420 <__sinit+0x2c>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d1f5      	bne.n	8009400 <__sinit+0xc>
 8009414:	f7ff ffc4 	bl	80093a0 <global_stdio_init.part.0>
 8009418:	e7f2      	b.n	8009400 <__sinit+0xc>
 800941a:	bf00      	nop
 800941c:	08009361 	.word	0x08009361
 8009420:	200045b0 	.word	0x200045b0

08009424 <_fwalk_sglue>:
 8009424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009428:	4607      	mov	r7, r0
 800942a:	4688      	mov	r8, r1
 800942c:	4614      	mov	r4, r2
 800942e:	2600      	movs	r6, #0
 8009430:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009434:	f1b9 0901 	subs.w	r9, r9, #1
 8009438:	d505      	bpl.n	8009446 <_fwalk_sglue+0x22>
 800943a:	6824      	ldr	r4, [r4, #0]
 800943c:	2c00      	cmp	r4, #0
 800943e:	d1f7      	bne.n	8009430 <_fwalk_sglue+0xc>
 8009440:	4630      	mov	r0, r6
 8009442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009446:	89ab      	ldrh	r3, [r5, #12]
 8009448:	2b01      	cmp	r3, #1
 800944a:	d907      	bls.n	800945c <_fwalk_sglue+0x38>
 800944c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009450:	3301      	adds	r3, #1
 8009452:	d003      	beq.n	800945c <_fwalk_sglue+0x38>
 8009454:	4629      	mov	r1, r5
 8009456:	4638      	mov	r0, r7
 8009458:	47c0      	blx	r8
 800945a:	4306      	orrs	r6, r0
 800945c:	3568      	adds	r5, #104	@ 0x68
 800945e:	e7e9      	b.n	8009434 <_fwalk_sglue+0x10>

08009460 <__sread>:
 8009460:	b510      	push	{r4, lr}
 8009462:	460c      	mov	r4, r1
 8009464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009468:	f000 f88c 	bl	8009584 <_read_r>
 800946c:	2800      	cmp	r0, #0
 800946e:	bfab      	itete	ge
 8009470:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009472:	89a3      	ldrhlt	r3, [r4, #12]
 8009474:	181b      	addge	r3, r3, r0
 8009476:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800947a:	bfac      	ite	ge
 800947c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800947e:	81a3      	strhlt	r3, [r4, #12]
 8009480:	bd10      	pop	{r4, pc}

08009482 <__swrite>:
 8009482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009486:	461f      	mov	r7, r3
 8009488:	898b      	ldrh	r3, [r1, #12]
 800948a:	05db      	lsls	r3, r3, #23
 800948c:	4605      	mov	r5, r0
 800948e:	460c      	mov	r4, r1
 8009490:	4616      	mov	r6, r2
 8009492:	d505      	bpl.n	80094a0 <__swrite+0x1e>
 8009494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009498:	2302      	movs	r3, #2
 800949a:	2200      	movs	r2, #0
 800949c:	f000 f860 	bl	8009560 <_lseek_r>
 80094a0:	89a3      	ldrh	r3, [r4, #12]
 80094a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80094aa:	81a3      	strh	r3, [r4, #12]
 80094ac:	4632      	mov	r2, r6
 80094ae:	463b      	mov	r3, r7
 80094b0:	4628      	mov	r0, r5
 80094b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094b6:	f000 b877 	b.w	80095a8 <_write_r>

080094ba <__sseek>:
 80094ba:	b510      	push	{r4, lr}
 80094bc:	460c      	mov	r4, r1
 80094be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094c2:	f000 f84d 	bl	8009560 <_lseek_r>
 80094c6:	1c43      	adds	r3, r0, #1
 80094c8:	89a3      	ldrh	r3, [r4, #12]
 80094ca:	bf15      	itete	ne
 80094cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80094ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80094d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80094d6:	81a3      	strheq	r3, [r4, #12]
 80094d8:	bf18      	it	ne
 80094da:	81a3      	strhne	r3, [r4, #12]
 80094dc:	bd10      	pop	{r4, pc}

080094de <__sclose>:
 80094de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094e2:	f000 b82d 	b.w	8009540 <_close_r>
	...

080094e8 <_vsiprintf_r>:
 80094e8:	b500      	push	{lr}
 80094ea:	b09b      	sub	sp, #108	@ 0x6c
 80094ec:	9100      	str	r1, [sp, #0]
 80094ee:	9104      	str	r1, [sp, #16]
 80094f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80094f4:	9105      	str	r1, [sp, #20]
 80094f6:	9102      	str	r1, [sp, #8]
 80094f8:	4905      	ldr	r1, [pc, #20]	@ (8009510 <_vsiprintf_r+0x28>)
 80094fa:	9103      	str	r1, [sp, #12]
 80094fc:	4669      	mov	r1, sp
 80094fe:	f001 fbbd 	bl	800ac7c <_svfiprintf_r>
 8009502:	9b00      	ldr	r3, [sp, #0]
 8009504:	2200      	movs	r2, #0
 8009506:	701a      	strb	r2, [r3, #0]
 8009508:	b01b      	add	sp, #108	@ 0x6c
 800950a:	f85d fb04 	ldr.w	pc, [sp], #4
 800950e:	bf00      	nop
 8009510:	ffff0208 	.word	0xffff0208

08009514 <vsiprintf>:
 8009514:	4613      	mov	r3, r2
 8009516:	460a      	mov	r2, r1
 8009518:	4601      	mov	r1, r0
 800951a:	4802      	ldr	r0, [pc, #8]	@ (8009524 <vsiprintf+0x10>)
 800951c:	6800      	ldr	r0, [r0, #0]
 800951e:	f7ff bfe3 	b.w	80094e8 <_vsiprintf_r>
 8009522:	bf00      	nop
 8009524:	20000020 	.word	0x20000020

08009528 <memset>:
 8009528:	4402      	add	r2, r0
 800952a:	4603      	mov	r3, r0
 800952c:	4293      	cmp	r3, r2
 800952e:	d100      	bne.n	8009532 <memset+0xa>
 8009530:	4770      	bx	lr
 8009532:	f803 1b01 	strb.w	r1, [r3], #1
 8009536:	e7f9      	b.n	800952c <memset+0x4>

08009538 <_localeconv_r>:
 8009538:	4800      	ldr	r0, [pc, #0]	@ (800953c <_localeconv_r+0x4>)
 800953a:	4770      	bx	lr
 800953c:	20000160 	.word	0x20000160

08009540 <_close_r>:
 8009540:	b538      	push	{r3, r4, r5, lr}
 8009542:	4d06      	ldr	r5, [pc, #24]	@ (800955c <_close_r+0x1c>)
 8009544:	2300      	movs	r3, #0
 8009546:	4604      	mov	r4, r0
 8009548:	4608      	mov	r0, r1
 800954a:	602b      	str	r3, [r5, #0]
 800954c:	f7f8 ff08 	bl	8002360 <_close>
 8009550:	1c43      	adds	r3, r0, #1
 8009552:	d102      	bne.n	800955a <_close_r+0x1a>
 8009554:	682b      	ldr	r3, [r5, #0]
 8009556:	b103      	cbz	r3, 800955a <_close_r+0x1a>
 8009558:	6023      	str	r3, [r4, #0]
 800955a:	bd38      	pop	{r3, r4, r5, pc}
 800955c:	200045b4 	.word	0x200045b4

08009560 <_lseek_r>:
 8009560:	b538      	push	{r3, r4, r5, lr}
 8009562:	4d07      	ldr	r5, [pc, #28]	@ (8009580 <_lseek_r+0x20>)
 8009564:	4604      	mov	r4, r0
 8009566:	4608      	mov	r0, r1
 8009568:	4611      	mov	r1, r2
 800956a:	2200      	movs	r2, #0
 800956c:	602a      	str	r2, [r5, #0]
 800956e:	461a      	mov	r2, r3
 8009570:	f7f8 ff1d 	bl	80023ae <_lseek>
 8009574:	1c43      	adds	r3, r0, #1
 8009576:	d102      	bne.n	800957e <_lseek_r+0x1e>
 8009578:	682b      	ldr	r3, [r5, #0]
 800957a:	b103      	cbz	r3, 800957e <_lseek_r+0x1e>
 800957c:	6023      	str	r3, [r4, #0]
 800957e:	bd38      	pop	{r3, r4, r5, pc}
 8009580:	200045b4 	.word	0x200045b4

08009584 <_read_r>:
 8009584:	b538      	push	{r3, r4, r5, lr}
 8009586:	4d07      	ldr	r5, [pc, #28]	@ (80095a4 <_read_r+0x20>)
 8009588:	4604      	mov	r4, r0
 800958a:	4608      	mov	r0, r1
 800958c:	4611      	mov	r1, r2
 800958e:	2200      	movs	r2, #0
 8009590:	602a      	str	r2, [r5, #0]
 8009592:	461a      	mov	r2, r3
 8009594:	f7f8 feab 	bl	80022ee <_read>
 8009598:	1c43      	adds	r3, r0, #1
 800959a:	d102      	bne.n	80095a2 <_read_r+0x1e>
 800959c:	682b      	ldr	r3, [r5, #0]
 800959e:	b103      	cbz	r3, 80095a2 <_read_r+0x1e>
 80095a0:	6023      	str	r3, [r4, #0]
 80095a2:	bd38      	pop	{r3, r4, r5, pc}
 80095a4:	200045b4 	.word	0x200045b4

080095a8 <_write_r>:
 80095a8:	b538      	push	{r3, r4, r5, lr}
 80095aa:	4d07      	ldr	r5, [pc, #28]	@ (80095c8 <_write_r+0x20>)
 80095ac:	4604      	mov	r4, r0
 80095ae:	4608      	mov	r0, r1
 80095b0:	4611      	mov	r1, r2
 80095b2:	2200      	movs	r2, #0
 80095b4:	602a      	str	r2, [r5, #0]
 80095b6:	461a      	mov	r2, r3
 80095b8:	f7f8 feb6 	bl	8002328 <_write>
 80095bc:	1c43      	adds	r3, r0, #1
 80095be:	d102      	bne.n	80095c6 <_write_r+0x1e>
 80095c0:	682b      	ldr	r3, [r5, #0]
 80095c2:	b103      	cbz	r3, 80095c6 <_write_r+0x1e>
 80095c4:	6023      	str	r3, [r4, #0]
 80095c6:	bd38      	pop	{r3, r4, r5, pc}
 80095c8:	200045b4 	.word	0x200045b4

080095cc <__errno>:
 80095cc:	4b01      	ldr	r3, [pc, #4]	@ (80095d4 <__errno+0x8>)
 80095ce:	6818      	ldr	r0, [r3, #0]
 80095d0:	4770      	bx	lr
 80095d2:	bf00      	nop
 80095d4:	20000020 	.word	0x20000020

080095d8 <__libc_init_array>:
 80095d8:	b570      	push	{r4, r5, r6, lr}
 80095da:	4d0d      	ldr	r5, [pc, #52]	@ (8009610 <__libc_init_array+0x38>)
 80095dc:	4c0d      	ldr	r4, [pc, #52]	@ (8009614 <__libc_init_array+0x3c>)
 80095de:	1b64      	subs	r4, r4, r5
 80095e0:	10a4      	asrs	r4, r4, #2
 80095e2:	2600      	movs	r6, #0
 80095e4:	42a6      	cmp	r6, r4
 80095e6:	d109      	bne.n	80095fc <__libc_init_array+0x24>
 80095e8:	4d0b      	ldr	r5, [pc, #44]	@ (8009618 <__libc_init_array+0x40>)
 80095ea:	4c0c      	ldr	r4, [pc, #48]	@ (800961c <__libc_init_array+0x44>)
 80095ec:	f002 f886 	bl	800b6fc <_init>
 80095f0:	1b64      	subs	r4, r4, r5
 80095f2:	10a4      	asrs	r4, r4, #2
 80095f4:	2600      	movs	r6, #0
 80095f6:	42a6      	cmp	r6, r4
 80095f8:	d105      	bne.n	8009606 <__libc_init_array+0x2e>
 80095fa:	bd70      	pop	{r4, r5, r6, pc}
 80095fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009600:	4798      	blx	r3
 8009602:	3601      	adds	r6, #1
 8009604:	e7ee      	b.n	80095e4 <__libc_init_array+0xc>
 8009606:	f855 3b04 	ldr.w	r3, [r5], #4
 800960a:	4798      	blx	r3
 800960c:	3601      	adds	r6, #1
 800960e:	e7f2      	b.n	80095f6 <__libc_init_array+0x1e>
 8009610:	0801eb00 	.word	0x0801eb00
 8009614:	0801eb00 	.word	0x0801eb00
 8009618:	0801eb00 	.word	0x0801eb00
 800961c:	0801eb04 	.word	0x0801eb04

08009620 <__retarget_lock_init_recursive>:
 8009620:	4770      	bx	lr

08009622 <__retarget_lock_acquire_recursive>:
 8009622:	4770      	bx	lr

08009624 <__retarget_lock_release_recursive>:
 8009624:	4770      	bx	lr

08009626 <quorem>:
 8009626:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800962a:	6903      	ldr	r3, [r0, #16]
 800962c:	690c      	ldr	r4, [r1, #16]
 800962e:	42a3      	cmp	r3, r4
 8009630:	4607      	mov	r7, r0
 8009632:	db7e      	blt.n	8009732 <quorem+0x10c>
 8009634:	3c01      	subs	r4, #1
 8009636:	f101 0814 	add.w	r8, r1, #20
 800963a:	00a3      	lsls	r3, r4, #2
 800963c:	f100 0514 	add.w	r5, r0, #20
 8009640:	9300      	str	r3, [sp, #0]
 8009642:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009646:	9301      	str	r3, [sp, #4]
 8009648:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800964c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009650:	3301      	adds	r3, #1
 8009652:	429a      	cmp	r2, r3
 8009654:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009658:	fbb2 f6f3 	udiv	r6, r2, r3
 800965c:	d32e      	bcc.n	80096bc <quorem+0x96>
 800965e:	f04f 0a00 	mov.w	sl, #0
 8009662:	46c4      	mov	ip, r8
 8009664:	46ae      	mov	lr, r5
 8009666:	46d3      	mov	fp, sl
 8009668:	f85c 3b04 	ldr.w	r3, [ip], #4
 800966c:	b298      	uxth	r0, r3
 800966e:	fb06 a000 	mla	r0, r6, r0, sl
 8009672:	0c02      	lsrs	r2, r0, #16
 8009674:	0c1b      	lsrs	r3, r3, #16
 8009676:	fb06 2303 	mla	r3, r6, r3, r2
 800967a:	f8de 2000 	ldr.w	r2, [lr]
 800967e:	b280      	uxth	r0, r0
 8009680:	b292      	uxth	r2, r2
 8009682:	1a12      	subs	r2, r2, r0
 8009684:	445a      	add	r2, fp
 8009686:	f8de 0000 	ldr.w	r0, [lr]
 800968a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800968e:	b29b      	uxth	r3, r3
 8009690:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009694:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009698:	b292      	uxth	r2, r2
 800969a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800969e:	45e1      	cmp	r9, ip
 80096a0:	f84e 2b04 	str.w	r2, [lr], #4
 80096a4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80096a8:	d2de      	bcs.n	8009668 <quorem+0x42>
 80096aa:	9b00      	ldr	r3, [sp, #0]
 80096ac:	58eb      	ldr	r3, [r5, r3]
 80096ae:	b92b      	cbnz	r3, 80096bc <quorem+0x96>
 80096b0:	9b01      	ldr	r3, [sp, #4]
 80096b2:	3b04      	subs	r3, #4
 80096b4:	429d      	cmp	r5, r3
 80096b6:	461a      	mov	r2, r3
 80096b8:	d32f      	bcc.n	800971a <quorem+0xf4>
 80096ba:	613c      	str	r4, [r7, #16]
 80096bc:	4638      	mov	r0, r7
 80096be:	f001 f979 	bl	800a9b4 <__mcmp>
 80096c2:	2800      	cmp	r0, #0
 80096c4:	db25      	blt.n	8009712 <quorem+0xec>
 80096c6:	4629      	mov	r1, r5
 80096c8:	2000      	movs	r0, #0
 80096ca:	f858 2b04 	ldr.w	r2, [r8], #4
 80096ce:	f8d1 c000 	ldr.w	ip, [r1]
 80096d2:	fa1f fe82 	uxth.w	lr, r2
 80096d6:	fa1f f38c 	uxth.w	r3, ip
 80096da:	eba3 030e 	sub.w	r3, r3, lr
 80096de:	4403      	add	r3, r0
 80096e0:	0c12      	lsrs	r2, r2, #16
 80096e2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80096e6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80096ea:	b29b      	uxth	r3, r3
 80096ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80096f0:	45c1      	cmp	r9, r8
 80096f2:	f841 3b04 	str.w	r3, [r1], #4
 80096f6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80096fa:	d2e6      	bcs.n	80096ca <quorem+0xa4>
 80096fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009700:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009704:	b922      	cbnz	r2, 8009710 <quorem+0xea>
 8009706:	3b04      	subs	r3, #4
 8009708:	429d      	cmp	r5, r3
 800970a:	461a      	mov	r2, r3
 800970c:	d30b      	bcc.n	8009726 <quorem+0x100>
 800970e:	613c      	str	r4, [r7, #16]
 8009710:	3601      	adds	r6, #1
 8009712:	4630      	mov	r0, r6
 8009714:	b003      	add	sp, #12
 8009716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800971a:	6812      	ldr	r2, [r2, #0]
 800971c:	3b04      	subs	r3, #4
 800971e:	2a00      	cmp	r2, #0
 8009720:	d1cb      	bne.n	80096ba <quorem+0x94>
 8009722:	3c01      	subs	r4, #1
 8009724:	e7c6      	b.n	80096b4 <quorem+0x8e>
 8009726:	6812      	ldr	r2, [r2, #0]
 8009728:	3b04      	subs	r3, #4
 800972a:	2a00      	cmp	r2, #0
 800972c:	d1ef      	bne.n	800970e <quorem+0xe8>
 800972e:	3c01      	subs	r4, #1
 8009730:	e7ea      	b.n	8009708 <quorem+0xe2>
 8009732:	2000      	movs	r0, #0
 8009734:	e7ee      	b.n	8009714 <quorem+0xee>
	...

08009738 <_dtoa_r>:
 8009738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800973c:	69c7      	ldr	r7, [r0, #28]
 800973e:	b099      	sub	sp, #100	@ 0x64
 8009740:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009744:	ec55 4b10 	vmov	r4, r5, d0
 8009748:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800974a:	9109      	str	r1, [sp, #36]	@ 0x24
 800974c:	4683      	mov	fp, r0
 800974e:	920e      	str	r2, [sp, #56]	@ 0x38
 8009750:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009752:	b97f      	cbnz	r7, 8009774 <_dtoa_r+0x3c>
 8009754:	2010      	movs	r0, #16
 8009756:	f000 fdfd 	bl	800a354 <malloc>
 800975a:	4602      	mov	r2, r0
 800975c:	f8cb 001c 	str.w	r0, [fp, #28]
 8009760:	b920      	cbnz	r0, 800976c <_dtoa_r+0x34>
 8009762:	4ba7      	ldr	r3, [pc, #668]	@ (8009a00 <_dtoa_r+0x2c8>)
 8009764:	21ef      	movs	r1, #239	@ 0xef
 8009766:	48a7      	ldr	r0, [pc, #668]	@ (8009a04 <_dtoa_r+0x2cc>)
 8009768:	f001 fc68 	bl	800b03c <__assert_func>
 800976c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009770:	6007      	str	r7, [r0, #0]
 8009772:	60c7      	str	r7, [r0, #12]
 8009774:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009778:	6819      	ldr	r1, [r3, #0]
 800977a:	b159      	cbz	r1, 8009794 <_dtoa_r+0x5c>
 800977c:	685a      	ldr	r2, [r3, #4]
 800977e:	604a      	str	r2, [r1, #4]
 8009780:	2301      	movs	r3, #1
 8009782:	4093      	lsls	r3, r2
 8009784:	608b      	str	r3, [r1, #8]
 8009786:	4658      	mov	r0, fp
 8009788:	f000 feda 	bl	800a540 <_Bfree>
 800978c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009790:	2200      	movs	r2, #0
 8009792:	601a      	str	r2, [r3, #0]
 8009794:	1e2b      	subs	r3, r5, #0
 8009796:	bfb9      	ittee	lt
 8009798:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800979c:	9303      	strlt	r3, [sp, #12]
 800979e:	2300      	movge	r3, #0
 80097a0:	6033      	strge	r3, [r6, #0]
 80097a2:	9f03      	ldr	r7, [sp, #12]
 80097a4:	4b98      	ldr	r3, [pc, #608]	@ (8009a08 <_dtoa_r+0x2d0>)
 80097a6:	bfbc      	itt	lt
 80097a8:	2201      	movlt	r2, #1
 80097aa:	6032      	strlt	r2, [r6, #0]
 80097ac:	43bb      	bics	r3, r7
 80097ae:	d112      	bne.n	80097d6 <_dtoa_r+0x9e>
 80097b0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80097b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80097b6:	6013      	str	r3, [r2, #0]
 80097b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80097bc:	4323      	orrs	r3, r4
 80097be:	f000 854d 	beq.w	800a25c <_dtoa_r+0xb24>
 80097c2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80097c4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009a1c <_dtoa_r+0x2e4>
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	f000 854f 	beq.w	800a26c <_dtoa_r+0xb34>
 80097ce:	f10a 0303 	add.w	r3, sl, #3
 80097d2:	f000 bd49 	b.w	800a268 <_dtoa_r+0xb30>
 80097d6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80097da:	2200      	movs	r2, #0
 80097dc:	ec51 0b17 	vmov	r0, r1, d7
 80097e0:	2300      	movs	r3, #0
 80097e2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80097e6:	f7f7 f96f 	bl	8000ac8 <__aeabi_dcmpeq>
 80097ea:	4680      	mov	r8, r0
 80097ec:	b158      	cbz	r0, 8009806 <_dtoa_r+0xce>
 80097ee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80097f0:	2301      	movs	r3, #1
 80097f2:	6013      	str	r3, [r2, #0]
 80097f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80097f6:	b113      	cbz	r3, 80097fe <_dtoa_r+0xc6>
 80097f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80097fa:	4b84      	ldr	r3, [pc, #528]	@ (8009a0c <_dtoa_r+0x2d4>)
 80097fc:	6013      	str	r3, [r2, #0]
 80097fe:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009a20 <_dtoa_r+0x2e8>
 8009802:	f000 bd33 	b.w	800a26c <_dtoa_r+0xb34>
 8009806:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800980a:	aa16      	add	r2, sp, #88	@ 0x58
 800980c:	a917      	add	r1, sp, #92	@ 0x5c
 800980e:	4658      	mov	r0, fp
 8009810:	f001 f980 	bl	800ab14 <__d2b>
 8009814:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009818:	4681      	mov	r9, r0
 800981a:	2e00      	cmp	r6, #0
 800981c:	d077      	beq.n	800990e <_dtoa_r+0x1d6>
 800981e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009820:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009824:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009828:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800982c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009830:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009834:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009838:	4619      	mov	r1, r3
 800983a:	2200      	movs	r2, #0
 800983c:	4b74      	ldr	r3, [pc, #464]	@ (8009a10 <_dtoa_r+0x2d8>)
 800983e:	f7f6 fd23 	bl	8000288 <__aeabi_dsub>
 8009842:	a369      	add	r3, pc, #420	@ (adr r3, 80099e8 <_dtoa_r+0x2b0>)
 8009844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009848:	f7f6 fed6 	bl	80005f8 <__aeabi_dmul>
 800984c:	a368      	add	r3, pc, #416	@ (adr r3, 80099f0 <_dtoa_r+0x2b8>)
 800984e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009852:	f7f6 fd1b 	bl	800028c <__adddf3>
 8009856:	4604      	mov	r4, r0
 8009858:	4630      	mov	r0, r6
 800985a:	460d      	mov	r5, r1
 800985c:	f7f6 fe62 	bl	8000524 <__aeabi_i2d>
 8009860:	a365      	add	r3, pc, #404	@ (adr r3, 80099f8 <_dtoa_r+0x2c0>)
 8009862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009866:	f7f6 fec7 	bl	80005f8 <__aeabi_dmul>
 800986a:	4602      	mov	r2, r0
 800986c:	460b      	mov	r3, r1
 800986e:	4620      	mov	r0, r4
 8009870:	4629      	mov	r1, r5
 8009872:	f7f6 fd0b 	bl	800028c <__adddf3>
 8009876:	4604      	mov	r4, r0
 8009878:	460d      	mov	r5, r1
 800987a:	f7f7 f96d 	bl	8000b58 <__aeabi_d2iz>
 800987e:	2200      	movs	r2, #0
 8009880:	4607      	mov	r7, r0
 8009882:	2300      	movs	r3, #0
 8009884:	4620      	mov	r0, r4
 8009886:	4629      	mov	r1, r5
 8009888:	f7f7 f928 	bl	8000adc <__aeabi_dcmplt>
 800988c:	b140      	cbz	r0, 80098a0 <_dtoa_r+0x168>
 800988e:	4638      	mov	r0, r7
 8009890:	f7f6 fe48 	bl	8000524 <__aeabi_i2d>
 8009894:	4622      	mov	r2, r4
 8009896:	462b      	mov	r3, r5
 8009898:	f7f7 f916 	bl	8000ac8 <__aeabi_dcmpeq>
 800989c:	b900      	cbnz	r0, 80098a0 <_dtoa_r+0x168>
 800989e:	3f01      	subs	r7, #1
 80098a0:	2f16      	cmp	r7, #22
 80098a2:	d851      	bhi.n	8009948 <_dtoa_r+0x210>
 80098a4:	4b5b      	ldr	r3, [pc, #364]	@ (8009a14 <_dtoa_r+0x2dc>)
 80098a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80098aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098b2:	f7f7 f913 	bl	8000adc <__aeabi_dcmplt>
 80098b6:	2800      	cmp	r0, #0
 80098b8:	d048      	beq.n	800994c <_dtoa_r+0x214>
 80098ba:	3f01      	subs	r7, #1
 80098bc:	2300      	movs	r3, #0
 80098be:	9312      	str	r3, [sp, #72]	@ 0x48
 80098c0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80098c2:	1b9b      	subs	r3, r3, r6
 80098c4:	1e5a      	subs	r2, r3, #1
 80098c6:	bf44      	itt	mi
 80098c8:	f1c3 0801 	rsbmi	r8, r3, #1
 80098cc:	2300      	movmi	r3, #0
 80098ce:	9208      	str	r2, [sp, #32]
 80098d0:	bf54      	ite	pl
 80098d2:	f04f 0800 	movpl.w	r8, #0
 80098d6:	9308      	strmi	r3, [sp, #32]
 80098d8:	2f00      	cmp	r7, #0
 80098da:	db39      	blt.n	8009950 <_dtoa_r+0x218>
 80098dc:	9b08      	ldr	r3, [sp, #32]
 80098de:	970f      	str	r7, [sp, #60]	@ 0x3c
 80098e0:	443b      	add	r3, r7
 80098e2:	9308      	str	r3, [sp, #32]
 80098e4:	2300      	movs	r3, #0
 80098e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80098e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098ea:	2b09      	cmp	r3, #9
 80098ec:	d864      	bhi.n	80099b8 <_dtoa_r+0x280>
 80098ee:	2b05      	cmp	r3, #5
 80098f0:	bfc4      	itt	gt
 80098f2:	3b04      	subgt	r3, #4
 80098f4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80098f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098f8:	f1a3 0302 	sub.w	r3, r3, #2
 80098fc:	bfcc      	ite	gt
 80098fe:	2400      	movgt	r4, #0
 8009900:	2401      	movle	r4, #1
 8009902:	2b03      	cmp	r3, #3
 8009904:	d863      	bhi.n	80099ce <_dtoa_r+0x296>
 8009906:	e8df f003 	tbb	[pc, r3]
 800990a:	372a      	.short	0x372a
 800990c:	5535      	.short	0x5535
 800990e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009912:	441e      	add	r6, r3
 8009914:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009918:	2b20      	cmp	r3, #32
 800991a:	bfc1      	itttt	gt
 800991c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009920:	409f      	lslgt	r7, r3
 8009922:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009926:	fa24 f303 	lsrgt.w	r3, r4, r3
 800992a:	bfd6      	itet	le
 800992c:	f1c3 0320 	rsble	r3, r3, #32
 8009930:	ea47 0003 	orrgt.w	r0, r7, r3
 8009934:	fa04 f003 	lslle.w	r0, r4, r3
 8009938:	f7f6 fde4 	bl	8000504 <__aeabi_ui2d>
 800993c:	2201      	movs	r2, #1
 800993e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009942:	3e01      	subs	r6, #1
 8009944:	9214      	str	r2, [sp, #80]	@ 0x50
 8009946:	e777      	b.n	8009838 <_dtoa_r+0x100>
 8009948:	2301      	movs	r3, #1
 800994a:	e7b8      	b.n	80098be <_dtoa_r+0x186>
 800994c:	9012      	str	r0, [sp, #72]	@ 0x48
 800994e:	e7b7      	b.n	80098c0 <_dtoa_r+0x188>
 8009950:	427b      	negs	r3, r7
 8009952:	930a      	str	r3, [sp, #40]	@ 0x28
 8009954:	2300      	movs	r3, #0
 8009956:	eba8 0807 	sub.w	r8, r8, r7
 800995a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800995c:	e7c4      	b.n	80098e8 <_dtoa_r+0x1b0>
 800995e:	2300      	movs	r3, #0
 8009960:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009962:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009964:	2b00      	cmp	r3, #0
 8009966:	dc35      	bgt.n	80099d4 <_dtoa_r+0x29c>
 8009968:	2301      	movs	r3, #1
 800996a:	9300      	str	r3, [sp, #0]
 800996c:	9307      	str	r3, [sp, #28]
 800996e:	461a      	mov	r2, r3
 8009970:	920e      	str	r2, [sp, #56]	@ 0x38
 8009972:	e00b      	b.n	800998c <_dtoa_r+0x254>
 8009974:	2301      	movs	r3, #1
 8009976:	e7f3      	b.n	8009960 <_dtoa_r+0x228>
 8009978:	2300      	movs	r3, #0
 800997a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800997c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800997e:	18fb      	adds	r3, r7, r3
 8009980:	9300      	str	r3, [sp, #0]
 8009982:	3301      	adds	r3, #1
 8009984:	2b01      	cmp	r3, #1
 8009986:	9307      	str	r3, [sp, #28]
 8009988:	bfb8      	it	lt
 800998a:	2301      	movlt	r3, #1
 800998c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009990:	2100      	movs	r1, #0
 8009992:	2204      	movs	r2, #4
 8009994:	f102 0514 	add.w	r5, r2, #20
 8009998:	429d      	cmp	r5, r3
 800999a:	d91f      	bls.n	80099dc <_dtoa_r+0x2a4>
 800999c:	6041      	str	r1, [r0, #4]
 800999e:	4658      	mov	r0, fp
 80099a0:	f000 fd8e 	bl	800a4c0 <_Balloc>
 80099a4:	4682      	mov	sl, r0
 80099a6:	2800      	cmp	r0, #0
 80099a8:	d13c      	bne.n	8009a24 <_dtoa_r+0x2ec>
 80099aa:	4b1b      	ldr	r3, [pc, #108]	@ (8009a18 <_dtoa_r+0x2e0>)
 80099ac:	4602      	mov	r2, r0
 80099ae:	f240 11af 	movw	r1, #431	@ 0x1af
 80099b2:	e6d8      	b.n	8009766 <_dtoa_r+0x2e>
 80099b4:	2301      	movs	r3, #1
 80099b6:	e7e0      	b.n	800997a <_dtoa_r+0x242>
 80099b8:	2401      	movs	r4, #1
 80099ba:	2300      	movs	r3, #0
 80099bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80099be:	940b      	str	r4, [sp, #44]	@ 0x2c
 80099c0:	f04f 33ff 	mov.w	r3, #4294967295
 80099c4:	9300      	str	r3, [sp, #0]
 80099c6:	9307      	str	r3, [sp, #28]
 80099c8:	2200      	movs	r2, #0
 80099ca:	2312      	movs	r3, #18
 80099cc:	e7d0      	b.n	8009970 <_dtoa_r+0x238>
 80099ce:	2301      	movs	r3, #1
 80099d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80099d2:	e7f5      	b.n	80099c0 <_dtoa_r+0x288>
 80099d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80099d6:	9300      	str	r3, [sp, #0]
 80099d8:	9307      	str	r3, [sp, #28]
 80099da:	e7d7      	b.n	800998c <_dtoa_r+0x254>
 80099dc:	3101      	adds	r1, #1
 80099de:	0052      	lsls	r2, r2, #1
 80099e0:	e7d8      	b.n	8009994 <_dtoa_r+0x25c>
 80099e2:	bf00      	nop
 80099e4:	f3af 8000 	nop.w
 80099e8:	636f4361 	.word	0x636f4361
 80099ec:	3fd287a7 	.word	0x3fd287a7
 80099f0:	8b60c8b3 	.word	0x8b60c8b3
 80099f4:	3fc68a28 	.word	0x3fc68a28
 80099f8:	509f79fb 	.word	0x509f79fb
 80099fc:	3fd34413 	.word	0x3fd34413
 8009a00:	0801e7c5 	.word	0x0801e7c5
 8009a04:	0801e7dc 	.word	0x0801e7dc
 8009a08:	7ff00000 	.word	0x7ff00000
 8009a0c:	0801e795 	.word	0x0801e795
 8009a10:	3ff80000 	.word	0x3ff80000
 8009a14:	0801e8d8 	.word	0x0801e8d8
 8009a18:	0801e834 	.word	0x0801e834
 8009a1c:	0801e7c1 	.word	0x0801e7c1
 8009a20:	0801e794 	.word	0x0801e794
 8009a24:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009a28:	6018      	str	r0, [r3, #0]
 8009a2a:	9b07      	ldr	r3, [sp, #28]
 8009a2c:	2b0e      	cmp	r3, #14
 8009a2e:	f200 80a4 	bhi.w	8009b7a <_dtoa_r+0x442>
 8009a32:	2c00      	cmp	r4, #0
 8009a34:	f000 80a1 	beq.w	8009b7a <_dtoa_r+0x442>
 8009a38:	2f00      	cmp	r7, #0
 8009a3a:	dd33      	ble.n	8009aa4 <_dtoa_r+0x36c>
 8009a3c:	4bad      	ldr	r3, [pc, #692]	@ (8009cf4 <_dtoa_r+0x5bc>)
 8009a3e:	f007 020f 	and.w	r2, r7, #15
 8009a42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a46:	ed93 7b00 	vldr	d7, [r3]
 8009a4a:	05f8      	lsls	r0, r7, #23
 8009a4c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009a50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009a54:	d516      	bpl.n	8009a84 <_dtoa_r+0x34c>
 8009a56:	4ba8      	ldr	r3, [pc, #672]	@ (8009cf8 <_dtoa_r+0x5c0>)
 8009a58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009a60:	f7f6 fef4 	bl	800084c <__aeabi_ddiv>
 8009a64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a68:	f004 040f 	and.w	r4, r4, #15
 8009a6c:	2603      	movs	r6, #3
 8009a6e:	4da2      	ldr	r5, [pc, #648]	@ (8009cf8 <_dtoa_r+0x5c0>)
 8009a70:	b954      	cbnz	r4, 8009a88 <_dtoa_r+0x350>
 8009a72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a7a:	f7f6 fee7 	bl	800084c <__aeabi_ddiv>
 8009a7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a82:	e028      	b.n	8009ad6 <_dtoa_r+0x39e>
 8009a84:	2602      	movs	r6, #2
 8009a86:	e7f2      	b.n	8009a6e <_dtoa_r+0x336>
 8009a88:	07e1      	lsls	r1, r4, #31
 8009a8a:	d508      	bpl.n	8009a9e <_dtoa_r+0x366>
 8009a8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009a94:	f7f6 fdb0 	bl	80005f8 <__aeabi_dmul>
 8009a98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a9c:	3601      	adds	r6, #1
 8009a9e:	1064      	asrs	r4, r4, #1
 8009aa0:	3508      	adds	r5, #8
 8009aa2:	e7e5      	b.n	8009a70 <_dtoa_r+0x338>
 8009aa4:	f000 80d2 	beq.w	8009c4c <_dtoa_r+0x514>
 8009aa8:	427c      	negs	r4, r7
 8009aaa:	4b92      	ldr	r3, [pc, #584]	@ (8009cf4 <_dtoa_r+0x5bc>)
 8009aac:	4d92      	ldr	r5, [pc, #584]	@ (8009cf8 <_dtoa_r+0x5c0>)
 8009aae:	f004 020f 	and.w	r2, r4, #15
 8009ab2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009abe:	f7f6 fd9b 	bl	80005f8 <__aeabi_dmul>
 8009ac2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ac6:	1124      	asrs	r4, r4, #4
 8009ac8:	2300      	movs	r3, #0
 8009aca:	2602      	movs	r6, #2
 8009acc:	2c00      	cmp	r4, #0
 8009ace:	f040 80b2 	bne.w	8009c36 <_dtoa_r+0x4fe>
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d1d3      	bne.n	8009a7e <_dtoa_r+0x346>
 8009ad6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009ad8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	f000 80b7 	beq.w	8009c50 <_dtoa_r+0x518>
 8009ae2:	4b86      	ldr	r3, [pc, #536]	@ (8009cfc <_dtoa_r+0x5c4>)
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	4620      	mov	r0, r4
 8009ae8:	4629      	mov	r1, r5
 8009aea:	f7f6 fff7 	bl	8000adc <__aeabi_dcmplt>
 8009aee:	2800      	cmp	r0, #0
 8009af0:	f000 80ae 	beq.w	8009c50 <_dtoa_r+0x518>
 8009af4:	9b07      	ldr	r3, [sp, #28]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	f000 80aa 	beq.w	8009c50 <_dtoa_r+0x518>
 8009afc:	9b00      	ldr	r3, [sp, #0]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	dd37      	ble.n	8009b72 <_dtoa_r+0x43a>
 8009b02:	1e7b      	subs	r3, r7, #1
 8009b04:	9304      	str	r3, [sp, #16]
 8009b06:	4620      	mov	r0, r4
 8009b08:	4b7d      	ldr	r3, [pc, #500]	@ (8009d00 <_dtoa_r+0x5c8>)
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	4629      	mov	r1, r5
 8009b0e:	f7f6 fd73 	bl	80005f8 <__aeabi_dmul>
 8009b12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b16:	9c00      	ldr	r4, [sp, #0]
 8009b18:	3601      	adds	r6, #1
 8009b1a:	4630      	mov	r0, r6
 8009b1c:	f7f6 fd02 	bl	8000524 <__aeabi_i2d>
 8009b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b24:	f7f6 fd68 	bl	80005f8 <__aeabi_dmul>
 8009b28:	4b76      	ldr	r3, [pc, #472]	@ (8009d04 <_dtoa_r+0x5cc>)
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	f7f6 fbae 	bl	800028c <__adddf3>
 8009b30:	4605      	mov	r5, r0
 8009b32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009b36:	2c00      	cmp	r4, #0
 8009b38:	f040 808d 	bne.w	8009c56 <_dtoa_r+0x51e>
 8009b3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b40:	4b71      	ldr	r3, [pc, #452]	@ (8009d08 <_dtoa_r+0x5d0>)
 8009b42:	2200      	movs	r2, #0
 8009b44:	f7f6 fba0 	bl	8000288 <__aeabi_dsub>
 8009b48:	4602      	mov	r2, r0
 8009b4a:	460b      	mov	r3, r1
 8009b4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009b50:	462a      	mov	r2, r5
 8009b52:	4633      	mov	r3, r6
 8009b54:	f7f6 ffe0 	bl	8000b18 <__aeabi_dcmpgt>
 8009b58:	2800      	cmp	r0, #0
 8009b5a:	f040 828b 	bne.w	800a074 <_dtoa_r+0x93c>
 8009b5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b62:	462a      	mov	r2, r5
 8009b64:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009b68:	f7f6 ffb8 	bl	8000adc <__aeabi_dcmplt>
 8009b6c:	2800      	cmp	r0, #0
 8009b6e:	f040 8128 	bne.w	8009dc2 <_dtoa_r+0x68a>
 8009b72:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009b76:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009b7a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	f2c0 815a 	blt.w	8009e36 <_dtoa_r+0x6fe>
 8009b82:	2f0e      	cmp	r7, #14
 8009b84:	f300 8157 	bgt.w	8009e36 <_dtoa_r+0x6fe>
 8009b88:	4b5a      	ldr	r3, [pc, #360]	@ (8009cf4 <_dtoa_r+0x5bc>)
 8009b8a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009b8e:	ed93 7b00 	vldr	d7, [r3]
 8009b92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	ed8d 7b00 	vstr	d7, [sp]
 8009b9a:	da03      	bge.n	8009ba4 <_dtoa_r+0x46c>
 8009b9c:	9b07      	ldr	r3, [sp, #28]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	f340 8101 	ble.w	8009da6 <_dtoa_r+0x66e>
 8009ba4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009ba8:	4656      	mov	r6, sl
 8009baa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bae:	4620      	mov	r0, r4
 8009bb0:	4629      	mov	r1, r5
 8009bb2:	f7f6 fe4b 	bl	800084c <__aeabi_ddiv>
 8009bb6:	f7f6 ffcf 	bl	8000b58 <__aeabi_d2iz>
 8009bba:	4680      	mov	r8, r0
 8009bbc:	f7f6 fcb2 	bl	8000524 <__aeabi_i2d>
 8009bc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bc4:	f7f6 fd18 	bl	80005f8 <__aeabi_dmul>
 8009bc8:	4602      	mov	r2, r0
 8009bca:	460b      	mov	r3, r1
 8009bcc:	4620      	mov	r0, r4
 8009bce:	4629      	mov	r1, r5
 8009bd0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009bd4:	f7f6 fb58 	bl	8000288 <__aeabi_dsub>
 8009bd8:	f806 4b01 	strb.w	r4, [r6], #1
 8009bdc:	9d07      	ldr	r5, [sp, #28]
 8009bde:	eba6 040a 	sub.w	r4, r6, sl
 8009be2:	42a5      	cmp	r5, r4
 8009be4:	4602      	mov	r2, r0
 8009be6:	460b      	mov	r3, r1
 8009be8:	f040 8117 	bne.w	8009e1a <_dtoa_r+0x6e2>
 8009bec:	f7f6 fb4e 	bl	800028c <__adddf3>
 8009bf0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bf4:	4604      	mov	r4, r0
 8009bf6:	460d      	mov	r5, r1
 8009bf8:	f7f6 ff8e 	bl	8000b18 <__aeabi_dcmpgt>
 8009bfc:	2800      	cmp	r0, #0
 8009bfe:	f040 80f9 	bne.w	8009df4 <_dtoa_r+0x6bc>
 8009c02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c06:	4620      	mov	r0, r4
 8009c08:	4629      	mov	r1, r5
 8009c0a:	f7f6 ff5d 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c0e:	b118      	cbz	r0, 8009c18 <_dtoa_r+0x4e0>
 8009c10:	f018 0f01 	tst.w	r8, #1
 8009c14:	f040 80ee 	bne.w	8009df4 <_dtoa_r+0x6bc>
 8009c18:	4649      	mov	r1, r9
 8009c1a:	4658      	mov	r0, fp
 8009c1c:	f000 fc90 	bl	800a540 <_Bfree>
 8009c20:	2300      	movs	r3, #0
 8009c22:	7033      	strb	r3, [r6, #0]
 8009c24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009c26:	3701      	adds	r7, #1
 8009c28:	601f      	str	r7, [r3, #0]
 8009c2a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	f000 831d 	beq.w	800a26c <_dtoa_r+0xb34>
 8009c32:	601e      	str	r6, [r3, #0]
 8009c34:	e31a      	b.n	800a26c <_dtoa_r+0xb34>
 8009c36:	07e2      	lsls	r2, r4, #31
 8009c38:	d505      	bpl.n	8009c46 <_dtoa_r+0x50e>
 8009c3a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009c3e:	f7f6 fcdb 	bl	80005f8 <__aeabi_dmul>
 8009c42:	3601      	adds	r6, #1
 8009c44:	2301      	movs	r3, #1
 8009c46:	1064      	asrs	r4, r4, #1
 8009c48:	3508      	adds	r5, #8
 8009c4a:	e73f      	b.n	8009acc <_dtoa_r+0x394>
 8009c4c:	2602      	movs	r6, #2
 8009c4e:	e742      	b.n	8009ad6 <_dtoa_r+0x39e>
 8009c50:	9c07      	ldr	r4, [sp, #28]
 8009c52:	9704      	str	r7, [sp, #16]
 8009c54:	e761      	b.n	8009b1a <_dtoa_r+0x3e2>
 8009c56:	4b27      	ldr	r3, [pc, #156]	@ (8009cf4 <_dtoa_r+0x5bc>)
 8009c58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009c5a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c5e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009c62:	4454      	add	r4, sl
 8009c64:	2900      	cmp	r1, #0
 8009c66:	d053      	beq.n	8009d10 <_dtoa_r+0x5d8>
 8009c68:	4928      	ldr	r1, [pc, #160]	@ (8009d0c <_dtoa_r+0x5d4>)
 8009c6a:	2000      	movs	r0, #0
 8009c6c:	f7f6 fdee 	bl	800084c <__aeabi_ddiv>
 8009c70:	4633      	mov	r3, r6
 8009c72:	462a      	mov	r2, r5
 8009c74:	f7f6 fb08 	bl	8000288 <__aeabi_dsub>
 8009c78:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009c7c:	4656      	mov	r6, sl
 8009c7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c82:	f7f6 ff69 	bl	8000b58 <__aeabi_d2iz>
 8009c86:	4605      	mov	r5, r0
 8009c88:	f7f6 fc4c 	bl	8000524 <__aeabi_i2d>
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	460b      	mov	r3, r1
 8009c90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c94:	f7f6 faf8 	bl	8000288 <__aeabi_dsub>
 8009c98:	3530      	adds	r5, #48	@ 0x30
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	460b      	mov	r3, r1
 8009c9e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009ca2:	f806 5b01 	strb.w	r5, [r6], #1
 8009ca6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009caa:	f7f6 ff17 	bl	8000adc <__aeabi_dcmplt>
 8009cae:	2800      	cmp	r0, #0
 8009cb0:	d171      	bne.n	8009d96 <_dtoa_r+0x65e>
 8009cb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009cb6:	4911      	ldr	r1, [pc, #68]	@ (8009cfc <_dtoa_r+0x5c4>)
 8009cb8:	2000      	movs	r0, #0
 8009cba:	f7f6 fae5 	bl	8000288 <__aeabi_dsub>
 8009cbe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009cc2:	f7f6 ff0b 	bl	8000adc <__aeabi_dcmplt>
 8009cc6:	2800      	cmp	r0, #0
 8009cc8:	f040 8095 	bne.w	8009df6 <_dtoa_r+0x6be>
 8009ccc:	42a6      	cmp	r6, r4
 8009cce:	f43f af50 	beq.w	8009b72 <_dtoa_r+0x43a>
 8009cd2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8009d00 <_dtoa_r+0x5c8>)
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f7f6 fc8d 	bl	80005f8 <__aeabi_dmul>
 8009cde:	4b08      	ldr	r3, [pc, #32]	@ (8009d00 <_dtoa_r+0x5c8>)
 8009ce0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009cea:	f7f6 fc85 	bl	80005f8 <__aeabi_dmul>
 8009cee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009cf2:	e7c4      	b.n	8009c7e <_dtoa_r+0x546>
 8009cf4:	0801e8d8 	.word	0x0801e8d8
 8009cf8:	0801e8b0 	.word	0x0801e8b0
 8009cfc:	3ff00000 	.word	0x3ff00000
 8009d00:	40240000 	.word	0x40240000
 8009d04:	401c0000 	.word	0x401c0000
 8009d08:	40140000 	.word	0x40140000
 8009d0c:	3fe00000 	.word	0x3fe00000
 8009d10:	4631      	mov	r1, r6
 8009d12:	4628      	mov	r0, r5
 8009d14:	f7f6 fc70 	bl	80005f8 <__aeabi_dmul>
 8009d18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009d1c:	9415      	str	r4, [sp, #84]	@ 0x54
 8009d1e:	4656      	mov	r6, sl
 8009d20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d24:	f7f6 ff18 	bl	8000b58 <__aeabi_d2iz>
 8009d28:	4605      	mov	r5, r0
 8009d2a:	f7f6 fbfb 	bl	8000524 <__aeabi_i2d>
 8009d2e:	4602      	mov	r2, r0
 8009d30:	460b      	mov	r3, r1
 8009d32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d36:	f7f6 faa7 	bl	8000288 <__aeabi_dsub>
 8009d3a:	3530      	adds	r5, #48	@ 0x30
 8009d3c:	f806 5b01 	strb.w	r5, [r6], #1
 8009d40:	4602      	mov	r2, r0
 8009d42:	460b      	mov	r3, r1
 8009d44:	42a6      	cmp	r6, r4
 8009d46:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009d4a:	f04f 0200 	mov.w	r2, #0
 8009d4e:	d124      	bne.n	8009d9a <_dtoa_r+0x662>
 8009d50:	4bac      	ldr	r3, [pc, #688]	@ (800a004 <_dtoa_r+0x8cc>)
 8009d52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009d56:	f7f6 fa99 	bl	800028c <__adddf3>
 8009d5a:	4602      	mov	r2, r0
 8009d5c:	460b      	mov	r3, r1
 8009d5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d62:	f7f6 fed9 	bl	8000b18 <__aeabi_dcmpgt>
 8009d66:	2800      	cmp	r0, #0
 8009d68:	d145      	bne.n	8009df6 <_dtoa_r+0x6be>
 8009d6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009d6e:	49a5      	ldr	r1, [pc, #660]	@ (800a004 <_dtoa_r+0x8cc>)
 8009d70:	2000      	movs	r0, #0
 8009d72:	f7f6 fa89 	bl	8000288 <__aeabi_dsub>
 8009d76:	4602      	mov	r2, r0
 8009d78:	460b      	mov	r3, r1
 8009d7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d7e:	f7f6 fead 	bl	8000adc <__aeabi_dcmplt>
 8009d82:	2800      	cmp	r0, #0
 8009d84:	f43f aef5 	beq.w	8009b72 <_dtoa_r+0x43a>
 8009d88:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009d8a:	1e73      	subs	r3, r6, #1
 8009d8c:	9315      	str	r3, [sp, #84]	@ 0x54
 8009d8e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009d92:	2b30      	cmp	r3, #48	@ 0x30
 8009d94:	d0f8      	beq.n	8009d88 <_dtoa_r+0x650>
 8009d96:	9f04      	ldr	r7, [sp, #16]
 8009d98:	e73e      	b.n	8009c18 <_dtoa_r+0x4e0>
 8009d9a:	4b9b      	ldr	r3, [pc, #620]	@ (800a008 <_dtoa_r+0x8d0>)
 8009d9c:	f7f6 fc2c 	bl	80005f8 <__aeabi_dmul>
 8009da0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009da4:	e7bc      	b.n	8009d20 <_dtoa_r+0x5e8>
 8009da6:	d10c      	bne.n	8009dc2 <_dtoa_r+0x68a>
 8009da8:	4b98      	ldr	r3, [pc, #608]	@ (800a00c <_dtoa_r+0x8d4>)
 8009daa:	2200      	movs	r2, #0
 8009dac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009db0:	f7f6 fc22 	bl	80005f8 <__aeabi_dmul>
 8009db4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009db8:	f7f6 fea4 	bl	8000b04 <__aeabi_dcmpge>
 8009dbc:	2800      	cmp	r0, #0
 8009dbe:	f000 8157 	beq.w	800a070 <_dtoa_r+0x938>
 8009dc2:	2400      	movs	r4, #0
 8009dc4:	4625      	mov	r5, r4
 8009dc6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009dc8:	43db      	mvns	r3, r3
 8009dca:	9304      	str	r3, [sp, #16]
 8009dcc:	4656      	mov	r6, sl
 8009dce:	2700      	movs	r7, #0
 8009dd0:	4621      	mov	r1, r4
 8009dd2:	4658      	mov	r0, fp
 8009dd4:	f000 fbb4 	bl	800a540 <_Bfree>
 8009dd8:	2d00      	cmp	r5, #0
 8009dda:	d0dc      	beq.n	8009d96 <_dtoa_r+0x65e>
 8009ddc:	b12f      	cbz	r7, 8009dea <_dtoa_r+0x6b2>
 8009dde:	42af      	cmp	r7, r5
 8009de0:	d003      	beq.n	8009dea <_dtoa_r+0x6b2>
 8009de2:	4639      	mov	r1, r7
 8009de4:	4658      	mov	r0, fp
 8009de6:	f000 fbab 	bl	800a540 <_Bfree>
 8009dea:	4629      	mov	r1, r5
 8009dec:	4658      	mov	r0, fp
 8009dee:	f000 fba7 	bl	800a540 <_Bfree>
 8009df2:	e7d0      	b.n	8009d96 <_dtoa_r+0x65e>
 8009df4:	9704      	str	r7, [sp, #16]
 8009df6:	4633      	mov	r3, r6
 8009df8:	461e      	mov	r6, r3
 8009dfa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009dfe:	2a39      	cmp	r2, #57	@ 0x39
 8009e00:	d107      	bne.n	8009e12 <_dtoa_r+0x6da>
 8009e02:	459a      	cmp	sl, r3
 8009e04:	d1f8      	bne.n	8009df8 <_dtoa_r+0x6c0>
 8009e06:	9a04      	ldr	r2, [sp, #16]
 8009e08:	3201      	adds	r2, #1
 8009e0a:	9204      	str	r2, [sp, #16]
 8009e0c:	2230      	movs	r2, #48	@ 0x30
 8009e0e:	f88a 2000 	strb.w	r2, [sl]
 8009e12:	781a      	ldrb	r2, [r3, #0]
 8009e14:	3201      	adds	r2, #1
 8009e16:	701a      	strb	r2, [r3, #0]
 8009e18:	e7bd      	b.n	8009d96 <_dtoa_r+0x65e>
 8009e1a:	4b7b      	ldr	r3, [pc, #492]	@ (800a008 <_dtoa_r+0x8d0>)
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	f7f6 fbeb 	bl	80005f8 <__aeabi_dmul>
 8009e22:	2200      	movs	r2, #0
 8009e24:	2300      	movs	r3, #0
 8009e26:	4604      	mov	r4, r0
 8009e28:	460d      	mov	r5, r1
 8009e2a:	f7f6 fe4d 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e2e:	2800      	cmp	r0, #0
 8009e30:	f43f aebb 	beq.w	8009baa <_dtoa_r+0x472>
 8009e34:	e6f0      	b.n	8009c18 <_dtoa_r+0x4e0>
 8009e36:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009e38:	2a00      	cmp	r2, #0
 8009e3a:	f000 80db 	beq.w	8009ff4 <_dtoa_r+0x8bc>
 8009e3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e40:	2a01      	cmp	r2, #1
 8009e42:	f300 80bf 	bgt.w	8009fc4 <_dtoa_r+0x88c>
 8009e46:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009e48:	2a00      	cmp	r2, #0
 8009e4a:	f000 80b7 	beq.w	8009fbc <_dtoa_r+0x884>
 8009e4e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009e52:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009e54:	4646      	mov	r6, r8
 8009e56:	9a08      	ldr	r2, [sp, #32]
 8009e58:	2101      	movs	r1, #1
 8009e5a:	441a      	add	r2, r3
 8009e5c:	4658      	mov	r0, fp
 8009e5e:	4498      	add	r8, r3
 8009e60:	9208      	str	r2, [sp, #32]
 8009e62:	f000 fc21 	bl	800a6a8 <__i2b>
 8009e66:	4605      	mov	r5, r0
 8009e68:	b15e      	cbz	r6, 8009e82 <_dtoa_r+0x74a>
 8009e6a:	9b08      	ldr	r3, [sp, #32]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	dd08      	ble.n	8009e82 <_dtoa_r+0x74a>
 8009e70:	42b3      	cmp	r3, r6
 8009e72:	9a08      	ldr	r2, [sp, #32]
 8009e74:	bfa8      	it	ge
 8009e76:	4633      	movge	r3, r6
 8009e78:	eba8 0803 	sub.w	r8, r8, r3
 8009e7c:	1af6      	subs	r6, r6, r3
 8009e7e:	1ad3      	subs	r3, r2, r3
 8009e80:	9308      	str	r3, [sp, #32]
 8009e82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e84:	b1f3      	cbz	r3, 8009ec4 <_dtoa_r+0x78c>
 8009e86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	f000 80b7 	beq.w	8009ffc <_dtoa_r+0x8c4>
 8009e8e:	b18c      	cbz	r4, 8009eb4 <_dtoa_r+0x77c>
 8009e90:	4629      	mov	r1, r5
 8009e92:	4622      	mov	r2, r4
 8009e94:	4658      	mov	r0, fp
 8009e96:	f000 fcc7 	bl	800a828 <__pow5mult>
 8009e9a:	464a      	mov	r2, r9
 8009e9c:	4601      	mov	r1, r0
 8009e9e:	4605      	mov	r5, r0
 8009ea0:	4658      	mov	r0, fp
 8009ea2:	f000 fc17 	bl	800a6d4 <__multiply>
 8009ea6:	4649      	mov	r1, r9
 8009ea8:	9004      	str	r0, [sp, #16]
 8009eaa:	4658      	mov	r0, fp
 8009eac:	f000 fb48 	bl	800a540 <_Bfree>
 8009eb0:	9b04      	ldr	r3, [sp, #16]
 8009eb2:	4699      	mov	r9, r3
 8009eb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009eb6:	1b1a      	subs	r2, r3, r4
 8009eb8:	d004      	beq.n	8009ec4 <_dtoa_r+0x78c>
 8009eba:	4649      	mov	r1, r9
 8009ebc:	4658      	mov	r0, fp
 8009ebe:	f000 fcb3 	bl	800a828 <__pow5mult>
 8009ec2:	4681      	mov	r9, r0
 8009ec4:	2101      	movs	r1, #1
 8009ec6:	4658      	mov	r0, fp
 8009ec8:	f000 fbee 	bl	800a6a8 <__i2b>
 8009ecc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ece:	4604      	mov	r4, r0
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	f000 81cf 	beq.w	800a274 <_dtoa_r+0xb3c>
 8009ed6:	461a      	mov	r2, r3
 8009ed8:	4601      	mov	r1, r0
 8009eda:	4658      	mov	r0, fp
 8009edc:	f000 fca4 	bl	800a828 <__pow5mult>
 8009ee0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	4604      	mov	r4, r0
 8009ee6:	f300 8095 	bgt.w	800a014 <_dtoa_r+0x8dc>
 8009eea:	9b02      	ldr	r3, [sp, #8]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	f040 8087 	bne.w	800a000 <_dtoa_r+0x8c8>
 8009ef2:	9b03      	ldr	r3, [sp, #12]
 8009ef4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	f040 8089 	bne.w	800a010 <_dtoa_r+0x8d8>
 8009efe:	9b03      	ldr	r3, [sp, #12]
 8009f00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009f04:	0d1b      	lsrs	r3, r3, #20
 8009f06:	051b      	lsls	r3, r3, #20
 8009f08:	b12b      	cbz	r3, 8009f16 <_dtoa_r+0x7de>
 8009f0a:	9b08      	ldr	r3, [sp, #32]
 8009f0c:	3301      	adds	r3, #1
 8009f0e:	9308      	str	r3, [sp, #32]
 8009f10:	f108 0801 	add.w	r8, r8, #1
 8009f14:	2301      	movs	r3, #1
 8009f16:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	f000 81b0 	beq.w	800a280 <_dtoa_r+0xb48>
 8009f20:	6923      	ldr	r3, [r4, #16]
 8009f22:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009f26:	6918      	ldr	r0, [r3, #16]
 8009f28:	f000 fb72 	bl	800a610 <__hi0bits>
 8009f2c:	f1c0 0020 	rsb	r0, r0, #32
 8009f30:	9b08      	ldr	r3, [sp, #32]
 8009f32:	4418      	add	r0, r3
 8009f34:	f010 001f 	ands.w	r0, r0, #31
 8009f38:	d077      	beq.n	800a02a <_dtoa_r+0x8f2>
 8009f3a:	f1c0 0320 	rsb	r3, r0, #32
 8009f3e:	2b04      	cmp	r3, #4
 8009f40:	dd6b      	ble.n	800a01a <_dtoa_r+0x8e2>
 8009f42:	9b08      	ldr	r3, [sp, #32]
 8009f44:	f1c0 001c 	rsb	r0, r0, #28
 8009f48:	4403      	add	r3, r0
 8009f4a:	4480      	add	r8, r0
 8009f4c:	4406      	add	r6, r0
 8009f4e:	9308      	str	r3, [sp, #32]
 8009f50:	f1b8 0f00 	cmp.w	r8, #0
 8009f54:	dd05      	ble.n	8009f62 <_dtoa_r+0x82a>
 8009f56:	4649      	mov	r1, r9
 8009f58:	4642      	mov	r2, r8
 8009f5a:	4658      	mov	r0, fp
 8009f5c:	f000 fcbe 	bl	800a8dc <__lshift>
 8009f60:	4681      	mov	r9, r0
 8009f62:	9b08      	ldr	r3, [sp, #32]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	dd05      	ble.n	8009f74 <_dtoa_r+0x83c>
 8009f68:	4621      	mov	r1, r4
 8009f6a:	461a      	mov	r2, r3
 8009f6c:	4658      	mov	r0, fp
 8009f6e:	f000 fcb5 	bl	800a8dc <__lshift>
 8009f72:	4604      	mov	r4, r0
 8009f74:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d059      	beq.n	800a02e <_dtoa_r+0x8f6>
 8009f7a:	4621      	mov	r1, r4
 8009f7c:	4648      	mov	r0, r9
 8009f7e:	f000 fd19 	bl	800a9b4 <__mcmp>
 8009f82:	2800      	cmp	r0, #0
 8009f84:	da53      	bge.n	800a02e <_dtoa_r+0x8f6>
 8009f86:	1e7b      	subs	r3, r7, #1
 8009f88:	9304      	str	r3, [sp, #16]
 8009f8a:	4649      	mov	r1, r9
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	220a      	movs	r2, #10
 8009f90:	4658      	mov	r0, fp
 8009f92:	f000 faf7 	bl	800a584 <__multadd>
 8009f96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f98:	4681      	mov	r9, r0
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	f000 8172 	beq.w	800a284 <_dtoa_r+0xb4c>
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	4629      	mov	r1, r5
 8009fa4:	220a      	movs	r2, #10
 8009fa6:	4658      	mov	r0, fp
 8009fa8:	f000 faec 	bl	800a584 <__multadd>
 8009fac:	9b00      	ldr	r3, [sp, #0]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	4605      	mov	r5, r0
 8009fb2:	dc67      	bgt.n	800a084 <_dtoa_r+0x94c>
 8009fb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fb6:	2b02      	cmp	r3, #2
 8009fb8:	dc41      	bgt.n	800a03e <_dtoa_r+0x906>
 8009fba:	e063      	b.n	800a084 <_dtoa_r+0x94c>
 8009fbc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009fbe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009fc2:	e746      	b.n	8009e52 <_dtoa_r+0x71a>
 8009fc4:	9b07      	ldr	r3, [sp, #28]
 8009fc6:	1e5c      	subs	r4, r3, #1
 8009fc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fca:	42a3      	cmp	r3, r4
 8009fcc:	bfbf      	itttt	lt
 8009fce:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009fd0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009fd2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009fd4:	1ae3      	sublt	r3, r4, r3
 8009fd6:	bfb4      	ite	lt
 8009fd8:	18d2      	addlt	r2, r2, r3
 8009fda:	1b1c      	subge	r4, r3, r4
 8009fdc:	9b07      	ldr	r3, [sp, #28]
 8009fde:	bfbc      	itt	lt
 8009fe0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009fe2:	2400      	movlt	r4, #0
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	bfb5      	itete	lt
 8009fe8:	eba8 0603 	sublt.w	r6, r8, r3
 8009fec:	9b07      	ldrge	r3, [sp, #28]
 8009fee:	2300      	movlt	r3, #0
 8009ff0:	4646      	movge	r6, r8
 8009ff2:	e730      	b.n	8009e56 <_dtoa_r+0x71e>
 8009ff4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009ff6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009ff8:	4646      	mov	r6, r8
 8009ffa:	e735      	b.n	8009e68 <_dtoa_r+0x730>
 8009ffc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ffe:	e75c      	b.n	8009eba <_dtoa_r+0x782>
 800a000:	2300      	movs	r3, #0
 800a002:	e788      	b.n	8009f16 <_dtoa_r+0x7de>
 800a004:	3fe00000 	.word	0x3fe00000
 800a008:	40240000 	.word	0x40240000
 800a00c:	40140000 	.word	0x40140000
 800a010:	9b02      	ldr	r3, [sp, #8]
 800a012:	e780      	b.n	8009f16 <_dtoa_r+0x7de>
 800a014:	2300      	movs	r3, #0
 800a016:	930a      	str	r3, [sp, #40]	@ 0x28
 800a018:	e782      	b.n	8009f20 <_dtoa_r+0x7e8>
 800a01a:	d099      	beq.n	8009f50 <_dtoa_r+0x818>
 800a01c:	9a08      	ldr	r2, [sp, #32]
 800a01e:	331c      	adds	r3, #28
 800a020:	441a      	add	r2, r3
 800a022:	4498      	add	r8, r3
 800a024:	441e      	add	r6, r3
 800a026:	9208      	str	r2, [sp, #32]
 800a028:	e792      	b.n	8009f50 <_dtoa_r+0x818>
 800a02a:	4603      	mov	r3, r0
 800a02c:	e7f6      	b.n	800a01c <_dtoa_r+0x8e4>
 800a02e:	9b07      	ldr	r3, [sp, #28]
 800a030:	9704      	str	r7, [sp, #16]
 800a032:	2b00      	cmp	r3, #0
 800a034:	dc20      	bgt.n	800a078 <_dtoa_r+0x940>
 800a036:	9300      	str	r3, [sp, #0]
 800a038:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a03a:	2b02      	cmp	r3, #2
 800a03c:	dd1e      	ble.n	800a07c <_dtoa_r+0x944>
 800a03e:	9b00      	ldr	r3, [sp, #0]
 800a040:	2b00      	cmp	r3, #0
 800a042:	f47f aec0 	bne.w	8009dc6 <_dtoa_r+0x68e>
 800a046:	4621      	mov	r1, r4
 800a048:	2205      	movs	r2, #5
 800a04a:	4658      	mov	r0, fp
 800a04c:	f000 fa9a 	bl	800a584 <__multadd>
 800a050:	4601      	mov	r1, r0
 800a052:	4604      	mov	r4, r0
 800a054:	4648      	mov	r0, r9
 800a056:	f000 fcad 	bl	800a9b4 <__mcmp>
 800a05a:	2800      	cmp	r0, #0
 800a05c:	f77f aeb3 	ble.w	8009dc6 <_dtoa_r+0x68e>
 800a060:	4656      	mov	r6, sl
 800a062:	2331      	movs	r3, #49	@ 0x31
 800a064:	f806 3b01 	strb.w	r3, [r6], #1
 800a068:	9b04      	ldr	r3, [sp, #16]
 800a06a:	3301      	adds	r3, #1
 800a06c:	9304      	str	r3, [sp, #16]
 800a06e:	e6ae      	b.n	8009dce <_dtoa_r+0x696>
 800a070:	9c07      	ldr	r4, [sp, #28]
 800a072:	9704      	str	r7, [sp, #16]
 800a074:	4625      	mov	r5, r4
 800a076:	e7f3      	b.n	800a060 <_dtoa_r+0x928>
 800a078:	9b07      	ldr	r3, [sp, #28]
 800a07a:	9300      	str	r3, [sp, #0]
 800a07c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a07e:	2b00      	cmp	r3, #0
 800a080:	f000 8104 	beq.w	800a28c <_dtoa_r+0xb54>
 800a084:	2e00      	cmp	r6, #0
 800a086:	dd05      	ble.n	800a094 <_dtoa_r+0x95c>
 800a088:	4629      	mov	r1, r5
 800a08a:	4632      	mov	r2, r6
 800a08c:	4658      	mov	r0, fp
 800a08e:	f000 fc25 	bl	800a8dc <__lshift>
 800a092:	4605      	mov	r5, r0
 800a094:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a096:	2b00      	cmp	r3, #0
 800a098:	d05a      	beq.n	800a150 <_dtoa_r+0xa18>
 800a09a:	6869      	ldr	r1, [r5, #4]
 800a09c:	4658      	mov	r0, fp
 800a09e:	f000 fa0f 	bl	800a4c0 <_Balloc>
 800a0a2:	4606      	mov	r6, r0
 800a0a4:	b928      	cbnz	r0, 800a0b2 <_dtoa_r+0x97a>
 800a0a6:	4b84      	ldr	r3, [pc, #528]	@ (800a2b8 <_dtoa_r+0xb80>)
 800a0a8:	4602      	mov	r2, r0
 800a0aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a0ae:	f7ff bb5a 	b.w	8009766 <_dtoa_r+0x2e>
 800a0b2:	692a      	ldr	r2, [r5, #16]
 800a0b4:	3202      	adds	r2, #2
 800a0b6:	0092      	lsls	r2, r2, #2
 800a0b8:	f105 010c 	add.w	r1, r5, #12
 800a0bc:	300c      	adds	r0, #12
 800a0be:	f000 ffaf 	bl	800b020 <memcpy>
 800a0c2:	2201      	movs	r2, #1
 800a0c4:	4631      	mov	r1, r6
 800a0c6:	4658      	mov	r0, fp
 800a0c8:	f000 fc08 	bl	800a8dc <__lshift>
 800a0cc:	f10a 0301 	add.w	r3, sl, #1
 800a0d0:	9307      	str	r3, [sp, #28]
 800a0d2:	9b00      	ldr	r3, [sp, #0]
 800a0d4:	4453      	add	r3, sl
 800a0d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0d8:	9b02      	ldr	r3, [sp, #8]
 800a0da:	f003 0301 	and.w	r3, r3, #1
 800a0de:	462f      	mov	r7, r5
 800a0e0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0e2:	4605      	mov	r5, r0
 800a0e4:	9b07      	ldr	r3, [sp, #28]
 800a0e6:	4621      	mov	r1, r4
 800a0e8:	3b01      	subs	r3, #1
 800a0ea:	4648      	mov	r0, r9
 800a0ec:	9300      	str	r3, [sp, #0]
 800a0ee:	f7ff fa9a 	bl	8009626 <quorem>
 800a0f2:	4639      	mov	r1, r7
 800a0f4:	9002      	str	r0, [sp, #8]
 800a0f6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a0fa:	4648      	mov	r0, r9
 800a0fc:	f000 fc5a 	bl	800a9b4 <__mcmp>
 800a100:	462a      	mov	r2, r5
 800a102:	9008      	str	r0, [sp, #32]
 800a104:	4621      	mov	r1, r4
 800a106:	4658      	mov	r0, fp
 800a108:	f000 fc70 	bl	800a9ec <__mdiff>
 800a10c:	68c2      	ldr	r2, [r0, #12]
 800a10e:	4606      	mov	r6, r0
 800a110:	bb02      	cbnz	r2, 800a154 <_dtoa_r+0xa1c>
 800a112:	4601      	mov	r1, r0
 800a114:	4648      	mov	r0, r9
 800a116:	f000 fc4d 	bl	800a9b4 <__mcmp>
 800a11a:	4602      	mov	r2, r0
 800a11c:	4631      	mov	r1, r6
 800a11e:	4658      	mov	r0, fp
 800a120:	920e      	str	r2, [sp, #56]	@ 0x38
 800a122:	f000 fa0d 	bl	800a540 <_Bfree>
 800a126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a128:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a12a:	9e07      	ldr	r6, [sp, #28]
 800a12c:	ea43 0102 	orr.w	r1, r3, r2
 800a130:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a132:	4319      	orrs	r1, r3
 800a134:	d110      	bne.n	800a158 <_dtoa_r+0xa20>
 800a136:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a13a:	d029      	beq.n	800a190 <_dtoa_r+0xa58>
 800a13c:	9b08      	ldr	r3, [sp, #32]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	dd02      	ble.n	800a148 <_dtoa_r+0xa10>
 800a142:	9b02      	ldr	r3, [sp, #8]
 800a144:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a148:	9b00      	ldr	r3, [sp, #0]
 800a14a:	f883 8000 	strb.w	r8, [r3]
 800a14e:	e63f      	b.n	8009dd0 <_dtoa_r+0x698>
 800a150:	4628      	mov	r0, r5
 800a152:	e7bb      	b.n	800a0cc <_dtoa_r+0x994>
 800a154:	2201      	movs	r2, #1
 800a156:	e7e1      	b.n	800a11c <_dtoa_r+0x9e4>
 800a158:	9b08      	ldr	r3, [sp, #32]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	db04      	blt.n	800a168 <_dtoa_r+0xa30>
 800a15e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a160:	430b      	orrs	r3, r1
 800a162:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a164:	430b      	orrs	r3, r1
 800a166:	d120      	bne.n	800a1aa <_dtoa_r+0xa72>
 800a168:	2a00      	cmp	r2, #0
 800a16a:	dded      	ble.n	800a148 <_dtoa_r+0xa10>
 800a16c:	4649      	mov	r1, r9
 800a16e:	2201      	movs	r2, #1
 800a170:	4658      	mov	r0, fp
 800a172:	f000 fbb3 	bl	800a8dc <__lshift>
 800a176:	4621      	mov	r1, r4
 800a178:	4681      	mov	r9, r0
 800a17a:	f000 fc1b 	bl	800a9b4 <__mcmp>
 800a17e:	2800      	cmp	r0, #0
 800a180:	dc03      	bgt.n	800a18a <_dtoa_r+0xa52>
 800a182:	d1e1      	bne.n	800a148 <_dtoa_r+0xa10>
 800a184:	f018 0f01 	tst.w	r8, #1
 800a188:	d0de      	beq.n	800a148 <_dtoa_r+0xa10>
 800a18a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a18e:	d1d8      	bne.n	800a142 <_dtoa_r+0xa0a>
 800a190:	9a00      	ldr	r2, [sp, #0]
 800a192:	2339      	movs	r3, #57	@ 0x39
 800a194:	7013      	strb	r3, [r2, #0]
 800a196:	4633      	mov	r3, r6
 800a198:	461e      	mov	r6, r3
 800a19a:	3b01      	subs	r3, #1
 800a19c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a1a0:	2a39      	cmp	r2, #57	@ 0x39
 800a1a2:	d052      	beq.n	800a24a <_dtoa_r+0xb12>
 800a1a4:	3201      	adds	r2, #1
 800a1a6:	701a      	strb	r2, [r3, #0]
 800a1a8:	e612      	b.n	8009dd0 <_dtoa_r+0x698>
 800a1aa:	2a00      	cmp	r2, #0
 800a1ac:	dd07      	ble.n	800a1be <_dtoa_r+0xa86>
 800a1ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a1b2:	d0ed      	beq.n	800a190 <_dtoa_r+0xa58>
 800a1b4:	9a00      	ldr	r2, [sp, #0]
 800a1b6:	f108 0301 	add.w	r3, r8, #1
 800a1ba:	7013      	strb	r3, [r2, #0]
 800a1bc:	e608      	b.n	8009dd0 <_dtoa_r+0x698>
 800a1be:	9b07      	ldr	r3, [sp, #28]
 800a1c0:	9a07      	ldr	r2, [sp, #28]
 800a1c2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a1c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a1c8:	4293      	cmp	r3, r2
 800a1ca:	d028      	beq.n	800a21e <_dtoa_r+0xae6>
 800a1cc:	4649      	mov	r1, r9
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	220a      	movs	r2, #10
 800a1d2:	4658      	mov	r0, fp
 800a1d4:	f000 f9d6 	bl	800a584 <__multadd>
 800a1d8:	42af      	cmp	r7, r5
 800a1da:	4681      	mov	r9, r0
 800a1dc:	f04f 0300 	mov.w	r3, #0
 800a1e0:	f04f 020a 	mov.w	r2, #10
 800a1e4:	4639      	mov	r1, r7
 800a1e6:	4658      	mov	r0, fp
 800a1e8:	d107      	bne.n	800a1fa <_dtoa_r+0xac2>
 800a1ea:	f000 f9cb 	bl	800a584 <__multadd>
 800a1ee:	4607      	mov	r7, r0
 800a1f0:	4605      	mov	r5, r0
 800a1f2:	9b07      	ldr	r3, [sp, #28]
 800a1f4:	3301      	adds	r3, #1
 800a1f6:	9307      	str	r3, [sp, #28]
 800a1f8:	e774      	b.n	800a0e4 <_dtoa_r+0x9ac>
 800a1fa:	f000 f9c3 	bl	800a584 <__multadd>
 800a1fe:	4629      	mov	r1, r5
 800a200:	4607      	mov	r7, r0
 800a202:	2300      	movs	r3, #0
 800a204:	220a      	movs	r2, #10
 800a206:	4658      	mov	r0, fp
 800a208:	f000 f9bc 	bl	800a584 <__multadd>
 800a20c:	4605      	mov	r5, r0
 800a20e:	e7f0      	b.n	800a1f2 <_dtoa_r+0xaba>
 800a210:	9b00      	ldr	r3, [sp, #0]
 800a212:	2b00      	cmp	r3, #0
 800a214:	bfcc      	ite	gt
 800a216:	461e      	movgt	r6, r3
 800a218:	2601      	movle	r6, #1
 800a21a:	4456      	add	r6, sl
 800a21c:	2700      	movs	r7, #0
 800a21e:	4649      	mov	r1, r9
 800a220:	2201      	movs	r2, #1
 800a222:	4658      	mov	r0, fp
 800a224:	f000 fb5a 	bl	800a8dc <__lshift>
 800a228:	4621      	mov	r1, r4
 800a22a:	4681      	mov	r9, r0
 800a22c:	f000 fbc2 	bl	800a9b4 <__mcmp>
 800a230:	2800      	cmp	r0, #0
 800a232:	dcb0      	bgt.n	800a196 <_dtoa_r+0xa5e>
 800a234:	d102      	bne.n	800a23c <_dtoa_r+0xb04>
 800a236:	f018 0f01 	tst.w	r8, #1
 800a23a:	d1ac      	bne.n	800a196 <_dtoa_r+0xa5e>
 800a23c:	4633      	mov	r3, r6
 800a23e:	461e      	mov	r6, r3
 800a240:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a244:	2a30      	cmp	r2, #48	@ 0x30
 800a246:	d0fa      	beq.n	800a23e <_dtoa_r+0xb06>
 800a248:	e5c2      	b.n	8009dd0 <_dtoa_r+0x698>
 800a24a:	459a      	cmp	sl, r3
 800a24c:	d1a4      	bne.n	800a198 <_dtoa_r+0xa60>
 800a24e:	9b04      	ldr	r3, [sp, #16]
 800a250:	3301      	adds	r3, #1
 800a252:	9304      	str	r3, [sp, #16]
 800a254:	2331      	movs	r3, #49	@ 0x31
 800a256:	f88a 3000 	strb.w	r3, [sl]
 800a25a:	e5b9      	b.n	8009dd0 <_dtoa_r+0x698>
 800a25c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a25e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a2bc <_dtoa_r+0xb84>
 800a262:	b11b      	cbz	r3, 800a26c <_dtoa_r+0xb34>
 800a264:	f10a 0308 	add.w	r3, sl, #8
 800a268:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a26a:	6013      	str	r3, [r2, #0]
 800a26c:	4650      	mov	r0, sl
 800a26e:	b019      	add	sp, #100	@ 0x64
 800a270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a276:	2b01      	cmp	r3, #1
 800a278:	f77f ae37 	ble.w	8009eea <_dtoa_r+0x7b2>
 800a27c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a27e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a280:	2001      	movs	r0, #1
 800a282:	e655      	b.n	8009f30 <_dtoa_r+0x7f8>
 800a284:	9b00      	ldr	r3, [sp, #0]
 800a286:	2b00      	cmp	r3, #0
 800a288:	f77f aed6 	ble.w	800a038 <_dtoa_r+0x900>
 800a28c:	4656      	mov	r6, sl
 800a28e:	4621      	mov	r1, r4
 800a290:	4648      	mov	r0, r9
 800a292:	f7ff f9c8 	bl	8009626 <quorem>
 800a296:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a29a:	f806 8b01 	strb.w	r8, [r6], #1
 800a29e:	9b00      	ldr	r3, [sp, #0]
 800a2a0:	eba6 020a 	sub.w	r2, r6, sl
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	ddb3      	ble.n	800a210 <_dtoa_r+0xad8>
 800a2a8:	4649      	mov	r1, r9
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	220a      	movs	r2, #10
 800a2ae:	4658      	mov	r0, fp
 800a2b0:	f000 f968 	bl	800a584 <__multadd>
 800a2b4:	4681      	mov	r9, r0
 800a2b6:	e7ea      	b.n	800a28e <_dtoa_r+0xb56>
 800a2b8:	0801e834 	.word	0x0801e834
 800a2bc:	0801e7b8 	.word	0x0801e7b8

0800a2c0 <_free_r>:
 800a2c0:	b538      	push	{r3, r4, r5, lr}
 800a2c2:	4605      	mov	r5, r0
 800a2c4:	2900      	cmp	r1, #0
 800a2c6:	d041      	beq.n	800a34c <_free_r+0x8c>
 800a2c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2cc:	1f0c      	subs	r4, r1, #4
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	bfb8      	it	lt
 800a2d2:	18e4      	addlt	r4, r4, r3
 800a2d4:	f000 f8e8 	bl	800a4a8 <__malloc_lock>
 800a2d8:	4a1d      	ldr	r2, [pc, #116]	@ (800a350 <_free_r+0x90>)
 800a2da:	6813      	ldr	r3, [r2, #0]
 800a2dc:	b933      	cbnz	r3, 800a2ec <_free_r+0x2c>
 800a2de:	6063      	str	r3, [r4, #4]
 800a2e0:	6014      	str	r4, [r2, #0]
 800a2e2:	4628      	mov	r0, r5
 800a2e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2e8:	f000 b8e4 	b.w	800a4b4 <__malloc_unlock>
 800a2ec:	42a3      	cmp	r3, r4
 800a2ee:	d908      	bls.n	800a302 <_free_r+0x42>
 800a2f0:	6820      	ldr	r0, [r4, #0]
 800a2f2:	1821      	adds	r1, r4, r0
 800a2f4:	428b      	cmp	r3, r1
 800a2f6:	bf01      	itttt	eq
 800a2f8:	6819      	ldreq	r1, [r3, #0]
 800a2fa:	685b      	ldreq	r3, [r3, #4]
 800a2fc:	1809      	addeq	r1, r1, r0
 800a2fe:	6021      	streq	r1, [r4, #0]
 800a300:	e7ed      	b.n	800a2de <_free_r+0x1e>
 800a302:	461a      	mov	r2, r3
 800a304:	685b      	ldr	r3, [r3, #4]
 800a306:	b10b      	cbz	r3, 800a30c <_free_r+0x4c>
 800a308:	42a3      	cmp	r3, r4
 800a30a:	d9fa      	bls.n	800a302 <_free_r+0x42>
 800a30c:	6811      	ldr	r1, [r2, #0]
 800a30e:	1850      	adds	r0, r2, r1
 800a310:	42a0      	cmp	r0, r4
 800a312:	d10b      	bne.n	800a32c <_free_r+0x6c>
 800a314:	6820      	ldr	r0, [r4, #0]
 800a316:	4401      	add	r1, r0
 800a318:	1850      	adds	r0, r2, r1
 800a31a:	4283      	cmp	r3, r0
 800a31c:	6011      	str	r1, [r2, #0]
 800a31e:	d1e0      	bne.n	800a2e2 <_free_r+0x22>
 800a320:	6818      	ldr	r0, [r3, #0]
 800a322:	685b      	ldr	r3, [r3, #4]
 800a324:	6053      	str	r3, [r2, #4]
 800a326:	4408      	add	r0, r1
 800a328:	6010      	str	r0, [r2, #0]
 800a32a:	e7da      	b.n	800a2e2 <_free_r+0x22>
 800a32c:	d902      	bls.n	800a334 <_free_r+0x74>
 800a32e:	230c      	movs	r3, #12
 800a330:	602b      	str	r3, [r5, #0]
 800a332:	e7d6      	b.n	800a2e2 <_free_r+0x22>
 800a334:	6820      	ldr	r0, [r4, #0]
 800a336:	1821      	adds	r1, r4, r0
 800a338:	428b      	cmp	r3, r1
 800a33a:	bf04      	itt	eq
 800a33c:	6819      	ldreq	r1, [r3, #0]
 800a33e:	685b      	ldreq	r3, [r3, #4]
 800a340:	6063      	str	r3, [r4, #4]
 800a342:	bf04      	itt	eq
 800a344:	1809      	addeq	r1, r1, r0
 800a346:	6021      	streq	r1, [r4, #0]
 800a348:	6054      	str	r4, [r2, #4]
 800a34a:	e7ca      	b.n	800a2e2 <_free_r+0x22>
 800a34c:	bd38      	pop	{r3, r4, r5, pc}
 800a34e:	bf00      	nop
 800a350:	200045c0 	.word	0x200045c0

0800a354 <malloc>:
 800a354:	4b02      	ldr	r3, [pc, #8]	@ (800a360 <malloc+0xc>)
 800a356:	4601      	mov	r1, r0
 800a358:	6818      	ldr	r0, [r3, #0]
 800a35a:	f000 b825 	b.w	800a3a8 <_malloc_r>
 800a35e:	bf00      	nop
 800a360:	20000020 	.word	0x20000020

0800a364 <sbrk_aligned>:
 800a364:	b570      	push	{r4, r5, r6, lr}
 800a366:	4e0f      	ldr	r6, [pc, #60]	@ (800a3a4 <sbrk_aligned+0x40>)
 800a368:	460c      	mov	r4, r1
 800a36a:	6831      	ldr	r1, [r6, #0]
 800a36c:	4605      	mov	r5, r0
 800a36e:	b911      	cbnz	r1, 800a376 <sbrk_aligned+0x12>
 800a370:	f000 fe46 	bl	800b000 <_sbrk_r>
 800a374:	6030      	str	r0, [r6, #0]
 800a376:	4621      	mov	r1, r4
 800a378:	4628      	mov	r0, r5
 800a37a:	f000 fe41 	bl	800b000 <_sbrk_r>
 800a37e:	1c43      	adds	r3, r0, #1
 800a380:	d103      	bne.n	800a38a <sbrk_aligned+0x26>
 800a382:	f04f 34ff 	mov.w	r4, #4294967295
 800a386:	4620      	mov	r0, r4
 800a388:	bd70      	pop	{r4, r5, r6, pc}
 800a38a:	1cc4      	adds	r4, r0, #3
 800a38c:	f024 0403 	bic.w	r4, r4, #3
 800a390:	42a0      	cmp	r0, r4
 800a392:	d0f8      	beq.n	800a386 <sbrk_aligned+0x22>
 800a394:	1a21      	subs	r1, r4, r0
 800a396:	4628      	mov	r0, r5
 800a398:	f000 fe32 	bl	800b000 <_sbrk_r>
 800a39c:	3001      	adds	r0, #1
 800a39e:	d1f2      	bne.n	800a386 <sbrk_aligned+0x22>
 800a3a0:	e7ef      	b.n	800a382 <sbrk_aligned+0x1e>
 800a3a2:	bf00      	nop
 800a3a4:	200045bc 	.word	0x200045bc

0800a3a8 <_malloc_r>:
 800a3a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3ac:	1ccd      	adds	r5, r1, #3
 800a3ae:	f025 0503 	bic.w	r5, r5, #3
 800a3b2:	3508      	adds	r5, #8
 800a3b4:	2d0c      	cmp	r5, #12
 800a3b6:	bf38      	it	cc
 800a3b8:	250c      	movcc	r5, #12
 800a3ba:	2d00      	cmp	r5, #0
 800a3bc:	4606      	mov	r6, r0
 800a3be:	db01      	blt.n	800a3c4 <_malloc_r+0x1c>
 800a3c0:	42a9      	cmp	r1, r5
 800a3c2:	d904      	bls.n	800a3ce <_malloc_r+0x26>
 800a3c4:	230c      	movs	r3, #12
 800a3c6:	6033      	str	r3, [r6, #0]
 800a3c8:	2000      	movs	r0, #0
 800a3ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a4a4 <_malloc_r+0xfc>
 800a3d2:	f000 f869 	bl	800a4a8 <__malloc_lock>
 800a3d6:	f8d8 3000 	ldr.w	r3, [r8]
 800a3da:	461c      	mov	r4, r3
 800a3dc:	bb44      	cbnz	r4, 800a430 <_malloc_r+0x88>
 800a3de:	4629      	mov	r1, r5
 800a3e0:	4630      	mov	r0, r6
 800a3e2:	f7ff ffbf 	bl	800a364 <sbrk_aligned>
 800a3e6:	1c43      	adds	r3, r0, #1
 800a3e8:	4604      	mov	r4, r0
 800a3ea:	d158      	bne.n	800a49e <_malloc_r+0xf6>
 800a3ec:	f8d8 4000 	ldr.w	r4, [r8]
 800a3f0:	4627      	mov	r7, r4
 800a3f2:	2f00      	cmp	r7, #0
 800a3f4:	d143      	bne.n	800a47e <_malloc_r+0xd6>
 800a3f6:	2c00      	cmp	r4, #0
 800a3f8:	d04b      	beq.n	800a492 <_malloc_r+0xea>
 800a3fa:	6823      	ldr	r3, [r4, #0]
 800a3fc:	4639      	mov	r1, r7
 800a3fe:	4630      	mov	r0, r6
 800a400:	eb04 0903 	add.w	r9, r4, r3
 800a404:	f000 fdfc 	bl	800b000 <_sbrk_r>
 800a408:	4581      	cmp	r9, r0
 800a40a:	d142      	bne.n	800a492 <_malloc_r+0xea>
 800a40c:	6821      	ldr	r1, [r4, #0]
 800a40e:	1a6d      	subs	r5, r5, r1
 800a410:	4629      	mov	r1, r5
 800a412:	4630      	mov	r0, r6
 800a414:	f7ff ffa6 	bl	800a364 <sbrk_aligned>
 800a418:	3001      	adds	r0, #1
 800a41a:	d03a      	beq.n	800a492 <_malloc_r+0xea>
 800a41c:	6823      	ldr	r3, [r4, #0]
 800a41e:	442b      	add	r3, r5
 800a420:	6023      	str	r3, [r4, #0]
 800a422:	f8d8 3000 	ldr.w	r3, [r8]
 800a426:	685a      	ldr	r2, [r3, #4]
 800a428:	bb62      	cbnz	r2, 800a484 <_malloc_r+0xdc>
 800a42a:	f8c8 7000 	str.w	r7, [r8]
 800a42e:	e00f      	b.n	800a450 <_malloc_r+0xa8>
 800a430:	6822      	ldr	r2, [r4, #0]
 800a432:	1b52      	subs	r2, r2, r5
 800a434:	d420      	bmi.n	800a478 <_malloc_r+0xd0>
 800a436:	2a0b      	cmp	r2, #11
 800a438:	d917      	bls.n	800a46a <_malloc_r+0xc2>
 800a43a:	1961      	adds	r1, r4, r5
 800a43c:	42a3      	cmp	r3, r4
 800a43e:	6025      	str	r5, [r4, #0]
 800a440:	bf18      	it	ne
 800a442:	6059      	strne	r1, [r3, #4]
 800a444:	6863      	ldr	r3, [r4, #4]
 800a446:	bf08      	it	eq
 800a448:	f8c8 1000 	streq.w	r1, [r8]
 800a44c:	5162      	str	r2, [r4, r5]
 800a44e:	604b      	str	r3, [r1, #4]
 800a450:	4630      	mov	r0, r6
 800a452:	f000 f82f 	bl	800a4b4 <__malloc_unlock>
 800a456:	f104 000b 	add.w	r0, r4, #11
 800a45a:	1d23      	adds	r3, r4, #4
 800a45c:	f020 0007 	bic.w	r0, r0, #7
 800a460:	1ac2      	subs	r2, r0, r3
 800a462:	bf1c      	itt	ne
 800a464:	1a1b      	subne	r3, r3, r0
 800a466:	50a3      	strne	r3, [r4, r2]
 800a468:	e7af      	b.n	800a3ca <_malloc_r+0x22>
 800a46a:	6862      	ldr	r2, [r4, #4]
 800a46c:	42a3      	cmp	r3, r4
 800a46e:	bf0c      	ite	eq
 800a470:	f8c8 2000 	streq.w	r2, [r8]
 800a474:	605a      	strne	r2, [r3, #4]
 800a476:	e7eb      	b.n	800a450 <_malloc_r+0xa8>
 800a478:	4623      	mov	r3, r4
 800a47a:	6864      	ldr	r4, [r4, #4]
 800a47c:	e7ae      	b.n	800a3dc <_malloc_r+0x34>
 800a47e:	463c      	mov	r4, r7
 800a480:	687f      	ldr	r7, [r7, #4]
 800a482:	e7b6      	b.n	800a3f2 <_malloc_r+0x4a>
 800a484:	461a      	mov	r2, r3
 800a486:	685b      	ldr	r3, [r3, #4]
 800a488:	42a3      	cmp	r3, r4
 800a48a:	d1fb      	bne.n	800a484 <_malloc_r+0xdc>
 800a48c:	2300      	movs	r3, #0
 800a48e:	6053      	str	r3, [r2, #4]
 800a490:	e7de      	b.n	800a450 <_malloc_r+0xa8>
 800a492:	230c      	movs	r3, #12
 800a494:	6033      	str	r3, [r6, #0]
 800a496:	4630      	mov	r0, r6
 800a498:	f000 f80c 	bl	800a4b4 <__malloc_unlock>
 800a49c:	e794      	b.n	800a3c8 <_malloc_r+0x20>
 800a49e:	6005      	str	r5, [r0, #0]
 800a4a0:	e7d6      	b.n	800a450 <_malloc_r+0xa8>
 800a4a2:	bf00      	nop
 800a4a4:	200045c0 	.word	0x200045c0

0800a4a8 <__malloc_lock>:
 800a4a8:	4801      	ldr	r0, [pc, #4]	@ (800a4b0 <__malloc_lock+0x8>)
 800a4aa:	f7ff b8ba 	b.w	8009622 <__retarget_lock_acquire_recursive>
 800a4ae:	bf00      	nop
 800a4b0:	200045b8 	.word	0x200045b8

0800a4b4 <__malloc_unlock>:
 800a4b4:	4801      	ldr	r0, [pc, #4]	@ (800a4bc <__malloc_unlock+0x8>)
 800a4b6:	f7ff b8b5 	b.w	8009624 <__retarget_lock_release_recursive>
 800a4ba:	bf00      	nop
 800a4bc:	200045b8 	.word	0x200045b8

0800a4c0 <_Balloc>:
 800a4c0:	b570      	push	{r4, r5, r6, lr}
 800a4c2:	69c6      	ldr	r6, [r0, #28]
 800a4c4:	4604      	mov	r4, r0
 800a4c6:	460d      	mov	r5, r1
 800a4c8:	b976      	cbnz	r6, 800a4e8 <_Balloc+0x28>
 800a4ca:	2010      	movs	r0, #16
 800a4cc:	f7ff ff42 	bl	800a354 <malloc>
 800a4d0:	4602      	mov	r2, r0
 800a4d2:	61e0      	str	r0, [r4, #28]
 800a4d4:	b920      	cbnz	r0, 800a4e0 <_Balloc+0x20>
 800a4d6:	4b18      	ldr	r3, [pc, #96]	@ (800a538 <_Balloc+0x78>)
 800a4d8:	4818      	ldr	r0, [pc, #96]	@ (800a53c <_Balloc+0x7c>)
 800a4da:	216b      	movs	r1, #107	@ 0x6b
 800a4dc:	f000 fdae 	bl	800b03c <__assert_func>
 800a4e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a4e4:	6006      	str	r6, [r0, #0]
 800a4e6:	60c6      	str	r6, [r0, #12]
 800a4e8:	69e6      	ldr	r6, [r4, #28]
 800a4ea:	68f3      	ldr	r3, [r6, #12]
 800a4ec:	b183      	cbz	r3, 800a510 <_Balloc+0x50>
 800a4ee:	69e3      	ldr	r3, [r4, #28]
 800a4f0:	68db      	ldr	r3, [r3, #12]
 800a4f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a4f6:	b9b8      	cbnz	r0, 800a528 <_Balloc+0x68>
 800a4f8:	2101      	movs	r1, #1
 800a4fa:	fa01 f605 	lsl.w	r6, r1, r5
 800a4fe:	1d72      	adds	r2, r6, #5
 800a500:	0092      	lsls	r2, r2, #2
 800a502:	4620      	mov	r0, r4
 800a504:	f000 fdb8 	bl	800b078 <_calloc_r>
 800a508:	b160      	cbz	r0, 800a524 <_Balloc+0x64>
 800a50a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a50e:	e00e      	b.n	800a52e <_Balloc+0x6e>
 800a510:	2221      	movs	r2, #33	@ 0x21
 800a512:	2104      	movs	r1, #4
 800a514:	4620      	mov	r0, r4
 800a516:	f000 fdaf 	bl	800b078 <_calloc_r>
 800a51a:	69e3      	ldr	r3, [r4, #28]
 800a51c:	60f0      	str	r0, [r6, #12]
 800a51e:	68db      	ldr	r3, [r3, #12]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d1e4      	bne.n	800a4ee <_Balloc+0x2e>
 800a524:	2000      	movs	r0, #0
 800a526:	bd70      	pop	{r4, r5, r6, pc}
 800a528:	6802      	ldr	r2, [r0, #0]
 800a52a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a52e:	2300      	movs	r3, #0
 800a530:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a534:	e7f7      	b.n	800a526 <_Balloc+0x66>
 800a536:	bf00      	nop
 800a538:	0801e7c5 	.word	0x0801e7c5
 800a53c:	0801e845 	.word	0x0801e845

0800a540 <_Bfree>:
 800a540:	b570      	push	{r4, r5, r6, lr}
 800a542:	69c6      	ldr	r6, [r0, #28]
 800a544:	4605      	mov	r5, r0
 800a546:	460c      	mov	r4, r1
 800a548:	b976      	cbnz	r6, 800a568 <_Bfree+0x28>
 800a54a:	2010      	movs	r0, #16
 800a54c:	f7ff ff02 	bl	800a354 <malloc>
 800a550:	4602      	mov	r2, r0
 800a552:	61e8      	str	r0, [r5, #28]
 800a554:	b920      	cbnz	r0, 800a560 <_Bfree+0x20>
 800a556:	4b09      	ldr	r3, [pc, #36]	@ (800a57c <_Bfree+0x3c>)
 800a558:	4809      	ldr	r0, [pc, #36]	@ (800a580 <_Bfree+0x40>)
 800a55a:	218f      	movs	r1, #143	@ 0x8f
 800a55c:	f000 fd6e 	bl	800b03c <__assert_func>
 800a560:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a564:	6006      	str	r6, [r0, #0]
 800a566:	60c6      	str	r6, [r0, #12]
 800a568:	b13c      	cbz	r4, 800a57a <_Bfree+0x3a>
 800a56a:	69eb      	ldr	r3, [r5, #28]
 800a56c:	6862      	ldr	r2, [r4, #4]
 800a56e:	68db      	ldr	r3, [r3, #12]
 800a570:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a574:	6021      	str	r1, [r4, #0]
 800a576:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a57a:	bd70      	pop	{r4, r5, r6, pc}
 800a57c:	0801e7c5 	.word	0x0801e7c5
 800a580:	0801e845 	.word	0x0801e845

0800a584 <__multadd>:
 800a584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a588:	690d      	ldr	r5, [r1, #16]
 800a58a:	4607      	mov	r7, r0
 800a58c:	460c      	mov	r4, r1
 800a58e:	461e      	mov	r6, r3
 800a590:	f101 0c14 	add.w	ip, r1, #20
 800a594:	2000      	movs	r0, #0
 800a596:	f8dc 3000 	ldr.w	r3, [ip]
 800a59a:	b299      	uxth	r1, r3
 800a59c:	fb02 6101 	mla	r1, r2, r1, r6
 800a5a0:	0c1e      	lsrs	r6, r3, #16
 800a5a2:	0c0b      	lsrs	r3, r1, #16
 800a5a4:	fb02 3306 	mla	r3, r2, r6, r3
 800a5a8:	b289      	uxth	r1, r1
 800a5aa:	3001      	adds	r0, #1
 800a5ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a5b0:	4285      	cmp	r5, r0
 800a5b2:	f84c 1b04 	str.w	r1, [ip], #4
 800a5b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a5ba:	dcec      	bgt.n	800a596 <__multadd+0x12>
 800a5bc:	b30e      	cbz	r6, 800a602 <__multadd+0x7e>
 800a5be:	68a3      	ldr	r3, [r4, #8]
 800a5c0:	42ab      	cmp	r3, r5
 800a5c2:	dc19      	bgt.n	800a5f8 <__multadd+0x74>
 800a5c4:	6861      	ldr	r1, [r4, #4]
 800a5c6:	4638      	mov	r0, r7
 800a5c8:	3101      	adds	r1, #1
 800a5ca:	f7ff ff79 	bl	800a4c0 <_Balloc>
 800a5ce:	4680      	mov	r8, r0
 800a5d0:	b928      	cbnz	r0, 800a5de <__multadd+0x5a>
 800a5d2:	4602      	mov	r2, r0
 800a5d4:	4b0c      	ldr	r3, [pc, #48]	@ (800a608 <__multadd+0x84>)
 800a5d6:	480d      	ldr	r0, [pc, #52]	@ (800a60c <__multadd+0x88>)
 800a5d8:	21ba      	movs	r1, #186	@ 0xba
 800a5da:	f000 fd2f 	bl	800b03c <__assert_func>
 800a5de:	6922      	ldr	r2, [r4, #16]
 800a5e0:	3202      	adds	r2, #2
 800a5e2:	f104 010c 	add.w	r1, r4, #12
 800a5e6:	0092      	lsls	r2, r2, #2
 800a5e8:	300c      	adds	r0, #12
 800a5ea:	f000 fd19 	bl	800b020 <memcpy>
 800a5ee:	4621      	mov	r1, r4
 800a5f0:	4638      	mov	r0, r7
 800a5f2:	f7ff ffa5 	bl	800a540 <_Bfree>
 800a5f6:	4644      	mov	r4, r8
 800a5f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a5fc:	3501      	adds	r5, #1
 800a5fe:	615e      	str	r6, [r3, #20]
 800a600:	6125      	str	r5, [r4, #16]
 800a602:	4620      	mov	r0, r4
 800a604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a608:	0801e834 	.word	0x0801e834
 800a60c:	0801e845 	.word	0x0801e845

0800a610 <__hi0bits>:
 800a610:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a614:	4603      	mov	r3, r0
 800a616:	bf36      	itet	cc
 800a618:	0403      	lslcc	r3, r0, #16
 800a61a:	2000      	movcs	r0, #0
 800a61c:	2010      	movcc	r0, #16
 800a61e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a622:	bf3c      	itt	cc
 800a624:	021b      	lslcc	r3, r3, #8
 800a626:	3008      	addcc	r0, #8
 800a628:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a62c:	bf3c      	itt	cc
 800a62e:	011b      	lslcc	r3, r3, #4
 800a630:	3004      	addcc	r0, #4
 800a632:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a636:	bf3c      	itt	cc
 800a638:	009b      	lslcc	r3, r3, #2
 800a63a:	3002      	addcc	r0, #2
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	db05      	blt.n	800a64c <__hi0bits+0x3c>
 800a640:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a644:	f100 0001 	add.w	r0, r0, #1
 800a648:	bf08      	it	eq
 800a64a:	2020      	moveq	r0, #32
 800a64c:	4770      	bx	lr

0800a64e <__lo0bits>:
 800a64e:	6803      	ldr	r3, [r0, #0]
 800a650:	4602      	mov	r2, r0
 800a652:	f013 0007 	ands.w	r0, r3, #7
 800a656:	d00b      	beq.n	800a670 <__lo0bits+0x22>
 800a658:	07d9      	lsls	r1, r3, #31
 800a65a:	d421      	bmi.n	800a6a0 <__lo0bits+0x52>
 800a65c:	0798      	lsls	r0, r3, #30
 800a65e:	bf49      	itett	mi
 800a660:	085b      	lsrmi	r3, r3, #1
 800a662:	089b      	lsrpl	r3, r3, #2
 800a664:	2001      	movmi	r0, #1
 800a666:	6013      	strmi	r3, [r2, #0]
 800a668:	bf5c      	itt	pl
 800a66a:	6013      	strpl	r3, [r2, #0]
 800a66c:	2002      	movpl	r0, #2
 800a66e:	4770      	bx	lr
 800a670:	b299      	uxth	r1, r3
 800a672:	b909      	cbnz	r1, 800a678 <__lo0bits+0x2a>
 800a674:	0c1b      	lsrs	r3, r3, #16
 800a676:	2010      	movs	r0, #16
 800a678:	b2d9      	uxtb	r1, r3
 800a67a:	b909      	cbnz	r1, 800a680 <__lo0bits+0x32>
 800a67c:	3008      	adds	r0, #8
 800a67e:	0a1b      	lsrs	r3, r3, #8
 800a680:	0719      	lsls	r1, r3, #28
 800a682:	bf04      	itt	eq
 800a684:	091b      	lsreq	r3, r3, #4
 800a686:	3004      	addeq	r0, #4
 800a688:	0799      	lsls	r1, r3, #30
 800a68a:	bf04      	itt	eq
 800a68c:	089b      	lsreq	r3, r3, #2
 800a68e:	3002      	addeq	r0, #2
 800a690:	07d9      	lsls	r1, r3, #31
 800a692:	d403      	bmi.n	800a69c <__lo0bits+0x4e>
 800a694:	085b      	lsrs	r3, r3, #1
 800a696:	f100 0001 	add.w	r0, r0, #1
 800a69a:	d003      	beq.n	800a6a4 <__lo0bits+0x56>
 800a69c:	6013      	str	r3, [r2, #0]
 800a69e:	4770      	bx	lr
 800a6a0:	2000      	movs	r0, #0
 800a6a2:	4770      	bx	lr
 800a6a4:	2020      	movs	r0, #32
 800a6a6:	4770      	bx	lr

0800a6a8 <__i2b>:
 800a6a8:	b510      	push	{r4, lr}
 800a6aa:	460c      	mov	r4, r1
 800a6ac:	2101      	movs	r1, #1
 800a6ae:	f7ff ff07 	bl	800a4c0 <_Balloc>
 800a6b2:	4602      	mov	r2, r0
 800a6b4:	b928      	cbnz	r0, 800a6c2 <__i2b+0x1a>
 800a6b6:	4b05      	ldr	r3, [pc, #20]	@ (800a6cc <__i2b+0x24>)
 800a6b8:	4805      	ldr	r0, [pc, #20]	@ (800a6d0 <__i2b+0x28>)
 800a6ba:	f240 1145 	movw	r1, #325	@ 0x145
 800a6be:	f000 fcbd 	bl	800b03c <__assert_func>
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	6144      	str	r4, [r0, #20]
 800a6c6:	6103      	str	r3, [r0, #16]
 800a6c8:	bd10      	pop	{r4, pc}
 800a6ca:	bf00      	nop
 800a6cc:	0801e834 	.word	0x0801e834
 800a6d0:	0801e845 	.word	0x0801e845

0800a6d4 <__multiply>:
 800a6d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6d8:	4614      	mov	r4, r2
 800a6da:	690a      	ldr	r2, [r1, #16]
 800a6dc:	6923      	ldr	r3, [r4, #16]
 800a6de:	429a      	cmp	r2, r3
 800a6e0:	bfa8      	it	ge
 800a6e2:	4623      	movge	r3, r4
 800a6e4:	460f      	mov	r7, r1
 800a6e6:	bfa4      	itt	ge
 800a6e8:	460c      	movge	r4, r1
 800a6ea:	461f      	movge	r7, r3
 800a6ec:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a6f0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a6f4:	68a3      	ldr	r3, [r4, #8]
 800a6f6:	6861      	ldr	r1, [r4, #4]
 800a6f8:	eb0a 0609 	add.w	r6, sl, r9
 800a6fc:	42b3      	cmp	r3, r6
 800a6fe:	b085      	sub	sp, #20
 800a700:	bfb8      	it	lt
 800a702:	3101      	addlt	r1, #1
 800a704:	f7ff fedc 	bl	800a4c0 <_Balloc>
 800a708:	b930      	cbnz	r0, 800a718 <__multiply+0x44>
 800a70a:	4602      	mov	r2, r0
 800a70c:	4b44      	ldr	r3, [pc, #272]	@ (800a820 <__multiply+0x14c>)
 800a70e:	4845      	ldr	r0, [pc, #276]	@ (800a824 <__multiply+0x150>)
 800a710:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a714:	f000 fc92 	bl	800b03c <__assert_func>
 800a718:	f100 0514 	add.w	r5, r0, #20
 800a71c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a720:	462b      	mov	r3, r5
 800a722:	2200      	movs	r2, #0
 800a724:	4543      	cmp	r3, r8
 800a726:	d321      	bcc.n	800a76c <__multiply+0x98>
 800a728:	f107 0114 	add.w	r1, r7, #20
 800a72c:	f104 0214 	add.w	r2, r4, #20
 800a730:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a734:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a738:	9302      	str	r3, [sp, #8]
 800a73a:	1b13      	subs	r3, r2, r4
 800a73c:	3b15      	subs	r3, #21
 800a73e:	f023 0303 	bic.w	r3, r3, #3
 800a742:	3304      	adds	r3, #4
 800a744:	f104 0715 	add.w	r7, r4, #21
 800a748:	42ba      	cmp	r2, r7
 800a74a:	bf38      	it	cc
 800a74c:	2304      	movcc	r3, #4
 800a74e:	9301      	str	r3, [sp, #4]
 800a750:	9b02      	ldr	r3, [sp, #8]
 800a752:	9103      	str	r1, [sp, #12]
 800a754:	428b      	cmp	r3, r1
 800a756:	d80c      	bhi.n	800a772 <__multiply+0x9e>
 800a758:	2e00      	cmp	r6, #0
 800a75a:	dd03      	ble.n	800a764 <__multiply+0x90>
 800a75c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a760:	2b00      	cmp	r3, #0
 800a762:	d05b      	beq.n	800a81c <__multiply+0x148>
 800a764:	6106      	str	r6, [r0, #16]
 800a766:	b005      	add	sp, #20
 800a768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a76c:	f843 2b04 	str.w	r2, [r3], #4
 800a770:	e7d8      	b.n	800a724 <__multiply+0x50>
 800a772:	f8b1 a000 	ldrh.w	sl, [r1]
 800a776:	f1ba 0f00 	cmp.w	sl, #0
 800a77a:	d024      	beq.n	800a7c6 <__multiply+0xf2>
 800a77c:	f104 0e14 	add.w	lr, r4, #20
 800a780:	46a9      	mov	r9, r5
 800a782:	f04f 0c00 	mov.w	ip, #0
 800a786:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a78a:	f8d9 3000 	ldr.w	r3, [r9]
 800a78e:	fa1f fb87 	uxth.w	fp, r7
 800a792:	b29b      	uxth	r3, r3
 800a794:	fb0a 330b 	mla	r3, sl, fp, r3
 800a798:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a79c:	f8d9 7000 	ldr.w	r7, [r9]
 800a7a0:	4463      	add	r3, ip
 800a7a2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a7a6:	fb0a c70b 	mla	r7, sl, fp, ip
 800a7aa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a7ae:	b29b      	uxth	r3, r3
 800a7b0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a7b4:	4572      	cmp	r2, lr
 800a7b6:	f849 3b04 	str.w	r3, [r9], #4
 800a7ba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a7be:	d8e2      	bhi.n	800a786 <__multiply+0xb2>
 800a7c0:	9b01      	ldr	r3, [sp, #4]
 800a7c2:	f845 c003 	str.w	ip, [r5, r3]
 800a7c6:	9b03      	ldr	r3, [sp, #12]
 800a7c8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a7cc:	3104      	adds	r1, #4
 800a7ce:	f1b9 0f00 	cmp.w	r9, #0
 800a7d2:	d021      	beq.n	800a818 <__multiply+0x144>
 800a7d4:	682b      	ldr	r3, [r5, #0]
 800a7d6:	f104 0c14 	add.w	ip, r4, #20
 800a7da:	46ae      	mov	lr, r5
 800a7dc:	f04f 0a00 	mov.w	sl, #0
 800a7e0:	f8bc b000 	ldrh.w	fp, [ip]
 800a7e4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a7e8:	fb09 770b 	mla	r7, r9, fp, r7
 800a7ec:	4457      	add	r7, sl
 800a7ee:	b29b      	uxth	r3, r3
 800a7f0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a7f4:	f84e 3b04 	str.w	r3, [lr], #4
 800a7f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a7fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a800:	f8be 3000 	ldrh.w	r3, [lr]
 800a804:	fb09 330a 	mla	r3, r9, sl, r3
 800a808:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a80c:	4562      	cmp	r2, ip
 800a80e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a812:	d8e5      	bhi.n	800a7e0 <__multiply+0x10c>
 800a814:	9f01      	ldr	r7, [sp, #4]
 800a816:	51eb      	str	r3, [r5, r7]
 800a818:	3504      	adds	r5, #4
 800a81a:	e799      	b.n	800a750 <__multiply+0x7c>
 800a81c:	3e01      	subs	r6, #1
 800a81e:	e79b      	b.n	800a758 <__multiply+0x84>
 800a820:	0801e834 	.word	0x0801e834
 800a824:	0801e845 	.word	0x0801e845

0800a828 <__pow5mult>:
 800a828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a82c:	4615      	mov	r5, r2
 800a82e:	f012 0203 	ands.w	r2, r2, #3
 800a832:	4607      	mov	r7, r0
 800a834:	460e      	mov	r6, r1
 800a836:	d007      	beq.n	800a848 <__pow5mult+0x20>
 800a838:	4c25      	ldr	r4, [pc, #148]	@ (800a8d0 <__pow5mult+0xa8>)
 800a83a:	3a01      	subs	r2, #1
 800a83c:	2300      	movs	r3, #0
 800a83e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a842:	f7ff fe9f 	bl	800a584 <__multadd>
 800a846:	4606      	mov	r6, r0
 800a848:	10ad      	asrs	r5, r5, #2
 800a84a:	d03d      	beq.n	800a8c8 <__pow5mult+0xa0>
 800a84c:	69fc      	ldr	r4, [r7, #28]
 800a84e:	b97c      	cbnz	r4, 800a870 <__pow5mult+0x48>
 800a850:	2010      	movs	r0, #16
 800a852:	f7ff fd7f 	bl	800a354 <malloc>
 800a856:	4602      	mov	r2, r0
 800a858:	61f8      	str	r0, [r7, #28]
 800a85a:	b928      	cbnz	r0, 800a868 <__pow5mult+0x40>
 800a85c:	4b1d      	ldr	r3, [pc, #116]	@ (800a8d4 <__pow5mult+0xac>)
 800a85e:	481e      	ldr	r0, [pc, #120]	@ (800a8d8 <__pow5mult+0xb0>)
 800a860:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a864:	f000 fbea 	bl	800b03c <__assert_func>
 800a868:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a86c:	6004      	str	r4, [r0, #0]
 800a86e:	60c4      	str	r4, [r0, #12]
 800a870:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a874:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a878:	b94c      	cbnz	r4, 800a88e <__pow5mult+0x66>
 800a87a:	f240 2171 	movw	r1, #625	@ 0x271
 800a87e:	4638      	mov	r0, r7
 800a880:	f7ff ff12 	bl	800a6a8 <__i2b>
 800a884:	2300      	movs	r3, #0
 800a886:	f8c8 0008 	str.w	r0, [r8, #8]
 800a88a:	4604      	mov	r4, r0
 800a88c:	6003      	str	r3, [r0, #0]
 800a88e:	f04f 0900 	mov.w	r9, #0
 800a892:	07eb      	lsls	r3, r5, #31
 800a894:	d50a      	bpl.n	800a8ac <__pow5mult+0x84>
 800a896:	4631      	mov	r1, r6
 800a898:	4622      	mov	r2, r4
 800a89a:	4638      	mov	r0, r7
 800a89c:	f7ff ff1a 	bl	800a6d4 <__multiply>
 800a8a0:	4631      	mov	r1, r6
 800a8a2:	4680      	mov	r8, r0
 800a8a4:	4638      	mov	r0, r7
 800a8a6:	f7ff fe4b 	bl	800a540 <_Bfree>
 800a8aa:	4646      	mov	r6, r8
 800a8ac:	106d      	asrs	r5, r5, #1
 800a8ae:	d00b      	beq.n	800a8c8 <__pow5mult+0xa0>
 800a8b0:	6820      	ldr	r0, [r4, #0]
 800a8b2:	b938      	cbnz	r0, 800a8c4 <__pow5mult+0x9c>
 800a8b4:	4622      	mov	r2, r4
 800a8b6:	4621      	mov	r1, r4
 800a8b8:	4638      	mov	r0, r7
 800a8ba:	f7ff ff0b 	bl	800a6d4 <__multiply>
 800a8be:	6020      	str	r0, [r4, #0]
 800a8c0:	f8c0 9000 	str.w	r9, [r0]
 800a8c4:	4604      	mov	r4, r0
 800a8c6:	e7e4      	b.n	800a892 <__pow5mult+0x6a>
 800a8c8:	4630      	mov	r0, r6
 800a8ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8ce:	bf00      	nop
 800a8d0:	0801e8a0 	.word	0x0801e8a0
 800a8d4:	0801e7c5 	.word	0x0801e7c5
 800a8d8:	0801e845 	.word	0x0801e845

0800a8dc <__lshift>:
 800a8dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8e0:	460c      	mov	r4, r1
 800a8e2:	6849      	ldr	r1, [r1, #4]
 800a8e4:	6923      	ldr	r3, [r4, #16]
 800a8e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a8ea:	68a3      	ldr	r3, [r4, #8]
 800a8ec:	4607      	mov	r7, r0
 800a8ee:	4691      	mov	r9, r2
 800a8f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a8f4:	f108 0601 	add.w	r6, r8, #1
 800a8f8:	42b3      	cmp	r3, r6
 800a8fa:	db0b      	blt.n	800a914 <__lshift+0x38>
 800a8fc:	4638      	mov	r0, r7
 800a8fe:	f7ff fddf 	bl	800a4c0 <_Balloc>
 800a902:	4605      	mov	r5, r0
 800a904:	b948      	cbnz	r0, 800a91a <__lshift+0x3e>
 800a906:	4602      	mov	r2, r0
 800a908:	4b28      	ldr	r3, [pc, #160]	@ (800a9ac <__lshift+0xd0>)
 800a90a:	4829      	ldr	r0, [pc, #164]	@ (800a9b0 <__lshift+0xd4>)
 800a90c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a910:	f000 fb94 	bl	800b03c <__assert_func>
 800a914:	3101      	adds	r1, #1
 800a916:	005b      	lsls	r3, r3, #1
 800a918:	e7ee      	b.n	800a8f8 <__lshift+0x1c>
 800a91a:	2300      	movs	r3, #0
 800a91c:	f100 0114 	add.w	r1, r0, #20
 800a920:	f100 0210 	add.w	r2, r0, #16
 800a924:	4618      	mov	r0, r3
 800a926:	4553      	cmp	r3, sl
 800a928:	db33      	blt.n	800a992 <__lshift+0xb6>
 800a92a:	6920      	ldr	r0, [r4, #16]
 800a92c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a930:	f104 0314 	add.w	r3, r4, #20
 800a934:	f019 091f 	ands.w	r9, r9, #31
 800a938:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a93c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a940:	d02b      	beq.n	800a99a <__lshift+0xbe>
 800a942:	f1c9 0e20 	rsb	lr, r9, #32
 800a946:	468a      	mov	sl, r1
 800a948:	2200      	movs	r2, #0
 800a94a:	6818      	ldr	r0, [r3, #0]
 800a94c:	fa00 f009 	lsl.w	r0, r0, r9
 800a950:	4310      	orrs	r0, r2
 800a952:	f84a 0b04 	str.w	r0, [sl], #4
 800a956:	f853 2b04 	ldr.w	r2, [r3], #4
 800a95a:	459c      	cmp	ip, r3
 800a95c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a960:	d8f3      	bhi.n	800a94a <__lshift+0x6e>
 800a962:	ebac 0304 	sub.w	r3, ip, r4
 800a966:	3b15      	subs	r3, #21
 800a968:	f023 0303 	bic.w	r3, r3, #3
 800a96c:	3304      	adds	r3, #4
 800a96e:	f104 0015 	add.w	r0, r4, #21
 800a972:	4584      	cmp	ip, r0
 800a974:	bf38      	it	cc
 800a976:	2304      	movcc	r3, #4
 800a978:	50ca      	str	r2, [r1, r3]
 800a97a:	b10a      	cbz	r2, 800a980 <__lshift+0xa4>
 800a97c:	f108 0602 	add.w	r6, r8, #2
 800a980:	3e01      	subs	r6, #1
 800a982:	4638      	mov	r0, r7
 800a984:	612e      	str	r6, [r5, #16]
 800a986:	4621      	mov	r1, r4
 800a988:	f7ff fdda 	bl	800a540 <_Bfree>
 800a98c:	4628      	mov	r0, r5
 800a98e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a992:	f842 0f04 	str.w	r0, [r2, #4]!
 800a996:	3301      	adds	r3, #1
 800a998:	e7c5      	b.n	800a926 <__lshift+0x4a>
 800a99a:	3904      	subs	r1, #4
 800a99c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a9a4:	459c      	cmp	ip, r3
 800a9a6:	d8f9      	bhi.n	800a99c <__lshift+0xc0>
 800a9a8:	e7ea      	b.n	800a980 <__lshift+0xa4>
 800a9aa:	bf00      	nop
 800a9ac:	0801e834 	.word	0x0801e834
 800a9b0:	0801e845 	.word	0x0801e845

0800a9b4 <__mcmp>:
 800a9b4:	690a      	ldr	r2, [r1, #16]
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	6900      	ldr	r0, [r0, #16]
 800a9ba:	1a80      	subs	r0, r0, r2
 800a9bc:	b530      	push	{r4, r5, lr}
 800a9be:	d10e      	bne.n	800a9de <__mcmp+0x2a>
 800a9c0:	3314      	adds	r3, #20
 800a9c2:	3114      	adds	r1, #20
 800a9c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a9c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a9cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a9d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a9d4:	4295      	cmp	r5, r2
 800a9d6:	d003      	beq.n	800a9e0 <__mcmp+0x2c>
 800a9d8:	d205      	bcs.n	800a9e6 <__mcmp+0x32>
 800a9da:	f04f 30ff 	mov.w	r0, #4294967295
 800a9de:	bd30      	pop	{r4, r5, pc}
 800a9e0:	42a3      	cmp	r3, r4
 800a9e2:	d3f3      	bcc.n	800a9cc <__mcmp+0x18>
 800a9e4:	e7fb      	b.n	800a9de <__mcmp+0x2a>
 800a9e6:	2001      	movs	r0, #1
 800a9e8:	e7f9      	b.n	800a9de <__mcmp+0x2a>
	...

0800a9ec <__mdiff>:
 800a9ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f0:	4689      	mov	r9, r1
 800a9f2:	4606      	mov	r6, r0
 800a9f4:	4611      	mov	r1, r2
 800a9f6:	4648      	mov	r0, r9
 800a9f8:	4614      	mov	r4, r2
 800a9fa:	f7ff ffdb 	bl	800a9b4 <__mcmp>
 800a9fe:	1e05      	subs	r5, r0, #0
 800aa00:	d112      	bne.n	800aa28 <__mdiff+0x3c>
 800aa02:	4629      	mov	r1, r5
 800aa04:	4630      	mov	r0, r6
 800aa06:	f7ff fd5b 	bl	800a4c0 <_Balloc>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	b928      	cbnz	r0, 800aa1a <__mdiff+0x2e>
 800aa0e:	4b3f      	ldr	r3, [pc, #252]	@ (800ab0c <__mdiff+0x120>)
 800aa10:	f240 2137 	movw	r1, #567	@ 0x237
 800aa14:	483e      	ldr	r0, [pc, #248]	@ (800ab10 <__mdiff+0x124>)
 800aa16:	f000 fb11 	bl	800b03c <__assert_func>
 800aa1a:	2301      	movs	r3, #1
 800aa1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aa20:	4610      	mov	r0, r2
 800aa22:	b003      	add	sp, #12
 800aa24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa28:	bfbc      	itt	lt
 800aa2a:	464b      	movlt	r3, r9
 800aa2c:	46a1      	movlt	r9, r4
 800aa2e:	4630      	mov	r0, r6
 800aa30:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aa34:	bfba      	itte	lt
 800aa36:	461c      	movlt	r4, r3
 800aa38:	2501      	movlt	r5, #1
 800aa3a:	2500      	movge	r5, #0
 800aa3c:	f7ff fd40 	bl	800a4c0 <_Balloc>
 800aa40:	4602      	mov	r2, r0
 800aa42:	b918      	cbnz	r0, 800aa4c <__mdiff+0x60>
 800aa44:	4b31      	ldr	r3, [pc, #196]	@ (800ab0c <__mdiff+0x120>)
 800aa46:	f240 2145 	movw	r1, #581	@ 0x245
 800aa4a:	e7e3      	b.n	800aa14 <__mdiff+0x28>
 800aa4c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800aa50:	6926      	ldr	r6, [r4, #16]
 800aa52:	60c5      	str	r5, [r0, #12]
 800aa54:	f109 0310 	add.w	r3, r9, #16
 800aa58:	f109 0514 	add.w	r5, r9, #20
 800aa5c:	f104 0e14 	add.w	lr, r4, #20
 800aa60:	f100 0b14 	add.w	fp, r0, #20
 800aa64:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800aa68:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800aa6c:	9301      	str	r3, [sp, #4]
 800aa6e:	46d9      	mov	r9, fp
 800aa70:	f04f 0c00 	mov.w	ip, #0
 800aa74:	9b01      	ldr	r3, [sp, #4]
 800aa76:	f85e 0b04 	ldr.w	r0, [lr], #4
 800aa7a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800aa7e:	9301      	str	r3, [sp, #4]
 800aa80:	fa1f f38a 	uxth.w	r3, sl
 800aa84:	4619      	mov	r1, r3
 800aa86:	b283      	uxth	r3, r0
 800aa88:	1acb      	subs	r3, r1, r3
 800aa8a:	0c00      	lsrs	r0, r0, #16
 800aa8c:	4463      	add	r3, ip
 800aa8e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800aa92:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800aa96:	b29b      	uxth	r3, r3
 800aa98:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800aa9c:	4576      	cmp	r6, lr
 800aa9e:	f849 3b04 	str.w	r3, [r9], #4
 800aaa2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aaa6:	d8e5      	bhi.n	800aa74 <__mdiff+0x88>
 800aaa8:	1b33      	subs	r3, r6, r4
 800aaaa:	3b15      	subs	r3, #21
 800aaac:	f023 0303 	bic.w	r3, r3, #3
 800aab0:	3415      	adds	r4, #21
 800aab2:	3304      	adds	r3, #4
 800aab4:	42a6      	cmp	r6, r4
 800aab6:	bf38      	it	cc
 800aab8:	2304      	movcc	r3, #4
 800aaba:	441d      	add	r5, r3
 800aabc:	445b      	add	r3, fp
 800aabe:	461e      	mov	r6, r3
 800aac0:	462c      	mov	r4, r5
 800aac2:	4544      	cmp	r4, r8
 800aac4:	d30e      	bcc.n	800aae4 <__mdiff+0xf8>
 800aac6:	f108 0103 	add.w	r1, r8, #3
 800aaca:	1b49      	subs	r1, r1, r5
 800aacc:	f021 0103 	bic.w	r1, r1, #3
 800aad0:	3d03      	subs	r5, #3
 800aad2:	45a8      	cmp	r8, r5
 800aad4:	bf38      	it	cc
 800aad6:	2100      	movcc	r1, #0
 800aad8:	440b      	add	r3, r1
 800aada:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aade:	b191      	cbz	r1, 800ab06 <__mdiff+0x11a>
 800aae0:	6117      	str	r7, [r2, #16]
 800aae2:	e79d      	b.n	800aa20 <__mdiff+0x34>
 800aae4:	f854 1b04 	ldr.w	r1, [r4], #4
 800aae8:	46e6      	mov	lr, ip
 800aaea:	0c08      	lsrs	r0, r1, #16
 800aaec:	fa1c fc81 	uxtah	ip, ip, r1
 800aaf0:	4471      	add	r1, lr
 800aaf2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800aaf6:	b289      	uxth	r1, r1
 800aaf8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800aafc:	f846 1b04 	str.w	r1, [r6], #4
 800ab00:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ab04:	e7dd      	b.n	800aac2 <__mdiff+0xd6>
 800ab06:	3f01      	subs	r7, #1
 800ab08:	e7e7      	b.n	800aada <__mdiff+0xee>
 800ab0a:	bf00      	nop
 800ab0c:	0801e834 	.word	0x0801e834
 800ab10:	0801e845 	.word	0x0801e845

0800ab14 <__d2b>:
 800ab14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ab18:	460f      	mov	r7, r1
 800ab1a:	2101      	movs	r1, #1
 800ab1c:	ec59 8b10 	vmov	r8, r9, d0
 800ab20:	4616      	mov	r6, r2
 800ab22:	f7ff fccd 	bl	800a4c0 <_Balloc>
 800ab26:	4604      	mov	r4, r0
 800ab28:	b930      	cbnz	r0, 800ab38 <__d2b+0x24>
 800ab2a:	4602      	mov	r2, r0
 800ab2c:	4b23      	ldr	r3, [pc, #140]	@ (800abbc <__d2b+0xa8>)
 800ab2e:	4824      	ldr	r0, [pc, #144]	@ (800abc0 <__d2b+0xac>)
 800ab30:	f240 310f 	movw	r1, #783	@ 0x30f
 800ab34:	f000 fa82 	bl	800b03c <__assert_func>
 800ab38:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ab3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab40:	b10d      	cbz	r5, 800ab46 <__d2b+0x32>
 800ab42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab46:	9301      	str	r3, [sp, #4]
 800ab48:	f1b8 0300 	subs.w	r3, r8, #0
 800ab4c:	d023      	beq.n	800ab96 <__d2b+0x82>
 800ab4e:	4668      	mov	r0, sp
 800ab50:	9300      	str	r3, [sp, #0]
 800ab52:	f7ff fd7c 	bl	800a64e <__lo0bits>
 800ab56:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ab5a:	b1d0      	cbz	r0, 800ab92 <__d2b+0x7e>
 800ab5c:	f1c0 0320 	rsb	r3, r0, #32
 800ab60:	fa02 f303 	lsl.w	r3, r2, r3
 800ab64:	430b      	orrs	r3, r1
 800ab66:	40c2      	lsrs	r2, r0
 800ab68:	6163      	str	r3, [r4, #20]
 800ab6a:	9201      	str	r2, [sp, #4]
 800ab6c:	9b01      	ldr	r3, [sp, #4]
 800ab6e:	61a3      	str	r3, [r4, #24]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	bf0c      	ite	eq
 800ab74:	2201      	moveq	r2, #1
 800ab76:	2202      	movne	r2, #2
 800ab78:	6122      	str	r2, [r4, #16]
 800ab7a:	b1a5      	cbz	r5, 800aba6 <__d2b+0x92>
 800ab7c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ab80:	4405      	add	r5, r0
 800ab82:	603d      	str	r5, [r7, #0]
 800ab84:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ab88:	6030      	str	r0, [r6, #0]
 800ab8a:	4620      	mov	r0, r4
 800ab8c:	b003      	add	sp, #12
 800ab8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab92:	6161      	str	r1, [r4, #20]
 800ab94:	e7ea      	b.n	800ab6c <__d2b+0x58>
 800ab96:	a801      	add	r0, sp, #4
 800ab98:	f7ff fd59 	bl	800a64e <__lo0bits>
 800ab9c:	9b01      	ldr	r3, [sp, #4]
 800ab9e:	6163      	str	r3, [r4, #20]
 800aba0:	3020      	adds	r0, #32
 800aba2:	2201      	movs	r2, #1
 800aba4:	e7e8      	b.n	800ab78 <__d2b+0x64>
 800aba6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800abaa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800abae:	6038      	str	r0, [r7, #0]
 800abb0:	6918      	ldr	r0, [r3, #16]
 800abb2:	f7ff fd2d 	bl	800a610 <__hi0bits>
 800abb6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800abba:	e7e5      	b.n	800ab88 <__d2b+0x74>
 800abbc:	0801e834 	.word	0x0801e834
 800abc0:	0801e845 	.word	0x0801e845

0800abc4 <__ssputs_r>:
 800abc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abc8:	688e      	ldr	r6, [r1, #8]
 800abca:	461f      	mov	r7, r3
 800abcc:	42be      	cmp	r6, r7
 800abce:	680b      	ldr	r3, [r1, #0]
 800abd0:	4682      	mov	sl, r0
 800abd2:	460c      	mov	r4, r1
 800abd4:	4690      	mov	r8, r2
 800abd6:	d82d      	bhi.n	800ac34 <__ssputs_r+0x70>
 800abd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800abdc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800abe0:	d026      	beq.n	800ac30 <__ssputs_r+0x6c>
 800abe2:	6965      	ldr	r5, [r4, #20]
 800abe4:	6909      	ldr	r1, [r1, #16]
 800abe6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800abea:	eba3 0901 	sub.w	r9, r3, r1
 800abee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800abf2:	1c7b      	adds	r3, r7, #1
 800abf4:	444b      	add	r3, r9
 800abf6:	106d      	asrs	r5, r5, #1
 800abf8:	429d      	cmp	r5, r3
 800abfa:	bf38      	it	cc
 800abfc:	461d      	movcc	r5, r3
 800abfe:	0553      	lsls	r3, r2, #21
 800ac00:	d527      	bpl.n	800ac52 <__ssputs_r+0x8e>
 800ac02:	4629      	mov	r1, r5
 800ac04:	f7ff fbd0 	bl	800a3a8 <_malloc_r>
 800ac08:	4606      	mov	r6, r0
 800ac0a:	b360      	cbz	r0, 800ac66 <__ssputs_r+0xa2>
 800ac0c:	6921      	ldr	r1, [r4, #16]
 800ac0e:	464a      	mov	r2, r9
 800ac10:	f000 fa06 	bl	800b020 <memcpy>
 800ac14:	89a3      	ldrh	r3, [r4, #12]
 800ac16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ac1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac1e:	81a3      	strh	r3, [r4, #12]
 800ac20:	6126      	str	r6, [r4, #16]
 800ac22:	6165      	str	r5, [r4, #20]
 800ac24:	444e      	add	r6, r9
 800ac26:	eba5 0509 	sub.w	r5, r5, r9
 800ac2a:	6026      	str	r6, [r4, #0]
 800ac2c:	60a5      	str	r5, [r4, #8]
 800ac2e:	463e      	mov	r6, r7
 800ac30:	42be      	cmp	r6, r7
 800ac32:	d900      	bls.n	800ac36 <__ssputs_r+0x72>
 800ac34:	463e      	mov	r6, r7
 800ac36:	6820      	ldr	r0, [r4, #0]
 800ac38:	4632      	mov	r2, r6
 800ac3a:	4641      	mov	r1, r8
 800ac3c:	f000 f9c6 	bl	800afcc <memmove>
 800ac40:	68a3      	ldr	r3, [r4, #8]
 800ac42:	1b9b      	subs	r3, r3, r6
 800ac44:	60a3      	str	r3, [r4, #8]
 800ac46:	6823      	ldr	r3, [r4, #0]
 800ac48:	4433      	add	r3, r6
 800ac4a:	6023      	str	r3, [r4, #0]
 800ac4c:	2000      	movs	r0, #0
 800ac4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac52:	462a      	mov	r2, r5
 800ac54:	f000 fa36 	bl	800b0c4 <_realloc_r>
 800ac58:	4606      	mov	r6, r0
 800ac5a:	2800      	cmp	r0, #0
 800ac5c:	d1e0      	bne.n	800ac20 <__ssputs_r+0x5c>
 800ac5e:	6921      	ldr	r1, [r4, #16]
 800ac60:	4650      	mov	r0, sl
 800ac62:	f7ff fb2d 	bl	800a2c0 <_free_r>
 800ac66:	230c      	movs	r3, #12
 800ac68:	f8ca 3000 	str.w	r3, [sl]
 800ac6c:	89a3      	ldrh	r3, [r4, #12]
 800ac6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac72:	81a3      	strh	r3, [r4, #12]
 800ac74:	f04f 30ff 	mov.w	r0, #4294967295
 800ac78:	e7e9      	b.n	800ac4e <__ssputs_r+0x8a>
	...

0800ac7c <_svfiprintf_r>:
 800ac7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac80:	4698      	mov	r8, r3
 800ac82:	898b      	ldrh	r3, [r1, #12]
 800ac84:	061b      	lsls	r3, r3, #24
 800ac86:	b09d      	sub	sp, #116	@ 0x74
 800ac88:	4607      	mov	r7, r0
 800ac8a:	460d      	mov	r5, r1
 800ac8c:	4614      	mov	r4, r2
 800ac8e:	d510      	bpl.n	800acb2 <_svfiprintf_r+0x36>
 800ac90:	690b      	ldr	r3, [r1, #16]
 800ac92:	b973      	cbnz	r3, 800acb2 <_svfiprintf_r+0x36>
 800ac94:	2140      	movs	r1, #64	@ 0x40
 800ac96:	f7ff fb87 	bl	800a3a8 <_malloc_r>
 800ac9a:	6028      	str	r0, [r5, #0]
 800ac9c:	6128      	str	r0, [r5, #16]
 800ac9e:	b930      	cbnz	r0, 800acae <_svfiprintf_r+0x32>
 800aca0:	230c      	movs	r3, #12
 800aca2:	603b      	str	r3, [r7, #0]
 800aca4:	f04f 30ff 	mov.w	r0, #4294967295
 800aca8:	b01d      	add	sp, #116	@ 0x74
 800acaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acae:	2340      	movs	r3, #64	@ 0x40
 800acb0:	616b      	str	r3, [r5, #20]
 800acb2:	2300      	movs	r3, #0
 800acb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800acb6:	2320      	movs	r3, #32
 800acb8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800acbc:	f8cd 800c 	str.w	r8, [sp, #12]
 800acc0:	2330      	movs	r3, #48	@ 0x30
 800acc2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ae60 <_svfiprintf_r+0x1e4>
 800acc6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800acca:	f04f 0901 	mov.w	r9, #1
 800acce:	4623      	mov	r3, r4
 800acd0:	469a      	mov	sl, r3
 800acd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acd6:	b10a      	cbz	r2, 800acdc <_svfiprintf_r+0x60>
 800acd8:	2a25      	cmp	r2, #37	@ 0x25
 800acda:	d1f9      	bne.n	800acd0 <_svfiprintf_r+0x54>
 800acdc:	ebba 0b04 	subs.w	fp, sl, r4
 800ace0:	d00b      	beq.n	800acfa <_svfiprintf_r+0x7e>
 800ace2:	465b      	mov	r3, fp
 800ace4:	4622      	mov	r2, r4
 800ace6:	4629      	mov	r1, r5
 800ace8:	4638      	mov	r0, r7
 800acea:	f7ff ff6b 	bl	800abc4 <__ssputs_r>
 800acee:	3001      	adds	r0, #1
 800acf0:	f000 80a7 	beq.w	800ae42 <_svfiprintf_r+0x1c6>
 800acf4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800acf6:	445a      	add	r2, fp
 800acf8:	9209      	str	r2, [sp, #36]	@ 0x24
 800acfa:	f89a 3000 	ldrb.w	r3, [sl]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	f000 809f 	beq.w	800ae42 <_svfiprintf_r+0x1c6>
 800ad04:	2300      	movs	r3, #0
 800ad06:	f04f 32ff 	mov.w	r2, #4294967295
 800ad0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad0e:	f10a 0a01 	add.w	sl, sl, #1
 800ad12:	9304      	str	r3, [sp, #16]
 800ad14:	9307      	str	r3, [sp, #28]
 800ad16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ad1a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ad1c:	4654      	mov	r4, sl
 800ad1e:	2205      	movs	r2, #5
 800ad20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad24:	484e      	ldr	r0, [pc, #312]	@ (800ae60 <_svfiprintf_r+0x1e4>)
 800ad26:	f7f5 fa53 	bl	80001d0 <memchr>
 800ad2a:	9a04      	ldr	r2, [sp, #16]
 800ad2c:	b9d8      	cbnz	r0, 800ad66 <_svfiprintf_r+0xea>
 800ad2e:	06d0      	lsls	r0, r2, #27
 800ad30:	bf44      	itt	mi
 800ad32:	2320      	movmi	r3, #32
 800ad34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad38:	0711      	lsls	r1, r2, #28
 800ad3a:	bf44      	itt	mi
 800ad3c:	232b      	movmi	r3, #43	@ 0x2b
 800ad3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad42:	f89a 3000 	ldrb.w	r3, [sl]
 800ad46:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad48:	d015      	beq.n	800ad76 <_svfiprintf_r+0xfa>
 800ad4a:	9a07      	ldr	r2, [sp, #28]
 800ad4c:	4654      	mov	r4, sl
 800ad4e:	2000      	movs	r0, #0
 800ad50:	f04f 0c0a 	mov.w	ip, #10
 800ad54:	4621      	mov	r1, r4
 800ad56:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad5a:	3b30      	subs	r3, #48	@ 0x30
 800ad5c:	2b09      	cmp	r3, #9
 800ad5e:	d94b      	bls.n	800adf8 <_svfiprintf_r+0x17c>
 800ad60:	b1b0      	cbz	r0, 800ad90 <_svfiprintf_r+0x114>
 800ad62:	9207      	str	r2, [sp, #28]
 800ad64:	e014      	b.n	800ad90 <_svfiprintf_r+0x114>
 800ad66:	eba0 0308 	sub.w	r3, r0, r8
 800ad6a:	fa09 f303 	lsl.w	r3, r9, r3
 800ad6e:	4313      	orrs	r3, r2
 800ad70:	9304      	str	r3, [sp, #16]
 800ad72:	46a2      	mov	sl, r4
 800ad74:	e7d2      	b.n	800ad1c <_svfiprintf_r+0xa0>
 800ad76:	9b03      	ldr	r3, [sp, #12]
 800ad78:	1d19      	adds	r1, r3, #4
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	9103      	str	r1, [sp, #12]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	bfbb      	ittet	lt
 800ad82:	425b      	neglt	r3, r3
 800ad84:	f042 0202 	orrlt.w	r2, r2, #2
 800ad88:	9307      	strge	r3, [sp, #28]
 800ad8a:	9307      	strlt	r3, [sp, #28]
 800ad8c:	bfb8      	it	lt
 800ad8e:	9204      	strlt	r2, [sp, #16]
 800ad90:	7823      	ldrb	r3, [r4, #0]
 800ad92:	2b2e      	cmp	r3, #46	@ 0x2e
 800ad94:	d10a      	bne.n	800adac <_svfiprintf_r+0x130>
 800ad96:	7863      	ldrb	r3, [r4, #1]
 800ad98:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad9a:	d132      	bne.n	800ae02 <_svfiprintf_r+0x186>
 800ad9c:	9b03      	ldr	r3, [sp, #12]
 800ad9e:	1d1a      	adds	r2, r3, #4
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	9203      	str	r2, [sp, #12]
 800ada4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ada8:	3402      	adds	r4, #2
 800adaa:	9305      	str	r3, [sp, #20]
 800adac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ae70 <_svfiprintf_r+0x1f4>
 800adb0:	7821      	ldrb	r1, [r4, #0]
 800adb2:	2203      	movs	r2, #3
 800adb4:	4650      	mov	r0, sl
 800adb6:	f7f5 fa0b 	bl	80001d0 <memchr>
 800adba:	b138      	cbz	r0, 800adcc <_svfiprintf_r+0x150>
 800adbc:	9b04      	ldr	r3, [sp, #16]
 800adbe:	eba0 000a 	sub.w	r0, r0, sl
 800adc2:	2240      	movs	r2, #64	@ 0x40
 800adc4:	4082      	lsls	r2, r0
 800adc6:	4313      	orrs	r3, r2
 800adc8:	3401      	adds	r4, #1
 800adca:	9304      	str	r3, [sp, #16]
 800adcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800add0:	4824      	ldr	r0, [pc, #144]	@ (800ae64 <_svfiprintf_r+0x1e8>)
 800add2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800add6:	2206      	movs	r2, #6
 800add8:	f7f5 f9fa 	bl	80001d0 <memchr>
 800addc:	2800      	cmp	r0, #0
 800adde:	d036      	beq.n	800ae4e <_svfiprintf_r+0x1d2>
 800ade0:	4b21      	ldr	r3, [pc, #132]	@ (800ae68 <_svfiprintf_r+0x1ec>)
 800ade2:	bb1b      	cbnz	r3, 800ae2c <_svfiprintf_r+0x1b0>
 800ade4:	9b03      	ldr	r3, [sp, #12]
 800ade6:	3307      	adds	r3, #7
 800ade8:	f023 0307 	bic.w	r3, r3, #7
 800adec:	3308      	adds	r3, #8
 800adee:	9303      	str	r3, [sp, #12]
 800adf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adf2:	4433      	add	r3, r6
 800adf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800adf6:	e76a      	b.n	800acce <_svfiprintf_r+0x52>
 800adf8:	fb0c 3202 	mla	r2, ip, r2, r3
 800adfc:	460c      	mov	r4, r1
 800adfe:	2001      	movs	r0, #1
 800ae00:	e7a8      	b.n	800ad54 <_svfiprintf_r+0xd8>
 800ae02:	2300      	movs	r3, #0
 800ae04:	3401      	adds	r4, #1
 800ae06:	9305      	str	r3, [sp, #20]
 800ae08:	4619      	mov	r1, r3
 800ae0a:	f04f 0c0a 	mov.w	ip, #10
 800ae0e:	4620      	mov	r0, r4
 800ae10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae14:	3a30      	subs	r2, #48	@ 0x30
 800ae16:	2a09      	cmp	r2, #9
 800ae18:	d903      	bls.n	800ae22 <_svfiprintf_r+0x1a6>
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d0c6      	beq.n	800adac <_svfiprintf_r+0x130>
 800ae1e:	9105      	str	r1, [sp, #20]
 800ae20:	e7c4      	b.n	800adac <_svfiprintf_r+0x130>
 800ae22:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae26:	4604      	mov	r4, r0
 800ae28:	2301      	movs	r3, #1
 800ae2a:	e7f0      	b.n	800ae0e <_svfiprintf_r+0x192>
 800ae2c:	ab03      	add	r3, sp, #12
 800ae2e:	9300      	str	r3, [sp, #0]
 800ae30:	462a      	mov	r2, r5
 800ae32:	4b0e      	ldr	r3, [pc, #56]	@ (800ae6c <_svfiprintf_r+0x1f0>)
 800ae34:	a904      	add	r1, sp, #16
 800ae36:	4638      	mov	r0, r7
 800ae38:	f7fd fe98 	bl	8008b6c <_printf_float>
 800ae3c:	1c42      	adds	r2, r0, #1
 800ae3e:	4606      	mov	r6, r0
 800ae40:	d1d6      	bne.n	800adf0 <_svfiprintf_r+0x174>
 800ae42:	89ab      	ldrh	r3, [r5, #12]
 800ae44:	065b      	lsls	r3, r3, #25
 800ae46:	f53f af2d 	bmi.w	800aca4 <_svfiprintf_r+0x28>
 800ae4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae4c:	e72c      	b.n	800aca8 <_svfiprintf_r+0x2c>
 800ae4e:	ab03      	add	r3, sp, #12
 800ae50:	9300      	str	r3, [sp, #0]
 800ae52:	462a      	mov	r2, r5
 800ae54:	4b05      	ldr	r3, [pc, #20]	@ (800ae6c <_svfiprintf_r+0x1f0>)
 800ae56:	a904      	add	r1, sp, #16
 800ae58:	4638      	mov	r0, r7
 800ae5a:	f7fe f91f 	bl	800909c <_printf_i>
 800ae5e:	e7ed      	b.n	800ae3c <_svfiprintf_r+0x1c0>
 800ae60:	0801e9a0 	.word	0x0801e9a0
 800ae64:	0801e9aa 	.word	0x0801e9aa
 800ae68:	08008b6d 	.word	0x08008b6d
 800ae6c:	0800abc5 	.word	0x0800abc5
 800ae70:	0801e9a6 	.word	0x0801e9a6

0800ae74 <__sflush_r>:
 800ae74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ae78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae7c:	0716      	lsls	r6, r2, #28
 800ae7e:	4605      	mov	r5, r0
 800ae80:	460c      	mov	r4, r1
 800ae82:	d454      	bmi.n	800af2e <__sflush_r+0xba>
 800ae84:	684b      	ldr	r3, [r1, #4]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	dc02      	bgt.n	800ae90 <__sflush_r+0x1c>
 800ae8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	dd48      	ble.n	800af22 <__sflush_r+0xae>
 800ae90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ae92:	2e00      	cmp	r6, #0
 800ae94:	d045      	beq.n	800af22 <__sflush_r+0xae>
 800ae96:	2300      	movs	r3, #0
 800ae98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ae9c:	682f      	ldr	r7, [r5, #0]
 800ae9e:	6a21      	ldr	r1, [r4, #32]
 800aea0:	602b      	str	r3, [r5, #0]
 800aea2:	d030      	beq.n	800af06 <__sflush_r+0x92>
 800aea4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aea6:	89a3      	ldrh	r3, [r4, #12]
 800aea8:	0759      	lsls	r1, r3, #29
 800aeaa:	d505      	bpl.n	800aeb8 <__sflush_r+0x44>
 800aeac:	6863      	ldr	r3, [r4, #4]
 800aeae:	1ad2      	subs	r2, r2, r3
 800aeb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aeb2:	b10b      	cbz	r3, 800aeb8 <__sflush_r+0x44>
 800aeb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aeb6:	1ad2      	subs	r2, r2, r3
 800aeb8:	2300      	movs	r3, #0
 800aeba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aebc:	6a21      	ldr	r1, [r4, #32]
 800aebe:	4628      	mov	r0, r5
 800aec0:	47b0      	blx	r6
 800aec2:	1c43      	adds	r3, r0, #1
 800aec4:	89a3      	ldrh	r3, [r4, #12]
 800aec6:	d106      	bne.n	800aed6 <__sflush_r+0x62>
 800aec8:	6829      	ldr	r1, [r5, #0]
 800aeca:	291d      	cmp	r1, #29
 800aecc:	d82b      	bhi.n	800af26 <__sflush_r+0xb2>
 800aece:	4a2a      	ldr	r2, [pc, #168]	@ (800af78 <__sflush_r+0x104>)
 800aed0:	410a      	asrs	r2, r1
 800aed2:	07d6      	lsls	r6, r2, #31
 800aed4:	d427      	bmi.n	800af26 <__sflush_r+0xb2>
 800aed6:	2200      	movs	r2, #0
 800aed8:	6062      	str	r2, [r4, #4]
 800aeda:	04d9      	lsls	r1, r3, #19
 800aedc:	6922      	ldr	r2, [r4, #16]
 800aede:	6022      	str	r2, [r4, #0]
 800aee0:	d504      	bpl.n	800aeec <__sflush_r+0x78>
 800aee2:	1c42      	adds	r2, r0, #1
 800aee4:	d101      	bne.n	800aeea <__sflush_r+0x76>
 800aee6:	682b      	ldr	r3, [r5, #0]
 800aee8:	b903      	cbnz	r3, 800aeec <__sflush_r+0x78>
 800aeea:	6560      	str	r0, [r4, #84]	@ 0x54
 800aeec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aeee:	602f      	str	r7, [r5, #0]
 800aef0:	b1b9      	cbz	r1, 800af22 <__sflush_r+0xae>
 800aef2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aef6:	4299      	cmp	r1, r3
 800aef8:	d002      	beq.n	800af00 <__sflush_r+0x8c>
 800aefa:	4628      	mov	r0, r5
 800aefc:	f7ff f9e0 	bl	800a2c0 <_free_r>
 800af00:	2300      	movs	r3, #0
 800af02:	6363      	str	r3, [r4, #52]	@ 0x34
 800af04:	e00d      	b.n	800af22 <__sflush_r+0xae>
 800af06:	2301      	movs	r3, #1
 800af08:	4628      	mov	r0, r5
 800af0a:	47b0      	blx	r6
 800af0c:	4602      	mov	r2, r0
 800af0e:	1c50      	adds	r0, r2, #1
 800af10:	d1c9      	bne.n	800aea6 <__sflush_r+0x32>
 800af12:	682b      	ldr	r3, [r5, #0]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d0c6      	beq.n	800aea6 <__sflush_r+0x32>
 800af18:	2b1d      	cmp	r3, #29
 800af1a:	d001      	beq.n	800af20 <__sflush_r+0xac>
 800af1c:	2b16      	cmp	r3, #22
 800af1e:	d11e      	bne.n	800af5e <__sflush_r+0xea>
 800af20:	602f      	str	r7, [r5, #0]
 800af22:	2000      	movs	r0, #0
 800af24:	e022      	b.n	800af6c <__sflush_r+0xf8>
 800af26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af2a:	b21b      	sxth	r3, r3
 800af2c:	e01b      	b.n	800af66 <__sflush_r+0xf2>
 800af2e:	690f      	ldr	r7, [r1, #16]
 800af30:	2f00      	cmp	r7, #0
 800af32:	d0f6      	beq.n	800af22 <__sflush_r+0xae>
 800af34:	0793      	lsls	r3, r2, #30
 800af36:	680e      	ldr	r6, [r1, #0]
 800af38:	bf08      	it	eq
 800af3a:	694b      	ldreq	r3, [r1, #20]
 800af3c:	600f      	str	r7, [r1, #0]
 800af3e:	bf18      	it	ne
 800af40:	2300      	movne	r3, #0
 800af42:	eba6 0807 	sub.w	r8, r6, r7
 800af46:	608b      	str	r3, [r1, #8]
 800af48:	f1b8 0f00 	cmp.w	r8, #0
 800af4c:	dde9      	ble.n	800af22 <__sflush_r+0xae>
 800af4e:	6a21      	ldr	r1, [r4, #32]
 800af50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800af52:	4643      	mov	r3, r8
 800af54:	463a      	mov	r2, r7
 800af56:	4628      	mov	r0, r5
 800af58:	47b0      	blx	r6
 800af5a:	2800      	cmp	r0, #0
 800af5c:	dc08      	bgt.n	800af70 <__sflush_r+0xfc>
 800af5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af66:	81a3      	strh	r3, [r4, #12]
 800af68:	f04f 30ff 	mov.w	r0, #4294967295
 800af6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af70:	4407      	add	r7, r0
 800af72:	eba8 0800 	sub.w	r8, r8, r0
 800af76:	e7e7      	b.n	800af48 <__sflush_r+0xd4>
 800af78:	dfbffffe 	.word	0xdfbffffe

0800af7c <_fflush_r>:
 800af7c:	b538      	push	{r3, r4, r5, lr}
 800af7e:	690b      	ldr	r3, [r1, #16]
 800af80:	4605      	mov	r5, r0
 800af82:	460c      	mov	r4, r1
 800af84:	b913      	cbnz	r3, 800af8c <_fflush_r+0x10>
 800af86:	2500      	movs	r5, #0
 800af88:	4628      	mov	r0, r5
 800af8a:	bd38      	pop	{r3, r4, r5, pc}
 800af8c:	b118      	cbz	r0, 800af96 <_fflush_r+0x1a>
 800af8e:	6a03      	ldr	r3, [r0, #32]
 800af90:	b90b      	cbnz	r3, 800af96 <_fflush_r+0x1a>
 800af92:	f7fe fa2f 	bl	80093f4 <__sinit>
 800af96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d0f3      	beq.n	800af86 <_fflush_r+0xa>
 800af9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800afa0:	07d0      	lsls	r0, r2, #31
 800afa2:	d404      	bmi.n	800afae <_fflush_r+0x32>
 800afa4:	0599      	lsls	r1, r3, #22
 800afa6:	d402      	bmi.n	800afae <_fflush_r+0x32>
 800afa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800afaa:	f7fe fb3a 	bl	8009622 <__retarget_lock_acquire_recursive>
 800afae:	4628      	mov	r0, r5
 800afb0:	4621      	mov	r1, r4
 800afb2:	f7ff ff5f 	bl	800ae74 <__sflush_r>
 800afb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800afb8:	07da      	lsls	r2, r3, #31
 800afba:	4605      	mov	r5, r0
 800afbc:	d4e4      	bmi.n	800af88 <_fflush_r+0xc>
 800afbe:	89a3      	ldrh	r3, [r4, #12]
 800afc0:	059b      	lsls	r3, r3, #22
 800afc2:	d4e1      	bmi.n	800af88 <_fflush_r+0xc>
 800afc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800afc6:	f7fe fb2d 	bl	8009624 <__retarget_lock_release_recursive>
 800afca:	e7dd      	b.n	800af88 <_fflush_r+0xc>

0800afcc <memmove>:
 800afcc:	4288      	cmp	r0, r1
 800afce:	b510      	push	{r4, lr}
 800afd0:	eb01 0402 	add.w	r4, r1, r2
 800afd4:	d902      	bls.n	800afdc <memmove+0x10>
 800afd6:	4284      	cmp	r4, r0
 800afd8:	4623      	mov	r3, r4
 800afda:	d807      	bhi.n	800afec <memmove+0x20>
 800afdc:	1e43      	subs	r3, r0, #1
 800afde:	42a1      	cmp	r1, r4
 800afe0:	d008      	beq.n	800aff4 <memmove+0x28>
 800afe2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800afe6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800afea:	e7f8      	b.n	800afde <memmove+0x12>
 800afec:	4402      	add	r2, r0
 800afee:	4601      	mov	r1, r0
 800aff0:	428a      	cmp	r2, r1
 800aff2:	d100      	bne.n	800aff6 <memmove+0x2a>
 800aff4:	bd10      	pop	{r4, pc}
 800aff6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800affa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800affe:	e7f7      	b.n	800aff0 <memmove+0x24>

0800b000 <_sbrk_r>:
 800b000:	b538      	push	{r3, r4, r5, lr}
 800b002:	4d06      	ldr	r5, [pc, #24]	@ (800b01c <_sbrk_r+0x1c>)
 800b004:	2300      	movs	r3, #0
 800b006:	4604      	mov	r4, r0
 800b008:	4608      	mov	r0, r1
 800b00a:	602b      	str	r3, [r5, #0]
 800b00c:	f7f7 f9dc 	bl	80023c8 <_sbrk>
 800b010:	1c43      	adds	r3, r0, #1
 800b012:	d102      	bne.n	800b01a <_sbrk_r+0x1a>
 800b014:	682b      	ldr	r3, [r5, #0]
 800b016:	b103      	cbz	r3, 800b01a <_sbrk_r+0x1a>
 800b018:	6023      	str	r3, [r4, #0]
 800b01a:	bd38      	pop	{r3, r4, r5, pc}
 800b01c:	200045b4 	.word	0x200045b4

0800b020 <memcpy>:
 800b020:	440a      	add	r2, r1
 800b022:	4291      	cmp	r1, r2
 800b024:	f100 33ff 	add.w	r3, r0, #4294967295
 800b028:	d100      	bne.n	800b02c <memcpy+0xc>
 800b02a:	4770      	bx	lr
 800b02c:	b510      	push	{r4, lr}
 800b02e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b032:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b036:	4291      	cmp	r1, r2
 800b038:	d1f9      	bne.n	800b02e <memcpy+0xe>
 800b03a:	bd10      	pop	{r4, pc}

0800b03c <__assert_func>:
 800b03c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b03e:	4614      	mov	r4, r2
 800b040:	461a      	mov	r2, r3
 800b042:	4b09      	ldr	r3, [pc, #36]	@ (800b068 <__assert_func+0x2c>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	4605      	mov	r5, r0
 800b048:	68d8      	ldr	r0, [r3, #12]
 800b04a:	b954      	cbnz	r4, 800b062 <__assert_func+0x26>
 800b04c:	4b07      	ldr	r3, [pc, #28]	@ (800b06c <__assert_func+0x30>)
 800b04e:	461c      	mov	r4, r3
 800b050:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b054:	9100      	str	r1, [sp, #0]
 800b056:	462b      	mov	r3, r5
 800b058:	4905      	ldr	r1, [pc, #20]	@ (800b070 <__assert_func+0x34>)
 800b05a:	f000 f86f 	bl	800b13c <fiprintf>
 800b05e:	f000 f87f 	bl	800b160 <abort>
 800b062:	4b04      	ldr	r3, [pc, #16]	@ (800b074 <__assert_func+0x38>)
 800b064:	e7f4      	b.n	800b050 <__assert_func+0x14>
 800b066:	bf00      	nop
 800b068:	20000020 	.word	0x20000020
 800b06c:	0801e9f6 	.word	0x0801e9f6
 800b070:	0801e9c8 	.word	0x0801e9c8
 800b074:	0801e9bb 	.word	0x0801e9bb

0800b078 <_calloc_r>:
 800b078:	b570      	push	{r4, r5, r6, lr}
 800b07a:	fba1 5402 	umull	r5, r4, r1, r2
 800b07e:	b93c      	cbnz	r4, 800b090 <_calloc_r+0x18>
 800b080:	4629      	mov	r1, r5
 800b082:	f7ff f991 	bl	800a3a8 <_malloc_r>
 800b086:	4606      	mov	r6, r0
 800b088:	b928      	cbnz	r0, 800b096 <_calloc_r+0x1e>
 800b08a:	2600      	movs	r6, #0
 800b08c:	4630      	mov	r0, r6
 800b08e:	bd70      	pop	{r4, r5, r6, pc}
 800b090:	220c      	movs	r2, #12
 800b092:	6002      	str	r2, [r0, #0]
 800b094:	e7f9      	b.n	800b08a <_calloc_r+0x12>
 800b096:	462a      	mov	r2, r5
 800b098:	4621      	mov	r1, r4
 800b09a:	f7fe fa45 	bl	8009528 <memset>
 800b09e:	e7f5      	b.n	800b08c <_calloc_r+0x14>

0800b0a0 <__ascii_mbtowc>:
 800b0a0:	b082      	sub	sp, #8
 800b0a2:	b901      	cbnz	r1, 800b0a6 <__ascii_mbtowc+0x6>
 800b0a4:	a901      	add	r1, sp, #4
 800b0a6:	b142      	cbz	r2, 800b0ba <__ascii_mbtowc+0x1a>
 800b0a8:	b14b      	cbz	r3, 800b0be <__ascii_mbtowc+0x1e>
 800b0aa:	7813      	ldrb	r3, [r2, #0]
 800b0ac:	600b      	str	r3, [r1, #0]
 800b0ae:	7812      	ldrb	r2, [r2, #0]
 800b0b0:	1e10      	subs	r0, r2, #0
 800b0b2:	bf18      	it	ne
 800b0b4:	2001      	movne	r0, #1
 800b0b6:	b002      	add	sp, #8
 800b0b8:	4770      	bx	lr
 800b0ba:	4610      	mov	r0, r2
 800b0bc:	e7fb      	b.n	800b0b6 <__ascii_mbtowc+0x16>
 800b0be:	f06f 0001 	mvn.w	r0, #1
 800b0c2:	e7f8      	b.n	800b0b6 <__ascii_mbtowc+0x16>

0800b0c4 <_realloc_r>:
 800b0c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0c8:	4680      	mov	r8, r0
 800b0ca:	4615      	mov	r5, r2
 800b0cc:	460c      	mov	r4, r1
 800b0ce:	b921      	cbnz	r1, 800b0da <_realloc_r+0x16>
 800b0d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0d4:	4611      	mov	r1, r2
 800b0d6:	f7ff b967 	b.w	800a3a8 <_malloc_r>
 800b0da:	b92a      	cbnz	r2, 800b0e8 <_realloc_r+0x24>
 800b0dc:	f7ff f8f0 	bl	800a2c0 <_free_r>
 800b0e0:	2400      	movs	r4, #0
 800b0e2:	4620      	mov	r0, r4
 800b0e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0e8:	f000 f841 	bl	800b16e <_malloc_usable_size_r>
 800b0ec:	4285      	cmp	r5, r0
 800b0ee:	4606      	mov	r6, r0
 800b0f0:	d802      	bhi.n	800b0f8 <_realloc_r+0x34>
 800b0f2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b0f6:	d8f4      	bhi.n	800b0e2 <_realloc_r+0x1e>
 800b0f8:	4629      	mov	r1, r5
 800b0fa:	4640      	mov	r0, r8
 800b0fc:	f7ff f954 	bl	800a3a8 <_malloc_r>
 800b100:	4607      	mov	r7, r0
 800b102:	2800      	cmp	r0, #0
 800b104:	d0ec      	beq.n	800b0e0 <_realloc_r+0x1c>
 800b106:	42b5      	cmp	r5, r6
 800b108:	462a      	mov	r2, r5
 800b10a:	4621      	mov	r1, r4
 800b10c:	bf28      	it	cs
 800b10e:	4632      	movcs	r2, r6
 800b110:	f7ff ff86 	bl	800b020 <memcpy>
 800b114:	4621      	mov	r1, r4
 800b116:	4640      	mov	r0, r8
 800b118:	f7ff f8d2 	bl	800a2c0 <_free_r>
 800b11c:	463c      	mov	r4, r7
 800b11e:	e7e0      	b.n	800b0e2 <_realloc_r+0x1e>

0800b120 <__ascii_wctomb>:
 800b120:	4603      	mov	r3, r0
 800b122:	4608      	mov	r0, r1
 800b124:	b141      	cbz	r1, 800b138 <__ascii_wctomb+0x18>
 800b126:	2aff      	cmp	r2, #255	@ 0xff
 800b128:	d904      	bls.n	800b134 <__ascii_wctomb+0x14>
 800b12a:	228a      	movs	r2, #138	@ 0x8a
 800b12c:	601a      	str	r2, [r3, #0]
 800b12e:	f04f 30ff 	mov.w	r0, #4294967295
 800b132:	4770      	bx	lr
 800b134:	700a      	strb	r2, [r1, #0]
 800b136:	2001      	movs	r0, #1
 800b138:	4770      	bx	lr
	...

0800b13c <fiprintf>:
 800b13c:	b40e      	push	{r1, r2, r3}
 800b13e:	b503      	push	{r0, r1, lr}
 800b140:	4601      	mov	r1, r0
 800b142:	ab03      	add	r3, sp, #12
 800b144:	4805      	ldr	r0, [pc, #20]	@ (800b15c <fiprintf+0x20>)
 800b146:	f853 2b04 	ldr.w	r2, [r3], #4
 800b14a:	6800      	ldr	r0, [r0, #0]
 800b14c:	9301      	str	r3, [sp, #4]
 800b14e:	f000 f83f 	bl	800b1d0 <_vfiprintf_r>
 800b152:	b002      	add	sp, #8
 800b154:	f85d eb04 	ldr.w	lr, [sp], #4
 800b158:	b003      	add	sp, #12
 800b15a:	4770      	bx	lr
 800b15c:	20000020 	.word	0x20000020

0800b160 <abort>:
 800b160:	b508      	push	{r3, lr}
 800b162:	2006      	movs	r0, #6
 800b164:	f000 fa08 	bl	800b578 <raise>
 800b168:	2001      	movs	r0, #1
 800b16a:	f7f7 f8b5 	bl	80022d8 <_exit>

0800b16e <_malloc_usable_size_r>:
 800b16e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b172:	1f18      	subs	r0, r3, #4
 800b174:	2b00      	cmp	r3, #0
 800b176:	bfbc      	itt	lt
 800b178:	580b      	ldrlt	r3, [r1, r0]
 800b17a:	18c0      	addlt	r0, r0, r3
 800b17c:	4770      	bx	lr

0800b17e <__sfputc_r>:
 800b17e:	6893      	ldr	r3, [r2, #8]
 800b180:	3b01      	subs	r3, #1
 800b182:	2b00      	cmp	r3, #0
 800b184:	b410      	push	{r4}
 800b186:	6093      	str	r3, [r2, #8]
 800b188:	da08      	bge.n	800b19c <__sfputc_r+0x1e>
 800b18a:	6994      	ldr	r4, [r2, #24]
 800b18c:	42a3      	cmp	r3, r4
 800b18e:	db01      	blt.n	800b194 <__sfputc_r+0x16>
 800b190:	290a      	cmp	r1, #10
 800b192:	d103      	bne.n	800b19c <__sfputc_r+0x1e>
 800b194:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b198:	f000 b932 	b.w	800b400 <__swbuf_r>
 800b19c:	6813      	ldr	r3, [r2, #0]
 800b19e:	1c58      	adds	r0, r3, #1
 800b1a0:	6010      	str	r0, [r2, #0]
 800b1a2:	7019      	strb	r1, [r3, #0]
 800b1a4:	4608      	mov	r0, r1
 800b1a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1aa:	4770      	bx	lr

0800b1ac <__sfputs_r>:
 800b1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1ae:	4606      	mov	r6, r0
 800b1b0:	460f      	mov	r7, r1
 800b1b2:	4614      	mov	r4, r2
 800b1b4:	18d5      	adds	r5, r2, r3
 800b1b6:	42ac      	cmp	r4, r5
 800b1b8:	d101      	bne.n	800b1be <__sfputs_r+0x12>
 800b1ba:	2000      	movs	r0, #0
 800b1bc:	e007      	b.n	800b1ce <__sfputs_r+0x22>
 800b1be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1c2:	463a      	mov	r2, r7
 800b1c4:	4630      	mov	r0, r6
 800b1c6:	f7ff ffda 	bl	800b17e <__sfputc_r>
 800b1ca:	1c43      	adds	r3, r0, #1
 800b1cc:	d1f3      	bne.n	800b1b6 <__sfputs_r+0xa>
 800b1ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b1d0 <_vfiprintf_r>:
 800b1d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1d4:	460d      	mov	r5, r1
 800b1d6:	b09d      	sub	sp, #116	@ 0x74
 800b1d8:	4614      	mov	r4, r2
 800b1da:	4698      	mov	r8, r3
 800b1dc:	4606      	mov	r6, r0
 800b1de:	b118      	cbz	r0, 800b1e8 <_vfiprintf_r+0x18>
 800b1e0:	6a03      	ldr	r3, [r0, #32]
 800b1e2:	b90b      	cbnz	r3, 800b1e8 <_vfiprintf_r+0x18>
 800b1e4:	f7fe f906 	bl	80093f4 <__sinit>
 800b1e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1ea:	07d9      	lsls	r1, r3, #31
 800b1ec:	d405      	bmi.n	800b1fa <_vfiprintf_r+0x2a>
 800b1ee:	89ab      	ldrh	r3, [r5, #12]
 800b1f0:	059a      	lsls	r2, r3, #22
 800b1f2:	d402      	bmi.n	800b1fa <_vfiprintf_r+0x2a>
 800b1f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b1f6:	f7fe fa14 	bl	8009622 <__retarget_lock_acquire_recursive>
 800b1fa:	89ab      	ldrh	r3, [r5, #12]
 800b1fc:	071b      	lsls	r3, r3, #28
 800b1fe:	d501      	bpl.n	800b204 <_vfiprintf_r+0x34>
 800b200:	692b      	ldr	r3, [r5, #16]
 800b202:	b99b      	cbnz	r3, 800b22c <_vfiprintf_r+0x5c>
 800b204:	4629      	mov	r1, r5
 800b206:	4630      	mov	r0, r6
 800b208:	f000 f938 	bl	800b47c <__swsetup_r>
 800b20c:	b170      	cbz	r0, 800b22c <_vfiprintf_r+0x5c>
 800b20e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b210:	07dc      	lsls	r4, r3, #31
 800b212:	d504      	bpl.n	800b21e <_vfiprintf_r+0x4e>
 800b214:	f04f 30ff 	mov.w	r0, #4294967295
 800b218:	b01d      	add	sp, #116	@ 0x74
 800b21a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b21e:	89ab      	ldrh	r3, [r5, #12]
 800b220:	0598      	lsls	r0, r3, #22
 800b222:	d4f7      	bmi.n	800b214 <_vfiprintf_r+0x44>
 800b224:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b226:	f7fe f9fd 	bl	8009624 <__retarget_lock_release_recursive>
 800b22a:	e7f3      	b.n	800b214 <_vfiprintf_r+0x44>
 800b22c:	2300      	movs	r3, #0
 800b22e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b230:	2320      	movs	r3, #32
 800b232:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b236:	f8cd 800c 	str.w	r8, [sp, #12]
 800b23a:	2330      	movs	r3, #48	@ 0x30
 800b23c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b3ec <_vfiprintf_r+0x21c>
 800b240:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b244:	f04f 0901 	mov.w	r9, #1
 800b248:	4623      	mov	r3, r4
 800b24a:	469a      	mov	sl, r3
 800b24c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b250:	b10a      	cbz	r2, 800b256 <_vfiprintf_r+0x86>
 800b252:	2a25      	cmp	r2, #37	@ 0x25
 800b254:	d1f9      	bne.n	800b24a <_vfiprintf_r+0x7a>
 800b256:	ebba 0b04 	subs.w	fp, sl, r4
 800b25a:	d00b      	beq.n	800b274 <_vfiprintf_r+0xa4>
 800b25c:	465b      	mov	r3, fp
 800b25e:	4622      	mov	r2, r4
 800b260:	4629      	mov	r1, r5
 800b262:	4630      	mov	r0, r6
 800b264:	f7ff ffa2 	bl	800b1ac <__sfputs_r>
 800b268:	3001      	adds	r0, #1
 800b26a:	f000 80a7 	beq.w	800b3bc <_vfiprintf_r+0x1ec>
 800b26e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b270:	445a      	add	r2, fp
 800b272:	9209      	str	r2, [sp, #36]	@ 0x24
 800b274:	f89a 3000 	ldrb.w	r3, [sl]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	f000 809f 	beq.w	800b3bc <_vfiprintf_r+0x1ec>
 800b27e:	2300      	movs	r3, #0
 800b280:	f04f 32ff 	mov.w	r2, #4294967295
 800b284:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b288:	f10a 0a01 	add.w	sl, sl, #1
 800b28c:	9304      	str	r3, [sp, #16]
 800b28e:	9307      	str	r3, [sp, #28]
 800b290:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b294:	931a      	str	r3, [sp, #104]	@ 0x68
 800b296:	4654      	mov	r4, sl
 800b298:	2205      	movs	r2, #5
 800b29a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b29e:	4853      	ldr	r0, [pc, #332]	@ (800b3ec <_vfiprintf_r+0x21c>)
 800b2a0:	f7f4 ff96 	bl	80001d0 <memchr>
 800b2a4:	9a04      	ldr	r2, [sp, #16]
 800b2a6:	b9d8      	cbnz	r0, 800b2e0 <_vfiprintf_r+0x110>
 800b2a8:	06d1      	lsls	r1, r2, #27
 800b2aa:	bf44      	itt	mi
 800b2ac:	2320      	movmi	r3, #32
 800b2ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2b2:	0713      	lsls	r3, r2, #28
 800b2b4:	bf44      	itt	mi
 800b2b6:	232b      	movmi	r3, #43	@ 0x2b
 800b2b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2bc:	f89a 3000 	ldrb.w	r3, [sl]
 800b2c0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2c2:	d015      	beq.n	800b2f0 <_vfiprintf_r+0x120>
 800b2c4:	9a07      	ldr	r2, [sp, #28]
 800b2c6:	4654      	mov	r4, sl
 800b2c8:	2000      	movs	r0, #0
 800b2ca:	f04f 0c0a 	mov.w	ip, #10
 800b2ce:	4621      	mov	r1, r4
 800b2d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2d4:	3b30      	subs	r3, #48	@ 0x30
 800b2d6:	2b09      	cmp	r3, #9
 800b2d8:	d94b      	bls.n	800b372 <_vfiprintf_r+0x1a2>
 800b2da:	b1b0      	cbz	r0, 800b30a <_vfiprintf_r+0x13a>
 800b2dc:	9207      	str	r2, [sp, #28]
 800b2de:	e014      	b.n	800b30a <_vfiprintf_r+0x13a>
 800b2e0:	eba0 0308 	sub.w	r3, r0, r8
 800b2e4:	fa09 f303 	lsl.w	r3, r9, r3
 800b2e8:	4313      	orrs	r3, r2
 800b2ea:	9304      	str	r3, [sp, #16]
 800b2ec:	46a2      	mov	sl, r4
 800b2ee:	e7d2      	b.n	800b296 <_vfiprintf_r+0xc6>
 800b2f0:	9b03      	ldr	r3, [sp, #12]
 800b2f2:	1d19      	adds	r1, r3, #4
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	9103      	str	r1, [sp, #12]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	bfbb      	ittet	lt
 800b2fc:	425b      	neglt	r3, r3
 800b2fe:	f042 0202 	orrlt.w	r2, r2, #2
 800b302:	9307      	strge	r3, [sp, #28]
 800b304:	9307      	strlt	r3, [sp, #28]
 800b306:	bfb8      	it	lt
 800b308:	9204      	strlt	r2, [sp, #16]
 800b30a:	7823      	ldrb	r3, [r4, #0]
 800b30c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b30e:	d10a      	bne.n	800b326 <_vfiprintf_r+0x156>
 800b310:	7863      	ldrb	r3, [r4, #1]
 800b312:	2b2a      	cmp	r3, #42	@ 0x2a
 800b314:	d132      	bne.n	800b37c <_vfiprintf_r+0x1ac>
 800b316:	9b03      	ldr	r3, [sp, #12]
 800b318:	1d1a      	adds	r2, r3, #4
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	9203      	str	r2, [sp, #12]
 800b31e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b322:	3402      	adds	r4, #2
 800b324:	9305      	str	r3, [sp, #20]
 800b326:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b3fc <_vfiprintf_r+0x22c>
 800b32a:	7821      	ldrb	r1, [r4, #0]
 800b32c:	2203      	movs	r2, #3
 800b32e:	4650      	mov	r0, sl
 800b330:	f7f4 ff4e 	bl	80001d0 <memchr>
 800b334:	b138      	cbz	r0, 800b346 <_vfiprintf_r+0x176>
 800b336:	9b04      	ldr	r3, [sp, #16]
 800b338:	eba0 000a 	sub.w	r0, r0, sl
 800b33c:	2240      	movs	r2, #64	@ 0x40
 800b33e:	4082      	lsls	r2, r0
 800b340:	4313      	orrs	r3, r2
 800b342:	3401      	adds	r4, #1
 800b344:	9304      	str	r3, [sp, #16]
 800b346:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b34a:	4829      	ldr	r0, [pc, #164]	@ (800b3f0 <_vfiprintf_r+0x220>)
 800b34c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b350:	2206      	movs	r2, #6
 800b352:	f7f4 ff3d 	bl	80001d0 <memchr>
 800b356:	2800      	cmp	r0, #0
 800b358:	d03f      	beq.n	800b3da <_vfiprintf_r+0x20a>
 800b35a:	4b26      	ldr	r3, [pc, #152]	@ (800b3f4 <_vfiprintf_r+0x224>)
 800b35c:	bb1b      	cbnz	r3, 800b3a6 <_vfiprintf_r+0x1d6>
 800b35e:	9b03      	ldr	r3, [sp, #12]
 800b360:	3307      	adds	r3, #7
 800b362:	f023 0307 	bic.w	r3, r3, #7
 800b366:	3308      	adds	r3, #8
 800b368:	9303      	str	r3, [sp, #12]
 800b36a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b36c:	443b      	add	r3, r7
 800b36e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b370:	e76a      	b.n	800b248 <_vfiprintf_r+0x78>
 800b372:	fb0c 3202 	mla	r2, ip, r2, r3
 800b376:	460c      	mov	r4, r1
 800b378:	2001      	movs	r0, #1
 800b37a:	e7a8      	b.n	800b2ce <_vfiprintf_r+0xfe>
 800b37c:	2300      	movs	r3, #0
 800b37e:	3401      	adds	r4, #1
 800b380:	9305      	str	r3, [sp, #20]
 800b382:	4619      	mov	r1, r3
 800b384:	f04f 0c0a 	mov.w	ip, #10
 800b388:	4620      	mov	r0, r4
 800b38a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b38e:	3a30      	subs	r2, #48	@ 0x30
 800b390:	2a09      	cmp	r2, #9
 800b392:	d903      	bls.n	800b39c <_vfiprintf_r+0x1cc>
 800b394:	2b00      	cmp	r3, #0
 800b396:	d0c6      	beq.n	800b326 <_vfiprintf_r+0x156>
 800b398:	9105      	str	r1, [sp, #20]
 800b39a:	e7c4      	b.n	800b326 <_vfiprintf_r+0x156>
 800b39c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3a0:	4604      	mov	r4, r0
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	e7f0      	b.n	800b388 <_vfiprintf_r+0x1b8>
 800b3a6:	ab03      	add	r3, sp, #12
 800b3a8:	9300      	str	r3, [sp, #0]
 800b3aa:	462a      	mov	r2, r5
 800b3ac:	4b12      	ldr	r3, [pc, #72]	@ (800b3f8 <_vfiprintf_r+0x228>)
 800b3ae:	a904      	add	r1, sp, #16
 800b3b0:	4630      	mov	r0, r6
 800b3b2:	f7fd fbdb 	bl	8008b6c <_printf_float>
 800b3b6:	4607      	mov	r7, r0
 800b3b8:	1c78      	adds	r0, r7, #1
 800b3ba:	d1d6      	bne.n	800b36a <_vfiprintf_r+0x19a>
 800b3bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3be:	07d9      	lsls	r1, r3, #31
 800b3c0:	d405      	bmi.n	800b3ce <_vfiprintf_r+0x1fe>
 800b3c2:	89ab      	ldrh	r3, [r5, #12]
 800b3c4:	059a      	lsls	r2, r3, #22
 800b3c6:	d402      	bmi.n	800b3ce <_vfiprintf_r+0x1fe>
 800b3c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3ca:	f7fe f92b 	bl	8009624 <__retarget_lock_release_recursive>
 800b3ce:	89ab      	ldrh	r3, [r5, #12]
 800b3d0:	065b      	lsls	r3, r3, #25
 800b3d2:	f53f af1f 	bmi.w	800b214 <_vfiprintf_r+0x44>
 800b3d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b3d8:	e71e      	b.n	800b218 <_vfiprintf_r+0x48>
 800b3da:	ab03      	add	r3, sp, #12
 800b3dc:	9300      	str	r3, [sp, #0]
 800b3de:	462a      	mov	r2, r5
 800b3e0:	4b05      	ldr	r3, [pc, #20]	@ (800b3f8 <_vfiprintf_r+0x228>)
 800b3e2:	a904      	add	r1, sp, #16
 800b3e4:	4630      	mov	r0, r6
 800b3e6:	f7fd fe59 	bl	800909c <_printf_i>
 800b3ea:	e7e4      	b.n	800b3b6 <_vfiprintf_r+0x1e6>
 800b3ec:	0801e9a0 	.word	0x0801e9a0
 800b3f0:	0801e9aa 	.word	0x0801e9aa
 800b3f4:	08008b6d 	.word	0x08008b6d
 800b3f8:	0800b1ad 	.word	0x0800b1ad
 800b3fc:	0801e9a6 	.word	0x0801e9a6

0800b400 <__swbuf_r>:
 800b400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b402:	460e      	mov	r6, r1
 800b404:	4614      	mov	r4, r2
 800b406:	4605      	mov	r5, r0
 800b408:	b118      	cbz	r0, 800b412 <__swbuf_r+0x12>
 800b40a:	6a03      	ldr	r3, [r0, #32]
 800b40c:	b90b      	cbnz	r3, 800b412 <__swbuf_r+0x12>
 800b40e:	f7fd fff1 	bl	80093f4 <__sinit>
 800b412:	69a3      	ldr	r3, [r4, #24]
 800b414:	60a3      	str	r3, [r4, #8]
 800b416:	89a3      	ldrh	r3, [r4, #12]
 800b418:	071a      	lsls	r2, r3, #28
 800b41a:	d501      	bpl.n	800b420 <__swbuf_r+0x20>
 800b41c:	6923      	ldr	r3, [r4, #16]
 800b41e:	b943      	cbnz	r3, 800b432 <__swbuf_r+0x32>
 800b420:	4621      	mov	r1, r4
 800b422:	4628      	mov	r0, r5
 800b424:	f000 f82a 	bl	800b47c <__swsetup_r>
 800b428:	b118      	cbz	r0, 800b432 <__swbuf_r+0x32>
 800b42a:	f04f 37ff 	mov.w	r7, #4294967295
 800b42e:	4638      	mov	r0, r7
 800b430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b432:	6823      	ldr	r3, [r4, #0]
 800b434:	6922      	ldr	r2, [r4, #16]
 800b436:	1a98      	subs	r0, r3, r2
 800b438:	6963      	ldr	r3, [r4, #20]
 800b43a:	b2f6      	uxtb	r6, r6
 800b43c:	4283      	cmp	r3, r0
 800b43e:	4637      	mov	r7, r6
 800b440:	dc05      	bgt.n	800b44e <__swbuf_r+0x4e>
 800b442:	4621      	mov	r1, r4
 800b444:	4628      	mov	r0, r5
 800b446:	f7ff fd99 	bl	800af7c <_fflush_r>
 800b44a:	2800      	cmp	r0, #0
 800b44c:	d1ed      	bne.n	800b42a <__swbuf_r+0x2a>
 800b44e:	68a3      	ldr	r3, [r4, #8]
 800b450:	3b01      	subs	r3, #1
 800b452:	60a3      	str	r3, [r4, #8]
 800b454:	6823      	ldr	r3, [r4, #0]
 800b456:	1c5a      	adds	r2, r3, #1
 800b458:	6022      	str	r2, [r4, #0]
 800b45a:	701e      	strb	r6, [r3, #0]
 800b45c:	6962      	ldr	r2, [r4, #20]
 800b45e:	1c43      	adds	r3, r0, #1
 800b460:	429a      	cmp	r2, r3
 800b462:	d004      	beq.n	800b46e <__swbuf_r+0x6e>
 800b464:	89a3      	ldrh	r3, [r4, #12]
 800b466:	07db      	lsls	r3, r3, #31
 800b468:	d5e1      	bpl.n	800b42e <__swbuf_r+0x2e>
 800b46a:	2e0a      	cmp	r6, #10
 800b46c:	d1df      	bne.n	800b42e <__swbuf_r+0x2e>
 800b46e:	4621      	mov	r1, r4
 800b470:	4628      	mov	r0, r5
 800b472:	f7ff fd83 	bl	800af7c <_fflush_r>
 800b476:	2800      	cmp	r0, #0
 800b478:	d0d9      	beq.n	800b42e <__swbuf_r+0x2e>
 800b47a:	e7d6      	b.n	800b42a <__swbuf_r+0x2a>

0800b47c <__swsetup_r>:
 800b47c:	b538      	push	{r3, r4, r5, lr}
 800b47e:	4b29      	ldr	r3, [pc, #164]	@ (800b524 <__swsetup_r+0xa8>)
 800b480:	4605      	mov	r5, r0
 800b482:	6818      	ldr	r0, [r3, #0]
 800b484:	460c      	mov	r4, r1
 800b486:	b118      	cbz	r0, 800b490 <__swsetup_r+0x14>
 800b488:	6a03      	ldr	r3, [r0, #32]
 800b48a:	b90b      	cbnz	r3, 800b490 <__swsetup_r+0x14>
 800b48c:	f7fd ffb2 	bl	80093f4 <__sinit>
 800b490:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b494:	0719      	lsls	r1, r3, #28
 800b496:	d422      	bmi.n	800b4de <__swsetup_r+0x62>
 800b498:	06da      	lsls	r2, r3, #27
 800b49a:	d407      	bmi.n	800b4ac <__swsetup_r+0x30>
 800b49c:	2209      	movs	r2, #9
 800b49e:	602a      	str	r2, [r5, #0]
 800b4a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4a4:	81a3      	strh	r3, [r4, #12]
 800b4a6:	f04f 30ff 	mov.w	r0, #4294967295
 800b4aa:	e033      	b.n	800b514 <__swsetup_r+0x98>
 800b4ac:	0758      	lsls	r0, r3, #29
 800b4ae:	d512      	bpl.n	800b4d6 <__swsetup_r+0x5a>
 800b4b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b4b2:	b141      	cbz	r1, 800b4c6 <__swsetup_r+0x4a>
 800b4b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b4b8:	4299      	cmp	r1, r3
 800b4ba:	d002      	beq.n	800b4c2 <__swsetup_r+0x46>
 800b4bc:	4628      	mov	r0, r5
 800b4be:	f7fe feff 	bl	800a2c0 <_free_r>
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	6363      	str	r3, [r4, #52]	@ 0x34
 800b4c6:	89a3      	ldrh	r3, [r4, #12]
 800b4c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b4cc:	81a3      	strh	r3, [r4, #12]
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	6063      	str	r3, [r4, #4]
 800b4d2:	6923      	ldr	r3, [r4, #16]
 800b4d4:	6023      	str	r3, [r4, #0]
 800b4d6:	89a3      	ldrh	r3, [r4, #12]
 800b4d8:	f043 0308 	orr.w	r3, r3, #8
 800b4dc:	81a3      	strh	r3, [r4, #12]
 800b4de:	6923      	ldr	r3, [r4, #16]
 800b4e0:	b94b      	cbnz	r3, 800b4f6 <__swsetup_r+0x7a>
 800b4e2:	89a3      	ldrh	r3, [r4, #12]
 800b4e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b4e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4ec:	d003      	beq.n	800b4f6 <__swsetup_r+0x7a>
 800b4ee:	4621      	mov	r1, r4
 800b4f0:	4628      	mov	r0, r5
 800b4f2:	f000 f883 	bl	800b5fc <__smakebuf_r>
 800b4f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4fa:	f013 0201 	ands.w	r2, r3, #1
 800b4fe:	d00a      	beq.n	800b516 <__swsetup_r+0x9a>
 800b500:	2200      	movs	r2, #0
 800b502:	60a2      	str	r2, [r4, #8]
 800b504:	6962      	ldr	r2, [r4, #20]
 800b506:	4252      	negs	r2, r2
 800b508:	61a2      	str	r2, [r4, #24]
 800b50a:	6922      	ldr	r2, [r4, #16]
 800b50c:	b942      	cbnz	r2, 800b520 <__swsetup_r+0xa4>
 800b50e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b512:	d1c5      	bne.n	800b4a0 <__swsetup_r+0x24>
 800b514:	bd38      	pop	{r3, r4, r5, pc}
 800b516:	0799      	lsls	r1, r3, #30
 800b518:	bf58      	it	pl
 800b51a:	6962      	ldrpl	r2, [r4, #20]
 800b51c:	60a2      	str	r2, [r4, #8]
 800b51e:	e7f4      	b.n	800b50a <__swsetup_r+0x8e>
 800b520:	2000      	movs	r0, #0
 800b522:	e7f7      	b.n	800b514 <__swsetup_r+0x98>
 800b524:	20000020 	.word	0x20000020

0800b528 <_raise_r>:
 800b528:	291f      	cmp	r1, #31
 800b52a:	b538      	push	{r3, r4, r5, lr}
 800b52c:	4605      	mov	r5, r0
 800b52e:	460c      	mov	r4, r1
 800b530:	d904      	bls.n	800b53c <_raise_r+0x14>
 800b532:	2316      	movs	r3, #22
 800b534:	6003      	str	r3, [r0, #0]
 800b536:	f04f 30ff 	mov.w	r0, #4294967295
 800b53a:	bd38      	pop	{r3, r4, r5, pc}
 800b53c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b53e:	b112      	cbz	r2, 800b546 <_raise_r+0x1e>
 800b540:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b544:	b94b      	cbnz	r3, 800b55a <_raise_r+0x32>
 800b546:	4628      	mov	r0, r5
 800b548:	f000 f830 	bl	800b5ac <_getpid_r>
 800b54c:	4622      	mov	r2, r4
 800b54e:	4601      	mov	r1, r0
 800b550:	4628      	mov	r0, r5
 800b552:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b556:	f000 b817 	b.w	800b588 <_kill_r>
 800b55a:	2b01      	cmp	r3, #1
 800b55c:	d00a      	beq.n	800b574 <_raise_r+0x4c>
 800b55e:	1c59      	adds	r1, r3, #1
 800b560:	d103      	bne.n	800b56a <_raise_r+0x42>
 800b562:	2316      	movs	r3, #22
 800b564:	6003      	str	r3, [r0, #0]
 800b566:	2001      	movs	r0, #1
 800b568:	e7e7      	b.n	800b53a <_raise_r+0x12>
 800b56a:	2100      	movs	r1, #0
 800b56c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b570:	4620      	mov	r0, r4
 800b572:	4798      	blx	r3
 800b574:	2000      	movs	r0, #0
 800b576:	e7e0      	b.n	800b53a <_raise_r+0x12>

0800b578 <raise>:
 800b578:	4b02      	ldr	r3, [pc, #8]	@ (800b584 <raise+0xc>)
 800b57a:	4601      	mov	r1, r0
 800b57c:	6818      	ldr	r0, [r3, #0]
 800b57e:	f7ff bfd3 	b.w	800b528 <_raise_r>
 800b582:	bf00      	nop
 800b584:	20000020 	.word	0x20000020

0800b588 <_kill_r>:
 800b588:	b538      	push	{r3, r4, r5, lr}
 800b58a:	4d07      	ldr	r5, [pc, #28]	@ (800b5a8 <_kill_r+0x20>)
 800b58c:	2300      	movs	r3, #0
 800b58e:	4604      	mov	r4, r0
 800b590:	4608      	mov	r0, r1
 800b592:	4611      	mov	r1, r2
 800b594:	602b      	str	r3, [r5, #0]
 800b596:	f7f6 fe8f 	bl	80022b8 <_kill>
 800b59a:	1c43      	adds	r3, r0, #1
 800b59c:	d102      	bne.n	800b5a4 <_kill_r+0x1c>
 800b59e:	682b      	ldr	r3, [r5, #0]
 800b5a0:	b103      	cbz	r3, 800b5a4 <_kill_r+0x1c>
 800b5a2:	6023      	str	r3, [r4, #0]
 800b5a4:	bd38      	pop	{r3, r4, r5, pc}
 800b5a6:	bf00      	nop
 800b5a8:	200045b4 	.word	0x200045b4

0800b5ac <_getpid_r>:
 800b5ac:	f7f6 be7c 	b.w	80022a8 <_getpid>

0800b5b0 <__swhatbuf_r>:
 800b5b0:	b570      	push	{r4, r5, r6, lr}
 800b5b2:	460c      	mov	r4, r1
 800b5b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5b8:	2900      	cmp	r1, #0
 800b5ba:	b096      	sub	sp, #88	@ 0x58
 800b5bc:	4615      	mov	r5, r2
 800b5be:	461e      	mov	r6, r3
 800b5c0:	da0d      	bge.n	800b5de <__swhatbuf_r+0x2e>
 800b5c2:	89a3      	ldrh	r3, [r4, #12]
 800b5c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b5c8:	f04f 0100 	mov.w	r1, #0
 800b5cc:	bf14      	ite	ne
 800b5ce:	2340      	movne	r3, #64	@ 0x40
 800b5d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b5d4:	2000      	movs	r0, #0
 800b5d6:	6031      	str	r1, [r6, #0]
 800b5d8:	602b      	str	r3, [r5, #0]
 800b5da:	b016      	add	sp, #88	@ 0x58
 800b5dc:	bd70      	pop	{r4, r5, r6, pc}
 800b5de:	466a      	mov	r2, sp
 800b5e0:	f000 f848 	bl	800b674 <_fstat_r>
 800b5e4:	2800      	cmp	r0, #0
 800b5e6:	dbec      	blt.n	800b5c2 <__swhatbuf_r+0x12>
 800b5e8:	9901      	ldr	r1, [sp, #4]
 800b5ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b5ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b5f2:	4259      	negs	r1, r3
 800b5f4:	4159      	adcs	r1, r3
 800b5f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b5fa:	e7eb      	b.n	800b5d4 <__swhatbuf_r+0x24>

0800b5fc <__smakebuf_r>:
 800b5fc:	898b      	ldrh	r3, [r1, #12]
 800b5fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b600:	079d      	lsls	r5, r3, #30
 800b602:	4606      	mov	r6, r0
 800b604:	460c      	mov	r4, r1
 800b606:	d507      	bpl.n	800b618 <__smakebuf_r+0x1c>
 800b608:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b60c:	6023      	str	r3, [r4, #0]
 800b60e:	6123      	str	r3, [r4, #16]
 800b610:	2301      	movs	r3, #1
 800b612:	6163      	str	r3, [r4, #20]
 800b614:	b003      	add	sp, #12
 800b616:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b618:	ab01      	add	r3, sp, #4
 800b61a:	466a      	mov	r2, sp
 800b61c:	f7ff ffc8 	bl	800b5b0 <__swhatbuf_r>
 800b620:	9f00      	ldr	r7, [sp, #0]
 800b622:	4605      	mov	r5, r0
 800b624:	4639      	mov	r1, r7
 800b626:	4630      	mov	r0, r6
 800b628:	f7fe febe 	bl	800a3a8 <_malloc_r>
 800b62c:	b948      	cbnz	r0, 800b642 <__smakebuf_r+0x46>
 800b62e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b632:	059a      	lsls	r2, r3, #22
 800b634:	d4ee      	bmi.n	800b614 <__smakebuf_r+0x18>
 800b636:	f023 0303 	bic.w	r3, r3, #3
 800b63a:	f043 0302 	orr.w	r3, r3, #2
 800b63e:	81a3      	strh	r3, [r4, #12]
 800b640:	e7e2      	b.n	800b608 <__smakebuf_r+0xc>
 800b642:	89a3      	ldrh	r3, [r4, #12]
 800b644:	6020      	str	r0, [r4, #0]
 800b646:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b64a:	81a3      	strh	r3, [r4, #12]
 800b64c:	9b01      	ldr	r3, [sp, #4]
 800b64e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b652:	b15b      	cbz	r3, 800b66c <__smakebuf_r+0x70>
 800b654:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b658:	4630      	mov	r0, r6
 800b65a:	f000 f81d 	bl	800b698 <_isatty_r>
 800b65e:	b128      	cbz	r0, 800b66c <__smakebuf_r+0x70>
 800b660:	89a3      	ldrh	r3, [r4, #12]
 800b662:	f023 0303 	bic.w	r3, r3, #3
 800b666:	f043 0301 	orr.w	r3, r3, #1
 800b66a:	81a3      	strh	r3, [r4, #12]
 800b66c:	89a3      	ldrh	r3, [r4, #12]
 800b66e:	431d      	orrs	r5, r3
 800b670:	81a5      	strh	r5, [r4, #12]
 800b672:	e7cf      	b.n	800b614 <__smakebuf_r+0x18>

0800b674 <_fstat_r>:
 800b674:	b538      	push	{r3, r4, r5, lr}
 800b676:	4d07      	ldr	r5, [pc, #28]	@ (800b694 <_fstat_r+0x20>)
 800b678:	2300      	movs	r3, #0
 800b67a:	4604      	mov	r4, r0
 800b67c:	4608      	mov	r0, r1
 800b67e:	4611      	mov	r1, r2
 800b680:	602b      	str	r3, [r5, #0]
 800b682:	f7f6 fe79 	bl	8002378 <_fstat>
 800b686:	1c43      	adds	r3, r0, #1
 800b688:	d102      	bne.n	800b690 <_fstat_r+0x1c>
 800b68a:	682b      	ldr	r3, [r5, #0]
 800b68c:	b103      	cbz	r3, 800b690 <_fstat_r+0x1c>
 800b68e:	6023      	str	r3, [r4, #0]
 800b690:	bd38      	pop	{r3, r4, r5, pc}
 800b692:	bf00      	nop
 800b694:	200045b4 	.word	0x200045b4

0800b698 <_isatty_r>:
 800b698:	b538      	push	{r3, r4, r5, lr}
 800b69a:	4d06      	ldr	r5, [pc, #24]	@ (800b6b4 <_isatty_r+0x1c>)
 800b69c:	2300      	movs	r3, #0
 800b69e:	4604      	mov	r4, r0
 800b6a0:	4608      	mov	r0, r1
 800b6a2:	602b      	str	r3, [r5, #0]
 800b6a4:	f7f6 fe78 	bl	8002398 <_isatty>
 800b6a8:	1c43      	adds	r3, r0, #1
 800b6aa:	d102      	bne.n	800b6b2 <_isatty_r+0x1a>
 800b6ac:	682b      	ldr	r3, [r5, #0]
 800b6ae:	b103      	cbz	r3, 800b6b2 <_isatty_r+0x1a>
 800b6b0:	6023      	str	r3, [r4, #0]
 800b6b2:	bd38      	pop	{r3, r4, r5, pc}
 800b6b4:	200045b4 	.word	0x200045b4

0800b6b8 <sqrtf>:
 800b6b8:	b508      	push	{r3, lr}
 800b6ba:	ed2d 8b02 	vpush	{d8}
 800b6be:	eeb0 8a40 	vmov.f32	s16, s0
 800b6c2:	f000 f817 	bl	800b6f4 <__ieee754_sqrtf>
 800b6c6:	eeb4 8a48 	vcmp.f32	s16, s16
 800b6ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6ce:	d60c      	bvs.n	800b6ea <sqrtf+0x32>
 800b6d0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b6f0 <sqrtf+0x38>
 800b6d4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b6d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6dc:	d505      	bpl.n	800b6ea <sqrtf+0x32>
 800b6de:	f7fd ff75 	bl	80095cc <__errno>
 800b6e2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b6e6:	2321      	movs	r3, #33	@ 0x21
 800b6e8:	6003      	str	r3, [r0, #0]
 800b6ea:	ecbd 8b02 	vpop	{d8}
 800b6ee:	bd08      	pop	{r3, pc}
 800b6f0:	00000000 	.word	0x00000000

0800b6f4 <__ieee754_sqrtf>:
 800b6f4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b6f8:	4770      	bx	lr
	...

0800b6fc <_init>:
 800b6fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6fe:	bf00      	nop
 800b700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b702:	bc08      	pop	{r3}
 800b704:	469e      	mov	lr, r3
 800b706:	4770      	bx	lr

0800b708 <_fini>:
 800b708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b70a:	bf00      	nop
 800b70c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b70e:	bc08      	pop	{r3}
 800b710:	469e      	mov	lr, r3
 800b712:	4770      	bx	lr
