
library IEEE;
use Ieee.std_logic_1164.all;

entity LeftShifter16bit is
	port(
		A : in std_logic_vector (15 downto 0);
		shamt : in std_logic_vector (3 downto 0);
		O : out std_logic_vector (15 downto 0);
	);
end entity;

architecture behave of RightShifter16bit is

signal shamtsignal : std_logic (3 downto 0);
signal shiftedA : std_logic (15 downto 0);

begin
	shamtsignal <= shamt;
	shiftedA <= A;
	
	process(A)
	begin
		while shamtsignal > 0 loop
			shiftedA <= shiftedA sll 2;
			shamtsignal := shamtsignal - 1;
		end loop
		O <= shiftedA;
end
architecture;
