Record=TopLevelDocument|FileName=ECS.SchDoc
Record=SheetSymbol|SourceDocument=ECS.SchDoc|Designator=AD9244A|SchDesignator=AD9244A|FileName=AD9244.SchDoc|SymbolType=Normal|RawFileName=AD9244.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=ECS.SchDoc|Designator=AD9244B|SchDesignator=AD9244B|FileName=AD9244.SchDoc|SymbolType=Normal|RawFileName=AD9244.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=ECS.SchDoc|Designator=FPGA|SchDesignator=FPGA|FileName=FPGA.SchDoc|SymbolType=Normal|RawFileName=FPGA.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=FPGA_COMPONENT|BaseComponentDesignator=XC6SLX9-144|DocumentName=FPGA.SchDoc|LibraryReference=XC6SLX9-2TQG144C|SubProjectPath= |Configuration= |Description=Spartan-6 LX 1.2V FPGA, 102 User I/Os, 144-Pin TQFP (0.5mm Pitch), Speed Grade 2, Commercial Grade, Pb-Free|NexusDeviceId=XC6SLX9-2TQG144C|SubPartUniqueId1=GHKTJIAV|SubPartDocPath1=FPGA.SchDoc|SubPartUniqueId2=KSVUWNTK|SubPartDocPath2=FPGA.SchDoc|SubPartUniqueId3=ULYTGIDR|SubPartDocPath3=FPGA.SchDoc|SubPartUniqueId4=NKSRGERK|SubPartDocPath4=FPGA.SchDoc|SubPartUniqueId5=WVNKWNQC|SubPartDocPath5=FPGA.SchDoc|SubPartUniqueId6=CYFLOUVT|SubPartDocPath6=FPGA.SchDoc|SubPartUniqueId7=KADXLBXT|SubPartDocPath7=FPGA.SchDoc
