digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS:SizedFIFO_b"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 3;
	4 [label="VAR_DECLARE  INPUT"];
	3 -> 4;
	5 [label="IDENTIFIERS:CLK"];
	4 -> 5;
	16 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 16;
	17 [label="VAR_DECLARE  INPUT"];
	16 -> 17;
	18 [label="IDENTIFIERS:D_IN"];
	17 -> 18;
	19 [label="NUMBERS DEC:312"];
	17 -> 19;
	20 [label="NUMBERS DEC:0"];
	17 -> 20;
	29 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 29;
	30 [label="VAR_DECLARE  INPUT"];
	29 -> 30;
	31 [label="IDENTIFIERS:ENQ"];
	30 -> 31;
	42 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 42;
	43 [label="VAR_DECLARE  INPUT"];
	42 -> 43;
	44 [label="IDENTIFIERS:DEQ"];
	43 -> 44;
	55 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 55;
	56 [label="VAR_DECLARE  INPUT"];
	55 -> 56;
	57 [label="IDENTIFIERS:CLR"];
	56 -> 57;
	68 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 68;
	69 [label="VAR_DECLARE  OUTPUT"];
	68 -> 69;
	70 [label="IDENTIFIERS:D_OUT"];
	69 -> 70;
	71 [label="NUMBERS DEC:312"];
	69 -> 71;
	72 [label="NUMBERS DEC:0"];
	69 -> 72;
	81 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 81;
	82 [label="VAR_DECLARE  OUTPUT"];
	81 -> 82;
	83 [label="IDENTIFIERS:FULL_N"];
	82 -> 83;
	94 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 94;
	95 [label="VAR_DECLARE  OUTPUT"];
	94 -> 95;
	96 [label="IDENTIFIERS:EMPTY_N"];
	95 -> 96;
	107 [label="MODULE_ITEMS"];
	0 -> 107;
	108 [label="VAR_DECLARE_LIST"];
	107 -> 108;
	109 [label="VAR_DECLARE  INPUT"];
	108 -> 109;
	110 [label="IDENTIFIERS:CLK"];
	109 -> 110;
	116 [label="VAR_DECLARE_LIST"];
	107 -> 116;
	117 [label="VAR_DECLARE  INPUT"];
	116 -> 117;
	118 [label="IDENTIFIERS:D_IN"];
	117 -> 118;
	119 [label="NUMBERS DEC:312"];
	117 -> 119;
	120 [label="NUMBERS DEC:0"];
	117 -> 120;
	124 [label="VAR_DECLARE_LIST"];
	107 -> 124;
	125 [label="VAR_DECLARE  INPUT"];
	124 -> 125;
	126 [label="IDENTIFIERS:ENQ"];
	125 -> 126;
	132 [label="VAR_DECLARE_LIST"];
	107 -> 132;
	133 [label="VAR_DECLARE  INPUT"];
	132 -> 133;
	134 [label="IDENTIFIERS:DEQ"];
	133 -> 134;
	140 [label="VAR_DECLARE_LIST"];
	107 -> 140;
	141 [label="VAR_DECLARE  INPUT"];
	140 -> 141;
	142 [label="IDENTIFIERS:CLR"];
	141 -> 142;
	148 [label="VAR_DECLARE_LIST"];
	107 -> 148;
	149 [label="VAR_DECLARE  OUTPUT"];
	148 -> 149;
	150 [label="IDENTIFIERS:D_OUT"];
	149 -> 150;
	151 [label="NUMBERS DEC:312"];
	149 -> 151;
	152 [label="NUMBERS DEC:0"];
	149 -> 152;
	156 [label="VAR_DECLARE_LIST"];
	107 -> 156;
	157 [label="VAR_DECLARE  OUTPUT"];
	156 -> 157;
	158 [label="IDENTIFIERS:FULL_N"];
	157 -> 158;
	164 [label="VAR_DECLARE_LIST"];
	107 -> 164;
	165 [label="VAR_DECLARE  OUTPUT"];
	164 -> 165;
	166 [label="IDENTIFIERS:EMPTY_N"];
	165 -> 166;
	172 [label="VAR_DECLARE_LIST"];
	107 -> 172;
	173 [label="VAR_DECLARE  WIRE"];
	172 -> 173;
	174 [label="IDENTIFIERS:fulln"];
	173 -> 174;
	180 [label="VAR_DECLARE_LIST"];
	107 -> 180;
	181 [label="VAR_DECLARE  WIRE"];
	180 -> 181;
	182 [label="IDENTIFIERS:emptyn"];
	181 -> 182;
	188 [label="VAR_DECLARE_LIST"];
	107 -> 188;
	189 [label="VAR_DECLARE  WIRE"];
	188 -> 189;
	190 [label="IDENTIFIERS:always_one"];
	189 -> 190;
	196 [label="VAR_DECLARE_LIST"];
	107 -> 196;
	197 [label="VAR_DECLARE  WIRE"];
	196 -> 197;
	198 [label="IDENTIFIERS:always_zero"];
	197 -> 198;
	204 [label="ASSIGN"];
	107 -> 204;
	205 [label="BLOCKING_STATEMENT"];
	204 -> 205;
	206 [label="IDENTIFIERS:always_one"];
	205 -> 206;
	207 [label="NUMBERS BIN:1"];
	205 -> 207;
	208 [label="ASSIGN"];
	107 -> 208;
	209 [label="BLOCKING_STATEMENT"];
	208 -> 209;
	210 [label="IDENTIFIERS:always_zero"];
	209 -> 210;
	211 [label="NUMBERS BIN:0"];
	209 -> 211;
	212 [label="MODULE_INSTANCE"];
	107 -> 212;
	213 [label="IDENTIFIERS:generic_fifo_sc_g"];
	212 -> 213;
	214 [label="MODULE_NAMED_INSTANCE"];
	212 -> 214;
	215 [label="IDENTIFIERS:fifo_1"];
	214 -> 215;
	216 [label="MODULE_CONNECT_LIST"];
	214 -> 216;
	217 [label="MODULE_CONNECT"];
	216 -> 217;
	218 [label="IDENTIFIERS:clk"];
	217 -> 218;
	219 [label="IDENTIFIERS:CLK"];
	217 -> 219;
	220 [label="MODULE_CONNECT"];
	216 -> 220;
	221 [label="IDENTIFIERS:rst"];
	220 -> 221;
	222 [label="IDENTIFIERS:always_one"];
	220 -> 222;
	223 [label="MODULE_CONNECT"];
	216 -> 223;
	224 [label="IDENTIFIERS:clr"];
	223 -> 224;
	225 [label="IDENTIFIERS:CLR"];
	223 -> 225;
	226 [label="MODULE_CONNECT"];
	216 -> 226;
	227 [label="IDENTIFIERS:din"];
	226 -> 227;
	228 [label="IDENTIFIERS:D_IN"];
	226 -> 228;
	229 [label="MODULE_CONNECT"];
	216 -> 229;
	230 [label="IDENTIFIERS:we"];
	229 -> 230;
	231 [label="IDENTIFIERS:ENQ"];
	229 -> 231;
	232 [label="MODULE_CONNECT"];
	216 -> 232;
	233 [label="IDENTIFIERS:dout"];
	232 -> 233;
	234 [label="IDENTIFIERS:D_OUT"];
	232 -> 234;
	235 [label="MODULE_CONNECT"];
	216 -> 235;
	236 [label="IDENTIFIERS:re"];
	235 -> 236;
	237 [label="IDENTIFIERS:DEQ"];
	235 -> 237;
	238 [label="MODULE_CONNECT"];
	216 -> 238;
	239 [label="IDENTIFIERS:full_r"];
	238 -> 239;
	240 [label="IDENTIFIERS:FULL_N"];
	238 -> 240;
	241 [label="MODULE_CONNECT"];
	216 -> 241;
	242 [label="IDENTIFIERS:empty_r"];
	241 -> 242;
	243 [label="IDENTIFIERS:EMPTY_N"];
	241 -> 243;
	244 [label="MODULE_CONNECT"];
	216 -> 244;
	245 [label="IDENTIFIERS:full_n_r"];
	244 -> 245;
	246 [label="IDENTIFIERS:fulln"];
	244 -> 246;
	247 [label="MODULE_CONNECT"];
	216 -> 247;
	248 [label="IDENTIFIERS:empty_n_r"];
	247 -> 248;
	249 [label="IDENTIFIERS:emptyn"];
	247 -> 249;
}
