msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESSPOT-Creation-Date:2023-12-02 00:23+0800PO-"
"Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME <EMAIL@ADDRESS"
">Language-Team:LANGUAGE <LL@li.org>MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2023-12-07 15:47+0000\n"
"Last-Translator: Readon <xydarcher@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdlforewordindex/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.3-dev\n"

#: ../../SpinalHDL/Foreword/index.rst:4
msgid "Foreword"
msgstr "前言"

#: ../../SpinalHDL/Foreword/index.rst:6
msgid "Preliminary notes:"
msgstr "初步说明："

#: ../../SpinalHDL/Foreword/index.rst:8
msgid ""
"All the following statements will be about describing digital hardware. "
"Verification is another tasty topic."
msgstr "以下所有陈述都是关于描述数字硬件电路的。验证是另一个有趣的话题。"

#: ../../SpinalHDL/Foreword/index.rst:10
msgid ""
"For conciseness, let's assume that SystemVerilog is a recent revision of "
"Verilog."
msgstr "为了简洁，我们假设SystemVerilog是Verilog的最新版本。"

#: ../../SpinalHDL/Foreword/index.rst:12
msgid ""
"When reading this, we should not underestimate how much our attachment for "
"our favourite HDL will bias our judgement."
msgstr "当我们阅读这段话时，我们不应低估最喜欢的硬件描述语言对我们判断的影响。"

#: ../../SpinalHDL/Foreword/index.rst:17
msgid "Why moving away from traditional HDL"
msgstr "为什么要放弃传统的 HDL"

#: ../../SpinalHDL/Foreword/index.rst:20
msgid "VHDL/Verilog aren't Hardware Description Languages"
msgstr "VHDL/Verilog 不是硬件描述语言"

#: ../../SpinalHDL/Foreword/index.rst:22
msgid ""
"Those languages are event driven languages created initially for "
"simulation/documentation purposes. Only in a second time they were used as "
"inputs languages for synthesis tools. Which explain the roots of a lot of "
"the following points."
msgstr "这些语言最初是为了模拟/文档目的而创建的事件驱动语言。只有在后来，它们才被用作"
"综合工具的输入语言。这就解释了以下许多观点的根源。"

#: ../../SpinalHDL/Foreword/index.rst:29
msgid "Event driven paradigm doesn't make any sense for RTL"
msgstr "事件驱动范式对于 RTL 没有任何意义"

#: ../../SpinalHDL/Foreword/index.rst:31
msgid ""
"When you think about it, describing digital hardware (RTL) by using "
"process/always blocks doesn't make any practical senses. Why do we have to "
"worry about a sensitivity list? Why do we have to split our design between "
"processes/always blocks of different natures (combinatorial logic / register"
" without reset / register with async reset)?"
msgstr ""
"仔细想想，使用 process/always 块描述数字硬件 (RTL) 没有任何实际意义。为什么我"
"们必须担心敏感列表？为什么我们必须在不同性质的进程(process)/always块之间分割"
"我们的设计（组合逻辑/不带复位的寄存器/带异步复位的寄存器）？"

#: ../../SpinalHDL/Foreword/index.rst:37
msgid "For instance, to implement this:"
msgstr "例如，要实现这个："

#: ../../SpinalHDL/Foreword/index.rst:42
msgid "Using VHDL processes you write this:"
msgstr "使用 VHDL 流程，您可以编写以下内容："

#: ../../SpinalHDL/Foreword/index.rst:78
msgid "Using SpinalHDL you write this:"
msgstr "使用 SpinalHDL 你可以这样写："

#: ../../SpinalHDL/Foreword/index.rst:93
msgid ""
"As for everything, you can get used to this event driven semantic, until you"
" taste something better."
msgstr "所有事情都是这样，您可以习惯这种事件驱动的语义，直到您尝试更好的事物。"

#: ../../SpinalHDL/Foreword/index.rst:98
msgid "Recent revisions of VHDL and Verilog aren't usable"
msgstr "VHDL 和 Verilog 的最新版本不可用"

#: ../../SpinalHDL/Foreword/index.rst:100
msgid ""
"The EDA industry is really slow to implement VHDL 2008 and SystemVerilog "
"synthesis capabilities in their tools. Additionally, when it's done, it "
"appear that only a constraining subset of the language is implemented (not "
"talking about simulation features). It result that using any interesting "
"feature of those language revision isn't safe as:"
msgstr ""
"EDA 行业在其工具中实现 VHDL 2008 和 SystemVerilog 综合功能的速度确实很慢。此"
"外，当它完成时，似乎只实现了该语言的一个约束子集（不谈论仿真功能）。结果是使"
"用这些语言修订版的任何有趣功能都不安全，因为："

#: ../../SpinalHDL/Foreword/index.rst:106
msgid "It will probably make your code incompatible with many EDA tools."
msgstr "它可能会使您的代码与许多 EDA 工具不兼容。"

#: ../../SpinalHDL/Foreword/index.rst:107
msgid ""
"Other companies will likely not accept your IP as their flow isn't ready for"
" it."
msgstr "其他公司可能不会接受您的 IP，因为他们的流程尚未准备好。"

#: ../../SpinalHDL/Foreword/index.rst:110
msgid ""
"Anyway, those revisions don't change the heart of those HDL issues: they are"
" based on a event driven paradigm which doesn't make sense to describe "
"digital hardware."
msgstr "无论如何，这些修订并没有改变 HDL "
"问题的核心：它们基于事件驱动范的范式，这对于描述数字硬件没有意义。"

#: ../../SpinalHDL/Foreword/index.rst:116
msgid ""
"VHDL records, Verilog struct are broken (SystemVerilog is good on this, if "
"you can use it)"
msgstr "VHDL 结构记录（record），Verilog 结构（struct）已经破碎（SystemVerilog "
"在这方面很好，如果您可以使用它）"

#: ../../SpinalHDL/Foreword/index.rst:118
msgid ""
"You can't use them to define an interface, because you can't define their "
"internal signal directions. Even worst, you can't give them construction "
"parameters! So, define your RGB record/struct once, and hope you never have "
"to use it with bigger/smaller color channels..."
msgstr ""
"您不能使用它们来定义接口，因为您无法定义它们的内部信号方向。更糟糕的是，您无"
"法向他们提供构造参数！因此，只能一次性定义好 RGB "
"记录/结构，但愿您永远不必将其与不同大小的颜色通道一起使用......"

#: ../../SpinalHDL/Foreword/index.rst:123
msgid ""
"Also a fancy thing with VHDL is the fact that if you want to add an array of"
" something into a component entity, you have to define the type of this "
"array into a package... Which can't be parameterized..."
msgstr "VHDL 的另一个奇特之处是，如果您想将某个数组添加到组件实体中，则必须将该数组的"
"类型定义到包中...这就不能参数化了..."

#: ../../SpinalHDL/Foreword/index.rst:127
msgid "For instance, below is a SpinalHDL APB3 bus definition:"
msgstr "例如，下面是 SpinalHDL APB3 总线定义："

#: ../../SpinalHDL/Foreword/index.rst:159
msgid ""
"Then about the VHDL 2008 partial solution and the SystemVerilog "
"interface/modport, lucky you are if your EDA tools / company flow / company "
"policy allow you to use them."
msgstr ""
"然后VHDL 2008有部分的解决方案和SystemVerilog接口/modport也能有所帮助，如果您"
"的EDA工具/公司流程/公司政策允许您使用它们，那么您很幸运。"

#: ../../SpinalHDL/Foreword/index.rst:165
msgid "VHDL and Verilog are so verbose"
msgstr "VHDL 和 Verilog 太冗长了"

#: ../../SpinalHDL/Foreword/index.rst:167
msgid ""
"Really, with VHDL and Verilog, when it starts to be about component "
"instantiation interconnection, the copy-paste god has to be invoked."
msgstr "对于VHDL和Verilog，当它开始涉及组件实例化互连时，必须使用Ctrl-V/C大法。"

#: ../../SpinalHDL/Foreword/index.rst:170
msgid ""
"To understand it more deeply, below is a SpinalHDL example performing some "
"peripherals instantiation and adding the APB3 decoder required to access "
"them."
msgstr "要更深入地理解它，下面是一个使用SpinalHDL实例化一些外设并添加用于访问它们所需"
"的APB3解码器的示例。"

#: ../../SpinalHDL/Foreword/index.rst:203
msgid ""
"Done. That's all. You don't have to bind each signal one by one when you "
"instantiate a module/component because you can access their interfaces in a "
"object-oriented manner."
msgstr "完成。这就是所有内容。在实例化模块/组件时，你不必一个接一个地绑定信号，因为你"
"可以以面向对象的方式访问它们的接口。"

#: ../../SpinalHDL/Foreword/index.rst:207
msgid ""
"Also about VHDL/Verilog struct/records, we can say that they are really "
"dirty tricks, without true parameterization and reusability capabilities, "
"trying to hide the fact that those languages were poorly designed."
msgstr ""
"另外，关于 VHDL/Verilog 结构/记录，可以说它们确实是无用的，没有真正的参数化和"
"可重用性功能，仅仅是试图掩盖这些语言设计不佳的事实。"

#: ../../SpinalHDL/Foreword/index.rst:213
msgid "Meta Hardware Description capabilities"
msgstr "元硬件描述能力"

#: ../../SpinalHDL/Foreword/index.rst:215
msgid ""
"Basically VHDL and Verilog provide some elaboration tools which aren't "
"directly mapped into hardware as loops / generate statements / macro / "
"function / procedure / task. But that's all."
msgstr "VHDL 和 Verilog 提供了一些实例细化工具，这些工具不会直接映射到硬件中，如循环/"
"生成语句/宏/函数/过程/任务。但仅此而已。"

#: ../../SpinalHDL/Foreword/index.rst:219
msgid ""
"And even then, they are really limited. For instance, one can't define "
"process/always/component/module blocks into a task/procedure. It is really a"
" bottleneck for many fancy things."
msgstr "即便如此，它们的作用也确实有限。例如，不能将进程/always块/组件/模块块定义到任"
"务/过程中。这确实是许多高级功能的瓶颈。"

#: ../../SpinalHDL/Foreword/index.rst:223
msgid ""
"With SpinalHDL you can call a user-defined task/procedure on a bus like "
"that: ``myHandshakeBus.queue(depth=64)``. Below is some code including the "
"definition."
msgstr ""
"使用 "
"SpinalHDL，您可以在总线上调用用户定义的任务/过程，如下所示：``myHandshakeBus."
"queue(depth=64)``。下面是一些包含定义的代码。"

#: ../../SpinalHDL/Foreword/index.rst:249
msgid ""
"Let's see further, imagine you want to define a state machine. With "
"VHDL/Verilog you have to write a lot of raw code with some switch statements"
" to do it. You can't define the notion of \"StateMachine\", which would give"
" you a nice syntax to define each state. Else you can use a third-party tool"
" to draw your state machine and then generate your VHDL/Verilog equivalent "
"code..."
msgstr ""
"让我们进一步想象，假设你想定义一个有限状态机。使用VHDL/"
"Verilog，你需要编写大量原始代码，并使用一些switch语句来实现它。"
"你不能定义\"StateMachine\"的概念，这将为你提供一个很好的语法来定义每个状态。"
"否则，你可以使用第三方工具来绘制你的有限状态机，然后生成等价的VHDL/"
"Verilog代码..."

#: ../../SpinalHDL/Foreword/index.rst:255
msgid ""
"Meta-hardware description capabilities of SpinalHDL enable you to define "
"your own tools which then allow you to define things in abstracts ways, as "
"for state machines."
msgstr "SpinalHDL 的元硬件描述能力使您能够定义自己的工具，然后允许您以抽象方式定义事"
"物，例如有限状态机。"

#: ../../SpinalHDL/Foreword/index.rst:259
msgid ""
"Below is an simple example of the usage of a state machine abstraction "
"defined on the top of SpinalHDL:"
msgstr "下面是SpinalHDL上有限状态机的一个简单的用法示例："

#: ../../SpinalHDL/Foreword/index.rst:290
msgid ""
"Imagine you want to generate the instruction decoding of your CPU. It could "
"require some fancy elaboration time algorithms to generate the less logic "
"possible. But in VHDL/Verilog, your only option to do these kind of things "
"is to write a script which generates the ``.vhd`` and ``.v`` that you want."
msgstr ""
"假设你想生成CPU的指令解码逻辑。这可能需要一些复杂的实例细化时算法来生成尽可能"
"少的逻辑。但是，在VHDL/Verilog中，你唯一的选择是用脚本生成你想要的 ``.vhd`` "
"和 ``.v`` 文件。"

#: ../../SpinalHDL/Foreword/index.rst:295
msgid ""
"There is really much to say about meta-hardware description, but the only "
"true way to understand it and get its real taste is to experiment it. The "
"goal with it is to stop playing with wires and gates, to start taking some "
"distance with that low level stuff, to think reusable."
msgstr ""
"关于元硬件描述确实有很多话要说，但理解它并得其真味的唯一方法就是进行实验。它"
"的目标是停止直接使用电线和门，与那些抽象层级较低的东西保持一定的距离，并思考"
"可重用的方法。"
