[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SingleCycleCPUSimlify|Adder",
    "duplicate":"~SingleCycleCPUSimlify|SingleCycleCPUSimlify/cpu:SingleCycleCPU/pcAdd4:Adder",
    "index":0.07692307692307693
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SingleCycleCPUSimlify|Adder_1",
    "duplicate":"~SingleCycleCPUSimlify|SingleCycleCPUSimlify/cpu:SingleCycleCPU/pcAddImm:Adder",
    "index":0.15384615384615385
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/SingleCycleCPUSimlify"
  }
]