## Description 

This is a simulation of a fictional processor design and architecture (Harvard Architecture) using Java

## Memory Structure 

A Harvard Architecture in which the Instruction data and Program Data are stored in two different memories `Data Memory size is 2048 rows,1 byte/row while Instruction Memory size is 1024 2 bytes/row `

## Registers 
 64 General Purpose Registers 1 byte/Register
 1 Status Register `contains the flags : Carry, Overflow, Negative, Sign, Zero`
 Program Counter size : 2 bytes