#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000142f8e65400 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum00000142f8e3fca0 .enum2/s (32)
   "READ" 0,
   "WRITE" 1
 ;
S_00000142f8e65590 .scope module, "cache_controller" "cache_controller" 3 97;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
o00000142f8e6cd18 .functor BUFZ 1, C4<z>; HiZ drive
v00000142f8dbbc30_0 .net "clk", 0 0, o00000142f8e6cd18;  0 drivers
S_00000142f8e6cb80 .scope module, "tb" "tb" 3 5;
 .timescale 0 0;
v00000142f8f99e60_0 .var "activate", 0 0;
v00000142f8f9ac20_0 .var "address", 15 0;
v00000142f8f9b120_0 .net "address_f_cache", 15 0, v00000142f8f9aea0_0;  1 drivers
v00000142f8f9a0e0_0 .net "block_f_cache", 31 0, v00000142f8f9b3a0_0;  1 drivers
v00000142f8f9b800_0 .var "clk", 0 0;
v00000142f8f9b8a0_0 .var "data", 15 0;
v00000142f8f9b940_0 .net "data_f_dut", 15 0, v00000142f8f9b9e0_0;  1 drivers
v00000142f8f9a360_0 .var/2s "instr_type", 31 0;
v00000142f8f99b40 .array "instructions", 31 0, 15 0;
v00000142f8f9a720_0 .net "mem_data", 31 0, v00000142f8f9ae00_0;  1 drivers
v00000142f8f99be0_0 .net "mem_load_req_f_cache", 0 0, v00000142f8f9b580_0;  1 drivers
v00000142f8f99c80_0 .net "mem_load_req_rdy", 0 0, v00000142f8f9a900_0;  1 drivers
v00000142f8f99dc0_0 .net "mem_load_toggle", 0 0, v00000142f8f9b760_0;  1 drivers
v00000142f8f9a180_0 .net "mem_store_ack", 0 0, v00000142f8f9acc0_0;  1 drivers
v00000142f8f9a220_0 .net "mem_store_completed", 0 0, v00000142f8f9afe0_0;  1 drivers
v00000142f8f9a7c0_0 .net "mem_store_req_f_cache", 0 0, v00000142f8f9b440_0;  1 drivers
S_00000142f8e0c170 .scope module, "dut" "cache" 3 41, 3 103 0, S_00000142f8e6cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "address_in";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /OUTPUT 16 "data_out";
    .port_info 3 /INPUT 1 "activate";
    .port_info 4 /INPUT 32 "instr_type";
    .port_info 5 /OUTPUT 32 "data_to_mem";
    .port_info 6 /INPUT 32 "data_f_mem";
    .port_info 7 /OUTPUT 1 "mem_load_req";
    .port_info 8 /OUTPUT 1 "mem_store_req";
    .port_info 9 /OUTPUT 1 "mem_store_ack";
    .port_info 10 /INPUT 1 "mem_store_completed";
    .port_info 11 /INPUT 1 "mem_load_req_rdy";
    .port_info 12 /INPUT 1 "mem_load_toggle";
    .port_info 13 /OUTPUT 16 "address_to_mem";
P_00000142f8e47c40 .param/l "BL_NUM_BYTES" 0 3 137, +C4<00000000000000000000000000000100>;
P_00000142f8e47c78 .param/l "CACHE_NUM_ROW" 0 3 104, +C4<00000000000000000000000000001000>;
P_00000142f8e47cb0 .param/l "CACHE_NUM_SET" 0 3 105, +C4<00000000000000000000000000000100>;
P_00000142f8e47ce8 .param/l "LRU_BPS" 0 3 106, +C4<00000000000000000000000000000100>;
P_00000142f8e47d20 .param/l "LRU_BPS_SQRD" 0 3 107, +C4<00000000000000000000000000000000000000000000000000000000000001111>;
v00000142f8f9a4a0 .array "LRU", 31 0, 3 0;
v00000142f8f99fa0_0 .net "activate", 0 0, v00000142f8f99e60_0;  1 drivers
v00000142f8f9a5e0_0 .net "address_in", 15 0, v00000142f8f9ac20_0;  1 drivers
v00000142f8f9aea0_0 .var "address_to_mem", 15 0;
v00000142f8f9b080_0 .var "block_address", 15 0;
v00000142f8f9b260_0 .var "block_num", 15 0;
v00000142f8f9a540 .array "cache_data", 31 0, 31 0;
v00000142f8f9b300_0 .net "data_f_mem", 31 0, v00000142f8f9ae00_0;  alias, 1 drivers
v00000142f8f9aa40_0 .net "data_in", 15 0, v00000142f8f9b8a0_0;  1 drivers
v00000142f8f9b9e0_0 .var "data_out", 15 0;
v00000142f8f9b3a0_0 .var "data_to_mem", 31 0;
v00000142f8f99d20_0 .net/2s "instr_type", 31 0, v00000142f8f9a360_0;  1 drivers
v00000142f8f9b580_0 .var "mem_load_req", 0 0;
v00000142f8f99f00_0 .net "mem_load_req_rdy", 0 0, v00000142f8f9a900_0;  alias, 1 drivers
v00000142f8f9a400_0 .net "mem_load_toggle", 0 0, v00000142f8f9b760_0;  alias, 1 drivers
v00000142f8f9acc0_0 .var "mem_store_ack", 0 0;
v00000142f8f9af40_0 .net "mem_store_completed", 0 0, v00000142f8f9afe0_0;  alias, 1 drivers
v00000142f8f9b440_0 .var "mem_store_req", 0 0;
v00000142f8f9aae0_0 .var "read_success", 0 0;
v00000142f8f9b4e0 .array "tag_number_set", 31 0, 10 0;
v00000142f8f9ad60 .array "vld_set", 31 0, 0 0;
E_00000142f8e5b330 .event anyedge, v00000142f8f99d20_0, v00000142f8f9aa40_0, v00000142f8f9a5e0_0, v00000142f8f99fa0_0;
S_00000142f8e0c3f0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 251, 3 251 0, S_00000142f8e0c170;
 .timescale 0 0;
v00000142f8db7120_0 .var/2s "i", 31 0;
S_00000142f8e0c720 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 3 252, 3 252 0, S_00000142f8e0c3f0;
 .timescale 0 0;
v00000142f8e0c580_0 .var/2s "j", 31 0;
S_00000142f8e0c8b0 .scope begin, "$unm_blk_25" "$unm_blk_25" 3 272, 3 272 0, S_00000142f8e0c170;
 .timescale 0 0;
v00000142f8e0ca40_0 .var "set_match_stm", 0 0;
v00000142f8e0cae0_0 .var "set_num_fsis", 0 0;
v00000142f8e34c30_0 .var "set_num_stm", 0 0;
v00000142f8f98f40_0 .var "space_found_fsis", 0 0;
E_00000142f8e5b230 .event anyedge, v00000142f8f99f00_0;
S_00000142f8e34cd0 .scope begin, "$unm_blk_34" "$unm_blk_34" 3 327, 3 327 0, S_00000142f8e0c170;
 .timescale 0 0;
v00000142f8f98c20_0 .var "set_num_st", 0 0;
v00000142f8f984a0_0 .var "space_found_st", 0 0;
S_00000142f8e34e60 .scope autotask, "find_oldest_set_col" "find_oldest_set_col" 3 211, 3 211 0, S_00000142f8e0c170;
 .timescale 0 0;
v00000142f8f98540_0 .var "highest_index", 0 0;
v00000142f8f98cc0_0 .var "highest_val", 3 0;
v00000142f8f98360_0 .var "oldest_set_col", 0 0;
v00000142f8f98ae0_0 .var/2s "row", 7 0;
TD_tb.dut.find_oldest_set_col ;
    %fork t_1, S_00000142f8e65d30;
    %jmp t_0;
    .scope S_00000142f8e65d30;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8f98540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142f8f98a40_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000142f8f98a40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000142f8f98cc0_0;
    %load/vec4 v00000142f8f98ae0_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v00000142f8f98a40_0;
    %pad/s 14;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000142f8f9a4a0, 4;
    %cmp/u;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v00000142f8f98ae0_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v00000142f8f98a40_0;
    %pad/s 14;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000142f8f9a4a0, 4;
    %store/vec4 v00000142f8f98cc0_0, 0, 4;
    %load/vec4 v00000142f8f98a40_0;
    %pad/s 1;
    %store/vec4 v00000142f8f98540_0, 0, 1;
T_0.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000142f8f98a40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000142f8f98a40_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_00000142f8e34e60;
t_0 %join;
    %end;
S_00000142f8e65d30 .scope autobegin, "$ivl_for_loop2" "$ivl_for_loop2" 3 218, 3 218 0, S_00000142f8e34e60;
 .timescale 0 0;
v00000142f8f98a40_0 .var/2s "i", 31 0;
S_00000142f8e65ec0 .scope autotask, "find_space_in_set" "find_space_in_set" 3 191, 3 191 0, S_00000142f8e0c170;
 .timescale 0 0;
v00000142f8f98180_0 .var/2s "row", 7 0;
v00000142f8f98fe0_0 .var "set_num", 0 0;
v00000142f8f985e0_0 .var "space_found", 0 0;
v00000142f8f98680_0 .var "state", 0 0;
TD_tb.dut.find_space_in_set ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8f98680_0, 0, 1;
    %fork t_3, S_00000142f8e66050;
    %jmp t_2;
    .scope S_00000142f8e66050;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142f8f98220_0, 0, 32;
T_1.4 ;
    %load/vec4 v00000142f8f98220_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v00000142f8f98180_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v00000142f8f98220_0;
    %pad/s 14;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000142f8f9ad60, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000142f8f98680_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142f8f985e0_0, 0, 1;
    %load/vec4 v00000142f8f98220_0;
    %pad/s 1;
    %store/vec4 v00000142f8f98fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142f8f98680_0, 0, 1;
T_1.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000142f8f98220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000142f8f98220_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_00000142f8e65ec0;
t_2 %join;
    %vpi_call/w 3 205 "$display", "find_space_in_set - space_found at col %d", v00000142f8f98fe0_0 {0 0 0};
    %end;
S_00000142f8e66050 .scope autobegin, "$ivl_for_loop1" "$ivl_for_loop1" 3 198, 3 198 0, S_00000142f8e65ec0;
 .timescale 0 0;
v00000142f8f98220_0 .var/2s "i", 31 0;
S_00000142f8e661e0 .scope task, "send_to_mem" "send_to_mem" 3 141, 3 141 0, S_00000142f8e0c170;
 .timescale 0 0;
v00000142f8f982c0_0 .var/2s "row", 7 0;
v00000142f8f980e0_0 .var "set_col", 0 0;
E_00000142f8e5aff0 .event anyedge, v00000142f8f9af40_0;
TD_tb.dut.send_to_mem ;
    %load/vec4 v00000142f8f982c0_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v00000142f8f980e0_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000142f8f9a540, 4;
    %store/vec4 v00000142f8f9b3a0_0, 0, 32;
    %load/vec4 v00000142f8f982c0_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v00000142f8f980e0_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000142f8f9a540, 4;
    %vpi_call/w 3 147 "$display", "Send to mem, data[%d][%d] is %h", v00000142f8f982c0_0, v00000142f8f980e0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142f8f9b440_0, 0, 1;
    %load/vec4 v00000142f8f9a5e0_0;
    %store/vec4 v00000142f8f9aea0_0, 0, 16;
    %vpi_call/w 3 150 "$display", "%0t", $time {0 0 0};
T_2.8 ;
    %load/vec4 v00000142f8f9af40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.9, 6;
    %wait E_00000142f8e5aff0;
    %jmp T_2.8;
T_2.9 ;
    %vpi_call/w 3 152 "$display", "Memory store has been processed - from cache" {0 0 0};
    %vpi_call/w 3 153 "$display", "%0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8f9b440_0, 0, 1;
T_2.10 ;
    %load/vec4 v00000142f8f9af40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.11, 6;
    %wait E_00000142f8e5aff0;
    %jmp T_2.10;
T_2.11 ;
    %vpi_call/w 3 158 "$display", "Memory store has fully completed - from cache" {0 0 0};
    %vpi_call/w 3 159 "$display", "%0t", $time {0 0 0};
    %end;
S_00000142f8f990a0 .scope autotask, "set_tag_match" "set_tag_match" 3 167, 3 167 0, S_00000142f8e0c170;
 .timescale 0 0;
v00000142f8f98d60_0 .var/2s "row", 7 0;
v00000142f8f98720_0 .var "set_num", 0 0;
v00000142f8f987c0_0 .var "state", 0 0;
v00000142f8f98860_0 .var "tag", 10 0;
v00000142f8f98900_0 .var "vld_bool", 0 0;
TD_tb.dut.set_tag_match ;
    %fork t_5, S_00000142f8f99230;
    %jmp t_4;
    .scope S_00000142f8f99230;
t_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8f987c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142f8f98400_0, 0, 32;
T_3.12 ;
    %load/vec4 v00000142f8f98400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.13, 5;
    %load/vec4 v00000142f8f9b260_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v00000142f8f98400_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000142f8f9ad60, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000142f8f98d60_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v00000142f8f98400_0;
    %pad/s 14;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000142f8f9b4e0, 4;
    %load/vec4 v00000142f8f98860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000142f8f987c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142f8f98900_0, 0, 1;
    %load/vec4 v00000142f8f98400_0;
    %pad/s 1;
    %store/vec4 v00000142f8f98720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142f8f987c0_0, 0, 1;
T_3.14 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000142f8f98400_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000142f8f98400_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
    .scope S_00000142f8f990a0;
t_4 %join;
    %end;
S_00000142f8f99230 .scope autobegin, "$ivl_for_loop0" "$ivl_for_loop0" 3 174, 3 174 0, S_00000142f8f990a0;
 .timescale 0 0;
v00000142f8f98400_0 .var/2s "i", 31 0;
S_00000142f8f993c0 .scope autotask, "update_lru" "update_lru" 3 228, 3 228 0, S_00000142f8e0c170;
 .timescale 0 0;
v00000142f8f98b80_0 .var/2s "row", 7 0;
v00000142f8f98ea0_0 .var "set_num", 0 0;
TD_tb.dut.update_lru ;
    %fork t_7, S_00000142f8f99550;
    %jmp t_6;
    .scope S_00000142f8f99550;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142f8f989a0_0, 0, 32;
T_4.16 ;
    %load/vec4 v00000142f8f989a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.17, 5;
    %fork t_9, S_00000142f8ebd520;
    %jmp t_8;
    .scope S_00000142f8ebd520;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142f8f98e00_0, 0, 32;
T_4.18 ;
    %load/vec4 v00000142f8f98e00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.19, 5;
    %load/vec4 v00000142f8f989a0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000142f8f98e00_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000142f8f9a4a0, 4;
    %pad/u 65;
    %cmpi/ne 15, 0, 65;
    %jmp/0xz  T_4.20, 4;
    %load/vec4 v00000142f8f989a0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000142f8f98e00_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000142f8f9a4a0, 4;
    %addi 1, 0, 4;
    %load/vec4 v00000142f8f989a0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000142f8f98e00_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000142f8f9a4a0, 4, 0;
T_4.20 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000142f8f98e00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000142f8f98e00_0, 0, 32;
    %jmp T_4.18;
T_4.19 ;
    %end;
    .scope S_00000142f8f99550;
t_8 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000142f8f989a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000142f8f989a0_0, 0, 32;
    %jmp T_4.16;
T_4.17 ;
    %end;
    .scope S_00000142f8f993c0;
t_6 %join;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000142f8f98b80_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v00000142f8f98ea0_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000142f8f9a4a0, 4, 0;
    %end;
S_00000142f8f99550 .scope autobegin, "$ivl_for_loop3" "$ivl_for_loop3" 3 235, 3 235 0, S_00000142f8f993c0;
 .timescale 0 0;
v00000142f8f989a0_0 .var/2s "i", 31 0;
S_00000142f8ebd520 .scope autobegin, "$ivl_for_loop4" "$ivl_for_loop4" 3 236, 3 236 0, S_00000142f8f99550;
 .timescale 0 0;
v00000142f8f98e00_0 .var/2s "j", 31 0;
S_00000142f8ebd6b0 .scope module, "simple_ram" "RAM" 3 59, 3 366 0, S_00000142f8e6cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "address_in";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 1 "load_completed";
    .port_info 6 /OUTPUT 1 "store_completed";
    .port_info 7 /INPUT 1 "store_ack";
    .port_info 8 /INPUT 1 "mem_load_req";
    .port_info 9 /OUTPUT 1 "load_toggle";
P_00000142f8db8ac0 .param/l "D_WIDTH" 0 3 367, +C4<00000000000000000000000000100000>;
P_00000142f8db8af8 .param/l "WIDTH_AD" 0 3 368, +C4<00000000000000000000000000010000>;
v00000142f8f9b1c0_0 .net "address_in", 15 0, v00000142f8f9aea0_0;  alias, 1 drivers
v00000142f8f9ab80_0 .net "clk", 0 0, v00000142f8f9b800_0;  1 drivers
v00000142f8f9b620_0 .net "data_in", 31 0, v00000142f8f9b3a0_0;  alias, 1 drivers
v00000142f8f9ae00_0 .var "data_out", 31 0;
v00000142f8f9a900_0 .var "load_completed", 0 0;
v00000142f8f9b760_0 .var "load_toggle", 0 0;
v00000142f8f9a040 .array "mem", 65535 0, 31 0;
v00000142f8f9a860_0 .net "mem_load_req", 0 0, v00000142f8f9b580_0;  alias, 1 drivers
v00000142f8f9a680_0 .net "store_ack", 0 0, v00000142f8f9acc0_0;  alias, 1 drivers
v00000142f8f9afe0_0 .var "store_completed", 0 0;
v00000142f8f9b6c0_0 .net "wren", 0 0, v00000142f8f9b440_0;  alias, 1 drivers
E_00000142f8e5a7f0 .event posedge, v00000142f8f9ab80_0;
S_00000142f8ebd200 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 3 387, 3 387 0, S_00000142f8ebd6b0;
 .timescale 0 0;
v00000142f8f9a9a0_0 .var/2s "i", 31 0;
    .scope S_00000142f8e0c170;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8f9aae0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_00000142f8e0c8b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8e0ca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8e34c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8f98f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8e0cae0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_00000142f8e34cd0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8f984a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8f98c20_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_00000142f8e0c170;
T_8 ;
    %wait E_00000142f8e5b330;
    %load/vec4 v00000142f8f99fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_11, S_00000142f8e0c3f0;
    %jmp t_10;
    .scope S_00000142f8e0c3f0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142f8db7120_0, 0, 32;
T_8.2 ;
    %load/vec4 v00000142f8db7120_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.3, 5;
    %fork t_13, S_00000142f8e0c720;
    %jmp t_12;
    .scope S_00000142f8e0c720;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142f8e0c580_0, 0, 32;
T_8.4 ;
    %load/vec4 v00000142f8e0c580_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000142f8db7120_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000142f8e0c580_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000142f8f9ad60, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000142f8e0c580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000142f8e0c580_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %end;
    .scope S_00000142f8e0c3f0;
t_12 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000142f8db7120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000142f8db7120_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_00000142f8e0c170;
t_10 %join;
T_8.0 ;
    %load/vec4 v00000142f8f99fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %vpi_call/w 3 259 "$display", "instr type is %d, time is: %0t", v00000142f8f99d20_0, $time {0 0 0};
    %load/vec4 v00000142f8f9a5e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %vpi_call/w 3 261 "$display", "Address needs to be word aligned (divisible by 2) for now" {0 0 0};
    %vpi_call/w 3 262 "$display", "This most likely means to load a byte. If address 0x03, we should actually load word at 0x02. Then only return the upper 8 bits" {0 0 0};
    %vpi_call/w 3 263 "$finish" {0 0 0};
T_8.8 ;
    %load/vec4 v00000142f8f9a5e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pad/u 16;
    %store/vec4 v00000142f8f9b080_0, 0, 16;
    %load/vec4 v00000142f8f9b080_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v00000142f8f9b260_0, 0, 16;
    %vpi_call/w 3 268 "$display", "block_address is %d", v00000142f8f9b080_0 {0 0 0};
    %vpi_call/w 3 269 "$display", "block_num is %d", v00000142f8f9b260_0 {0 0 0};
    %load/vec4 v00000142f8f99d20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %fork t_15, S_00000142f8e0c8b0;
    %jmp t_14;
    .scope S_00000142f8e0c8b0;
t_15 ;
    %vpi_call/w 3 281 "$display", "Got a read instruction" {0 0 0};
    %alloc S_00000142f8f990a0;
    %load/vec4 v00000142f8f9b260_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v00000142f8f98d60_0, 0, 8;
    %load/vec4 v00000142f8f9a5e0_0;
    %parti/s 11, 5, 4;
    %store/vec4 v00000142f8f98860_0, 0, 11;
    %fork TD_tb.dut.set_tag_match, S_00000142f8f990a0;
    %join;
    %load/vec4 v00000142f8f98900_0;
    %store/vec4 v00000142f8e0ca40_0, 0, 1;
    %load/vec4 v00000142f8f98720_0;
    %store/vec4 v00000142f8e34c30_0, 0, 1;
    %free S_00000142f8f990a0;
    %load/vec4 v00000142f8e0ca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %vpi_call/w 3 284 "$display", "vld[block_num] passed" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142f8f9aae0_0, 0, 1;
    %load/vec4 v00000142f8f9a5e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v00000142f8f9b260_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v00000142f8e34c30_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000142f8f9a540, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v00000142f8f9b9e0_0, 0, 16;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v00000142f8f9a5e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %load/vec4 v00000142f8f9b260_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v00000142f8e34c30_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000142f8f9a540, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v00000142f8f9b9e0_0, 0, 16;
T_8.16 ;
T_8.15 ;
    %alloc S_00000142f8f993c0;
    %load/vec4 v00000142f8f9b260_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v00000142f8f98b80_0, 0, 8;
    %load/vec4 v00000142f8e34c30_0;
    %store/vec4 v00000142f8f98ea0_0, 0, 1;
    %fork TD_tb.dut.update_lru, S_00000142f8f993c0;
    %join;
    %free S_00000142f8f993c0;
T_8.12 ;
    %load/vec4 v00000142f8f9aae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_call/w 3 297 "$display", "The tag did not match the address, going to memory" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142f8f9b580_0, 0, 1;
    %load/vec4 v00000142f8f9a5e0_0;
    %store/vec4 v00000142f8f9aea0_0, 0, 16;
    %alloc S_00000142f8e65ec0;
    %load/vec4 v00000142f8f9b260_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v00000142f8f98180_0, 0, 8;
    %fork TD_tb.dut.find_space_in_set, S_00000142f8e65ec0;
    %join;
    %load/vec4 v00000142f8f985e0_0;
    %store/vec4 v00000142f8f98f40_0, 0, 1;
    %load/vec4 v00000142f8f98fe0_0;
    %store/vec4 v00000142f8e0cae0_0, 0, 1;
    %free S_00000142f8e65ec0;
    %load/vec4 v00000142f8f98f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
T_8.22 ;
    %load/vec4 v00000142f8f99f00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.23, 6;
    %wait E_00000142f8e5b230;
    %jmp T_8.22;
T_8.23 ;
    %load/vec4 v00000142f8f9b300_0;
    %load/vec4 v00000142f8f9b260_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v00000142f8e0cae0_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000142f8f9a540, 4, 0;
    %vpi_call/w 3 307 "$display", "inside read, data_f_mem is %h", v00000142f8f9b300_0 {0 0 0};
    %load/vec4 v00000142f8f9a5e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.24, 4;
    %load/vec4 v00000142f8f9b260_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v00000142f8e0cae0_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000142f8f9a540, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v00000142f8f9b9e0_0, 0, 16;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v00000142f8f9a5e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %load/vec4 v00000142f8f9b260_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v00000142f8e0cae0_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000142f8f9a540, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v00000142f8f9b9e0_0, 0, 16;
T_8.26 ;
T_8.25 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000142f8f9b260_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v00000142f8e0cae0_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000142f8f9ad60, 4, 0;
    %load/vec4 v00000142f8f9a5e0_0;
    %parti/s 11, 5, 4;
    %load/vec4 v00000142f8f9b260_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v00000142f8e0cae0_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000142f8f9b4e0, 4, 0;
    %alloc S_00000142f8f993c0;
    %load/vec4 v00000142f8f9b260_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v00000142f8f98b80_0, 0, 8;
    %load/vec4 v00000142f8e0cae0_0;
    %store/vec4 v00000142f8f98ea0_0, 0, 1;
    %fork TD_tb.dut.update_lru, S_00000142f8f993c0;
    %join;
    %free S_00000142f8f993c0;
T_8.20 ;
T_8.18 ;
    %vpi_call/w 3 323 "$display", "Read data from ram, data_out from cache is %h", v00000142f8f9b9e0_0 {0 0 0};
    %end;
    .scope S_00000142f8e0c170;
t_14 %join;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v00000142f8f99d20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.28, 4;
    %fork t_17, S_00000142f8e34cd0;
    %jmp t_16;
    .scope S_00000142f8e34cd0;
t_17 ;
    %vpi_call/w 3 331 "$display", "Got a write instruction" {0 0 0};
    %alloc S_00000142f8e65ec0;
    %load/vec4 v00000142f8f9b260_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v00000142f8f98180_0, 0, 8;
    %fork TD_tb.dut.find_space_in_set, S_00000142f8e65ec0;
    %join;
    %load/vec4 v00000142f8f985e0_0;
    %store/vec4 v00000142f8f984a0_0, 0, 1;
    %load/vec4 v00000142f8f98fe0_0;
    %store/vec4 v00000142f8f98c20_0, 0, 1;
    %free S_00000142f8e65ec0;
    %load/vec4 v00000142f8f984a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.30, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000142f8f9b260_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v00000142f8f98c20_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000142f8f9ad60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000142f8f9b260_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v00000142f8f98c20_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000142f8f9a540, 4, 0;
    %load/vec4 v00000142f8f9a5e0_0;
    %parti/s 11, 5, 4;
    %load/vec4 v00000142f8f9b260_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v00000142f8f98c20_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000142f8f9b4e0, 4, 0;
    %jmp T_8.31;
T_8.30 ;
    %load/vec4 v00000142f8f984a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.32, 4;
    %vpi_call/w 3 343 "$display", "block is already valid, sending old cache line to memory" {0 0 0};
    %alloc S_00000142f8e34e60;
    %load/vec4 v00000142f8f9b260_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v00000142f8f98ae0_0, 0, 8;
    %fork TD_tb.dut.find_oldest_set_col, S_00000142f8e34e60;
    %join;
    %load/vec4 v00000142f8f98360_0;
    %store/vec4 v00000142f8f98c20_0, 0, 1;
    %free S_00000142f8e34e60;
    %load/vec4 v00000142f8f9b260_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v00000142f8f982c0_0, 0, 8;
    %load/vec4 v00000142f8f98c20_0;
    %store/vec4 v00000142f8f980e0_0, 0, 1;
    %fork TD_tb.dut.send_to_mem, S_00000142f8e661e0;
    %join;
T_8.32 ;
T_8.31 ;
    %load/vec4 v00000142f8f9a5e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %load/vec4 v00000142f8f9aa40_0;
    %load/vec4 v00000142f8f9b260_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v00000142f8f98c20_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000142f8f9a540, 4, 5;
    %jmp T_8.35;
T_8.34 ;
    %load/vec4 v00000142f8f9a5e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.36, 4;
    %load/vec4 v00000142f8f9aa40_0;
    %load/vec4 v00000142f8f9b260_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v00000142f8f98c20_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000142f8f9a540, 4, 5;
T_8.36 ;
T_8.35 ;
    %alloc S_00000142f8f993c0;
    %load/vec4 v00000142f8f9b260_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v00000142f8f98b80_0, 0, 8;
    %load/vec4 v00000142f8f98c20_0;
    %store/vec4 v00000142f8f98ea0_0, 0, 1;
    %fork TD_tb.dut.update_lru, S_00000142f8f993c0;
    %join;
    %free S_00000142f8f993c0;
    %end;
    .scope S_00000142f8e0c170;
t_16 %join;
T_8.28 ;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8f9aae0_0, 0, 1;
    %vpi_call/w 3 361 "$display", "--------------" {0 0 0};
T_8.6 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000142f8ebd6b0;
T_9 ;
    %fork t_19, S_00000142f8ebd200;
    %jmp t_18;
    .scope S_00000142f8ebd200;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142f8f9a9a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000142f8f9a9a0_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v00000142f8f9a9a0_0;
    %ix/getv/s 4, v00000142f8f9a9a0_0;
    %store/vec4a v00000142f8f9a040, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000142f8f9a9a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000142f8f9a9a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .scope S_00000142f8ebd6b0;
t_18 %join;
    %end;
    .thread T_9;
    .scope S_00000142f8ebd6b0;
T_10 ;
    %wait E_00000142f8e5a7f0;
    %load/vec4 v00000142f8f9b6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000142f8f9b620_0;
    %load/vec4 v00000142f8f9b1c0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f8f9a040, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f8f9afe0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000142f8f9afe0_0, 0;
T_10.1 ;
    %load/vec4 v00000142f8f9a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f8f9a900_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000142f8f9a900_0, 0;
T_10.3 ;
    %load/vec4 v00000142f8f9b6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
T_10.4 ;
    %load/vec4 v00000142f8f9b1c0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v00000142f8f9a040, 4;
    %assign/vec4 v00000142f8f9ae00_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_00000142f8e6cb80;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8f9b800_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000142f8f9ac20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000142f8f9b8a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8f99e60_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_00000142f8e6cb80;
T_12 ;
    %vpi_call/w 3 8 "$readmemb", "instructions3.mem", v00000142f8f99b40 {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000142f8e6cb80;
T_13 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000142f8f9a360_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_00000142f8e6cb80;
T_14 ;
    %vpi_call/w 3 35 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_00000142f8e6cb80;
T_15 ;
    %delay 5, 0;
    %load/vec4 v00000142f8f9b800_0;
    %inv;
    %store/vec4 v00000142f8f9b800_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_00000142f8e6cb80;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f8f99e60_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142f8f99e60_0, 0, 1;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v00000142f8f9ac20_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v00000142f8f9b8a0_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v00000142f8f9ac20_0, 0, 16;
    %pushi/vec4 57005, 0, 16;
    %store/vec4 v00000142f8f9b8a0_0, 0, 16;
    %delay 200, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142f8f9a360_0, 0, 32;
    %pushi/vec4 40, 0, 16;
    %store/vec4 v00000142f8f9ac20_0, 0, 16;
    %pushi/vec4 48879, 0, 16;
    %store/vec4 v00000142f8f9b8a0_0, 0, 16;
    %delay 300, 0;
    %vpi_call/w 3 92 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "cache_set.sv";
