Classic Timing Analyzer report for dataPath
Tue Oct 27 17:58:28 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                          ;
+------------------------------+-------+---------------+-------------+-----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.292 ns   ; select[0] ; muxOP[6] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+-----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To       ;
+-------+-------------------+-----------------+-----------+----------+
; N/A   ; None              ; 16.292 ns       ; select[0] ; muxOP[6] ;
; N/A   ; None              ; 16.100 ns       ; data1[6]  ; muxOP[6] ;
; N/A   ; None              ; 15.777 ns       ; data0[6]  ; muxOP[6] ;
; N/A   ; None              ; 15.284 ns       ; select[1] ; muxOP[6] ;
; N/A   ; None              ; 14.694 ns       ; select[0] ; muxOP[5] ;
; N/A   ; None              ; 14.450 ns       ; data1[5]  ; muxOP[5] ;
; N/A   ; None              ; 14.311 ns       ; data0[5]  ; muxOP[5] ;
; N/A   ; None              ; 14.300 ns       ; data2[6]  ; muxOP[6] ;
; N/A   ; None              ; 14.133 ns       ; select[0] ; muxOP[7] ;
; N/A   ; None              ; 14.077 ns       ; select[0] ; muxOP[4] ;
; N/A   ; None              ; 13.972 ns       ; data1[7]  ; muxOP[7] ;
; N/A   ; None              ; 13.795 ns       ; data0[3]  ; muxOP[3] ;
; N/A   ; None              ; 13.737 ns       ; data0[1]  ; muxOP[1] ;
; N/A   ; None              ; 13.731 ns       ; select[0] ; muxOP[2] ;
; N/A   ; None              ; 13.682 ns       ; data1[4]  ; muxOP[4] ;
; N/A   ; None              ; 13.681 ns       ; select[1] ; muxOP[5] ;
; N/A   ; None              ; 13.570 ns       ; data0[4]  ; muxOP[4] ;
; N/A   ; None              ; 13.565 ns       ; data0[7]  ; muxOP[7] ;
; N/A   ; None              ; 13.535 ns       ; data1[2]  ; muxOP[2] ;
; N/A   ; None              ; 13.377 ns       ; data3[5]  ; muxOP[5] ;
; N/A   ; None              ; 13.358 ns       ; data3[6]  ; muxOP[6] ;
; N/A   ; None              ; 13.285 ns       ; select[0] ; muxOP[1] ;
; N/A   ; None              ; 13.254 ns       ; data2[4]  ; muxOP[4] ;
; N/A   ; None              ; 13.221 ns       ; select[0] ; muxOP[3] ;
; N/A   ; None              ; 13.212 ns       ; data0[2]  ; muxOP[2] ;
; N/A   ; None              ; 13.201 ns       ; data3[4]  ; muxOP[4] ;
; N/A   ; None              ; 13.119 ns       ; select[1] ; muxOP[7] ;
; N/A   ; None              ; 13.065 ns       ; select[1] ; muxOP[4] ;
; N/A   ; None              ; 13.032 ns       ; data1[0]  ; muxOP[0] ;
; N/A   ; None              ; 12.974 ns       ; select[0] ; muxOP[0] ;
; N/A   ; None              ; 12.972 ns       ; data3[7]  ; muxOP[7] ;
; N/A   ; None              ; 12.956 ns       ; data1[1]  ; muxOP[1] ;
; N/A   ; None              ; 12.919 ns       ; data0[0]  ; muxOP[0] ;
; N/A   ; None              ; 12.890 ns       ; data2[5]  ; muxOP[5] ;
; N/A   ; None              ; 12.775 ns       ; data1[3]  ; muxOP[3] ;
; N/A   ; None              ; 12.708 ns       ; select[1] ; muxOP[2] ;
; N/A   ; None              ; 12.545 ns       ; data2[7]  ; muxOP[7] ;
; N/A   ; None              ; 12.284 ns       ; data2[2]  ; muxOP[2] ;
; N/A   ; None              ; 12.267 ns       ; select[1] ; muxOP[1] ;
; N/A   ; None              ; 12.220 ns       ; data3[1]  ; muxOP[1] ;
; N/A   ; None              ; 12.212 ns       ; select[1] ; muxOP[3] ;
; N/A   ; None              ; 12.128 ns       ; data3[2]  ; muxOP[2] ;
; N/A   ; None              ; 11.967 ns       ; select[1] ; muxOP[0] ;
; N/A   ; None              ; 11.850 ns       ; data2[1]  ; muxOP[1] ;
; N/A   ; None              ; 10.893 ns       ; data3[3]  ; muxOP[3] ;
; N/A   ; None              ; 10.268 ns       ; data2[3]  ; muxOP[3] ;
; N/A   ; None              ; 7.418 ns        ; data2[0]  ; muxOP[0] ;
; N/A   ; None              ; 7.105 ns        ; data3[0]  ; muxOP[0] ;
+-------+-------------------+-----------------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Oct 27 17:58:28 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only
Info: Longest tpd from source pin "select[0]" to destination pin "muxOP[6]" is 16.292 ns
    Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_U18; Fanout = 8; PIN Node = 'select[0]'
    Info: 2: + IC(6.206 ns) + CELL(0.521 ns) = 7.581 ns; Loc. = LCCOMB_X43_Y11_N6; Fanout = 1; COMB Node = 'muxOP~12'
    Info: 3: + IC(1.134 ns) + CELL(0.521 ns) = 9.236 ns; Loc. = LCCOMB_X47_Y9_N18; Fanout = 1; COMB Node = 'muxOP~13'
    Info: 4: + IC(4.206 ns) + CELL(2.850 ns) = 16.292 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'muxOP[6]'
    Info: Total cell delay = 4.746 ns ( 29.13 % )
    Info: Total interconnect delay = 11.546 ns ( 70.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Tue Oct 27 17:58:29 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


