Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 27 14:20:52 2019
| Host         : DESKTOP-DJFQC36 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file EES_351_wrapper_timing_summary_routed.rpt -pb EES_351_wrapper_timing_summary_routed.pb -rpx EES_351_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : EES_351_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 215 register/latch pins with no clock driven by root clock pin: cmos_pclk_i (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 470 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.055        0.000                      0                26310        0.009        0.000                      0                26259        3.000        0.000                       0                  9819  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
EES_351_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_EES_351_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_EES_351_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
clk_fpga_0                        {0.000 5.000}        10.000          100.000         
clk_fpga_1                        {0.000 20.000}       40.000          25.000          
clk_fpga_2                        {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EES_351_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_EES_351_clk_wiz_0_0         33.945        0.000                      0                  706        0.009        0.000                      0                  706       19.500        0.000                       0                   370  
  clkfbout_EES_351_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                              3.055        0.000                      0                25511        0.018        0.000                      0                25511        3.750        0.000                       0                  9422  
clk_fpga_1                             35.583        0.000                      0                   42        0.263        0.000                      0                   42       19.020        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                    clk_out1_EES_351_clk_wiz_0_0        8.675        0.000                      0                   21                                                                        
                              clk_fpga_0                        998.687        0.000                      0                   10                                                                        
clk_out1_EES_351_clk_wiz_0_0  clk_fpga_0                         38.683        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**   clk_fpga_0                        8.839        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EES_351_i/clk_wiz_0/inst/clk_in1
  To Clock:  EES_351_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EES_351_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EES_351_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_EES_351_clk_wiz_0_0
  To Clock:  clk_out1_EES_351_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.945ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@40.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 1.378ns (23.402%)  route 4.510ns (76.598%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.806     1.806    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.697     1.700    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     2.582 f  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          2.303     4.886    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/dout[1]
    SLICE_X41Y32         LUT5 (Prop_lut5_I4_O)        0.124     5.010 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.773     5.783    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_20_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.907 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.950     6.857    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_12_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.484     7.465    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_6_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.589 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.589    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_1_n_0
    SLICE_X40Y32         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.612    41.612    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.484    41.487    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X40Y32         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.115    41.602    
                         clock uncertainty           -0.098    41.504    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)        0.029    41.533    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         41.533    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                 33.945    

Slack (MET) :             34.134ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@40.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.699ns  (logic 1.378ns (24.181%)  route 4.321ns (75.819%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.806     1.806    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.697     1.700    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     2.582 f  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          2.303     4.886    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/dout[1]
    SLICE_X41Y32         LUT5 (Prop_lut5_I4_O)        0.124     5.010 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.773     5.783    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_20_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.907 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           1.090     6.997    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_12_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.121 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.154     7.275    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_5_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.399 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.399    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y32         FDSE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.612    41.612    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.484    41.487    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X39Y32         FDSE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.115    41.602    
                         clock uncertainty           -0.098    41.504    
    SLICE_X39Y32         FDSE (Setup_fdse_C_D)        0.029    41.533    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         41.533    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                 34.134    

Slack (MET) :             34.446ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@40.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.704ns (14.113%)  route 4.284ns (85.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 41.521 - 40.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.806     1.806    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.657     1.660    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X39Y32         FDSE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     2.116 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.704     3.820    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.124     3.944 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=23, routed)          1.058     5.002    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X47Y25         LUT4 (Prop_lut4_I2_O)        0.124     5.126 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          1.522     6.648    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X2Y6          RAMB36E1                                     r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.612    41.612    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.518    41.521    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.115    41.635    
                         clock uncertainty           -0.098    41.538    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.095    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         41.095    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                 34.446    

Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@40.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 1.024ns (21.910%)  route 3.650ns (78.090%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 41.471 - 40.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.806     1.806    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.657     1.660    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X39Y32         FDSE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     2.116 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.299     3.415    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.118     3.533 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.779     4.312    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X50Y32         LUT2 (Prop_lut2_I1_O)        0.326     4.638 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=86, routed)          0.742     5.380    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X52Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.504 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.829     6.334    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.612    41.612    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.468    41.471    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X51Y29         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.014    41.485    
                         clock uncertainty           -0.098    41.388    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.429    40.959    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@40.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 1.024ns (21.910%)  route 3.650ns (78.090%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 41.471 - 40.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.806     1.806    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.657     1.660    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X39Y32         FDSE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     2.116 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.299     3.415    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.118     3.533 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.779     4.312    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X50Y32         LUT2 (Prop_lut2_I1_O)        0.326     4.638 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=86, routed)          0.742     5.380    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X52Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.504 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.829     6.334    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.612    41.612    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.468    41.471    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X51Y29         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.014    41.485    
                         clock uncertainty           -0.098    41.388    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.429    40.959    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@40.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 1.024ns (21.910%)  route 3.650ns (78.090%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 41.471 - 40.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.806     1.806    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.657     1.660    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X39Y32         FDSE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     2.116 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.299     3.415    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.118     3.533 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.779     4.312    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X50Y32         LUT2 (Prop_lut2_I1_O)        0.326     4.638 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=86, routed)          0.742     5.380    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X52Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.504 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.829     6.334    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.612    41.612    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.468    41.471    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X51Y29         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/C
                         clock pessimism              0.014    41.485    
                         clock uncertainty           -0.098    41.388    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.429    40.959    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@40.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 1.024ns (21.910%)  route 3.650ns (78.090%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 41.471 - 40.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.806     1.806    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.657     1.660    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X39Y32         FDSE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     2.116 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.299     3.415    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.118     3.533 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.779     4.312    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X50Y32         LUT2 (Prop_lut2_I1_O)        0.326     4.638 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=86, routed)          0.742     5.380    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X52Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.504 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.829     6.334    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.612    41.612    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.468    41.471    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X51Y29         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/C
                         clock pessimism              0.014    41.485    
                         clock uncertainty           -0.098    41.388    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.429    40.959    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.674ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@40.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.024ns (22.143%)  route 3.601ns (77.857%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 41.471 - 40.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.806     1.806    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.657     1.660    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X39Y32         FDSE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     2.116 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.299     3.415    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.118     3.533 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.779     4.312    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X50Y32         LUT2 (Prop_lut2_I1_O)        0.326     4.638 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=86, routed)          0.742     5.380    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X52Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.504 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.780     6.285    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.612    41.612    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.468    41.471    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X51Y30         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.014    41.485    
                         clock uncertainty           -0.098    41.388    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.429    40.959    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                 34.674    

Slack (MET) :             34.674ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@40.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.024ns (22.143%)  route 3.601ns (77.857%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 41.471 - 40.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.806     1.806    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.657     1.660    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X39Y32         FDSE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     2.116 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.299     3.415    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.118     3.533 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.779     4.312    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X50Y32         LUT2 (Prop_lut2_I1_O)        0.326     4.638 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=86, routed)          0.742     5.380    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X52Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.504 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.780     6.285    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.612    41.612    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.468    41.471    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X51Y30         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.014    41.485    
                         clock uncertainty           -0.098    41.388    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.429    40.959    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                 34.674    

Slack (MET) :             34.674ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@40.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.024ns (22.143%)  route 3.601ns (77.857%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 41.471 - 40.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.806     1.806    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.657     1.660    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X39Y32         FDSE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     2.116 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.299     3.415    EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.118     3.533 r  EES_351_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.779     4.312    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X50Y32         LUT2 (Prop_lut2_I1_O)        0.326     4.638 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=86, routed)          0.742     5.380    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X52Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.504 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.780     6.285    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.612    41.612    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.468    41.471    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X51Y30         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.014    41.485    
                         clock uncertainty           -0.098    41.388    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.429    40.959    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                 34.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_hsync_mux_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.659%)  route 0.197ns (58.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.597     0.597    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.551     0.553    EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X53Y33         FDRE                                         r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/Q
                         net (fo=1, routed)           0.197     0.891    EES_351_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vtg_hsync
    SLICE_X49Y32         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_hsync_mux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.864     0.864    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.819     0.821    EES_351_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X49Y32         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_hsync_mux_reg/C
                         clock pessimism             -0.005     0.816    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.066     0.882    EES_351_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_hsync_mux_reg
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.597     0.597    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.548     0.550    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X41Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.746    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][5]
    SLICE_X41Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.864     0.864    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.812     0.814    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X41Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.264     0.550    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.075     0.625    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.597     0.597    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.550     0.552    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X37Y27         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.748    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][6]
    SLICE_X37Y27         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.864     0.864    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.814     0.816    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X37Y27         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.264     0.552    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.075     0.627    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.597     0.597    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.550     0.552    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X39Y27         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.748    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X39Y27         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.864     0.864    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.814     0.816    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X39Y27         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.264     0.552    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.075     0.627    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.597     0.597    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.550     0.552    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X41Y27         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.748    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X41Y27         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.864     0.864    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.814     0.816    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X41Y27         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.264     0.552    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.075     0.627    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.597     0.597    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.547     0.549    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X39Y24         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.745    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][2]
    SLICE_X39Y24         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.864     0.864    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.811     0.813    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X39Y24         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.264     0.549    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.075     0.624    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.597     0.597    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.547     0.549    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X39Y25         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.745    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][4]
    SLICE_X39Y25         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.864     0.864    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.811     0.813    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X39Y25         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.264     0.549    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.075     0.624    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.597     0.597    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.548     0.550    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.059     0.749    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X40Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.864     0.864    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.812     0.814    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.264     0.550    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.076     0.626    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.597     0.597    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.548     0.550    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.065     0.756    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X40Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.864     0.864    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.812     0.814    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.264     0.550    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.075     0.625    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns - clk_out1_EES_351_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.597     0.597    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.550     0.552    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X40Y27         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.065     0.758    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][10]
    SLICE_X40Y27         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EES_351_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.864     0.864    EES_351_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    EES_351_i/clk_wiz_0/inst/clk_out1_EES_351_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  EES_351_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.814     0.816    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X40Y27         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.264     0.552    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.075     0.627    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_EES_351_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    EES_351_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y25     EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y25     EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y37     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y37     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X53Y34     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X53Y33     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X52Y37     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_start_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y25     EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y25     EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y33     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X53Y36     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X53Y36     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X53Y36     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X53Y36     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X51Y36     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X53Y36     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X53Y36     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y25     EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y25     EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y37     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y37     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y37     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y37     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y34     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y33     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y37     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_start_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y37     EES_351_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_start_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_EES_351_clk_wiz_0_0
  To Clock:  clkfbout_EES_351_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_EES_351_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    EES_351_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  EES_351_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 2.748ns (41.413%)  route 3.888ns (58.587%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.694     2.988    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s_axis_s2mm_aclk
    SLICE_X57Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/Q
                         net (fo=15, routed)          1.200     4.644    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.794 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2/O
                         net (fo=7, routed)           0.960     5.754    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.326     6.080 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4/O
                         net (fo=1, routed)           0.466     6.546    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4_n_0
    SLICE_X54Y76         LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_3__0/O
                         net (fo=65, routed)          1.253     7.923    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/load_new_addr
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.047 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0/O
                         net (fo=1, routed)           0.000     8.047    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.597 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.597    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.711 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.825    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.939    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/CO[0]
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.062    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.290    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.624 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000     9.624    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_6
    SLICE_X49Y77         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.463    12.642    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X49Y77         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[29]/C
                         clock pessimism              0.129    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X49Y77         FDRE (Setup_fdre_C_D)        0.062    12.679    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[29]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 2.727ns (41.227%)  route 3.888ns (58.773%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.694     2.988    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s_axis_s2mm_aclk
    SLICE_X57Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/Q
                         net (fo=15, routed)          1.200     4.644    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.794 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2/O
                         net (fo=7, routed)           0.960     5.754    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.326     6.080 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4/O
                         net (fo=1, routed)           0.466     6.546    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4_n_0
    SLICE_X54Y76         LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_3__0/O
                         net (fo=65, routed)          1.253     7.923    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/load_new_addr
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.047 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0/O
                         net (fo=1, routed)           0.000     8.047    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.597 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.597    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.711 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.825    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.939    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/CO[0]
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.062    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.290    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.603 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     9.603    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_4
    SLICE_X49Y77         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.463    12.642    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X49Y77         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[31]/C
                         clock pessimism              0.129    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X49Y77         FDRE (Setup_fdre_C_D)        0.062    12.679    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[31]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 2.653ns (40.562%)  route 3.888ns (59.438%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.694     2.988    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s_axis_s2mm_aclk
    SLICE_X57Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/Q
                         net (fo=15, routed)          1.200     4.644    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.794 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2/O
                         net (fo=7, routed)           0.960     5.754    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.326     6.080 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4/O
                         net (fo=1, routed)           0.466     6.546    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4_n_0
    SLICE_X54Y76         LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_3__0/O
                         net (fo=65, routed)          1.253     7.923    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/load_new_addr
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.047 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0/O
                         net (fo=1, routed)           0.000     8.047    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.597 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.597    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.711 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.825    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.939    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/CO[0]
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.062    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.290    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.529 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     9.529    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_5
    SLICE_X49Y77         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.463    12.642    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X49Y77         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[30]/C
                         clock pessimism              0.129    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X49Y77         FDRE (Setup_fdre_C_D)        0.062    12.679    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[30]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 2.637ns (40.416%)  route 3.888ns (59.584%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.694     2.988    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s_axis_s2mm_aclk
    SLICE_X57Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/Q
                         net (fo=15, routed)          1.200     4.644    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.794 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2/O
                         net (fo=7, routed)           0.960     5.754    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.326     6.080 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4/O
                         net (fo=1, routed)           0.466     6.546    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4_n_0
    SLICE_X54Y76         LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_3__0/O
                         net (fo=65, routed)          1.253     7.923    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/load_new_addr
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.047 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0/O
                         net (fo=1, routed)           0.000     8.047    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.597 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.597    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.711 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.825    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.939    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/CO[0]
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.062    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.290    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.513 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     9.513    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_7
    SLICE_X49Y77         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.463    12.642    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X49Y77         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[28]/C
                         clock pessimism              0.129    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X49Y77         FDRE (Setup_fdre_C_D)        0.062    12.679    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[28]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 2.634ns (40.388%)  route 3.888ns (59.612%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.694     2.988    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s_axis_s2mm_aclk
    SLICE_X57Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/Q
                         net (fo=15, routed)          1.200     4.644    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.794 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2/O
                         net (fo=7, routed)           0.960     5.754    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.326     6.080 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4/O
                         net (fo=1, routed)           0.466     6.546    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4_n_0
    SLICE_X54Y76         LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_3__0/O
                         net (fo=65, routed)          1.253     7.923    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/load_new_addr
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.047 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0/O
                         net (fo=1, routed)           0.000     8.047    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.597 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.597    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.711 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.825    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.939    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/CO[0]
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.062    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.510 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.510    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_6
    SLICE_X49Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.462    12.641    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X49Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[25]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)        0.062    12.678    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[25]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 2.613ns (40.196%)  route 3.888ns (59.804%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.694     2.988    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s_axis_s2mm_aclk
    SLICE_X57Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/Q
                         net (fo=15, routed)          1.200     4.644    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.794 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2/O
                         net (fo=7, routed)           0.960     5.754    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.326     6.080 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4/O
                         net (fo=1, routed)           0.466     6.546    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4_n_0
    SLICE_X54Y76         LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_3__0/O
                         net (fo=65, routed)          1.253     7.923    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/load_new_addr
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.047 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0/O
                         net (fo=1, routed)           0.000     8.047    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.597 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.597    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.711 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.825    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.939    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/CO[0]
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.062    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.489 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.489    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_4
    SLICE_X49Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.462    12.641    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X49Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)        0.062    12.678    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 2.539ns (39.507%)  route 3.888ns (60.493%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.694     2.988    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s_axis_s2mm_aclk
    SLICE_X57Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/Q
                         net (fo=15, routed)          1.200     4.644    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.794 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2/O
                         net (fo=7, routed)           0.960     5.754    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.326     6.080 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4/O
                         net (fo=1, routed)           0.466     6.546    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4_n_0
    SLICE_X54Y76         LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_3__0/O
                         net (fo=65, routed)          1.253     7.923    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/load_new_addr
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.047 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0/O
                         net (fo=1, routed)           0.000     8.047    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.597 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.597    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.711 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.825    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.939    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/CO[0]
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.062    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.415 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.415    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_5
    SLICE_X49Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.462    12.641    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X49Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[26]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)        0.062    12.678    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[26]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 2.523ns (39.356%)  route 3.888ns (60.644%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.694     2.988    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s_axis_s2mm_aclk
    SLICE_X57Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/Q
                         net (fo=15, routed)          1.200     4.644    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.794 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2/O
                         net (fo=7, routed)           0.960     5.754    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.326     6.080 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4/O
                         net (fo=1, routed)           0.466     6.546    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4_n_0
    SLICE_X54Y76         LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_3__0/O
                         net (fo=65, routed)          1.253     7.923    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/load_new_addr
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.047 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0/O
                         net (fo=1, routed)           0.000     8.047    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.597 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.597    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.711 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.825    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.939    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/CO[0]
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.062    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.399 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.399    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_7
    SLICE_X49Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.462    12.641    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X49Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[24]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)        0.062    12.678    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[24]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 2.520ns (39.328%)  route 3.888ns (60.672%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.694     2.988    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s_axis_s2mm_aclk
    SLICE_X57Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/Q
                         net (fo=15, routed)          1.200     4.644    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.794 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2/O
                         net (fo=7, routed)           0.960     5.754    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.326     6.080 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4/O
                         net (fo=1, routed)           0.466     6.546    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4_n_0
    SLICE_X54Y76         LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_3__0/O
                         net (fo=65, routed)          1.253     7.923    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/load_new_addr
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.047 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0/O
                         net (fo=1, routed)           0.000     8.047    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.597 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.597    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.711 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.825    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.939    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/CO[0]
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.062    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.396 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.396    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_6
    SLICE_X49Y75         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.460    12.639    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X49Y75         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[21]/C
                         clock pessimism              0.129    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X49Y75         FDRE (Setup_fdre_C_D)        0.062    12.676    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[21]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 2.499ns (39.128%)  route 3.888ns (60.872%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.694     2.988    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s_axis_s2mm_aclk
    SLICE_X57Y76         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg/Q
                         net (fo=15, routed)          1.200     4.644    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.794 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2/O
                         net (fo=7, routed)           0.960     5.754    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.326     6.080 f  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4/O
                         net (fo=1, routed)           0.466     6.546    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_4_n_0
    SLICE_X54Y76         LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_3__0/O
                         net (fo=65, routed)          1.253     7.923    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/load_new_addr
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.047 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0/O
                         net (fo=1, routed)           0.000     8.047    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8__0_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.597 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.597    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.711 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.825    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.939    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/CO[0]
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.062    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.375 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.375    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_4
    SLICE_X49Y75         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        1.460    12.639    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X49Y75         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]/C
                         clock pessimism              0.129    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X49Y75         FDRE (Setup_fdre_C_D)        0.062    12.676    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  3.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1062]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.942%)  route 0.218ns (63.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.551     0.887    EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X51Y58         FDRE                                         r  EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1062]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1062]/Q
                         net (fo=1, routed)           0.218     1.233    EES_351_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIC1
    SLICE_X46Y56         RAMD32                                       r  EES_351_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.824     1.190    EES_351_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X46Y56         RAMD32                                       r  EES_351_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.215    EES_351_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1068]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.847%)  route 0.219ns (63.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.551     0.887    EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X51Y58         FDRE                                         r  EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1068]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1068]/Q
                         net (fo=1, routed)           0.219     1.234    EES_351_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/DIC1
    SLICE_X46Y57         RAMD32                                       r  EES_351_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.823     1.189    EES_351_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X46Y57         RAMD32                                       r  EES_351_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.215    EES_351_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.042%)  route 0.218ns (62.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.548     0.884    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X48Y68         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[50]/Q
                         net (fo=1, routed)           0.218     1.229    EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[35]
    SLICE_X50Y67         SRL16E                                       r  EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.812     1.178    EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y67         SRL16E                                       r  EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.205    EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 EES_351_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1068]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1068]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.212ns (51.873%)  route 0.197ns (48.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.591     0.927    EES_351_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X30Y49         FDRE                                         r  EES_351_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1068]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  EES_351_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1068]/Q
                         net (fo=1, routed)           0.197     1.287    EES_351_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg_n_0_[1068]
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.048     1.335 r  EES_351_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1068]_i_1/O
                         net (fo=1, routed)           0.000     1.335    EES_351_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1068]_i_1_n_0
    SLICE_X26Y50         FDRE                                         r  EES_351_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1068]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.844     1.210    EES_351_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X26Y50         FDRE                                         r  EES_351_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1068]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.131     1.311    EES_351_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1068]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EES_351_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.635%)  route 0.231ns (64.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.553     0.889    EES_351_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X53Y50         FDRE                                         r  EES_351_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  EES_351_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][53]/Q
                         net (fo=1, routed)           0.231     1.248    EES_351_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIC1
    SLICE_X46Y51         RAMD32                                       r  EES_351_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.825     1.191    EES_351_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X46Y51         RAMD32                                       r  EES_351_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.217    EES_351_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1054]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.781%)  route 0.230ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.586     0.922    EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X60Y49         FDRE                                         r  EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1054]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.128     1.050 r  EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1054]/Q
                         net (fo=1, routed)           0.230     1.279    EES_351_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA1
    SLICE_X54Y50         RAMD32                                       r  EES_351_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.846     1.212    EES_351_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X54Y50         RAMD32                                       r  EES_351_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/CLK
                         clock pessimism             -0.030     1.182    
    SLICE_X54Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.066     1.248    EES_351_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[2054]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.693%)  route 0.220ns (57.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.580     0.916    EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X62Y51         FDRE                                         r  EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[5]/Q
                         net (fo=2, routed)           0.220     1.300    EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[2056]_0[70]
    SLICE_X61Y49         FDRE                                         r  EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[2054]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.854     1.220    EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X61Y49         FDRE                                         r  EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[2054]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.075     1.265    EES_351_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[2054]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 EES_351_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.559     0.895    EES_351_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X33Y50         FDRE                                         r  EES_351_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  EES_351_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.091    EES_351_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X32Y50         RAMD32                                       r  EES_351_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.826     1.192    EES_351_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X32Y50         RAMD32                                       r  EES_351_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.055    EES_351_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 EES_351_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.594     0.930    EES_351_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y42         FDRE                                         r  EES_351_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  EES_351_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/Q
                         net (fo=1, routed)           0.056     1.126    EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X18Y42         RAMD32                                       r  EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.864     1.230    EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X18Y42         RAMD32                                       r  EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.287     0.943    
    SLICE_X18Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.895%)  route 0.229ns (64.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.547     0.883    EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X47Y70         FDRE                                         r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[58]/Q
                         net (fo=1, routed)           0.229     1.239    EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[43]
    SLICE_X50Y69         SRL16E                                       r  EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9424, routed)        0.810     1.176    EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y69         SRL16E                                       r  EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.202    EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y10  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y10  EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7   EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7   EES_351_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12  EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12  EES_351_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y12  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y61  EES_351_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y61  EES_351_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y61  EES_351_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y61  EES_351_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y61  EES_351_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y61  EES_351_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48  EES_351_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48  EES_351_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48  EES_351_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48  EES_351_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y39  EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y39  EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y39  EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y39  EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y39  EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y39  EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  EES_351_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       35.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.583ns  (required time - arrival time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.925%)  route 2.660ns (79.075%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 42.713 - 40.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.706     3.000    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDSE (Prop_fdse_C_Q)         0.456     3.456 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/Q
                         net (fo=2, routed)           0.692     4.148    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]
    SLICE_X66Y67         LUT4 (Prop_lut4_I2_O)        0.124     4.272 f  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5/O
                         net (fo=2, routed)           1.153     5.426    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5_n_0
    SLICE_X66Y70         LUT5 (Prop_lut5_I2_O)        0.124     5.550 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_1/O
                         net (fo=20, routed)          0.815     6.364    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/clear
    SLICE_X67Y66         FDRE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.534    42.713    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y66         FDRE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[0]/C
                         clock pessimism              0.264    42.977    
                         clock uncertainty           -0.601    42.376    
    SLICE_X67Y66         FDRE (Setup_fdre_C_R)       -0.429    41.947    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         41.947    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 35.583    

Slack (MET) :             35.583ns  (required time - arrival time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.925%)  route 2.660ns (79.075%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 42.713 - 40.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.706     3.000    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDSE (Prop_fdse_C_Q)         0.456     3.456 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/Q
                         net (fo=2, routed)           0.692     4.148    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]
    SLICE_X66Y67         LUT4 (Prop_lut4_I2_O)        0.124     4.272 f  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5/O
                         net (fo=2, routed)           1.153     5.426    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5_n_0
    SLICE_X66Y70         LUT5 (Prop_lut5_I2_O)        0.124     5.550 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_1/O
                         net (fo=20, routed)          0.815     6.364    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/clear
    SLICE_X67Y66         FDRE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.534    42.713    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y66         FDRE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[1]/C
                         clock pessimism              0.264    42.977    
                         clock uncertainty           -0.601    42.376    
    SLICE_X67Y66         FDRE (Setup_fdre_C_R)       -0.429    41.947    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         41.947    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 35.583    

Slack (MET) :             35.583ns  (required time - arrival time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.925%)  route 2.660ns (79.075%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 42.713 - 40.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.706     3.000    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDSE (Prop_fdse_C_Q)         0.456     3.456 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/Q
                         net (fo=2, routed)           0.692     4.148    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]
    SLICE_X66Y67         LUT4 (Prop_lut4_I2_O)        0.124     4.272 f  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5/O
                         net (fo=2, routed)           1.153     5.426    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5_n_0
    SLICE_X66Y70         LUT5 (Prop_lut5_I2_O)        0.124     5.550 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_1/O
                         net (fo=20, routed)          0.815     6.364    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/clear
    SLICE_X67Y66         FDRE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.534    42.713    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y66         FDRE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[2]/C
                         clock pessimism              0.264    42.977    
                         clock uncertainty           -0.601    42.376    
    SLICE_X67Y66         FDRE (Setup_fdre_C_R)       -0.429    41.947    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         41.947    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 35.583    

Slack (MET) :             35.583ns  (required time - arrival time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.925%)  route 2.660ns (79.075%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 42.713 - 40.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.706     3.000    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDSE (Prop_fdse_C_Q)         0.456     3.456 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/Q
                         net (fo=2, routed)           0.692     4.148    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]
    SLICE_X66Y67         LUT4 (Prop_lut4_I2_O)        0.124     4.272 f  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5/O
                         net (fo=2, routed)           1.153     5.426    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5_n_0
    SLICE_X66Y70         LUT5 (Prop_lut5_I2_O)        0.124     5.550 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_1/O
                         net (fo=20, routed)          0.815     6.364    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/clear
    SLICE_X67Y66         FDRE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.534    42.713    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y66         FDRE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[3]/C
                         clock pessimism              0.264    42.977    
                         clock uncertainty           -0.601    42.376    
    SLICE_X67Y66         FDRE (Setup_fdre_C_R)       -0.429    41.947    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         41.947    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 35.583    

Slack (MET) :             35.746ns  (required time - arrival time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.704ns (21.840%)  route 2.519ns (78.160%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 42.712 - 40.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.706     3.000    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDSE (Prop_fdse_C_Q)         0.456     3.456 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/Q
                         net (fo=2, routed)           0.692     4.148    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]
    SLICE_X66Y67         LUT4 (Prop_lut4_I2_O)        0.124     4.272 f  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5/O
                         net (fo=2, routed)           1.153     5.426    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5_n_0
    SLICE_X66Y70         LUT5 (Prop_lut5_I2_O)        0.124     5.550 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_1/O
                         net (fo=20, routed)          0.674     6.223    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/clear
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.533    42.712    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]/C
                         clock pessimism              0.288    43.000    
                         clock uncertainty           -0.601    42.399    
    SLICE_X67Y67         FDSE (Setup_fdse_C_S)       -0.429    41.970    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         41.970    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                 35.746    

Slack (MET) :             35.746ns  (required time - arrival time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.704ns (21.840%)  route 2.519ns (78.160%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 42.712 - 40.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.706     3.000    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDSE (Prop_fdse_C_Q)         0.456     3.456 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/Q
                         net (fo=2, routed)           0.692     4.148    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]
    SLICE_X66Y67         LUT4 (Prop_lut4_I2_O)        0.124     4.272 f  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5/O
                         net (fo=2, routed)           1.153     5.426    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5_n_0
    SLICE_X66Y70         LUT5 (Prop_lut5_I2_O)        0.124     5.550 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_1/O
                         net (fo=20, routed)          0.674     6.223    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/clear
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.533    42.712    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[5]/C
                         clock pessimism              0.288    43.000    
                         clock uncertainty           -0.601    42.399    
    SLICE_X67Y67         FDSE (Setup_fdse_C_S)       -0.429    41.970    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         41.970    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                 35.746    

Slack (MET) :             35.746ns  (required time - arrival time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.704ns (21.840%)  route 2.519ns (78.160%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 42.712 - 40.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.706     3.000    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDSE (Prop_fdse_C_Q)         0.456     3.456 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/Q
                         net (fo=2, routed)           0.692     4.148    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]
    SLICE_X66Y67         LUT4 (Prop_lut4_I2_O)        0.124     4.272 f  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5/O
                         net (fo=2, routed)           1.153     5.426    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5_n_0
    SLICE_X66Y70         LUT5 (Prop_lut5_I2_O)        0.124     5.550 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_1/O
                         net (fo=20, routed)          0.674     6.223    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/clear
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.533    42.712    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[6]/C
                         clock pessimism              0.288    43.000    
                         clock uncertainty           -0.601    42.399    
    SLICE_X67Y67         FDSE (Setup_fdse_C_S)       -0.429    41.970    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         41.970    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                 35.746    

Slack (MET) :             35.746ns  (required time - arrival time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.704ns (21.840%)  route 2.519ns (78.160%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 42.712 - 40.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.706     3.000    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDSE (Prop_fdse_C_Q)         0.456     3.456 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/Q
                         net (fo=2, routed)           0.692     4.148    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]
    SLICE_X66Y67         LUT4 (Prop_lut4_I2_O)        0.124     4.272 f  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5/O
                         net (fo=2, routed)           1.153     5.426    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5_n_0
    SLICE_X66Y70         LUT5 (Prop_lut5_I2_O)        0.124     5.550 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_1/O
                         net (fo=20, routed)          0.674     6.223    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/clear
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.533    42.712    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
                         clock pessimism              0.288    43.000    
                         clock uncertainty           -0.601    42.399    
    SLICE_X67Y67         FDSE (Setup_fdse_C_S)       -0.429    41.970    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         41.970    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                 35.746    

Slack (MET) :             35.756ns  (required time - arrival time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.090%)  route 2.483ns (77.910%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 42.709 - 40.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.706     3.000    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDSE (Prop_fdse_C_Q)         0.456     3.456 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/Q
                         net (fo=2, routed)           0.692     4.148    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]
    SLICE_X66Y67         LUT4 (Prop_lut4_I2_O)        0.124     4.272 f  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5/O
                         net (fo=2, routed)           1.153     5.426    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5_n_0
    SLICE_X66Y70         LUT5 (Prop_lut5_I2_O)        0.124     5.550 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_1/O
                         net (fo=20, routed)          0.637     6.187    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/clear
    SLICE_X67Y70         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.530    42.709    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y70         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]/C
                         clock pessimism              0.264    42.973    
                         clock uncertainty           -0.601    42.372    
    SLICE_X67Y70         FDSE (Setup_fdse_C_S)       -0.429    41.943    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         41.943    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                 35.756    

Slack (MET) :             35.756ns  (required time - arrival time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.090%)  route 2.483ns (77.910%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 42.709 - 40.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.706     3.000    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDSE (Prop_fdse_C_Q)         0.456     3.456 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/Q
                         net (fo=2, routed)           0.692     4.148    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]
    SLICE_X66Y67         LUT4 (Prop_lut4_I2_O)        0.124     4.272 f  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5/O
                         net (fo=2, routed)           1.153     5.426    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_5_n_0
    SLICE_X66Y70         LUT5 (Prop_lut5_I2_O)        0.124     5.550 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt[0]_i_1/O
                         net (fo=20, routed)          0.637     6.187    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/clear
    SLICE_X67Y70         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          1.530    42.709    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y70         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[17]/C
                         clock pessimism              0.264    42.973    
                         clock uncertainty           -0.601    42.372    
    SLICE_X67Y70         FDSE (Setup_fdse_C_S)       -0.429    41.943    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         41.943    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                 35.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.572     0.908    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y68         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDSE (Prop_fdse_C_Q)         0.141     1.049 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.168    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[11]
    SLICE_X67Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.276 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.276    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[8]_i_1_n_4
    SLICE_X67Y68         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.839     1.205    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y68         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[11]/C
                         clock pessimism             -0.297     0.908    
    SLICE_X67Y68         FDSE (Hold_fdse_C_D)         0.105     1.013    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.574     0.910    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y66         FDRE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.170    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[3]
    SLICE_X67Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.278 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.278    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[0]_i_2_n_4
    SLICE_X67Y66         FDRE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.841     1.207    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y66         FDRE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[3]/C
                         clock pessimism             -0.297     0.910    
    SLICE_X67Y66         FDRE (Hold_fdre_C_D)         0.105     1.015    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.570     0.906    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y70         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDSE (Prop_fdse_C_Q)         0.141     1.047 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[19]/Q
                         net (fo=2, routed)           0.119     1.166    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[19]
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.274 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.274    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]_i_1_n_4
    SLICE_X67Y70         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.837     1.203    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y70         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[19]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X67Y70         FDSE (Hold_fdse_C_D)         0.105     1.011    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.571     0.907    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y69         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDSE (Prop_fdse_C_Q)         0.141     1.048 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.167    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[15]
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.275 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.275    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]_i_1_n_4
    SLICE_X67Y69         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.838     1.204    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y69         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[15]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X67Y69         FDSE (Hold_fdse_C_D)         0.105     1.012    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.573     0.909    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDSE (Prop_fdse_C_Q)         0.141     1.050 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.169    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]
    SLICE_X67Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.277 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.277    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]_i_1_n_4
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.840     1.206    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]/C
                         clock pessimism             -0.297     0.909    
    SLICE_X67Y67         FDSE (Hold_fdse_C_D)         0.105     1.014    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.572     0.908    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y68         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDSE (Prop_fdse_C_Q)         0.141     1.049 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[8]/Q
                         net (fo=2, routed)           0.116     1.165    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[8]
    SLICE_X67Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.280 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.280    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[8]_i_1_n_7
    SLICE_X67Y68         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.839     1.205    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y68         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[8]/C
                         clock pessimism             -0.297     0.908    
    SLICE_X67Y68         FDSE (Hold_fdse_C_D)         0.105     1.013    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.571     0.907    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y69         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDSE (Prop_fdse_C_Q)         0.141     1.048 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]/Q
                         net (fo=2, routed)           0.116     1.164    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.279 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.279    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]_i_1_n_7
    SLICE_X67Y69         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.838     1.204    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y69         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X67Y69         FDSE (Hold_fdse_C_D)         0.105     1.012    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.570     0.906    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y70         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDSE (Prop_fdse_C_Q)         0.141     1.047 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]/Q
                         net (fo=2, routed)           0.116     1.163    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.278 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.278    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]_i_1_n_7
    SLICE_X67Y70         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.837     1.203    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y70         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X67Y70         FDSE (Hold_fdse_C_D)         0.105     1.011    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.573     0.909    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDSE (Prop_fdse_C_Q)         0.141     1.050 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     1.166    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]
    SLICE_X67Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.281 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.281    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]_i_1_n_7
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.840     1.206    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y67         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]/C
                         clock pessimism             -0.297     0.909    
    SLICE_X67Y67         FDSE (Hold_fdse_C_D)         0.105     1.014    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.572     0.908    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y68         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDSE (Prop_fdse_C_Q)         0.141     1.049 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[10]/Q
                         net (fo=2, routed)           0.120     1.169    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[10]
    SLICE_X67Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.280 r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.280    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[8]_i_1_n_5
    SLICE_X67Y68         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    EES_351_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=23, routed)          0.839     1.205    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/CLK_i
    SLICE_X67Y68         FDSE                                         r  EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[10]/C
                         clock pessimism             -0.297     0.908    
    SLICE_X67Y68         FDSE (Hold_fdse_C_D)         0.105     1.013    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { EES_351_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  EES_351_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X66Y70    EES_351_i/OV_Sensor_ML_0/inst/cmos_decode_u0/rst_n_reg_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X67Y66    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         40.000      39.000     SLICE_X67Y68    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[10]/C
Min Period        n/a     FDSE/C      n/a            1.000         40.000      39.000     SLICE_X67Y68    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[11]/C
Min Period        n/a     FDSE/C      n/a            1.000         40.000      39.000     SLICE_X67Y69    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]/C
Min Period        n/a     FDSE/C      n/a            1.000         40.000      39.000     SLICE_X67Y69    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[13]/C
Min Period        n/a     FDSE/C      n/a            1.000         40.000      39.000     SLICE_X67Y69    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[14]/C
Min Period        n/a     FDSE/C      n/a            1.000         40.000      39.000     SLICE_X67Y69    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[15]/C
Min Period        n/a     FDSE/C      n/a            1.000         40.000      39.000     SLICE_X67Y70    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[16]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X66Y70    EES_351_i/OV_Sensor_ML_0/inst/cmos_decode_u0/rst_n_reg_reg[3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X66Y70    EES_351_i/OV_Sensor_ML_0/inst/cmos_decode_u0/rst_n_reg_reg[3]_srl5/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         20.000      19.500     SLICE_X66Y70    EES_351_i/OV_Sensor_ML_0/inst/cmos_decode_u0/rst_n_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         20.000      19.500     SLICE_X67Y66    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         20.000      19.500     SLICE_X67Y69    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         20.000      19.500     SLICE_X67Y69    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[12]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         20.000      19.500     SLICE_X67Y69    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[13]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         20.000      19.500     SLICE_X67Y69    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[13]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         20.000      19.500     SLICE_X67Y69    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[14]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         20.000      19.500     SLICE_X67Y69    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[14]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X66Y70    EES_351_i/OV_Sensor_ML_0/inst/cmos_decode_u0/rst_n_reg_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X66Y70    EES_351_i/OV_Sensor_ML_0/inst/cmos_decode_u0/rst_n_reg_reg[3]_srl5/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         20.000      19.500     SLICE_X66Y70    EES_351_i/OV_Sensor_ML_0/inst/cmos_decode_u0/rst_n_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         20.000      19.500     SLICE_X66Y70    EES_351_i/OV_Sensor_ML_0/inst/cmos_decode_u0/rst_n_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         20.000      19.500     SLICE_X67Y66    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         20.000      19.500     SLICE_X67Y66    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[0]/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         20.000      19.500     SLICE_X67Y68    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[10]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         20.000      19.500     SLICE_X67Y68    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[10]/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         20.000      19.500     SLICE_X67Y68    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[11]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         20.000      19.500     SLICE_X67Y68    EES_351_i/OV_Sensor_ML_0/inst/nolabel_line80/cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_EES_351_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.675ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.675ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.059ns  (logic 0.478ns (45.152%)  route 0.581ns (54.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.581     1.059    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X39Y27         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)       -0.266     9.734    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  8.675    

Slack (MET) :             8.717ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.381%)  route 0.594ns (58.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.594     1.013    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X40Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y26         FDRE (Setup_fdre_C_D)       -0.270     9.730    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  8.717    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.002ns  (logic 0.419ns (41.808%)  route 0.583ns (58.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.583     1.002    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X40Y25         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)       -0.270     9.730    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.167%)  route 0.624ns (59.833%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.624     1.043    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X42Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y26         FDRE (Setup_fdre_C_D)       -0.218     9.782    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  8.739    

Slack (MET) :             8.754ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.151ns  (logic 0.518ns (45.019%)  route 0.633ns (54.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.633     1.151    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X37Y27         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)       -0.095     9.905    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  8.754    

Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.136ns  (logic 0.456ns (40.141%)  route 0.680ns (59.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.680     1.136    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X39Y25         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y25         FDRE (Setup_fdre_C_D)       -0.095     9.905    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                  8.769    

Slack (MET) :             8.783ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.974ns  (logic 0.419ns (43.034%)  route 0.555ns (56.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.555     0.974    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X41Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y26         FDRE (Setup_fdre_C_D)       -0.243     9.757    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                  8.783    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.977ns  (logic 0.478ns (48.901%)  route 0.499ns (51.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.499     0.977    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X38Y28         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)       -0.224     9.776    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.806ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.427%)  route 0.451ns (48.573%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.451     0.929    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X40Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y26         FDRE (Setup_fdre_C_D)       -0.265     9.735    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  8.806    

Slack (MET) :             8.832ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_EES_351_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.949ns  (logic 0.478ns (50.371%)  route 0.471ns (49.629%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.949    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X38Y24         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y24         FDRE (Setup_fdre_C_D)       -0.219     9.781    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                  8.832    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      998.687ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.687ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.182%)  route 0.624ns (59.818%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE                         0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.624     1.043    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X85Y56         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X85Y56         FDRE (Setup_fdre_C_D)       -0.270   999.730    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                998.687    

Slack (MET) :             998.763ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.130%)  route 0.600ns (58.870%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE                         0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.600     1.019    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X86Y59         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X86Y59         FDRE (Setup_fdre_C_D)       -0.218   999.782    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                998.763    

Slack (MET) :             998.818ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.087ns  (logic 0.456ns (41.945%)  route 0.631ns (58.055%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE                         0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.631     1.087    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X84Y56         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X84Y56         FDRE (Setup_fdre_C_D)       -0.095   999.905    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                998.818    

Slack (MET) :             998.860ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.924ns  (logic 0.478ns (51.744%)  route 0.446ns (48.256%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDRE                         0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X86Y58         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.446     0.924    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X86Y57         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X86Y57         FDRE (Setup_fdre_C_D)       -0.216   999.784    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.784    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                998.860    

Slack (MET) :             998.894ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.011ns  (logic 0.518ns (51.239%)  route 0.493ns (48.761%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDRE                         0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X86Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.493     1.011    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X85Y57         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X85Y57         FDRE (Setup_fdre_C_D)       -0.095   999.905    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                998.894    

Slack (MET) :             999.009ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.725ns  (logic 0.419ns (57.807%)  route 0.306ns (42.193%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDRE                         0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X88Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.306     0.725    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X85Y58         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X85Y58         FDRE (Setup_fdre_C_D)       -0.266   999.734    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.734    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                999.009    

Slack (MET) :             999.049ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.440%)  route 0.448ns (49.560%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE                         0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.448     0.904    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X86Y56         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X86Y56         FDRE (Setup_fdre_C_D)       -0.047   999.953    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                999.049    

Slack (MET) :             999.049ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.729ns  (logic 0.419ns (57.493%)  route 0.310ns (42.507%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE                         0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.310     0.729    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X86Y57         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X86Y57         FDRE (Setup_fdre_C_D)       -0.222   999.778    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                999.049    

Slack (MET) :             999.140ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.765ns  (logic 0.456ns (59.587%)  route 0.309ns (40.413%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDRE                         0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X88Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.309     0.765    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X85Y58         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X85Y58         FDRE (Setup_fdre_C_D)       -0.095   999.905    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                999.140    

Slack (MET) :             999.332ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.621ns  (logic 0.456ns (73.418%)  route 0.165ns (26.582%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE                         0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.165     0.621    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X86Y59         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X86Y59         FDRE (Setup_fdre_C_D)       -0.047   999.953    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                999.332    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_EES_351_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.683ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.683ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.095ns  (logic 0.478ns (43.640%)  route 0.617ns (56.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.617     1.095    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X32Y24         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)       -0.222    39.778    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                 38.683    

Slack (MET) :             38.777ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.128ns  (logic 0.456ns (40.441%)  route 0.672ns (59.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.672     1.128    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X28Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y26         FDRE (Setup_fdre_C_D)       -0.095    39.905    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                 38.777    

Slack (MET) :             38.778ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.005ns  (logic 0.478ns (47.547%)  route 0.527ns (52.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.527     1.005    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X30Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X30Y26         FDRE (Setup_fdre_C_D)       -0.217    39.783    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.783    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 38.778    

Slack (MET) :             38.826ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.956ns  (logic 0.478ns (50.006%)  route 0.478ns (49.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.478     0.956    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X32Y24         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)       -0.218    39.782    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.782    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                 38.826    

Slack (MET) :             38.829ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.949ns  (logic 0.419ns (44.136%)  route 0.530ns (55.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.530     0.949    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X30Y25         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X30Y25         FDRE (Setup_fdre_C_D)       -0.222    39.778    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                 38.829    

Slack (MET) :             38.906ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.545%)  route 0.591ns (56.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.591     1.047    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X36Y25         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)       -0.047    39.953    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 38.906    

Slack (MET) :             38.908ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.045ns  (logic 0.518ns (49.582%)  route 0.527ns (50.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.527     1.045    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X30Y26         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X30Y26         FDRE (Setup_fdre_C_D)       -0.047    39.953    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                 38.908    

Slack (MET) :             38.932ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.023ns  (logic 0.518ns (50.660%)  route 0.505ns (49.340%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.505     1.023    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X32Y25         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)       -0.045    39.955    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.955    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 38.932    

Slack (MET) :             38.940ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.013ns  (logic 0.518ns (51.111%)  route 0.495ns (48.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.495     1.013    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X32Y25         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)       -0.047    39.953    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 38.940    

Slack (MET) :             39.102ns  (required time - arrival time)
  Source:                 EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EES_351_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.853ns  (logic 0.456ns (53.442%)  route 0.397ns (46.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25                                      0.000     0.000 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.397     0.853    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X30Y25         FDRE                                         r  EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X30Y25         FDRE (Setup_fdre_C_D)       -0.045    39.955    EES_351_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         39.955    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                 39.102    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.839ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.839ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.796%)  route 0.610ns (57.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60                                      0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.610     1.066    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X85Y61         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y61         FDRE (Setup_fdre_C_D)       -0.095     9.905    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                  8.839    

Slack (MET) :             8.854ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.290%)  route 0.597ns (56.710%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60                                      0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.597     1.053    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X84Y61         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y61         FDRE (Setup_fdre_C_D)       -0.093     9.907    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  8.854    

Slack (MET) :             8.906ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.545%)  route 0.591ns (56.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60                                      0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.591     1.047    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X86Y60         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y60         FDRE (Setup_fdre_C_D)       -0.047     9.953    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  8.906    

Slack (MET) :             8.948ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.957ns  (logic 0.456ns (47.656%)  route 0.501ns (52.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59                                      0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X89Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.501     0.957    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X88Y58         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y58         FDRE (Setup_fdre_C_D)       -0.095     9.905    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                  8.948    

Slack (MET) :             8.964ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.941ns  (logic 0.456ns (48.443%)  route 0.485ns (51.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60                                      0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.485     0.941    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X85Y60         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y60         FDRE (Setup_fdre_C_D)       -0.095     9.905    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                  8.964    

Slack (MET) :             9.005ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.725ns  (logic 0.419ns (57.780%)  route 0.306ns (42.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60                                      0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.306     0.725    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X84Y61         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y61         FDRE (Setup_fdre_C_D)       -0.270     9.730    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  9.005    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.061%)  route 0.437ns (48.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59                                      0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X89Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.437     0.893    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X89Y60         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y60         FDRE (Setup_fdre_C_D)       -0.095     9.905    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.318%)  route 0.299ns (41.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60                                      0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.299     0.718    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X85Y60         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y60         FDRE (Setup_fdre_C_D)       -0.265     9.735    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.020ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.712ns  (logic 0.419ns (58.866%)  route 0.293ns (41.134%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59                                      0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X89Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.293     0.712    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X89Y60         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y60         FDRE (Setup_fdre_C_D)       -0.268     9.732    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                  9.020    

Slack (MET) :             9.022ns  (required time - arrival time)
  Source:                 EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.711ns  (logic 0.419ns (58.937%)  route 0.292ns (41.063%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59                                      0.000     0.000 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X89Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.292     0.711    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X87Y59         FDRE                                         r  EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y59         FDRE (Setup_fdre_C_D)       -0.267     9.733    EES_351_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  9.022    





