Wei Zang , Ann Gordon-Ross, T-SPaCS: a two-level single-pass cache simulation methodology, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.419-424, January 25-28, 2011, Yokohama, Japan
Yun Liang , Tulika Mitra, An analytical approach for fast and accurate design space exploration of instruction caches, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.3, p.1-29, December 2013
Yun Liang , Tulika Mitra, Improved procedure placement for set associative caches, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA
Yun Liang , Lei Ju , Samarjit Chakraborty , Tulika Mitra , Abhik Roychoudhury, Cache-aware optimization of BAN applications, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA
Lei Ju , Yun Liang , Samarjit Chakraborty , Tulika Mitra , Abhik Roychoudhury, Cache-aware optimization of BAN applications, Design Automation for Embedded Systems, v.13 n.3, p.159-178, September 2009
Vlastimil Babka , Martin Děcký , Petr Tůma, Resource sharing in performance models, Proceedings of the 4th European performance engineering conference on Formal methods and stochastic models for performance evaluation, September 27-28, 2007, Berlin, Germany
Josef Schneider , Jorgen Peddersen , Sri Parameswaran, MASH{fifo}: A Hardware-Based Multiple Cache Simulator for Rapid FIFO Cache Analysis, Proceedings of the The 51st Annual Design Automation Conference on Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA
Joseph G. Wingbermuehle , Ron K. Cytron , Roger D. Chamberlain, Superoptimized Memory Subsystems for Streaming Applications, Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, February 22-24, 2015, Monterey, California, USA
Giuseppe Ascia , Vincenzo Catania , Alessandro G. Di Nuovo , Maurizio Palesi , Davide Patti, Efficient design space exploration for application specific systems-on-a-chip, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.10, p.733-750, October, 2007
Joseph G. Wingbermuehle , Ron K. Cytron , Roger D. Chamberlain, Superoptimization of memory subsystems, Proceedings of the 2014 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems, June 12-13, 2014, Edinburgh, United Kingdom
Giuseppe Ascia , Vincenzo Catania , Alessandro G. Di Nuovo , Maurizio Palesi , Davide Patti, Performance evaluation of efficient multi-objective evolutionary algorithms for design space exploration of embedded computer systems, Applied Soft Computing, v.11 n.1, p.382-398, January, 2011
Tomáš Bureš , Martin Děcký , Petr Hnětynka , Jan Kofroň , Pavel Parízek , František Plášil , Tomáš Poch , Ondřej Šerý , Petr Tůma, CoCoME in SOFA, The Common Component Modeling Example: Comparing Software Component Models, Springer-Verlag, Berlin, Heidelberg, 2007
P. Foglia , D. Mangano , C. A. Prete, A cache design for high performance embedded systems, Journal of Embedded Computing, v.1 n.4, p.587-597, December 2005
P. Foglia , D. Mangano , C. A. Prete, A cache design for high performance embedded systems, Journal of Embedded Computing, v.1 n.4, p.587-597, December 2005
Wei Zang , Ann Gordon-Ross, A survey on cache tuning from a power/energy perspective, ACM Computing Surveys (CSUR), v.45 n.3, p.1-49, June 2013
