
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549820 heartbeat IPC: 3.92185 cumulative IPC: 3.92185 (Simulation time: 0 hr 0 min 32 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242337 heartbeat IPC: 3.714 cumulative IPC: 3.81509 (Simulation time: 0 hr 1 min 17 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005858 heartbeat IPC: 3.61857 cumulative IPC: 3.74726 (Simulation time: 0 hr 1 min 57 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005858 (Simulation time: 0 hr 1 min 57 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 58433055 heartbeat IPC: 0.198306 cumulative IPC: 0.198306 (Simulation time: 0 hr 3 min 20 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 108509270 heartbeat IPC: 0.199696 cumulative IPC: 0.198998 (Simulation time: 0 hr 4 min 47 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 157389891 heartbeat IPC: 0.20458 cumulative IPC: 0.200825 (Simulation time: 0 hr 6 min 3 sec) 
Finished CPU 0 instructions: 30000004 cycles: 149384034 cumulative IPC: 0.200825 (Simulation time: 0 hr 6 min 3 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.200825 instructions: 30000004 cycles: 149384034
cpu0_DTLB TOTAL     ACCESS:    7980514  HIT:    6402762  MISS:    1577752
cpu0_DTLB LOAD      ACCESS:    7873945  HIT:    6296193  MISS:    1577752
cpu0_DTLB RFO       ACCESS:     106569  HIT:     106569  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.73355 cycles
cpu0_ITLB TOTAL     ACCESS:    3221595  HIT:    3221595  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3221595  HIT:    3221595  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577752  HIT:    1575414  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577752  HIT:    1575414  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 211.872 cycles
cpu0_L1D TOTAL     ACCESS:    6570336  HIT:    4310201  MISS:    2260135
cpu0_L1D LOAD      ACCESS:    6461066  HIT:    4201319  MISS:    2259747
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:       1950  MISS:        388
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 86.0213 cycles
cpu0_L2C TOTAL     ACCESS:    2348085  HIT:     690773  MISS:    1657312
cpu0_L2C LOAD      ACCESS:    2259747  HIT:     602690  MISS:    1657057
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87950  HIT:      87915  MISS:         35
cpu0_L2C TRANSLATION ACCESS:        388  HIT:        168  MISS:        220
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 102.015 cycles
LLC TOTAL     ACCESS:    1744946  HIT:    1011499  MISS:     733447
LLC LOAD      ACCESS:    1657057  HIT:     923804  MISS:     733253
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87669  HIT:      87476  MISS:        193
LLC TRANSLATION ACCESS:        220  HIT:        219  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 183.063 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      16005  ROW_BUFFER_MISS:     717217
 DBUS AVG_CONGESTED_CYCLE:    3.74064
 WQ ROW_BUFFER_HIT:      45124  ROW_BUFFER_MISS:      39660  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.636
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

