##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for pump_timer_clock_1
		4.3::Critical Path Report for pump_timer_clock_2
		4.4::Critical Path Report for pump_timer_clock_3
		4.5::Critical Path Report for uart_rpi_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. uart_rpi_IntClock:R)
		5.2::Critical Path Report for (pump_timer_clock_3:R vs. pump_timer_clock_3:R)
		5.3::Critical Path Report for (pump_timer_clock_1:R vs. pump_timer_clock_1:R)
		5.4::Critical Path Report for (pump_timer_clock_2:R vs. pump_timer_clock_2:R)
		5.5::Critical Path Report for (uart_rpi_IntClock:R vs. uart_rpi_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: CyBUS_CLK                                 | Frequency: 56.57 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                                     | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                                     | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                              | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                                 | N/A                   | Target: 24.00 MHz  | 
Clock: check_weight_timer_clock                  | N/A                   | Target: 0.00 MHz   | 
Clock: check_weight_timer_clock(fixed-function)  | N/A                   | Target: 0.00 MHz   | 
Clock: pump_timer_clock_1                        | Frequency: 46.80 MHz  | Target: 0.00 MHz   | 
Clock: pump_timer_clock_2                        | Frequency: 47.14 MHz  | Target: 0.00 MHz   | 
Clock: pump_timer_clock_3                        | Frequency: 45.72 MHz  | Target: 0.00 MHz   | 
Clock: uart_rpi_IntClock                         | Frequency: 55.91 MHz  | Target: 0.08 MHz   | 
Clock: weight_adc_theACLK                        | N/A                   | Target: 1.85 MHz   | 
Clock: weight_adc_theACLK(fixed-function)        | N/A                   | Target: 1.85 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           uart_rpi_IntClock   41666.7          23990        N/A              N/A         N/A              N/A         N/A              N/A         
pump_timer_clock_1  pump_timer_clock_1  2.5e+009         -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
pump_timer_clock_2  pump_timer_clock_2  2.5e+009         -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
pump_timer_clock_3  pump_timer_clock_3  2.5e+009         -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
uart_rpi_IntClock   uart_rpi_IntClock   1.30417e+007     13023782     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase     
-------------  ------------  -------------------  
tx_rpi(0)_PAD  29012         uart_rpi_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.57 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_rpi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14206
-------------------------------------   ----- 
End-of-path arrival time (ps)           14206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                                iocell5          1816   1816  23990  RISE       1
\uart_rpi:BUART:rx_postpoll\/main_1         macrocell9       6751   8567  23990  RISE       1
\uart_rpi:BUART:rx_postpoll\/q              macrocell9       3350  11917  23990  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2289  14206  23990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for pump_timer_clock_1
************************************************
Clock: pump_timer_clock_1
Frequency: 46.80 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \pump_timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499978633p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_1:R#1 vs. pump_timer_clock_1:R#2)   2500000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17137
-------------------------------------   ----- 
End-of-path arrival time (ps)           17137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3997   8707  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  13837  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  13837  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell2   3300  17137  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell3      0  17137  2499978633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/clock              datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for pump_timer_clock_2
************************************************
Clock: pump_timer_clock_2
Frequency: 47.14 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_2:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \pump_timer_2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499978787p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_2:R#1 vs. pump_timer_clock_2:R#2)   2500000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16983
-------------------------------------   ----- 
End-of-path arrival time (ps)           16983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3843   8553  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13683  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13683  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell5   3300  16983  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/ci         datapathcell6      0  16983  2499978787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/clock              datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for pump_timer_clock_3
************************************************
Clock: pump_timer_clock_3
Frequency: 45.72 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_3:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \pump_timer_3:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499978129p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_3:R#1 vs. pump_timer_clock_3:R#2)   2500000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17641
-------------------------------------   ----- 
End-of-path arrival time (ps)           17641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   4501   9211  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  14341  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  14341  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  17641  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  17641  2499978129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/clock              datapathcell9       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for uart_rpi_IntClock
***********************************************
Clock: uart_rpi_IntClock
Frequency: 55.91 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023782p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q                      macrocell15      1250   1250  13023782  RISE       1
\uart_rpi:BUART:counter_load_not\/main_1           macrocell5       4804   6054  13023782  RISE       1
\uart_rpi:BUART:counter_load_not\/q                macrocell5       3350   9404  13023782  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2291  11694  13023782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. uart_rpi_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_rpi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14206
-------------------------------------   ----- 
End-of-path arrival time (ps)           14206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                                iocell5          1816   1816  23990  RISE       1
\uart_rpi:BUART:rx_postpoll\/main_1         macrocell9       6751   8567  23990  RISE       1
\uart_rpi:BUART:rx_postpoll\/q              macrocell9       3350  11917  23990  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2289  14206  23990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1


5.2::Critical Path Report for (pump_timer_clock_3:R vs. pump_timer_clock_3:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_3:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \pump_timer_3:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499978129p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_3:R#1 vs. pump_timer_clock_3:R#2)   2500000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17641
-------------------------------------   ----- 
End-of-path arrival time (ps)           17641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   4501   9211  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  14341  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  14341  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  17641  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  17641  2499978129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/clock              datapathcell9       0      0  RISE       1


5.3::Critical Path Report for (pump_timer_clock_1:R vs. pump_timer_clock_1:R)
*****************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \pump_timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499978633p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_1:R#1 vs. pump_timer_clock_1:R#2)   2500000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17137
-------------------------------------   ----- 
End-of-path arrival time (ps)           17137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3997   8707  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  13837  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  13837  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell2   3300  17137  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell3      0  17137  2499978633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/clock              datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (pump_timer_clock_2:R vs. pump_timer_clock_2:R)
*****************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_2:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \pump_timer_2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499978787p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_2:R#1 vs. pump_timer_clock_2:R#2)   2500000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16983
-------------------------------------   ----- 
End-of-path arrival time (ps)           16983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3843   8553  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13683  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13683  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell5   3300  16983  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/ci         datapathcell6      0  16983  2499978787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/clock              datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (uart_rpi_IntClock:R vs. uart_rpi_IntClock:R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023782p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q                      macrocell15      1250   1250  13023782  RISE       1
\uart_rpi:BUART:counter_load_not\/main_1           macrocell5       4804   6054  13023782  RISE       1
\uart_rpi:BUART:counter_load_not\/q                macrocell5       3350   9404  13023782  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2291  11694  13023782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_rpi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14206
-------------------------------------   ----- 
End-of-path arrival time (ps)           14206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                                iocell5          1816   1816  23990  RISE       1
\uart_rpi:BUART:rx_postpoll\/main_1         macrocell9       6751   8567  23990  RISE       1
\uart_rpi:BUART:rx_postpoll\/q              macrocell9       3350  11917  23990  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2289  14206  23990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:rx_status_3\/main_6
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 29590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                         iocell5       1816   1816  23990  RISE       1
\uart_rpi:BUART:rx_status_3\/main_6  macrocell27   6751   8567  29590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:rx_state_0\/main_9
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 30360p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                        iocell5       1816   1816  23990  RISE       1
\uart_rpi:BUART:rx_state_0\/main_9  macrocell19   5981   7797  30360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:rx_state_2\/main_8
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 30504p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                        iocell5       1816   1816  23990  RISE       1
\uart_rpi:BUART:rx_state_2\/main_8  macrocell22   5836   7652  30504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:pollcount_1\/main_3
Capture Clock  : \uart_rpi:BUART:pollcount_1\/clock_0
Path slack     : 31275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                         iocell5       1816   1816  23990  RISE       1
\uart_rpi:BUART:pollcount_1\/main_3  macrocell25   5066   6882  31275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:pollcount_0\/main_2
Capture Clock  : \uart_rpi:BUART:pollcount_0\/clock_0
Path slack     : 31275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                         iocell5       1816   1816  23990  RISE       1
\uart_rpi:BUART:pollcount_0\/main_2  macrocell26   5066   6882  31275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:rx_last\/main_0
Capture Clock  : \uart_rpi:BUART:rx_last\/clock_0
Path slack     : 31275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                     iocell5       1816   1816  23990  RISE       1
\uart_rpi:BUART:rx_last\/main_0  macrocell28   5066   6882  31275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_last\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023782p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q                      macrocell15      1250   1250  13023782  RISE       1
\uart_rpi:BUART:counter_load_not\/main_1           macrocell5       4804   6054  13023782  RISE       1
\uart_rpi:BUART:counter_load_not\/q                macrocell5       3350   9404  13023782  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2291  11694  13023782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_rpi:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023853p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12454
-------------------------------------   ----- 
End-of-path arrival time (ps)           12454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q     macrocell18   1250   1250  13023853  RISE       1
\uart_rpi:BUART:rx_counter_load\/main_0  macrocell8    5522   6772  13023853  RISE       1
\uart_rpi:BUART:rx_counter_load\/q       macrocell8    3350  10122  13023853  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/load   count7cell    2331  12454  13023853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_rpi:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart_rpi:BUART:sRX:RxSts\/clock
Path slack     : 13026427p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14740
-------------------------------------   ----- 
End-of-path arrival time (ps)           14740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  13026427  RISE       1
\uart_rpi:BUART:rx_status_4\/main_1                 macrocell10      2288   5868  13026427  RISE       1
\uart_rpi:BUART:rx_status_4\/q                      macrocell10      3350   9218  13026427  RISE       1
\uart_rpi:BUART:sRX:RxSts\/status_4                 statusicell5     5522  14740  13026427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxSts\/clock                           statusicell5        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_rpi:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart_rpi:BUART:sTX:TxSts\/clock
Path slack     : 13027565p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13602
-------------------------------------   ----- 
End-of-path arrival time (ps)           13602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  13027565  RISE       1
\uart_rpi:BUART:tx_status_0\/main_3                 macrocell6       4348   7928  13027565  RISE       1
\uart_rpi:BUART:tx_status_0\/q                      macrocell6       3350  11278  13027565  RISE       1
\uart_rpi:BUART:sTX:TxSts\/status_0                 statusicell4     2323  13602  13027565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:TxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_rpi:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart_rpi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028012p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13026449  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   7455   7645  13028012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart_rpi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028649p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q                macrocell19      1250   1250  13024708  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   5757   7007  13028649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_1\/q
Path End       : \uart_rpi:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart_rpi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029035p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6622
-------------------------------------   ---- 
End-of-path arrival time (ps)           6622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_1\/q                macrocell14      1250   1250  13024867  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   5372   6622  13029035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_bitclk_enable\/q
Path End       : \uart_rpi:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart_rpi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029313p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6344
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_bitclk_enable\/q          macrocell23      1250   1250  13029313  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   5094   6344  13029313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart_rpi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029735p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q         macrocell18      1250   1250  13023853  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   4671   5921  13029735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart_rpi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029788p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q                macrocell15      1250   1250  13023782  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   4619   5869  13029788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart_rpi:BUART:txn\/main_3
Capture Clock  : \uart_rpi:BUART:txn\/clock_0
Path slack     : 13030101p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  13030101  RISE       1
\uart_rpi:BUART:txn\/main_3                macrocell13      3685   8055  13030101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_rpi:BUART:tx_state_0\/main_3
Capture Clock  : \uart_rpi:BUART:tx_state_0\/clock_0
Path slack     : 13030228p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  13027565  RISE       1
\uart_rpi:BUART:tx_state_0\/main_3                  macrocell15      4348   7928  13030228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart_rpi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030453p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q               macrocell19   1250   1250  13024708  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/main_1  macrocell24   6453   7703  13030453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/clock_0                macrocell24         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:rx_status_3\/main_1
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 13030460p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7697
-------------------------------------   ---- 
End-of-path arrival time (ps)           7697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q        macrocell19   1250   1250  13024708  RISE       1
\uart_rpi:BUART:rx_status_3\/main_1  macrocell27   6447   7697  13030460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:rx_state_0\/main_1
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13030824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q       macrocell19   1250   1250  13024708  RISE       1
\uart_rpi:BUART:rx_state_0\/main_1  macrocell19   6082   7332  13030824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:rx_state_3\/main_1
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13030824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q       macrocell19   1250   1250  13024708  RISE       1
\uart_rpi:BUART:rx_state_3\/main_1  macrocell21   6082   7332  13030824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:rx_state_0\/main_0
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13030826p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13023853  RISE       1
\uart_rpi:BUART:rx_state_0\/main_0    macrocell19   6081   7331  13030826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:rx_state_3\/main_0
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13030826p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13023853  RISE       1
\uart_rpi:BUART:rx_state_3\/main_0    macrocell21   6081   7331  13030826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_2\/q
Path End       : \uart_rpi:BUART:rx_status_3\/main_4
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 13030938p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7218
-------------------------------------   ---- 
End-of-path arrival time (ps)           7218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_2\/q        macrocell22   1250   1250  13024890  RISE       1
\uart_rpi:BUART:rx_status_3\/main_4  macrocell27   5968   7218  13030938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_2\/q
Path End       : \uart_rpi:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart_rpi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030953p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7204
-------------------------------------   ---- 
End-of-path arrival time (ps)           7204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_2\/q               macrocell22   1250   1250  13024890  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/main_3  macrocell24   5954   7204  13030953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/clock_0                macrocell24         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_bitclk_enable\/q
Path End       : \uart_rpi:BUART:rx_status_3\/main_2
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 13031265p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6891
-------------------------------------   ---- 
End-of-path arrival time (ps)           6891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  13029313  RISE       1
\uart_rpi:BUART:rx_status_3\/main_2  macrocell27   5641   6891  13031265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13031384p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6772
-------------------------------------   ---- 
End-of-path arrival time (ps)           6772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13023853  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_0  macrocell20   5522   6772  13031384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:rx_state_2\/main_0
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13031384p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6772
-------------------------------------   ---- 
End-of-path arrival time (ps)           6772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13023853  RISE       1
\uart_rpi:BUART:rx_state_2\/main_0    macrocell22   5522   6772  13031384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_bitclk\/q
Path End       : \uart_rpi:BUART:tx_state_1\/main_5
Capture Clock  : \uart_rpi:BUART:tx_state_1\/clock_0
Path slack     : 13031647p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6509
-------------------------------------   ---- 
End-of-path arrival time (ps)           6509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_bitclk\/q        macrocell17   1250   1250  13031647  RISE       1
\uart_rpi:BUART:tx_state_1\/main_5  macrocell14   5259   6509  13031647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_2\/q
Path End       : \uart_rpi:BUART:rx_state_0\/main_4
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13031866p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_2\/q       macrocell22   1250   1250  13024890  RISE       1
\uart_rpi:BUART:rx_state_0\/main_4  macrocell19   5041   6291  13031866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_2\/q
Path End       : \uart_rpi:BUART:rx_state_3\/main_4
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13031866p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_2\/q       macrocell22   1250   1250  13024890  RISE       1
\uart_rpi:BUART:rx_state_3\/main_4  macrocell21   5041   6291  13031866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_rpi:BUART:tx_state_0\/main_2
Capture Clock  : \uart_rpi:BUART:tx_state_0\/clock_0
Path slack     : 13032182p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5975
-------------------------------------   ---- 
End-of-path arrival time (ps)           5975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13026449  RISE       1
\uart_rpi:BUART:tx_state_0\/main_2               macrocell15      5785   5975  13032182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_rpi:BUART:tx_bitclk\/main_2
Capture Clock  : \uart_rpi:BUART:tx_bitclk\/clock_0
Path slack     : 13032198p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13026449  RISE       1
\uart_rpi:BUART:tx_bitclk\/main_2                macrocell17      5769   5959  13032198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_bitclk\/q
Path End       : \uart_rpi:BUART:tx_state_2\/main_5
Capture Clock  : \uart_rpi:BUART:tx_state_2\/clock_0
Path slack     : 13032205p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_bitclk\/q        macrocell17   1250   1250  13031647  RISE       1
\uart_rpi:BUART:tx_state_2\/main_5  macrocell16   4702   5952  13032205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13032239p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q         macrocell19   1250   1250  13024708  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_1  macrocell20   4667   5917  13032239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:rx_state_2\/main_1
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13032239p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q       macrocell19   1250   1250  13024708  RISE       1
\uart_rpi:BUART:rx_state_2\/main_1  macrocell22   4667   5917  13032239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_2\/q
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13032422p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_2\/q         macrocell22   1250   1250  13024890  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_4  macrocell20   4485   5735  13032422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_2\/q
Path End       : \uart_rpi:BUART:rx_state_2\/main_4
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13032422p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_2\/q       macrocell22   1250   1250  13024890  RISE       1
\uart_rpi:BUART:rx_state_2\/main_4  macrocell22   4485   5735  13032422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_3\/q
Path End       : \uart_rpi:BUART:rx_status_3\/main_3
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 13032612p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_3\/q        macrocell21   1250   1250  13025750  RISE       1
\uart_rpi:BUART:rx_status_3\/main_3  macrocell27   4294   5544  13032612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_3\/q
Path End       : \uart_rpi:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart_rpi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032632p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_3\/q               macrocell21   1250   1250  13025750  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/main_2  macrocell24   4275   5525  13032632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/clock_0                macrocell24         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_3\/q
Path End       : \uart_rpi:BUART:rx_state_0\/main_3
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13032723p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_3\/q       macrocell21   1250   1250  13025750  RISE       1
\uart_rpi:BUART:rx_state_0\/main_3  macrocell19   4184   5434  13032723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_3\/q
Path End       : \uart_rpi:BUART:rx_state_3\/main_3
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13032723p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_3\/q       macrocell21   1250   1250  13025750  RISE       1
\uart_rpi:BUART:rx_state_3\/main_3  macrocell21   4184   5434  13032723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:pollcount_0\/q
Path End       : \uart_rpi:BUART:rx_status_3\/main_7
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 13032784p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5373
-------------------------------------   ---- 
End-of-path arrival time (ps)           5373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:pollcount_0\/q       macrocell26   1250   1250  13027185  RISE       1
\uart_rpi:BUART:rx_status_3\/main_7  macrocell27   4123   5373  13032784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:pollcount_1\/q
Path End       : \uart_rpi:BUART:rx_status_3\/main_5
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 13032787p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:pollcount_1\/q       macrocell25   1250   1250  13027187  RISE       1
\uart_rpi:BUART:rx_status_3\/main_5  macrocell27   4120   5370  13032787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:rx_status_3\/main_0
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 13032790p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13023853  RISE       1
\uart_rpi:BUART:rx_status_3\/main_0   macrocell27   4117   5367  13032790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:tx_state_1\/main_1
Capture Clock  : \uart_rpi:BUART:tx_state_1\/clock_0
Path slack     : 13033014p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q       macrocell15   1250   1250  13023782  RISE       1
\uart_rpi:BUART:tx_state_1\/main_1  macrocell14   3893   5143  13033014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:tx_state_2\/main_1
Capture Clock  : \uart_rpi:BUART:tx_state_2\/clock_0
Path slack     : 13033031p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q       macrocell15   1250   1250  13023782  RISE       1
\uart_rpi:BUART:tx_state_2\/main_1  macrocell16   3876   5126  13033031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_1\/q
Path End       : \uart_rpi:BUART:tx_state_0\/main_0
Capture Clock  : \uart_rpi:BUART:tx_state_0\/clock_0
Path slack     : 13033201p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_1\/q       macrocell14   1250   1250  13024867  RISE       1
\uart_rpi:BUART:tx_state_0\/main_0  macrocell15   3706   4956  13033201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_1\/q
Path End       : \uart_rpi:BUART:txn\/main_1
Capture Clock  : \uart_rpi:BUART:txn\/clock_0
Path slack     : 13033211p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_1\/q  macrocell14   1250   1250  13024867  RISE       1
\uart_rpi:BUART:txn\/main_1    macrocell13   3696   4946  13033211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_1\/q
Path End       : \uart_rpi:BUART:tx_bitclk\/main_0
Capture Clock  : \uart_rpi:BUART:tx_bitclk\/clock_0
Path slack     : 13033211p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_1\/q      macrocell14   1250   1250  13024867  RISE       1
\uart_rpi:BUART:tx_bitclk\/main_0  macrocell17   3696   4946  13033211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_2\/q
Path End       : \uart_rpi:BUART:tx_state_0\/main_4
Capture Clock  : \uart_rpi:BUART:tx_state_0\/clock_0
Path slack     : 13033238p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_2\/q       macrocell16   1250   1250  13025076  RISE       1
\uart_rpi:BUART:tx_state_0\/main_4  macrocell15   3669   4919  13033238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_rpi:BUART:tx_state_1\/main_2
Capture Clock  : \uart_rpi:BUART:tx_state_1\/clock_0
Path slack     : 13033256p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13026449  RISE       1
\uart_rpi:BUART:tx_state_1\/main_2               macrocell14      4710   4900  13033256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_2\/q
Path End       : \uart_rpi:BUART:txn\/main_4
Capture Clock  : \uart_rpi:BUART:txn\/clock_0
Path slack     : 13033258p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_2\/q  macrocell16   1250   1250  13025076  RISE       1
\uart_rpi:BUART:txn\/main_4    macrocell13   3648   4898  13033258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_2\/q
Path End       : \uart_rpi:BUART:tx_bitclk\/main_3
Capture Clock  : \uart_rpi:BUART:tx_bitclk\/clock_0
Path slack     : 13033258p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_2\/q      macrocell16   1250   1250  13025076  RISE       1
\uart_rpi:BUART:tx_bitclk\/main_3  macrocell17   3648   4898  13033258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_rpi:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart_rpi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033272p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033272  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/main_0   macrocell23   2945   4885  13033272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_rpi:BUART:pollcount_1\/main_0
Capture Clock  : \uart_rpi:BUART:pollcount_1\/clock_0
Path slack     : 13033272p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033272  RISE       1
\uart_rpi:BUART:pollcount_1\/main_0        macrocell25   2945   4885  13033272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_rpi:BUART:pollcount_0\/main_0
Capture Clock  : \uart_rpi:BUART:pollcount_0\/clock_0
Path slack     : 13033272p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033272  RISE       1
\uart_rpi:BUART:pollcount_0\/main_0        macrocell26   2945   4885  13033272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_rpi:BUART:tx_state_2\/main_2
Capture Clock  : \uart_rpi:BUART:tx_state_2\/clock_0
Path slack     : 13033273p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13026449  RISE       1
\uart_rpi:BUART:tx_state_2\/main_2               macrocell16      4694   4884  13033273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_rpi:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart_rpi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033275p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033275  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/main_1   macrocell23   2942   4882  13033275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_rpi:BUART:pollcount_1\/main_1
Capture Clock  : \uart_rpi:BUART:pollcount_1\/clock_0
Path slack     : 13033275p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033275  RISE       1
\uart_rpi:BUART:pollcount_1\/main_1        macrocell25   2942   4882  13033275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_rpi:BUART:pollcount_0\/main_1
Capture Clock  : \uart_rpi:BUART:pollcount_0\/clock_0
Path slack     : 13033275p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033275  RISE       1
\uart_rpi:BUART:pollcount_0\/main_1        macrocell26   2942   4882  13033275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_rpi:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart_rpi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033278p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033278  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/main_2   macrocell23   2939   4879  13033278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_3\/q
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13033281p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_3\/q         macrocell21   1250   1250  13025750  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_3  macrocell20   3625   4875  13033281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_3\/q
Path End       : \uart_rpi:BUART:rx_state_2\/main_3
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13033281p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_3\/q       macrocell21   1250   1250  13025750  RISE       1
\uart_rpi:BUART:rx_state_2\/main_3  macrocell22   3625   4875  13033281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033406  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_7       macrocell20   2810   4750  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_rpi:BUART:rx_state_2\/main_7
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033406  RISE       1
\uart_rpi:BUART:rx_state_2\/main_7         macrocell22   2810   4750  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_rpi:BUART:rx_state_0\/main_7
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13033416p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033406  RISE       1
\uart_rpi:BUART:rx_state_0\/main_7         macrocell19   2801   4741  13033416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_rpi:BUART:rx_state_3\/main_7
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13033416p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033406  RISE       1
\uart_rpi:BUART:rx_state_3\/main_7         macrocell21   2801   4741  13033416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_rpi:BUART:rx_state_0\/main_6
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\uart_rpi:BUART:rx_state_0\/main_6         macrocell19   2621   4561  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_rpi:BUART:rx_state_3\/main_6
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\uart_rpi:BUART:rx_state_3\/main_6         macrocell21   2621   4561  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_rpi:BUART:rx_state_0\/main_5
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033596  RISE       1
\uart_rpi:BUART:rx_state_0\/main_5         macrocell19   2620   4560  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_rpi:BUART:rx_state_3\/main_5
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033596  RISE       1
\uart_rpi:BUART:rx_state_3\/main_5         macrocell21   2620   4560  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13033605p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033596  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_5       macrocell20   2612   4552  13033605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_rpi:BUART:rx_state_2\/main_5
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13033605p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033596  RISE       1
\uart_rpi:BUART:rx_state_2\/main_5         macrocell22   2612   4552  13033605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_6       macrocell20   2611   4551  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_rpi:BUART:rx_state_2\/main_6
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\uart_rpi:BUART:rx_state_2\/main_6         macrocell22   2611   4551  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart_rpi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033611p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q        macrocell18   1250   1250  13023853  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/main_0  macrocell24   3295   4545  13033611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/clock_0                macrocell24         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:tx_state_0\/main_1
Capture Clock  : \uart_rpi:BUART:tx_state_0\/clock_0
Path slack     : 13033663p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q       macrocell15   1250   1250  13023782  RISE       1
\uart_rpi:BUART:tx_state_0\/main_1  macrocell15   3244   4494  13033663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:txn\/main_2
Capture Clock  : \uart_rpi:BUART:txn\/clock_0
Path slack     : 13033664p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q  macrocell15   1250   1250  13023782  RISE       1
\uart_rpi:BUART:txn\/main_2    macrocell13   3243   4493  13033664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:tx_bitclk\/main_1
Capture Clock  : \uart_rpi:BUART:tx_bitclk\/clock_0
Path slack     : 13033664p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q      macrocell15   1250   1250  13023782  RISE       1
\uart_rpi:BUART:tx_bitclk\/main_1  macrocell17   3243   4493  13033664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_bitclk_enable\/q
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13033675p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_bitclk_enable\/q   macrocell23   1250   1250  13029313  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_2  macrocell20   3232   4482  13033675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_bitclk_enable\/q
Path End       : \uart_rpi:BUART:rx_state_2\/main_2
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13033675p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  13029313  RISE       1
\uart_rpi:BUART:rx_state_2\/main_2   macrocell22   3232   4482  13033675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_bitclk_enable\/q
Path End       : \uart_rpi:BUART:rx_state_0\/main_2
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13033675p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  13029313  RISE       1
\uart_rpi:BUART:rx_state_0\/main_2   macrocell19   3231   4481  13033675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_bitclk_enable\/q
Path End       : \uart_rpi:BUART:rx_state_3\/main_2
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13033675p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  13029313  RISE       1
\uart_rpi:BUART:rx_state_3\/main_2   macrocell21   3231   4481  13033675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:pollcount_0\/q
Path End       : \uart_rpi:BUART:rx_state_0\/main_10
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13033709p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:pollcount_0\/q       macrocell26   1250   1250  13027185  RISE       1
\uart_rpi:BUART:rx_state_0\/main_10  macrocell19   3198   4448  13033709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:pollcount_1\/q
Path End       : \uart_rpi:BUART:rx_state_0\/main_8
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13033712p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:pollcount_1\/q      macrocell25   1250   1250  13027187  RISE       1
\uart_rpi:BUART:rx_state_0\/main_8  macrocell19   3195   4445  13033712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_last\/q
Path End       : \uart_rpi:BUART:rx_state_2\/main_9
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13033987p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_last\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_last\/q          macrocell28   1250   1250  13033987  RISE       1
\uart_rpi:BUART:rx_state_2\/main_9  macrocell22   2920   4170  13033987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart_rpi:BUART:txn\/main_5
Capture Clock  : \uart_rpi:BUART:txn\/clock_0
Path slack     : 13034001p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13034001  RISE       1
\uart_rpi:BUART:txn\/main_5                      macrocell13      3966   4156  13034001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_bitclk\/q
Path End       : \uart_rpi:BUART:tx_state_0\/main_5
Capture Clock  : \uart_rpi:BUART:tx_state_0\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_bitclk\/q        macrocell17   1250   1250  13031647  RISE       1
\uart_rpi:BUART:tx_state_0\/main_5  macrocell15   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_bitclk\/q
Path End       : \uart_rpi:BUART:txn\/main_6
Capture Clock  : \uart_rpi:BUART:txn\/clock_0
Path slack     : 13034105p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_bitclk\/q  macrocell17   1250   1250  13031647  RISE       1
\uart_rpi:BUART:txn\/main_6   macrocell13   2802   4052  13034105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_1\/q
Path End       : \uart_rpi:BUART:tx_state_2\/main_0
Capture Clock  : \uart_rpi:BUART:tx_state_2\/clock_0
Path slack     : 13034112p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_1\/q       macrocell14   1250   1250  13024867  RISE       1
\uart_rpi:BUART:tx_state_2\/main_0  macrocell16   2794   4044  13034112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_1\/q
Path End       : \uart_rpi:BUART:tx_state_1\/main_0
Capture Clock  : \uart_rpi:BUART:tx_state_1\/clock_0
Path slack     : 13034117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_1\/q       macrocell14   1250   1250  13024867  RISE       1
\uart_rpi:BUART:tx_state_1\/main_0  macrocell14   2789   4039  13034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_load_fifo\/q
Path End       : \uart_rpi:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart_rpi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034194p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_load_fifo\/q            macrocell20      1250   1250  13027958  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   3092   4342  13034194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_2\/q
Path End       : \uart_rpi:BUART:tx_state_1\/main_3
Capture Clock  : \uart_rpi:BUART:tx_state_1\/clock_0
Path slack     : 13034315p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_2\/q       macrocell16   1250   1250  13025076  RISE       1
\uart_rpi:BUART:tx_state_1\/main_3  macrocell14   2591   3841  13034315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_2\/q
Path End       : \uart_rpi:BUART:tx_state_2\/main_3
Capture Clock  : \uart_rpi:BUART:tx_state_2\/clock_0
Path slack     : 13034324p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_2\/q       macrocell16   1250   1250  13025076  RISE       1
\uart_rpi:BUART:tx_state_2\/main_3  macrocell16   2583   3833  13034324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:txn\/q
Path End       : \uart_rpi:BUART:txn\/main_0
Capture Clock  : \uart_rpi:BUART:txn\/clock_0
Path slack     : 13034327p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:txn\/q       macrocell13   1250   1250  13034327  RISE       1
\uart_rpi:BUART:txn\/main_0  macrocell13   2579   3829  13034327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:pollcount_0\/q
Path End       : \uart_rpi:BUART:pollcount_1\/main_4
Capture Clock  : \uart_rpi:BUART:pollcount_1\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:pollcount_0\/q       macrocell26   1250   1250  13027185  RISE       1
\uart_rpi:BUART:pollcount_1\/main_4  macrocell25   2297   3547  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:pollcount_0\/q
Path End       : \uart_rpi:BUART:pollcount_0\/main_3
Capture Clock  : \uart_rpi:BUART:pollcount_0\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:pollcount_0\/q       macrocell26   1250   1250  13027185  RISE       1
\uart_rpi:BUART:pollcount_0\/main_3  macrocell26   2297   3547  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:pollcount_1\/q
Path End       : \uart_rpi:BUART:pollcount_1\/main_2
Capture Clock  : \uart_rpi:BUART:pollcount_1\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:pollcount_1\/q       macrocell25   1250   1250  13027187  RISE       1
\uart_rpi:BUART:pollcount_1\/main_2  macrocell25   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart_rpi:BUART:tx_state_1\/main_4
Capture Clock  : \uart_rpi:BUART:tx_state_1\/clock_0
Path slack     : 13034899p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3257
-------------------------------------   ---- 
End-of-path arrival time (ps)           3257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13034001  RISE       1
\uart_rpi:BUART:tx_state_1\/main_4               macrocell14      3067   3257  13034899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart_rpi:BUART:tx_state_2\/main_4
Capture Clock  : \uart_rpi:BUART:tx_state_2\/clock_0
Path slack     : 13034916p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3240
-------------------------------------   ---- 
End-of-path arrival time (ps)           3240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13034001  RISE       1
\uart_rpi:BUART:tx_state_2\/main_4               macrocell16      3050   3240  13034916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_status_3\/q
Path End       : \uart_rpi:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart_rpi:BUART:sRX:RxSts\/clock
Path slack     : 13037610p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_status_3\/q       macrocell27    1250   1250  13037610  RISE       1
\uart_rpi:BUART:sRX:RxSts\/status_3  statusicell5   2306   3556  13037610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxSts\/clock                           statusicell5        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_3:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \pump_timer_3:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499978129p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_3:R#1 vs. pump_timer_clock_3:R#2)   2500000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17641
-------------------------------------   ----- 
End-of-path arrival time (ps)           17641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   4501   9211  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  14341  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  14341  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  17641  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  17641  2499978129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/clock              datapathcell9       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \pump_timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499978633p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_1:R#1 vs. pump_timer_clock_1:R#2)   2500000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17137
-------------------------------------   ----- 
End-of-path arrival time (ps)           17137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3997   8707  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  13837  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  13837  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell2   3300  17137  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell3      0  17137  2499978633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/clock              datapathcell3       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_2:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \pump_timer_2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499978787p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_2:R#1 vs. pump_timer_clock_2:R#2)   2500000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16983
-------------------------------------   ----- 
End-of-path arrival time (ps)           16983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3843   8553  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13683  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13683  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell5   3300  16983  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/ci         datapathcell6      0  16983  2499978787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_3:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \pump_timer_3:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 2499981429p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_3:R#1 vs. pump_timer_clock_3:R#2)   2500000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14341
-------------------------------------   ----- 
End-of-path arrival time (ps)           14341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   4501   9211  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  14341  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  14341  2499981429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/clock              datapathcell8       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_1:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \pump_timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 2499981933p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_1:R#1 vs. pump_timer_clock_1:R#2)   2500000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13837
-------------------------------------   ----- 
End-of-path arrival time (ps)           13837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3997   8707  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  13837  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  13837  2499981933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/clock              datapathcell2       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_2:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \pump_timer_2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 2499982087p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_2:R#1 vs. pump_timer_clock_2:R#2)   2500000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13683
-------------------------------------   ----- 
End-of-path arrival time (ps)           13683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3843   8553  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13683  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13683  2499982087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_3:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \pump_timer_3:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 2499984171p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_3:R#1 vs. pump_timer_clock_3:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9769
-------------------------------------   ---- 
End-of-path arrival time (ps)           9769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   5059   9769  2499984171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/clock              datapathcell8       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \pump_timer_3:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 2499984729p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_3:R#1 vs. pump_timer_clock_3:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9211
-------------------------------------   ---- 
End-of-path arrival time (ps)           9211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   4501   9211  2499984729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_3:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \pump_timer_3:TimerUDB:rstSts:stsreg\/clock
Path slack     : 2499985081p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_3:R#1 vs. pump_timer_clock_3:R#2)   2500000000
- Setup time                                                               -500
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14419
-------------------------------------   ----- 
End-of-path arrival time (ps)           14419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    760    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8   1210   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   2740   4710  2499978129  RISE       1
\pump_timer_3:TimerUDB:status_tc\/main_1         macrocell3      4033   8743  2499985081  RISE       1
\pump_timer_3:TimerUDB:status_tc\/q              macrocell3      3350  12093  2499985081  RISE       1
\pump_timer_3:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2327  14419  2499985081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \pump_timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 2499985233p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_1:R#1 vs. pump_timer_clock_1:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3997   8707  2499985233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/clock              datapathcell1       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_2:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \pump_timer_2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 2499985370p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_2:R#1 vs. pump_timer_clock_2:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8570
-------------------------------------   ---- 
End-of-path arrival time (ps)           8570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell5   3860   8570  2499985370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \pump_timer_2:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 2499985387p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_2:R#1 vs. pump_timer_clock_2:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3843   8553  2499985387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_2:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \pump_timer_2:TimerUDB:rstSts:stsreg\/clock
Path slack     : 2499985850p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_2:R#1 vs. pump_timer_clock_2:R#2)   2500000000
- Setup time                                                               -500
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13650
-------------------------------------   ----- 
End-of-path arrival time (ps)           13650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0       datapathcell4    760    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell5      0    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0       datapathcell5   1210   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell6      0   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell6   2740   4710  2499978787  RISE       1
\pump_timer_2:TimerUDB:status_tc\/main_1         macrocell2      3279   7989  2499985850  RISE       1
\pump_timer_2:TimerUDB:status_tc\/q              macrocell2      3350  11339  2499985850  RISE       1
\pump_timer_2:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2311  13650  2499985850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:rstSts:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_2:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \pump_timer_2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499985969p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_2:R#1 vs. pump_timer_clock_2:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7971
-------------------------------------   ---- 
End-of-path arrival time (ps)           7971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  2499978787  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell6   3261   7971  2499985969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \pump_timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 2499986011p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_1:R#1 vs. pump_timer_clock_1:R#2)   2500000000
- Setup time                                                               -500
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13489
-------------------------------------   ----- 
End-of-path arrival time (ps)           13489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0       datapathcell1    760    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell2      0    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0       datapathcell2   1210   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell3      0   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell3   2740   4710  2499978633  RISE       1
\pump_timer_1:TimerUDB:status_tc\/main_1         macrocell1      3099   7809  2499986011  RISE       1
\pump_timer_1:TimerUDB:status_tc\/q              macrocell1      3350  11159  2499986011  RISE       1
\pump_timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2330  13489  2499986011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:rstSts:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \pump_timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 2499986139p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_1:R#1 vs. pump_timer_clock_1:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7801
-------------------------------------   ---- 
End-of-path arrival time (ps)           7801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell2   3091   7801  2499986139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/clock              datapathcell2       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \pump_timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499986287p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_1:R#1 vs. pump_timer_clock_1:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  2499978633  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell3   2943   7653  2499986287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/clock              datapathcell3       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \pump_timer_3:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \pump_timer_3:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499986582p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_3:R#1 vs. pump_timer_clock_3:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  2499978129  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2648   7358  2499986582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/clock              datapathcell9       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \pump_timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \pump_timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 2499988310p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_1:R#1 vs. pump_timer_clock_1:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT       slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  2499981710  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell1   4420   5630  2499988310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u0\/clock              datapathcell1       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \pump_timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \pump_timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 2499988764p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_1:R#1 vs. pump_timer_clock_1:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT       slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  2499981710  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell2   3966   5176  2499988764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u1\/clock              datapathcell2       0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \pump_timer_2:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \pump_timer_2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499989123p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_2:R#1 vs. pump_timer_clock_2:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT       slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  2499983268  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell6   3607   4817  2499989123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \pump_timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \pump_timer_3:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 2499989167p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_3:R#1 vs. pump_timer_clock_3:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT       slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  2499982567  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   3563   4773  2499989167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \pump_timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \pump_timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499989170p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_1:R#1 vs. pump_timer_clock_1:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT       slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  2499981710  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell3   3560   4770  2499989170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pump_timer_1:TimerUDB:sT24:timerdp:u2\/clock              datapathcell3       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \pump_timer_3:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \pump_timer_3:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 2499989172p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_3:R#1 vs. pump_timer_clock_3:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT       slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  2499982567  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   3558   4768  2499989172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u1\/clock              datapathcell8       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \pump_timer_2:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \pump_timer_2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 2499989865p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_2:R#1 vs. pump_timer_clock_2:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4075
-------------------------------------   ---- 
End-of-path arrival time (ps)           4075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT       slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  2499983268  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell5   2865   4075  2499989865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \pump_timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \pump_timer_2:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 2499989868p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_2:R#1 vs. pump_timer_clock_2:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT       slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  2499983268  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell4   2862   4072  2499989868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pump_timer_2:TimerUDB:sT24:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pump_timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \pump_timer_3:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \pump_timer_3:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 2499990403p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (pump_timer_clock_3:R#1 vs. pump_timer_clock_3:R#2)   2500000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       2499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT       slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\pump_timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  2499982567  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   2327   3537  2499990403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pump_timer_3:TimerUDB:sT24:timerdp:u2\/clock              datapathcell9       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

