{"vcs1":{"timestamp_begin":1730441535.648785785, "rt":1.79, "ut":0.37, "st":0.34}}
{"vcselab":{"timestamp_begin":1730441537.526820941, "rt":0.96, "ut":0.32, "st":0.21}}
{"link":{"timestamp_begin":1730441538.561923649, "rt":0.39, "ut":0.15, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730441534.930789125}
{"VCS_COMP_START_TIME": 1730441534.930789125}
{"VCS_COMP_END_TIME": 1730441544.386721654}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331024}}
{"stitch_vcselab": {"peak_mem": 223356}}
