// Seed: 59177681
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    output wor id_4,
    input uwire id_5,
    input tri1 id_6,
    output tri id_7
);
endmodule
module module_1 (
    input tri id_0,
    inout wand id_1,
    input tri0 id_2,
    input wire id_3
    , id_18,
    output wor id_4,
    input wor id_5,
    output tri1 id_6,
    output wand id_7,
    input uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wand id_11,
    input wand id_12,
    input supply0 id_13,
    output tri1 id_14,
    output wire id_15,
    input wor id_16
);
  assign id_1 = 1;
  always begin
    @(^1) id_18 = id_1;
    id_18 = id_3;
  end
  module_0(
      id_4, id_16, id_18, id_2, id_4, id_13, id_18, id_7
  );
  tri0 id_19, id_20 = id_8;
endmodule
