

================================================================
== Vitis HLS Report for 'compute_inc_Pipeline_execute'
================================================================
* Date:           Tue May  7 17:59:45 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vinc2
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.097 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4101|     4101|  13.669 us|  13.669 us|  4101|  4101|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- execute  |     4099|     4099|         6|          4|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%size_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_load" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 12 'read' 'size_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_3 = load i31 %i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 15 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_cast_i = zext i31 %i_3" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 16 'zext' 'i_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.88ns)   --->   "%icmp_ln54 = icmp_slt  i32 %i_cast_i, i32 %size_load_read" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 18 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc.0.i.compute_inc.exit_crit_edge.exitStub, void %for.inc.0.split.i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 19 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln54_1)   --->   "%i_4 = or i31 %i_3, i31 2" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 20 'or' 'i_4' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln54_1)   --->   "%zext_ln54 = zext i31 %i_4" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 21 'zext' 'zext_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.88ns) (out node of the LUT)   --->   "%icmp_ln54_1 = icmp_slt  i32 %zext_ln54, i32 %size_load_read" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 22 'icmp' 'icmp_ln54_1' <Predicate = (icmp_ln54)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54_1, void %for.inc.0.i.compute_inc.exit_crit_edge.exitStub, void %for.inc.1.i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 23 'br' 'br_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 24 [1/1] (1.21ns)   --->   "%in_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58]   --->   Operation 24 'read' 'in_stream_read' <Predicate = (icmp_ln54)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 2.09>
ST_3 : Operation 25 [1/1] (0.88ns)   --->   "%add_ln58 = add i32 %in_stream_read, i32 1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58]   --->   Operation 25 'add' 'add_ln58' <Predicate = (icmp_ln54)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.21ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %add_ln58" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58]   --->   Operation 26 'write' 'write_ln58' <Predicate = (icmp_ln54)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 27 [1/1] (1.21ns)   --->   "%in_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59]   --->   Operation 27 'read' 'in_stream_read_1' <Predicate = (icmp_ln54)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 2.09>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:55]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 29 'specloopname' 'specloopname_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.88ns)   --->   "%add_ln59 = add i32 %in_stream_read_1, i32 1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59]   --->   Operation 30 'add' 'add_ln59' <Predicate = (icmp_ln54)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.21ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %add_ln59" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59]   --->   Operation 31 'write' 'write_ln59' <Predicate = (icmp_ln54)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (1.21ns)   --->   "%in_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58]   --->   Operation 32 'read' 'in_stream_read_2' <Predicate = (icmp_ln54 & icmp_ln54_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (0.87ns)   --->   "%i_5 = add i31 %i_3, i31 4" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 33 'add' 'i_5' <Predicate = (icmp_ln54 & icmp_ln54_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln54 = store i31 %i_5, i31 %i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 34 'store' 'store_ln54' <Predicate = (icmp_ln54 & icmp_ln54_1)> <Delay = 0.38>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (!icmp_ln54_1) | (!icmp_ln54)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.09>
ST_5 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln58_1 = add i32 %in_stream_read_2, i32 1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58]   --->   Operation 35 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (1.21ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %add_ln58_1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58]   --->   Operation 36 'write' 'write_ln58' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 37 [1/1] (1.21ns)   --->   "%in_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59]   --->   Operation 37 'read' 'in_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 2.09>
ST_6 : Operation 38 [1/1] (0.88ns)   --->   "%add_ln59_1 = add i32 %in_stream_read_3, i32 1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59]   --->   Operation 38 'add' 'add_ln59_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (1.21ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %add_ln59_1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59]   --->   Operation 39 'write' 'write_ln59' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc.0.i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54]   --->   Operation 40 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.880ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', /home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54) on local variable 'i' [11]  (0.000 ns)
	'icmp' operation ('icmp_ln54', /home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:54) [14]  (0.880 ns)

 <State 2>: 1.217ns
The critical path consists of the following:
	fifo read operation ('in_stream_read', /home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58) on port 'in_stream' (/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58) [19]  (1.217 ns)

 <State 3>: 2.097ns
The critical path consists of the following:
	'add' operation ('add_ln58', /home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58) [20]  (0.880 ns)
	fifo write operation ('write_ln58', /home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58) on port 'out_stream' (/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58) [21]  (1.217 ns)

 <State 4>: 2.097ns
The critical path consists of the following:
	'add' operation ('add_ln59', /home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59) [23]  (0.880 ns)
	fifo write operation ('write_ln59', /home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59) on port 'out_stream' (/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59) [24]  (1.217 ns)

 <State 5>: 2.097ns
The critical path consists of the following:
	'add' operation ('add_ln58_1', /home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58) [31]  (0.880 ns)
	fifo write operation ('write_ln58', /home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58) on port 'out_stream' (/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:58) [32]  (1.217 ns)

 <State 6>: 2.097ns
The critical path consists of the following:
	'add' operation ('add_ln59_1', /home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59) [34]  (0.880 ns)
	fifo write operation ('write_ln59', /home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59) on port 'out_stream' (/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:59) [35]  (1.217 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
