

================================================================
== Vivado HLS Report for 'correlator'
================================================================
* Date:           Tue Mar  5 23:59:47 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      27|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      87|
|Register         |        -|      -|      84|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      84|     114|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_244                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_405                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op46_read_state1     |    and   |      0|  0|   2|           1|           1|
    |o_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |o_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_134_p4           |    and   |      0|  0|   2|           1|           0|
    |o_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  27|          15|          14|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |currentState                |  15|          3|    2|          6|
    |i_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_out  |   9|          2|   32|         64|
    |o_data_V_data_V_1_state     |  15|          3|    2|          6|
    |o_data_V_last_V_1_state     |  15|          3|    2|          6|
    |storemerge_phi_fu_166_p4    |  15|          3|    2|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  87|         18|   42|         92|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_currentState_load_reg_535  |   2|   0|    2|          0|
    |currentState                                |   2|   0|    2|          0|
    |currentState_load_reg_535                   |   2|   0|    2|          0|
    |o_data_V_data_V_1_payload_A                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_state                     |   2|   0|    2|          0|
    |o_data_V_last_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_last_V_1_state                     |   2|   0|    2|          0|
    |phaseClass_V_read_reg_526                   |   4|   0|    4|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |  84|   0|   84|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |    correlator   | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |    correlator   | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |     start_V     |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |   phaseClass_V  |    scalar    |
+---------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 4.22ns
ST_1: phaseClass_V_read (43)  [1/1] 0.00ns
.preheader594.preheader:7  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)

ST_1: start_V_read (44)  [1/1] 0.00ns
.preheader594.preheader:8  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

ST_1: currentState_load (57)  [1/1] 0.00ns  loc: correlator.cpp:205
.preheader594.preheader:21  %currentState_load = load i2* @currentState, align 1

ST_1: phaseClass0_V_13_loa (58)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader594.preheader:22  %phaseClass0_V_13_loa = load i16* @phaseClass0_V_13, align 2

ST_1: phaseClass0_V_10_loa (59)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader594.preheader:23  %phaseClass0_V_10_loa = load i16* @phaseClass0_V_10, align 2

ST_1: phaseClass0_V_8_load (60)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader594.preheader:24  %phaseClass0_V_8_load = load i16* @phaseClass0_V_8, align 2

ST_1: phaseClass0_V_3_load (61)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader594.preheader:25  %phaseClass0_V_3_load = load i16* @phaseClass0_V_3, align 2

ST_1: phaseClass0_V_2_load (62)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader594.preheader:26  %phaseClass0_V_2_load = load i16* @phaseClass0_V_2, align 2

ST_1: phaseClass0_V_1_load (63)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader594.preheader:27  %phaseClass0_V_1_load = load i16* @phaseClass0_V_1, align 2

ST_1: phaseClass0_V_0_load (64)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader594.preheader:28  %phaseClass0_V_0_load = load i16* @phaseClass0_V_0, align 2

ST_1: StgValue_14 (65)  [1/1] 1.97ns  loc: correlator.cpp:205
.preheader594.preheader:29  switch i2 %currentState_load, label %.loopexit [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %._crit_edge846.0
    i2 -1, label %4
  ]

ST_1: phaseClass0_V_15_loa (71)  [1/1] 0.00ns  loc: correlator.cpp:238
._crit_edge846.0:0  %phaseClass0_V_15_loa = load i16* @phaseClass0_V_15, align 2

ST_1: Phase0_V_8_load (72)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:1  %Phase0_V_8_load = load i16* @Phase0_V_8, align 16

ST_1: StgValue_17 (73)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:2  store i16 %Phase0_V_8_load, i16* @Phase0_V_9, align 2

ST_1: Phase0_V_7_load (74)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:3  %Phase0_V_7_load = load i16* @Phase0_V_7, align 2

ST_1: StgValue_19 (75)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:4  store i16 %Phase0_V_7_load, i16* @Phase0_V_8, align 16

ST_1: Phase0_V_6_load (76)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:5  %Phase0_V_6_load = load i16* @Phase0_V_6, align 4

ST_1: StgValue_21 (77)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:6  store i16 %Phase0_V_6_load, i16* @Phase0_V_7, align 2

ST_1: Phase0_V_5_load (78)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:7  %Phase0_V_5_load = load i16* @Phase0_V_5, align 2

ST_1: StgValue_23 (79)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:8  store i16 %Phase0_V_5_load, i16* @Phase0_V_6, align 4

ST_1: Phase0_V_4_load (80)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:9  %Phase0_V_4_load = load i16* @Phase0_V_4, align 8

ST_1: StgValue_25 (81)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:10  store i16 %Phase0_V_4_load, i16* @Phase0_V_5, align 2

ST_1: Phase0_V_3_load (82)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:11  %Phase0_V_3_load = load i16* @Phase0_V_3, align 2

ST_1: StgValue_27 (83)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:12  store i16 %Phase0_V_3_load, i16* @Phase0_V_4, align 8

ST_1: Phase0_V_2_load (84)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:13  %Phase0_V_2_load = load i16* @Phase0_V_2, align 4

ST_1: StgValue_29 (85)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:14  store i16 %Phase0_V_2_load, i16* @Phase0_V_3, align 2

ST_1: Phase0_V_1_load (86)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:15  %Phase0_V_1_load = load i16* @Phase0_V_1, align 2

ST_1: StgValue_31 (87)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:16  store i16 %Phase0_V_1_load, i16* @Phase0_V_2, align 4

ST_1: Phase0_V_0_load (88)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:17  %Phase0_V_0_load = load i16* @Phase0_V_0, align 16

ST_1: StgValue_33 (89)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge846.0:18  store i16 %Phase0_V_0_load, i16* @Phase0_V_1, align 2

ST_1: tmp7 (90)  [1/1] 1.68ns  loc: correlator.cpp:238
._crit_edge846.0:19  %tmp7 = add i16 %phaseClass0_V_2_load, %phaseClass0_V_1_load

ST_1: tmp8 (91)  [1/1] 1.68ns  loc: correlator.cpp:238
._crit_edge846.0:20  %tmp8 = add i16 %phaseClass0_V_3_load, %phaseClass0_V_8_load

ST_1: tmp6 (92)  [1/1] 1.27ns  loc: correlator.cpp:238
._crit_edge846.0:21  %tmp6 = add i16 %tmp8, %tmp7

ST_1: tmp1 (93)  [1/1] 1.27ns  loc: correlator.cpp:238
._crit_edge846.0:22  %tmp1 = add i16 %phaseClass0_V_13_loa, %phaseClass0_V_10_loa

ST_1: tmp2 (94)  [1/1] 1.68ns  loc: correlator.cpp:238
._crit_edge846.0:23  %tmp2 = add i16 %phaseClass0_V_15_loa, %phaseClass0_V_0_load

ST_1: tmp9 (95)  [1/1] 1.27ns  loc: correlator.cpp:238
._crit_edge846.0:24  %tmp9 = add i16 %tmp2, %tmp1

ST_1: p_Val2_3_4 (96)  [1/1] 1.27ns  loc: correlator.cpp:238
._crit_edge846.0:25  %p_Val2_3_4 = add i16 %tmp9, %tmp6

ST_1: StgValue_41 (97)  [1/1] 0.00ns  loc: correlator.cpp:238
._crit_edge846.0:26  store i16 %p_Val2_3_4, i16* @corHelperI_V, align 2

ST_1: StgValue_42 (98)  [1/1] 0.00ns  loc: correlator.cpp:243
._crit_edge846.0:27  store i16 %p_Val2_3_4, i16* @Phase0_V_0, align 16

ST_1: StgValue_43 (99)  [1/1] 1.14ns  loc: correlator.cpp:245
._crit_edge846.0:28  store i2 -1, i2* @currentState, align 1

ST_1: tmp (102)  [1/1] 0.00ns  loc: correlator.cpp:212
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)

ST_1: StgValue_45 (103)  [1/1] 1.03ns  loc: correlator.cpp:212
:1  br i1 %tmp, label %3, label %._crit_edge845

ST_1: empty (105)  [1/1] 0.00ns  loc: correlator.cpp:213
:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)

ST_1: tmp_data_V_2 (106)  [1/1] 0.00ns  loc: correlator.cpp:213
:1  %tmp_data_V_2 = extractvalue { i32, i1 } %empty, 0

ST_1: tmp_1 (107)  [1/1] 0.00ns  loc: correlator.cpp:216
:2  %tmp_1 = trunc i32 %tmp_data_V_2 to i16

ST_1: StgValue_49 (108)  [1/1] 0.00ns  loc: correlator.cpp:216
:3  store i16 %tmp_1, i16* @newVal_V, align 2

ST_1: phaseClass0_V_14_loa (109)  [1/1] 0.00ns  loc: correlator.cpp:220
:4  %phaseClass0_V_14_loa = load i16* @phaseClass0_V_14, align 4

ST_1: StgValue_51 (110)  [1/1] 0.00ns  loc: correlator.cpp:220
:5  store i16 %phaseClass0_V_14_loa, i16* @phaseClass0_V_15, align 2

ST_1: StgValue_52 (111)  [1/1] 0.00ns  loc: correlator.cpp:220
:6  store i16 %phaseClass0_V_13_loa, i16* @phaseClass0_V_14, align 4

ST_1: phaseClass0_V_12_loa (112)  [1/1] 0.00ns  loc: correlator.cpp:220
:7  %phaseClass0_V_12_loa = load i16* @phaseClass0_V_12, align 8

ST_1: StgValue_54 (113)  [1/1] 0.00ns  loc: correlator.cpp:220
:8  store i16 %phaseClass0_V_12_loa, i16* @phaseClass0_V_13, align 2

ST_1: phaseClass0_V_11_loa (114)  [1/1] 0.00ns  loc: correlator.cpp:220
:9  %phaseClass0_V_11_loa = load i16* @phaseClass0_V_11, align 2

ST_1: StgValue_56 (115)  [1/1] 0.00ns  loc: correlator.cpp:220
:10  store i16 %phaseClass0_V_11_loa, i16* @phaseClass0_V_12, align 8

ST_1: StgValue_57 (116)  [1/1] 0.00ns  loc: correlator.cpp:220
:11  store i16 %phaseClass0_V_10_loa, i16* @phaseClass0_V_11, align 2

ST_1: phaseClass0_V_9_load (117)  [1/1] 0.00ns  loc: correlator.cpp:220
:12  %phaseClass0_V_9_load = load i16* @phaseClass0_V_9, align 2

ST_1: StgValue_59 (118)  [1/1] 0.00ns  loc: correlator.cpp:220
:13  store i16 %phaseClass0_V_9_load, i16* @phaseClass0_V_10, align 4

ST_1: StgValue_60 (119)  [1/1] 0.00ns  loc: correlator.cpp:220
:14  store i16 %phaseClass0_V_8_load, i16* @phaseClass0_V_9, align 2

ST_1: phaseClass0_V_7_load (120)  [1/1] 0.00ns  loc: correlator.cpp:220
:15  %phaseClass0_V_7_load = load i16* @phaseClass0_V_7, align 2

ST_1: StgValue_62 (121)  [1/1] 0.00ns  loc: correlator.cpp:220
:16  store i16 %phaseClass0_V_7_load, i16* @phaseClass0_V_8, align 16

ST_1: phaseClass0_V_6_load (122)  [1/1] 0.00ns  loc: correlator.cpp:220
:17  %phaseClass0_V_6_load = load i16* @phaseClass0_V_6, align 4

ST_1: StgValue_64 (123)  [1/1] 0.00ns  loc: correlator.cpp:220
:18  store i16 %phaseClass0_V_6_load, i16* @phaseClass0_V_7, align 2

ST_1: phaseClass0_V_5_load (124)  [1/1] 0.00ns  loc: correlator.cpp:220
:19  %phaseClass0_V_5_load = load i16* @phaseClass0_V_5, align 2

ST_1: StgValue_66 (125)  [1/1] 0.00ns  loc: correlator.cpp:220
:20  store i16 %phaseClass0_V_5_load, i16* @phaseClass0_V_6, align 4

ST_1: phaseClass0_V_4_load (126)  [1/1] 0.00ns  loc: correlator.cpp:220
:21  %phaseClass0_V_4_load = load i16* @phaseClass0_V_4, align 8

ST_1: StgValue_68 (127)  [1/1] 0.00ns  loc: correlator.cpp:220
:22  store i16 %phaseClass0_V_4_load, i16* @phaseClass0_V_5, align 2

ST_1: StgValue_69 (128)  [1/1] 0.00ns  loc: correlator.cpp:220
:23  store i16 %phaseClass0_V_3_load, i16* @phaseClass0_V_4, align 8

ST_1: StgValue_70 (129)  [1/1] 0.00ns  loc: correlator.cpp:220
:24  store i16 %phaseClass0_V_2_load, i16* @phaseClass0_V_3, align 2

ST_1: StgValue_71 (130)  [1/1] 0.00ns  loc: correlator.cpp:220
:25  store i16 %phaseClass0_V_1_load, i16* @phaseClass0_V_2, align 4

ST_1: StgValue_72 (131)  [1/1] 0.00ns  loc: correlator.cpp:220
:26  store i16 %phaseClass0_V_0_load, i16* @phaseClass0_V_1, align 2

ST_1: StgValue_73 (132)  [1/1] 0.00ns  loc: correlator.cpp:223
:27  store i16 %tmp_1, i16* @phaseClass0_V_0, align 16

ST_1: StgValue_74 (133)  [1/1] 1.03ns  loc: correlator.cpp:227
:28  br label %._crit_edge845

ST_1: storemerge (135)  [1/1] 0.00ns
._crit_edge845:0  %storemerge = phi i2 [ -2, %3 ], [ 1, %2 ]

ST_1: StgValue_76 (136)  [1/1] 1.14ns  loc: correlator.cpp:228
._crit_edge845:1  store i2 %storemerge, i2* @currentState, align 1

ST_1: StgValue_77 (139)  [1/1] 0.00ns  loc: correlator.cpp:207
:0  br i1 %start_V_read, label %1, label %._crit_edge844

ST_1: StgValue_78 (141)  [1/1] 1.14ns  loc: correlator.cpp:208
:0  store i2 1, i2* @currentState, align 1


 <State 2>: 0.00ns
ST_2: p_Result_s (67)  [1/1] 0.00ns  loc: correlator.cpp:251
:0  %p_Result_s = call i32 @llvm.part.set.i32.i4(i32 undef, i4 %phaseClass_V_read, i32 0, i32 3)

ST_2: StgValue_80 (68)  [2/2] 0.00ns  loc: correlator.cpp:253
:1  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_s, i1 false)


 <State 3>: 0.00ns
ST_3: StgValue_81 (36)  [1/1] 0.00ns
.preheader594.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !76

ST_3: StgValue_82 (37)  [1/1] 0.00ns
.preheader594.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !80

ST_3: StgValue_83 (38)  [1/1] 0.00ns
.preheader594.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !84

ST_3: StgValue_84 (39)  [1/1] 0.00ns
.preheader594.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !88

ST_3: StgValue_85 (40)  [1/1] 0.00ns
.preheader594.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !92

ST_3: StgValue_86 (41)  [1/1] 0.00ns
.preheader594.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !98

ST_3: StgValue_87 (42)  [1/1] 0.00ns
.preheader594.preheader:6  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @correlator_str) nounwind

ST_3: StgValue_88 (45)  [1/1] 0.00ns  loc: correlator.cpp:12
.preheader594.preheader:9  call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_3: StgValue_89 (46)  [1/1] 0.00ns  loc: correlator.cpp:14
.preheader594.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_90 (47)  [1/1] 0.00ns  loc: correlator.cpp:15
.preheader594.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_91 (48)  [1/1] 0.00ns  loc: correlator.cpp:16
.preheader594.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_92 (49)  [1/1] 0.00ns  loc: correlator.cpp:18
.preheader594.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: StgValue_93 (50)  [1/1] 0.00ns  loc: correlator.cpp:165
.preheader594.preheader:14  call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_94 (51)  [1/1] 0.00ns  loc: correlator.cpp:172
.preheader594.preheader:15  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str)

ST_3: StgValue_95 (52)  [1/1] 0.00ns  loc: correlator.cpp:182
.preheader594.preheader:16  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_96 (53)  [1/1] 0.00ns  loc: correlator.cpp:185
.preheader594.preheader:17  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_97 (54)  [1/1] 0.00ns  loc: correlator.cpp:190
.preheader594.preheader:18  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_98 (55)  [1/1] 0.00ns  loc: correlator.cpp:193
.preheader594.preheader:19  call void (...)* @_ssdm_op_SpecReset(i16* @corHelperI_V, i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_99 (56)  [1/1] 0.00ns  loc: correlator.cpp:196
.preheader594.preheader:20  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_100 (68)  [1/2] 0.00ns  loc: correlator.cpp:253
:1  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_s, i1 false)

ST_3: StgValue_101 (69)  [1/1] 0.00ns  loc: correlator.cpp:254
:2  br label %.loopexit

ST_3: StgValue_102 (100)  [1/1] 0.00ns
._crit_edge846.0:29  br label %.loopexit

ST_3: StgValue_103 (137)  [1/1] 0.00ns  loc: correlator.cpp:230
._crit_edge845:2  br label %.loopexit

ST_3: StgValue_104 (142)  [1/1] 0.00ns  loc: correlator.cpp:209
:1  br label %._crit_edge844

ST_3: StgValue_105 (144)  [1/1] 0.00ns  loc: correlator.cpp:210
._crit_edge844:0  br label %.loopexit

ST_3: StgValue_106 (146)  [1/1] 0.00ns  loc: correlator.cpp:578
.loopexit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phaseClass_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ newVal_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ phaseClass0_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ Phase0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ corHelperI_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phaseClass_V_read    (read         ) [ 0110]
start_V_read         (read         ) [ 0111]
currentState_load    (load         ) [ 0111]
phaseClass0_V_13_loa (load         ) [ 0000]
phaseClass0_V_10_loa (load         ) [ 0000]
phaseClass0_V_8_load (load         ) [ 0000]
phaseClass0_V_3_load (load         ) [ 0000]
phaseClass0_V_2_load (load         ) [ 0000]
phaseClass0_V_1_load (load         ) [ 0000]
phaseClass0_V_0_load (load         ) [ 0000]
StgValue_14          (switch       ) [ 0000]
phaseClass0_V_15_loa (load         ) [ 0000]
Phase0_V_8_load      (load         ) [ 0000]
StgValue_17          (store        ) [ 0000]
Phase0_V_7_load      (load         ) [ 0000]
StgValue_19          (store        ) [ 0000]
Phase0_V_6_load      (load         ) [ 0000]
StgValue_21          (store        ) [ 0000]
Phase0_V_5_load      (load         ) [ 0000]
StgValue_23          (store        ) [ 0000]
Phase0_V_4_load      (load         ) [ 0000]
StgValue_25          (store        ) [ 0000]
Phase0_V_3_load      (load         ) [ 0000]
StgValue_27          (store        ) [ 0000]
Phase0_V_2_load      (load         ) [ 0000]
StgValue_29          (store        ) [ 0000]
Phase0_V_1_load      (load         ) [ 0000]
StgValue_31          (store        ) [ 0000]
Phase0_V_0_load      (load         ) [ 0000]
StgValue_33          (store        ) [ 0000]
tmp7                 (add          ) [ 0000]
tmp8                 (add          ) [ 0000]
tmp6                 (add          ) [ 0000]
tmp1                 (add          ) [ 0000]
tmp2                 (add          ) [ 0000]
tmp9                 (add          ) [ 0000]
p_Val2_3_4           (add          ) [ 0000]
StgValue_41          (store        ) [ 0000]
StgValue_42          (store        ) [ 0000]
StgValue_43          (store        ) [ 0000]
tmp                  (nbreadreq    ) [ 0100]
StgValue_45          (br           ) [ 0000]
empty                (read         ) [ 0000]
tmp_data_V_2         (extractvalue ) [ 0000]
tmp_1                (trunc        ) [ 0000]
StgValue_49          (store        ) [ 0000]
phaseClass0_V_14_loa (load         ) [ 0000]
StgValue_51          (store        ) [ 0000]
StgValue_52          (store        ) [ 0000]
phaseClass0_V_12_loa (load         ) [ 0000]
StgValue_54          (store        ) [ 0000]
phaseClass0_V_11_loa (load         ) [ 0000]
StgValue_56          (store        ) [ 0000]
StgValue_57          (store        ) [ 0000]
phaseClass0_V_9_load (load         ) [ 0000]
StgValue_59          (store        ) [ 0000]
StgValue_60          (store        ) [ 0000]
phaseClass0_V_7_load (load         ) [ 0000]
StgValue_62          (store        ) [ 0000]
phaseClass0_V_6_load (load         ) [ 0000]
StgValue_64          (store        ) [ 0000]
phaseClass0_V_5_load (load         ) [ 0000]
StgValue_66          (store        ) [ 0000]
phaseClass0_V_4_load (load         ) [ 0000]
StgValue_68          (store        ) [ 0000]
StgValue_69          (store        ) [ 0000]
StgValue_70          (store        ) [ 0000]
StgValue_71          (store        ) [ 0000]
StgValue_72          (store        ) [ 0000]
StgValue_73          (store        ) [ 0000]
StgValue_74          (br           ) [ 0000]
storemerge           (phi          ) [ 0000]
StgValue_76          (store        ) [ 0000]
StgValue_77          (br           ) [ 0000]
StgValue_78          (store        ) [ 0000]
p_Result_s           (partset      ) [ 0101]
StgValue_81          (specbitsmap  ) [ 0000]
StgValue_82          (specbitsmap  ) [ 0000]
StgValue_83          (specbitsmap  ) [ 0000]
StgValue_84          (specbitsmap  ) [ 0000]
StgValue_85          (specbitsmap  ) [ 0000]
StgValue_86          (specbitsmap  ) [ 0000]
StgValue_87          (spectopmodule) [ 0000]
StgValue_88          (specresource ) [ 0000]
StgValue_89          (specinterface) [ 0000]
StgValue_90          (specinterface) [ 0000]
StgValue_91          (specinterface) [ 0000]
StgValue_92          (specpipeline ) [ 0000]
StgValue_93          (specreset    ) [ 0000]
StgValue_94          (specreset    ) [ 0000]
StgValue_95          (specreset    ) [ 0000]
StgValue_96          (specreset    ) [ 0000]
StgValue_97          (specreset    ) [ 0000]
StgValue_98          (specreset    ) [ 0000]
StgValue_99          (specreset    ) [ 0000]
StgValue_100         (write        ) [ 0000]
StgValue_101         (br           ) [ 0000]
StgValue_102         (br           ) [ 0000]
StgValue_103         (br           ) [ 0000]
StgValue_104         (br           ) [ 0000]
StgValue_105         (br           ) [ 0000]
StgValue_106         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phaseClass_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="currentState">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="phaseClass0_V_13">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_13"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="phaseClass0_V_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="phaseClass0_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="phaseClass0_V_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="phaseClass0_V_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="phaseClass0_V_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="phaseClass0_V_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="newVal_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newVal_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="phaseClass0_V_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="phaseClass0_V_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="phaseClass0_V_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="phaseClass0_V_11">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="phaseClass0_V_9">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="phaseClass0_V_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="phaseClass0_V_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="phaseClass0_V_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="phaseClass0_V_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="Phase0_V_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="Phase0_V_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="Phase0_V_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="Phase0_V_6">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="Phase0_V_5">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="Phase0_V_4">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="Phase0_V_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="Phase0_V_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="Phase0_V_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="Phase0_V_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="corHelperI_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corHelperI_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResource"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="phaseClass_V_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phaseClass_V_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="start_V_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_nbreadreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="0" index="3" bw="1" slack="0"/>
<pin id="139" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="empty_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="33" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="0" index="3" bw="32" slack="0"/>
<pin id="157" dir="0" index="4" bw="1" slack="0"/>
<pin id="158" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_80/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="storemerge_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="165" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="storemerge_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="currentState_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="phaseClass0_V_13_loa_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_13_loa/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="phaseClass0_V_10_loa_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_10_loa/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="phaseClass0_V_8_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_8_load/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="phaseClass0_V_3_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_3_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="phaseClass0_V_2_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_2_load/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="phaseClass0_V_1_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_1_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="phaseClass0_V_0_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_0_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="phaseClass0_V_15_loa_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_15_loa/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="Phase0_V_8_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_8_load/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="StgValue_17_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="Phase0_V_7_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_7_load/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="StgValue_19_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="Phase0_V_6_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_6_load/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="StgValue_21_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="Phase0_V_5_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_5_load/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="StgValue_23_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="Phase0_V_4_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_4_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="StgValue_25_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="Phase0_V_3_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_3_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="StgValue_27_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="Phase0_V_2_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_2_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="StgValue_29_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="Phase0_V_1_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_1_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="StgValue_31_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="Phase0_V_0_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_0_load/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="StgValue_33_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp7_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp8_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp6_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp9_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Val2_3_4_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3_4/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="StgValue_41_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="StgValue_42_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="StgValue_43_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="2" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_data_V_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="33" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="StgValue_49_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="phaseClass0_V_14_loa_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_14_loa/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="StgValue_51_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="StgValue_52_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="phaseClass0_V_12_loa_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_12_loa/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="StgValue_54_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="phaseClass0_V_11_loa_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_11_loa/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="StgValue_56_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="StgValue_57_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="phaseClass0_V_9_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_9_load/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="StgValue_59_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="StgValue_60_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="phaseClass0_V_7_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_7_load/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="StgValue_62_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="phaseClass0_V_6_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_6_load/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="StgValue_64_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="phaseClass0_V_5_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_5_load/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="StgValue_66_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="phaseClass0_V_4_load_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_4_load/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="StgValue_68_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="StgValue_69_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="0" index="1" bw="16" slack="0"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="StgValue_70_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="0" index="1" bw="16" slack="0"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="StgValue_71_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="0"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="StgValue_72_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="StgValue_73_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="StgValue_76_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="0" index="1" bw="2" slack="0"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="StgValue_78_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="2" slack="0"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_Result_s_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="4" slack="1"/>
<pin id="518" dir="0" index="3" bw="1" slack="0"/>
<pin id="519" dir="0" index="4" bw="3" slack="0"/>
<pin id="520" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="phaseClass_V_read_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="1"/>
<pin id="528" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phaseClass_V_read "/>
</bind>
</comp>

<comp id="531" class="1005" name="start_V_read_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="2"/>
<pin id="533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="535" class="1005" name="currentState_load_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="2" slack="1"/>
<pin id="537" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="542" class="1005" name="p_Result_s_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="70" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="82" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="143"><net_src comp="84" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="149"><net_src comp="86" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="159"><net_src comp="96" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="162"><net_src comp="98" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="172"><net_src comp="78" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="76" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="66" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="64" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="194" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="198" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="190" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="186" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="300" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="178" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="182" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="206" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="202" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="318" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="312" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="68" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="336" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="66" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="80" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="12" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="144" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="28" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="30" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="32" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="178" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="30" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="34" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="14" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="36" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="34" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="182" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="36" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="38" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="16" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="186" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="38" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="40" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="18" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="42" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="40" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="46" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="44" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="190" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="46" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="194" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="20" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="198" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="22" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="202" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="24" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="364" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="26" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="166" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="12" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="76" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="12" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="521"><net_src comp="88" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="90" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="92" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="524"><net_src comp="94" pin="0"/><net_sink comp="514" pin=4"/></net>

<net id="525"><net_src comp="514" pin="5"/><net_sink comp="152" pin=3"/></net>

<net id="529"><net_src comp="122" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="534"><net_src comp="128" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="174" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="514" pin="5"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="152" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_V_data_V | {3 }
	Port: o_data_V_last_V | {3 }
	Port: currentState | {1 }
	Port: phaseClass0_V_13 | {1 }
	Port: phaseClass0_V_10 | {1 }
	Port: phaseClass0_V_8 | {1 }
	Port: phaseClass0_V_3 | {1 }
	Port: phaseClass0_V_2 | {1 }
	Port: phaseClass0_V_1 | {1 }
	Port: phaseClass0_V_0 | {1 }
	Port: newVal_V | {1 }
	Port: phaseClass0_V_14 | {1 }
	Port: phaseClass0_V_15 | {1 }
	Port: phaseClass0_V_12 | {1 }
	Port: phaseClass0_V_11 | {1 }
	Port: phaseClass0_V_9 | {1 }
	Port: phaseClass0_V_7 | {1 }
	Port: phaseClass0_V_6 | {1 }
	Port: phaseClass0_V_5 | {1 }
	Port: phaseClass0_V_4 | {1 }
	Port: Phase0_V_8 | {1 }
	Port: Phase0_V_9 | {1 }
	Port: Phase0_V_7 | {1 }
	Port: Phase0_V_6 | {1 }
	Port: Phase0_V_5 | {1 }
	Port: Phase0_V_4 | {1 }
	Port: Phase0_V_3 | {1 }
	Port: Phase0_V_2 | {1 }
	Port: Phase0_V_1 | {1 }
	Port: Phase0_V_0 | {1 }
	Port: corHelperI_V | {1 }
 - Input state : 
	Port: correlator : i_data_V_data_V | {1 }
	Port: correlator : i_data_V_last_V | {1 }
	Port: correlator : start_V | {1 }
	Port: correlator : phaseClass_V | {1 }
	Port: correlator : currentState | {1 }
	Port: correlator : phaseClass0_V_13 | {1 }
	Port: correlator : phaseClass0_V_10 | {1 }
	Port: correlator : phaseClass0_V_8 | {1 }
	Port: correlator : phaseClass0_V_3 | {1 }
	Port: correlator : phaseClass0_V_2 | {1 }
	Port: correlator : phaseClass0_V_1 | {1 }
	Port: correlator : phaseClass0_V_0 | {1 }
	Port: correlator : phaseClass0_V_14 | {1 }
	Port: correlator : phaseClass0_V_15 | {1 }
	Port: correlator : phaseClass0_V_12 | {1 }
	Port: correlator : phaseClass0_V_11 | {1 }
	Port: correlator : phaseClass0_V_9 | {1 }
	Port: correlator : phaseClass0_V_7 | {1 }
	Port: correlator : phaseClass0_V_6 | {1 }
	Port: correlator : phaseClass0_V_5 | {1 }
	Port: correlator : phaseClass0_V_4 | {1 }
	Port: correlator : Phase0_V_8 | {1 }
	Port: correlator : Phase0_V_7 | {1 }
	Port: correlator : Phase0_V_6 | {1 }
	Port: correlator : Phase0_V_5 | {1 }
	Port: correlator : Phase0_V_4 | {1 }
	Port: correlator : Phase0_V_3 | {1 }
	Port: correlator : Phase0_V_2 | {1 }
	Port: correlator : Phase0_V_1 | {1 }
	Port: correlator : Phase0_V_0 | {1 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_17 : 1
		StgValue_19 : 1
		StgValue_21 : 1
		StgValue_23 : 1
		StgValue_25 : 1
		StgValue_27 : 1
		StgValue_29 : 1
		StgValue_31 : 1
		StgValue_33 : 1
		tmp7 : 1
		tmp8 : 1
		tmp6 : 2
		tmp1 : 1
		tmp2 : 1
		tmp9 : 2
		p_Val2_3_4 : 3
		StgValue_41 : 4
		StgValue_42 : 4
		tmp_1 : 1
		StgValue_49 : 2
		StgValue_51 : 1
		StgValue_52 : 1
		StgValue_54 : 1
		StgValue_56 : 1
		StgValue_57 : 1
		StgValue_59 : 1
		StgValue_60 : 1
		StgValue_62 : 1
		StgValue_64 : 1
		StgValue_66 : 1
		StgValue_68 : 1
		StgValue_69 : 1
		StgValue_70 : 1
		StgValue_71 : 1
		StgValue_72 : 1
		StgValue_73 : 2
		storemerge : 1
		StgValue_76 : 2
	State 2
		StgValue_80 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |          tmp7_fu_300          |    53   |    21   |
|          |          tmp8_fu_306          |    53   |    21   |
|          |          tmp6_fu_312          |    0    |    16   |
|    add   |          tmp1_fu_318          |    0    |    16   |
|          |          tmp2_fu_324          |    53   |    21   |
|          |          tmp9_fu_330          |    0    |    16   |
|          |       p_Val2_3_4_fu_336       |    0    |    16   |
|----------|-------------------------------|---------|---------|
|          | phaseClass_V_read_read_fu_122 |    0    |    0    |
|   read   |    start_V_read_read_fu_128   |    0    |    0    |
|          |       empty_read_fu_144       |    0    |    0    |
|----------|-------------------------------|---------|---------|
| nbreadreq|      tmp_nbreadreq_fu_134     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_152       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|extractvalue|      tmp_data_V_2_fu_360      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |          tmp_1_fu_364         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  partset |       p_Result_s_fu_514       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |   159   |   127   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|currentState_load_reg_535|    2   |
|    p_Result_s_reg_542   |   32   |
|phaseClass_V_read_reg_526|    4   |
|   start_V_read_reg_531  |    1   |
|    storemerge_reg_163   |    2   |
+-------------------------+--------+
|          Total          |   41   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_152 |  p3  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.029  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   159  |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   41   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   200  |   136  |
+-----------+--------+--------+--------+
