#!/usr/bin/env python3
"""
æµ‹è¯•Schemaä¿®å¤æ•ˆæœ - éªŒè¯AI Agentä¸å·¥å…·Schemaä¸åŒ¹é…é—®é¢˜çš„ä¿®å¤
"""

import sys
import asyncio
import json
import logging
from pathlib import Path
from typing import Dict, Any

# æ·»åŠ é¡¹ç›®æ ¹ç›®å½•åˆ°Pythonè·¯å¾„
project_root = Path(__file__).parent
sys.path.insert(0, str(project_root))

from core.schema_system.flexible_schema_adapter import FlexibleSchemaAdapter
from core.schema_system.field_mapper import FieldMapper
from core.schema_system.parameter_repairer import ParameterRepairer
from core.schema_system.schema_validator import SchemaValidator

def setup_logging():
    """è®¾ç½®æµ‹è¯•æ—¥å¿—"""
    logging.basicConfig(
        level=logging.INFO,
        format='%(asctime)s - %(name)s - %(levelname)s - %(message)s',
        handlers=[
            logging.StreamHandler(),
            logging.FileHandler('test_schema_fixes.log')
        ]
    )

def get_test_verilog_schema() -> Dict[str, Any]:
    """è·å–generate_verilog_codeå·¥å…·çš„æµ‹è¯•Schema"""
    return {
        "type": "object",
        "properties": {
            "module_name": {
                "type": "string",
                "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                "minLength": 1,
                "maxLength": 100,
                "description": "Verilogæ¨¡å—åç§°"
            },
            "requirements": {
                "type": "string",
                "minLength": 10,
                "maxLength": 10000,
                "description": "è®¾è®¡éœ€æ±‚å’ŒåŠŸèƒ½æè¿°"
            },
            "input_ports": {
                "type": "array",
                "items": {
                    "type": "object",
                    "properties": {
                        "name": {
                            "type": "string",
                            "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                            "maxLength": 50
                        },
                        "width": {
                            "type": "integer",
                            "minimum": 1,
                            "maximum": 1024,
                            "default": 1
                        },
                        "description": {
                            "type": "string",
                            "maxLength": 200
                        }
                    },
                    "required": ["name"],
                    "additionalProperties": False
                },
                "maxItems": 100,
                "description": "è¾“å…¥ç«¯å£å®šä¹‰åˆ—è¡¨"
            },
            "output_ports": {
                "type": "array",
                "items": {
                    "type": "object",
                    "properties": {
                        "name": {
                            "type": "string",
                            "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                            "maxLength": 50
                        },
                        "width": {
                            "type": "integer",
                            "minimum": 1,
                            "maximum": 1024,
                            "default": 1
                        },
                        "description": {
                            "type": "string",
                            "maxLength": 200
                        }
                    },
                    "required": ["name"],
                    "additionalProperties": False
                },
                "maxItems": 100,
                "description": "è¾“å‡ºç«¯å£å®šä¹‰åˆ—è¡¨"
            },
            "coding_style": {
                "type": "string",
                "enum": ["behavioral", "structural", "rtl", "mixed"],
                "default": "rtl",
                "description": "Verilogç¼–ç é£æ ¼"
            }
        },
        "required": ["module_name", "requirements"],
        "additionalProperties": False
    }

def get_test_problematic_parameters() -> Dict[str, Any]:
    """è·å–æ¨¡æ‹ŸAI Agentè¾“å‡ºçš„é—®é¢˜å‚æ•°ï¼ˆåŸºäºtest-12.logï¼‰"""
    return {
        # é—®é¢˜1: ç«¯å£å®šä¹‰ä¸ºå­—ç¬¦ä¸²æ•°ç»„è€Œä¸æ˜¯å¯¹è±¡æ•°ç»„
        "input_ports": ["a [7:0]", "b [7:0]", "cin"],
        "output_ports": ["sum [7:0]", "cout"],
        
        # é—®é¢˜2: ç¼ºå°‘å¿…éœ€å­—æ®µ
        # "module_name": "simple_8bit_adder",  # æ•…æ„ç¼ºå°‘
        "requirements": "è®¾è®¡ä¸€ä¸ª8ä½åŠ æ³•å™¨ï¼Œæ”¯æŒåŸºæœ¬çš„äºŒè¿›åˆ¶åŠ æ³•è¿ç®—",
        
        # é—®é¢˜3: é”™è¯¯çš„å­—æ®µå
        "verilog_code": "// some code here",  # åº”è¯¥æ²¡æœ‰è¿™ä¸ªå­—æ®µ
        
        # é—®é¢˜4: é¢å¤–çš„ä¸å…è®¸å­—æ®µ
        "design_files": ["adder.v"],
        "target_platform": "FPGA",
        "optimization_level": "high"
    }

def get_test_code_analysis_schema() -> Dict[str, Any]:
    """è·å–analyze_code_qualityå·¥å…·çš„æµ‹è¯•Schema"""
    return {
        "type": "object",
        "properties": {
            "verilog_code": {
                "type": "string",
                "minLength": 10,
                "maxLength": 100000,
                "description": "å¾…åˆ†æçš„Verilogä»£ç "
            },
            "analysis_scope": {
                "type": "array",
                "items": {
                    "type": "string",
                    "enum": ["syntax", "style", "timing", "synthesis", "simulation", "coverage"]
                },
                "default": ["syntax", "style"],
                "description": "åˆ†æèŒƒå›´é€‰æ‹©"
            },
            "coding_standard": {
                "type": "string",
                "enum": ["ieee1800", "custom", "industry"],
                "default": "ieee1800",
                "description": "ç¼–ç æ ‡å‡†è§„èŒƒ"
            }
        },
        "required": ["verilog_code"],
        "additionalProperties": False
    }

def get_test_code_analysis_parameters() -> Dict[str, Any]:
    """è·å–ä»£ç åˆ†æçš„é—®é¢˜å‚æ•°"""
    return {
        # é—®é¢˜: å­—æ®µåä¸åŒ¹é…
        "code": "module test(); endmodule",  # åº”è¯¥æ˜¯verilog_code
        "scope": ["syntax", "style"],       # åº”è¯¥æ˜¯analysis_scope
        "standard": "ieee1800"              # åº”è¯¥æ˜¯coding_standard
    }

def test_field_mapper():
    """æµ‹è¯•å­—æ®µæ˜ å°„å™¨"""
    print("ğŸ”§ æµ‹è¯•å­—æ®µæ˜ å°„å™¨")
    print("=" * 50)
    
    mapper = FieldMapper()
    
    # æµ‹è¯•1: generate_verilog_codeå·¥å…·
    print("\nğŸ“‹ æµ‹è¯•1: generate_verilog_codeå­—æ®µæ˜ å°„")
    schema = get_test_verilog_schema()
    problematic_data = get_test_problematic_parameters()
    
    print(f"åŸå§‹å‚æ•°: {json.dumps(problematic_data, indent=2, ensure_ascii=False)}")
    
    mapped_data = mapper.map_fields(problematic_data, "generate_verilog_code", schema)
    print(f"æ˜ å°„åå‚æ•°: {json.dumps(mapped_data, indent=2, ensure_ascii=False)}")
    
    # æµ‹è¯•2: analyze_code_qualityå·¥å…·
    print("\nğŸ“‹ æµ‹è¯•2: analyze_code_qualityå­—æ®µæ˜ å°„")
    analysis_schema = get_test_code_analysis_schema()
    analysis_data = get_test_code_analysis_parameters()
    
    print(f"åŸå§‹å‚æ•°: {json.dumps(analysis_data, indent=2, ensure_ascii=False)}")
    
    mapped_analysis = mapper.map_fields(analysis_data, "analyze_code_quality", analysis_schema)
    print(f"æ˜ å°„åå‚æ•°: {json.dumps(mapped_analysis, indent=2, ensure_ascii=False)}")

def test_schema_adapter():
    """æµ‹è¯•Schemaé€‚é…å™¨"""
    print("\n\nğŸ”„ æµ‹è¯•Schemaé€‚é…å™¨")
    print("=" * 50)
    
    adapter = FlexibleSchemaAdapter()
    
    # æµ‹è¯•å®Œæ•´çš„é€‚é…æµç¨‹
    print("\nğŸ“‹ æµ‹è¯•å®Œæ•´é€‚é…æµç¨‹")
    schema = get_test_verilog_schema()
    problematic_data = get_test_problematic_parameters()
    
    print(f"åŸå§‹å‚æ•°: {json.dumps(problematic_data, indent=2, ensure_ascii=False)}")
    
    adaptation_result = adapter.adapt_parameters(problematic_data, schema, "generate_verilog_code")
    
    print(f"\né€‚é…ç»“æœ:")
    print(f"  æˆåŠŸ: {adaptation_result.success}")
    print(f"  è½¬æ¢: {adaptation_result.transformations}")
    print(f"  è­¦å‘Š: {adaptation_result.warnings}")
    
    if adaptation_result.adapted_data:
        print(f"\né€‚é…åå‚æ•°: {json.dumps(adaptation_result.adapted_data, indent=2, ensure_ascii=False)}")

def test_schema_validation():
    """æµ‹è¯•SchemaéªŒè¯"""
    print("\n\nâœ… æµ‹è¯•SchemaéªŒè¯")
    print("=" * 50)
    
    validator = SchemaValidator()
    adapter = FlexibleSchemaAdapter()
    
    schema = get_test_verilog_schema()
    problematic_data = get_test_problematic_parameters()
    
    # 1. éªŒè¯åŸå§‹æ•°æ®ï¼ˆåº”è¯¥å¤±è´¥ï¼‰
    print("\nğŸ“‹ éªŒè¯åŸå§‹é—®é¢˜æ•°æ®:")
    original_result = validator.validate(problematic_data, schema)
    print(f"éªŒè¯ç»“æœ: {'é€šè¿‡' if original_result.is_valid else 'å¤±è´¥'}")
    if not original_result.is_valid:
        print(f"é”™è¯¯æ•°é‡: {len(original_result.errors)}")
        for i, error in enumerate(original_result.errors[:3], 1):  # åªæ˜¾ç¤ºå‰3ä¸ªé”™è¯¯
            print(f"  {i}. {error.field_path}: {error.message}")
    
    # 2. éªŒè¯é€‚é…åçš„æ•°æ®ï¼ˆåº”è¯¥æˆåŠŸï¼‰
    print("\nğŸ“‹ éªŒè¯é€‚é…åæ•°æ®:")
    adaptation_result = adapter.adapt_parameters(problematic_data, schema, "generate_verilog_code")
    
    if adaptation_result.success and adaptation_result.adapted_data:
        adapted_validation = validator.validate(adaptation_result.adapted_data, schema)
        print(f"éªŒè¯ç»“æœ: {'é€šè¿‡' if adapted_validation.is_valid else 'å¤±è´¥'}")
        
        if not adapted_validation.is_valid:
            print(f"å‰©ä½™é”™è¯¯æ•°é‡: {len(adapted_validation.errors)}")
            for i, error in enumerate(adapted_validation.errors, 1):
                print(f"  {i}. {error.field_path}: {error.message}")
        else:
            print("ğŸ‰ é€‚é…æˆåŠŸï¼æ‰€æœ‰å‚æ•°ç°åœ¨éƒ½ç¬¦åˆSchemaè¦æ±‚")

def test_port_conversion():
    """æµ‹è¯•ç«¯å£è½¬æ¢åŠŸèƒ½"""
    print("\n\nğŸ”Œ æµ‹è¯•ç«¯å£è½¬æ¢åŠŸèƒ½")
    print("=" * 50)
    
    adapter = FlexibleSchemaAdapter()
    
    # æµ‹è¯•å„ç§ç«¯å£æ ¼å¼
    test_cases = [
        ["a [7:0]", "b [7:0]", "cin"],
        ["clk", "rst", "data [15:0]", "valid"],
        ["input [31:0]", "output [7:0]"]
    ]
    
    for i, port_strings in enumerate(test_cases, 1):
        print(f"\nğŸ“‹ æµ‹è¯•ç”¨ä¾‹ {i}: {port_strings}")
        
        port_objects = adapter._convert_port_strings_to_objects(port_strings)
        if port_objects:
            print("è½¬æ¢ç»“æœ:")
            for port in port_objects:
                print(f"  - {port['name']}: {port['width']} bits ({port['description']})")
        else:
            print("  è½¬æ¢å¤±è´¥")

def test_end_to_end_scenario():
    """ç«¯åˆ°ç«¯åœºæ™¯æµ‹è¯•"""
    print("\n\nğŸš€ ç«¯åˆ°ç«¯åœºæ™¯æµ‹è¯•")
    print("=" * 50)
    
    print("æ¨¡æ‹Ÿtest-12.logä¸­çš„å®é™…é—®é¢˜åœºæ™¯:")
    
    # æ¨¡æ‹ŸAI Agentçš„å®é™…è¾“å‡ºï¼ˆåŸºäºtest-12.logï¼‰
    ai_agent_output = {
        "input_ports": ["a [7:0]", "b [7:0]", "cin"],
        "output_ports": ["sum [7:0]", "cout"],
        "requirements": "è®¾è®¡ä¸€ä¸ªç®€å•çš„8ä½åŠ æ³•å™¨ï¼Œæ”¯æŒåŸºæœ¬çš„äºŒè¿›åˆ¶åŠ æ³•è¿ç®—ã€‚",
        # ç¼ºå°‘module_name
        "verilog_code": "// some generated code",  # é”™è¯¯å­—æ®µå
        "design_files": ["adder.v"],  # é¢å¤–å­—æ®µ
        "target_platform": "FPGA"     # é¢å¤–å­—æ®µ
    }
    
    print(f"AI Agentè¾“å‡º: {json.dumps(ai_agent_output, indent=2, ensure_ascii=False)}")
    
    # å®Œæ•´çš„ä¿®å¤æµç¨‹
    adapter = FlexibleSchemaAdapter()
    validator = SchemaValidator()
    schema = get_test_verilog_schema()
    
    # 1. å°è¯•ç›´æ¥éªŒè¯ï¼ˆåº”è¯¥å¤±è´¥ï¼‰
    print("\n1ï¸âƒ£ ç›´æ¥éªŒè¯ï¼ˆé¢„æœŸå¤±è´¥ï¼‰:")
    direct_validation = validator.validate(ai_agent_output, schema)
    print(f"ç»“æœ: {'é€šè¿‡' if direct_validation.is_valid else 'å¤±è´¥'} ({len(direct_validation.errors)} ä¸ªé”™è¯¯)")
    
    # 2. æ™ºèƒ½é€‚é…
    print("\n2ï¸âƒ£ åº”ç”¨æ™ºèƒ½é€‚é…:")
    adaptation_result = adapter.adapt_parameters(ai_agent_output, schema, "generate_verilog_code")
    print(f"é€‚é…æˆåŠŸ: {adaptation_result.success}")
    print(f"åº”ç”¨çš„è½¬æ¢: {adaptation_result.transformations}")
    
    # 3. éªŒè¯é€‚é…åçš„ç»“æœ
    print("\n3ï¸âƒ£ éªŒè¯é€‚é…åç»“æœ:")
    if adaptation_result.success and adaptation_result.adapted_data:
        final_validation = validator.validate(adaptation_result.adapted_data, schema)
        print(f"æœ€ç»ˆéªŒè¯: {'é€šè¿‡' if final_validation.is_valid else 'å¤±è´¥'}")
        
        if final_validation.is_valid:
            print("ğŸ‰ æˆåŠŸï¼Schemaä¸åŒ¹é…é—®é¢˜å·²è§£å†³")
            print(f"æœ€ç»ˆå‚æ•°: {json.dumps(adaptation_result.adapted_data, indent=2, ensure_ascii=False)}")
        else:
            print(f"ä»æœ‰ {len(final_validation.errors)} ä¸ªé”™è¯¯éœ€è¦å¤„ç†:")
            for error in final_validation.errors:
                print(f"  - {error.field_path}: {error.message}")

def main():
    """ä¸»æµ‹è¯•å‡½æ•°"""
    print("ğŸ§ª Schemaä¿®å¤æ•ˆæœéªŒè¯æµ‹è¯•")
    print("=" * 80)
    
    setup_logging()
    
    try:
        # è¿è¡Œå„é¡¹æµ‹è¯•
        test_field_mapper()
        test_schema_adapter()
        test_schema_validation()
        test_port_conversion()
        test_end_to_end_scenario()
        
        print("\n" + "=" * 80)
        print("âœ… æ‰€æœ‰æµ‹è¯•å®Œæˆï¼è¯·æŸ¥çœ‹è¾“å‡ºç¡®è®¤Schemaä¿®å¤æ˜¯å¦ç”Ÿæ•ˆ")
        print("ğŸ“„ è¯¦ç»†æ—¥å¿—å·²ä¿å­˜åˆ°: test_schema_fixes.log")
        
    except Exception as e:
        print(f"âŒ æµ‹è¯•è¿‡ç¨‹ä¸­å‘ç”Ÿå¼‚å¸¸: {str(e)}")
        import traceback
        traceback.print_exc()

if __name__ == "__main__":
    main()