 
****************************************
Report : qor
Design : FIR_pipeline
Version: K-2015.06-SP2
Date   : Thu Dec  2 20:45:14 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          0.38
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         34
  Hierarchical Port Count:        627
  Leaf Cell Count:               1284
  Buf/Inv Cell Count:             184
  Buf Cell Count:                   0
  Inv Cell Count:                 184
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       937
  Sequential Cell Count:          347
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1621.080042
  Noncombinational Area:  2517.119987
  Buf/Inv Area:            202.680008
  Total Buffer Area:             0.00
  Total Inverter Area:         202.68
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              4138.200029
  Design Area:            4138.200029


  Design Rules
  -----------------------------------
  Total Number of Nets:          1323
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ieng6-ece-11.ucsd.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.08
  Logic Optimization:                  1.61
  Mapping Optimization:                2.16
  -----------------------------------------
  Overall Compile Time:               10.69
  Overall Compile Wall Clock Time:    11.87

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
