\hypertarget{class_simulator_1_1_d_d_r_channel}{\section{Simulator\+:\+:D\+D\+R\+Channel Class Reference}
\label{class_simulator_1_1_d_d_r_channel}\index{Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}}
}


Double-\/\+Data Rate Memory.  




{\ttfamily \#include $<$D\+D\+R.\+h$>$}

Inheritance diagram for Simulator\+:\+:D\+D\+R\+Channel\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{class_simulator_1_1_d_d_r_channel}
\end{center}
\end{figure}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{class_simulator_1_1_d_d_r_channel_1_1_i_callback}{I\+Callback}
\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{class_simulator_1_1_d_d_r_channel_a28fdeeb9ee0a0cd45284f60caf697500}{Set\+Client} (\hyperlink{class_simulator_1_1_d_d_r_channel_1_1_i_callback}{I\+Callback} \&cb, \hyperlink{class_simulator_1_1_storage_trace_set}{Storage\+Trace\+Set} \&sts, const \hyperlink{class_simulator_1_1_storage_trace_set}{Storage\+Trace\+Set} \&storages)
\item 
bool \hyperlink{class_simulator_1_1_d_d_r_channel_a98cb4b191579e38a55d7f2fa151d506e}{Read} (Mem\+Addr address, Mem\+Size size)
\item 
bool \hyperlink{class_simulator_1_1_d_d_r_channel_a9e9ac679badb89117777eab0c995b6a8}{Write} (Mem\+Addr address, Mem\+Size size)
\item 
\hyperlink{class_simulator_1_1_d_d_r_channel_a3b5be35a15d75db4599d9975dcbddf56}{D\+D\+R\+Channel} (const std\+::string \&\hyperlink{mtconf_8c_a8f8f80d37794cde9472343e4487ba3eb}{name}, \hyperlink{class_simulator_1_1_object}{Object} \&parent, \hyperlink{class_simulator_1_1_clock}{Clock} \&clock, \hyperlink{class_config}{Config} \&config)
\item 
\hyperlink{class_simulator_1_1_d_d_r_channel_afdc22f216e992c503d08f2a5fadde703}{D\+D\+R\+Channel} (const \hyperlink{class_simulator_1_1_d_d_r_channel}{D\+D\+R\+Channel} \&)=delete
\item 
\hyperlink{class_simulator_1_1_d_d_r_channel}{D\+D\+R\+Channel} \& \hyperlink{class_simulator_1_1_d_d_r_channel_a482cd16d9b4290f53ad8e035aa042f8e}{operator=} (const \hyperlink{class_simulator_1_1_d_d_r_channel}{D\+D\+R\+Channel} \&)=delete
\item 
\hyperlink{class_simulator_1_1_d_d_r_channel_a3f2fb176c7188dd1bf0969d4cb173aac}{$\sim$\+D\+D\+R\+Channel} ()
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Double-\/\+Data Rate Memory. 

\subsection{Constructor \& Destructor Documentation}
\hypertarget{class_simulator_1_1_d_d_r_channel_a3b5be35a15d75db4599d9975dcbddf56}{\index{Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}!D\+D\+R\+Channel@{D\+D\+R\+Channel}}
\index{D\+D\+R\+Channel@{D\+D\+R\+Channel}!Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}}
\subsubsection[{D\+D\+R\+Channel}]{\setlength{\rightskip}{0pt plus 5cm}Simulator\+::\+D\+D\+R\+Channel\+::\+D\+D\+R\+Channel (
\begin{DoxyParamCaption}
\item[{const std\+::string \&}]{name, }
\item[{{\bf Object} \&}]{parent, }
\item[{{\bf Clock} \&}]{clock, }
\item[{{\bf Config} \&}]{config}
\end{DoxyParamCaption}
)}}\label{class_simulator_1_1_d_d_r_channel_a3b5be35a15d75db4599d9975dcbddf56}
\hypertarget{class_simulator_1_1_d_d_r_channel_afdc22f216e992c503d08f2a5fadde703}{\index{Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}!D\+D\+R\+Channel@{D\+D\+R\+Channel}}
\index{D\+D\+R\+Channel@{D\+D\+R\+Channel}!Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}}
\subsubsection[{D\+D\+R\+Channel}]{\setlength{\rightskip}{0pt plus 5cm}Simulator\+::\+D\+D\+R\+Channel\+::\+D\+D\+R\+Channel (
\begin{DoxyParamCaption}
\item[{const {\bf D\+D\+R\+Channel} \&}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [delete]}}}\label{class_simulator_1_1_d_d_r_channel_afdc22f216e992c503d08f2a5fadde703}
\hypertarget{class_simulator_1_1_d_d_r_channel_a3f2fb176c7188dd1bf0969d4cb173aac}{\index{Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}!````~D\+D\+R\+Channel@{$\sim$\+D\+D\+R\+Channel}}
\index{````~D\+D\+R\+Channel@{$\sim$\+D\+D\+R\+Channel}!Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}}
\subsubsection[{$\sim$\+D\+D\+R\+Channel}]{\setlength{\rightskip}{0pt plus 5cm}Simulator\+::\+D\+D\+R\+Channel\+::$\sim$\+D\+D\+R\+Channel (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{class_simulator_1_1_d_d_r_channel_a3f2fb176c7188dd1bf0969d4cb173aac}


\subsection{Member Function Documentation}
\hypertarget{class_simulator_1_1_d_d_r_channel_a482cd16d9b4290f53ad8e035aa042f8e}{\index{Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}!operator=@{operator=}}
\index{operator=@{operator=}!Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}}
\subsubsection[{operator=}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+D\+R\+Channel}\& Simulator\+::\+D\+D\+R\+Channel\+::operator= (
\begin{DoxyParamCaption}
\item[{const {\bf D\+D\+R\+Channel} \&}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [delete]}}}\label{class_simulator_1_1_d_d_r_channel_a482cd16d9b4290f53ad8e035aa042f8e}
\hypertarget{class_simulator_1_1_d_d_r_channel_a98cb4b191579e38a55d7f2fa151d506e}{\index{Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}!Read@{Read}}
\index{Read@{Read}!Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}}
\subsubsection[{Read}]{\setlength{\rightskip}{0pt plus 5cm}bool Simulator\+::\+D\+D\+R\+Channel\+::\+Read (
\begin{DoxyParamCaption}
\item[{Mem\+Addr}]{address, }
\item[{Mem\+Size}]{size}
\end{DoxyParamCaption}
)}}\label{class_simulator_1_1_d_d_r_channel_a98cb4b191579e38a55d7f2fa151d506e}
\hypertarget{class_simulator_1_1_d_d_r_channel_a28fdeeb9ee0a0cd45284f60caf697500}{\index{Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}!Set\+Client@{Set\+Client}}
\index{Set\+Client@{Set\+Client}!Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}}
\subsubsection[{Set\+Client}]{\setlength{\rightskip}{0pt plus 5cm}void Simulator\+::\+D\+D\+R\+Channel\+::\+Set\+Client (
\begin{DoxyParamCaption}
\item[{{\bf I\+Callback} \&}]{cb, }
\item[{{\bf Storage\+Trace\+Set} \&}]{sts, }
\item[{const {\bf Storage\+Trace\+Set} \&}]{storages}
\end{DoxyParamCaption}
)}}\label{class_simulator_1_1_d_d_r_channel_a28fdeeb9ee0a0cd45284f60caf697500}
\hypertarget{class_simulator_1_1_d_d_r_channel_a9e9ac679badb89117777eab0c995b6a8}{\index{Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}!Write@{Write}}
\index{Write@{Write}!Simulator\+::\+D\+D\+R\+Channel@{Simulator\+::\+D\+D\+R\+Channel}}
\subsubsection[{Write}]{\setlength{\rightskip}{0pt plus 5cm}bool Simulator\+::\+D\+D\+R\+Channel\+::\+Write (
\begin{DoxyParamCaption}
\item[{Mem\+Addr}]{address, }
\item[{Mem\+Size}]{size}
\end{DoxyParamCaption}
)}}\label{class_simulator_1_1_d_d_r_channel_a9e9ac679badb89117777eab0c995b6a8}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
arch/mem/\hyperlink{_d_d_r_8h}{D\+D\+R.\+h}\item 
arch/mem/\hyperlink{_d_d_r_8cpp}{D\+D\+R.\+cpp}\end{DoxyCompactItemize}
