==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:46:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:46:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:97:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:97:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:148:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:148:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:199:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:199:9)
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file systolic_array.cpp
INFO: [HLS 200-10] Analyzing design file 'gemm_systolic_array.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:35:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:35:41)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:35:57)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:22:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:81:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:81:40)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:81:56)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:68:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:127:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:127:40)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:127:56)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:114:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:174:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:174:41)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:174:57)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:160:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:220:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:220:41)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:220:57)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:207:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:266:26)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:266:42)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:266:58)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:253:9)
WARNING: [HLS 200-471] Dataflow form checks found 24 issue(s) in file gemm_systolic_array.cpp
INFO: [HLS 200-10] Analyzing design file 'bert_layer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 60.14 seconds. CPU system time: 4.91 seconds. Elapsed time: 65.8 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:258:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:261:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_118_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:118:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:121:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_100_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:100:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:103:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:212:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_215_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:215:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_165_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:165:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_168_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:168:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:119:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:122:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_230_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:230:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_220_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:220:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_223_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:223:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_202_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:202:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_205_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:205:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_73_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:73:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_76_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:76:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_179_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:179:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_169_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:169:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:172:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:151:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:154:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:27:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:30:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_77_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:77:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:67:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:70:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:49:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:52:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_2' (gemm_systolic_array.cpp:258:20) in function 'gemm_systolic_array_ds2' completely with a factor of 12 (gemm_systolic_array.cpp:235:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_3' (gemm_systolic_array.cpp:261:23) in function 'gemm_systolic_array_ds2' completely with a factor of 12 (gemm_systolic_array.cpp:235:0)
INFO: [HLS 214-186] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:269:4) in function 'gemm_systolic_array_ds2' completely with a factor of 12 (gemm_systolic_array.cpp:235:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_6' (systolic_array.cpp:128:20) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_4' (systolic_array.cpp:118:20) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_5' (systolic_array.cpp:121:21) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:86:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:108:18) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_3' (systolic_array.cpp:110:20) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_1' (systolic_array.cpp:100:20) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_2' (systolic_array.cpp:103:21) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_2' (gemm_systolic_array.cpp:212:20) in function 'gemm_systolic_array_ds1' completely with a factor of 12 (gemm_systolic_array.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_3' (gemm_systolic_array.cpp:215:23) in function 'gemm_systolic_array_ds1' completely with a factor of 12 (gemm_systolic_array.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:223:4) in function 'gemm_systolic_array_ds1' completely with a factor of 12 (gemm_systolic_array.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_2' (gemm_systolic_array.cpp:165:20) in function 'gemm_systolic_array_ds0' completely with a factor of 12 (gemm_systolic_array.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_3' (gemm_systolic_array.cpp:168:23) in function 'gemm_systolic_array_ds0' completely with a factor of 12 (gemm_systolic_array.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:177:4) in function 'gemm_systolic_array_ds0' completely with a factor of 12 (gemm_systolic_array.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_2' (gemm_systolic_array.cpp:119:20) in function 'gemm_systolic_array_cont' completely with a factor of 4 (gemm_systolic_array.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_3' (gemm_systolic_array.cpp:122:23) in function 'gemm_systolic_array_cont' completely with a factor of 4 (gemm_systolic_array.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:130:4) in function 'gemm_systolic_array_cont' completely with a factor of 4 (gemm_systolic_array.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_230_6' (systolic_array.cpp:230:20) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_4' (systolic_array.cpp:220:20) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_5' (systolic_array.cpp:223:21) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:210:18) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_3' (systolic_array.cpp:212:20) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_1' (systolic_array.cpp:202:20) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_2' (systolic_array.cpp:205:21) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_2' (gemm_systolic_array.cpp:73:19) in function 'gemm_systolic_array_attn' completely with a factor of 4 (gemm_systolic_array.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_3' (gemm_systolic_array.cpp:76:22) in function 'gemm_systolic_array_attn' completely with a factor of 4 (gemm_systolic_array.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:84:4) in function 'gemm_systolic_array_attn' completely with a factor of 4 (gemm_systolic_array.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_6' (systolic_array.cpp:179:20) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_4' (systolic_array.cpp:169:20) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_5' (systolic_array.cpp:172:21) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:159:18) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_3' (systolic_array.cpp:161:20) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_1' (systolic_array.cpp:151:20) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_2' (systolic_array.cpp:154:21) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_2' (gemm_systolic_array.cpp:27:19) in function 'gemm_systolic_array_qkv' completely with a factor of 12 (gemm_systolic_array.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_3' (gemm_systolic_array.cpp:30:22) in function 'gemm_systolic_array_qkv' completely with a factor of 12 (gemm_systolic_array.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:38:4) in function 'gemm_systolic_array_qkv' completely with a factor of 12 (gemm_systolic_array.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_6' (systolic_array.cpp:77:19) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_4' (systolic_array.cpp:67:19) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_5' (systolic_array.cpp:70:20) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:57:18) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (systolic_array.cpp:59:19) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (systolic_array.cpp:49:19) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_2' (systolic_array.cpp:52:20) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' into 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' into '__hls_fptosi_float_i8' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:49:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'float_to_int8(float (*) [768], float*, signed char (*) [768])' (bert_layer.cpp:16:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Linear_layer_qkv(signed char (*) [768], signed char (*) [768], ap_int<12>*, float*, signed char (*) [768])' (bert_layer.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'Softmax_layer(float (*) [12], float*, signed char (*) [12])' (bert_layer.cpp:119:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Softmax_layer(float (*) [12], float*, signed char (*) [12])' (bert_layer.cpp:119:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Context_layer(signed char (*) [12], signed char (*) [64], float*, signed char (*) [64])' (bert_layer.cpp:160:0)
INFO: [HLS 214-178] Inlining function 'Attention_layer(signed char (*) [64], signed char (*) [64], float*, float (*) [12])' into 'Self_attention(signed char (*) [768], signed char (*) [768], signed char (*) [768], float*, float*, float*, signed char (*) [768])' (bert_layer.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'Softmax_layer(float (*) [12], float*, signed char (*) [12])' into 'Self_attention(signed char (*) [768], signed char (*) [768], signed char (*) [768], float*, float*, float*, signed char (*) [768])' (bert_layer.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'Context_layer(signed char (*) [12], signed char (*) [64], float*, signed char (*) [64])' into 'Self_attention(signed char (*) [768], signed char (*) [768], signed char (*) [768], float*, float*, float*, signed char (*) [768])' (bert_layer.cpp:200:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Linear_layer_ds0(signed char (*) [768], signed char (*) [768], ap_int<12>*, float*, float (*) [768])' (bert_layer.cpp:246:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'Layer_norm0(float (*) [768], float*, float*, float (*) [768])' (bert_layer.cpp:310:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Linear_layer_ds1(signed char (*) [768], signed char (*) [768], ap_int<12>*, float*, float (*) [3072])' (bert_layer.cpp:379:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.272.281.291.301.311.321.331.341.408.418)' into 'fp_struct<double>::to_double() const (.269.278.288.298.308.318.328.338.405.415)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.269.278.288.298.308.318.328.338.405.415)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:416:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.440.450.459.470.479.490.499.510.519.530)' into 'fp_struct<float>::to_float() const (.437.447.456.467.476.487.496.507.516.527)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.437.447.456.467.476.487.496.507.516.527)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'tanhf' into 'std::tanh(float)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' into 'Gelu_layer(float (*) [3072], float*, signed char (*) [3072])' (bert_layer.cpp:420:0)
INFO: [HLS 214-178] Inlining function 'std::tanh(float)' into 'Gelu_layer(float (*) [3072], float*, signed char (*) [3072])' (bert_layer.cpp:420:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Gelu_layer(float (*) [3072], float*, signed char (*) [3072])' (bert_layer.cpp:420:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Linear_layer_ds2(signed char (*) [3072], signed char (*) [3072], ap_int<12>*, float*, float (*) [768])' (bert_layer.cpp:451:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'Layer_norm1(float (*) [768], float*, float*, float (*) [768])' (bert_layer.cpp:515:0)
INFO: [HLS 214-178] Inlining function 'Res_layer0(float (*) [768], float (*) [768], float (*) [768])' into 'Bert_layer(float (*) [768], signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [3072], ap_int<12>*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float (*) [768])' (bert_layer.cpp:609:0)
INFO: [HLS 214-178] Inlining function 'Layer_norm0(float (*) [768], float*, float*, float (*) [768])' into 'Bert_layer(float (*) [768], signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [3072], ap_int<12>*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float (*) [768])' (bert_layer.cpp:609:0)
INFO: [HLS 214-178] Inlining function 'Gelu_layer(float (*) [3072], float*, signed char (*) [3072])' into 'Bert_layer(float (*) [768], signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [3072], ap_int<12>*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float (*) [768])' (bert_layer.cpp:609:0)
INFO: [HLS 214-178] Inlining function 'Res_layer1(float (*) [768], float (*) [768], float (*) [768])' into 'Bert_layer(float (*) [768], signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [3072], ap_int<12>*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float (*) [768])' (bert_layer.cpp:609:0)
INFO: [HLS 214-178] Inlining function 'Layer_norm1(float (*) [768], float*, float*, float (*) [768])' into 'Bert_layer(float (*) [768], signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [768], ap_int<12>*, signed char (*) [3072], ap_int<12>*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float (*) [768])' (bert_layer.cpp:609:0)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:36:25)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:37:25)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:42:13)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp': Complete partitioning on dimension 1. (bert_layer.cpp:48:13)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:138:25)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:139:25)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:144:13)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:56:22)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:57:22)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:61:26)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:189:25)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:190:25)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:195:13)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:102:22)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:103:22)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:107:26)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp2.i': Cyclic partitioning with factor 4 on dimension 1. (bert_layer.cpp:167:13)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp1.i': Cyclic partitioning with factor 4 on dimension 1. (bert_layer.cpp:90:13)
INFO: [HLS 214-248] Applying array_partition to 'Q_h': Cyclic partitioning with factor 4 on dimension 1. (bert_layer.cpp:210:12)
INFO: [HLS 214-248] Applying array_partition to 'K_h': Cyclic partitioning with factor 4 on dimension 1. (bert_layer.cpp:211:12)
INFO: [HLS 214-248] Applying array_partition to 'V_h': Cyclic partitioning with factor 4 on dimension 2. (bert_layer.cpp:212:12)
INFO: [HLS 214-248] Applying array_partition to 'v123': Cyclic partitioning with factor 4 on dimension 1. (bert_layer.cpp:224:11)
INFO: [HLS 214-248] Applying array_partition to 'v124': Cyclic partitioning with factor 4 on dimension 1. (bert_layer.cpp:226:12)
INFO: [HLS 214-248] Applying array_partition to 'v125': Cyclic partitioning with factor 4 on dimension 1. (bert_layer.cpp:228:12)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp3': Complete partitioning on dimension 1. (bert_layer.cpp:253:13)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp4': Complete partitioning on dimension 1. (bert_layer.cpp:386:13)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:87:25)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:88:25)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:93:13)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp5': Complete partitioning on dimension 1. (bert_layer.cpp:458:13)
INFO: [HLS 214-248] Applying array_partition to 'v353': Complete partitioning on dimension 1. (bert_layer.cpp:610:10)
INFO: [HLS 214-248] Applying array_partition to 'v354': Complete partitioning on dimension 1. (bert_layer.cpp:612:10)
INFO: [HLS 214-248] Applying array_partition to 'v355': Complete partitioning on dimension 1. (bert_layer.cpp:614:10)
INFO: [HLS 214-248] Applying array_partition to 'v356': Complete partitioning on dimension 1. (bert_layer.cpp:616:10)
INFO: [HLS 214-248] Applying array_partition to 'v357': Complete partitioning on dimension 1. (bert_layer.cpp:618:10)
INFO: [HLS 214-248] Applying array_partition to 'v358': Complete partitioning on dimension 1. (bert_layer.cpp:620:9)
INFO: [HLS 214-248] Applying array_partition to 'v359': Complete partitioning on dimension 1. (bert_layer.cpp:622:9)
INFO: [HLS 214-248] Applying array_partition to 'v360': Complete partitioning on dimension 1. (bert_layer.cpp:624:9)
INFO: [HLS 214-248] Applying array_partition to 'v361': Complete partitioning on dimension 1. (bert_layer.cpp:626:10)
INFO: [HLS 214-248] Applying array_partition to 'v362': Complete partitioning on dimension 1. (bert_layer.cpp:628:9)
INFO: [HLS 214-248] Applying array_partition to 'v363': Complete partitioning on dimension 1. (bert_layer.cpp:630:10)
INFO: [HLS 214-248] Applying array_partition to 'v364': Complete partitioning on dimension 1. (bert_layer.cpp:632:9)
INFO: [HLS 214-248] Applying array_partition to 'v365': Complete partitioning on dimension 1. (bert_layer.cpp:634:9)
INFO: [HLS 214-248] Applying array_partition to 'v323': Complete partitioning on dimension 1. (bert_layer.cpp:609:0)
INFO: [HLS 214-248] Applying array_partition to 'v324': Cyclic partitioning with factor 12 on dimension 1. (bert_layer.cpp:609:0)
INFO: [HLS 214-248] Applying array_partition to 'v326': Cyclic partitioning with factor 12 on dimension 1. (bert_layer.cpp:609:0)
INFO: [HLS 214-248] Applying array_partition to 'v328': Cyclic partitioning with factor 12 on dimension 1. (bert_layer.cpp:609:0)
INFO: [HLS 214-248] Applying array_partition to 'v330': Cyclic partitioning with factor 12 on dimension 1. (bert_layer.cpp:609:0)
INFO: [HLS 214-248] Applying array_partition to 'v332': Cyclic partitioning with factor 12 on dimension 1. (bert_layer.cpp:609:0)
INFO: [HLS 214-248] Applying array_partition to 'v334': Cyclic partitioning with factor 12 on dimension 1. (bert_layer.cpp:609:0)
INFO: [HLS 214-248] Applying array_partition to 'v340': Complete partitioning on dimension 1. (bert_layer.cpp:609:0)
INFO: [HLS 214-248] Applying array_partition to 'v348': Complete partitioning on dimension 1. (bert_layer.cpp:609:0)
INFO: [HLS 214-248] Applying array_partition to 'v352': Complete partitioning on dimension 1. (bert_layer.cpp:609:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:36:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_11' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_10' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_9' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_8' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_7' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_6' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_5' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_4' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:138:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:189:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:56:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:56:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:56:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:56:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:57:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:57:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:57:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:57:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:61:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:61:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:61:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:61:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:102:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:102:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:102:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:102:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:103:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:103:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:103:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:103:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:107:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:107:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:107:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:107:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_11' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_10' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_9' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_8' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_7' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_6' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_5' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_4' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_11' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_10' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_9' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_8' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_7' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_6' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_5' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_4' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:87:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_11' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_10' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_9' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_8' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_7' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_6' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_5' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_4' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating bram variable 'v335' with compact=bit mode in 12-bits (bert_layer.cpp:609:0)
INFO: [HLS 214-241] Aggregating bram variable 'v333' with compact=bit mode in 12-bits
INFO: [HLS 214-241] Aggregating bram variable 'v331' with compact=bit mode in 12-bits (bert_layer.cpp:609:0)
INFO: [HLS 214-241] Aggregating bram variable 'v329' with compact=bit mode in 12-bits (bert_layer.cpp:609:0)
INFO: [HLS 214-241] Aggregating bram variable 'v327' with compact=bit mode in 12-bits (bert_layer.cpp:609:0)
INFO: [HLS 214-241] Aggregating bram variable 'v325' with compact=bit mode in 12-bits (bert_layer.cpp:609:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i48.s_struct.ap_int<48>s' into 'systolic_array_k_768(hls::stream<signed char, 0>*, hls::stream<signed char, 0>*, hls::stream<ap_int<48>, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.ap_int<48>s.1' into 'systolic_array_k_768(hls::stream<signed char, 0>*, hls::stream<signed char, 0>*, hls::stream<ap_int<48>, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'systolic_array_k_64(hls::stream<signed char, 0>*, hls::stream<signed char, 0>*, hls::stream<ap_int<24>, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_struct.ap_uint<24>s.1' into 'systolic_array_k_64(hls::stream<signed char, 0>*, hls::stream<signed char, 0>*, hls::stream<ap_int<24>, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'systolic_array_k_12(hls::stream<signed char, 0>*, hls::stream<signed char, 0>*, hls::stream<ap_int<24>, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_struct.ap_uint<24>s.1' into 'systolic_array_k_12(hls::stream<signed char, 0>*, hls::stream<signed char, 0>*, hls::stream<ap_int<24>, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i48.s_struct.ap_int<48>s' into 'systolic_array_k_768(hls::stream<signed char, 0>*, hls::stream<signed char, 0>*, hls::stream<ap_int<48>, 0>*) (.802.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.ap_int<48>s.1' into 'systolic_array_k_768(hls::stream<signed char, 0>*, hls::stream<signed char, 0>*, hls::stream<ap_int<48>, 0>*) (.802.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i48.s_struct.ap_int<48>s' into 'systolic_array_k_768(hls::stream<signed char, 0>*, hls::stream<signed char, 0>*, hls::stream<ap_int<48>, 0>*) (.801.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.ap_int<48>s.1' into 'systolic_array_k_768(hls::stream<signed char, 0>*, hls::stream<signed char, 0>*, hls::stream<ap_int<48>, 0>*) (.801.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i48.s_struct.ap_int<48>s' into 'systolic_array_k_3072(hls::stream<signed char, 0>*, hls::stream<signed char, 0>*, hls::stream<ap_int<48>, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.ap_int<48>s.1' into 'systolic_array_k_3072(hls::stream<signed char, 0>*, hls::stream<signed char, 0>*, hls::stream<ap_int<48>, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 71.02 seconds. CPU system time: 7.49 seconds. Elapsed time: 84.17 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 25.65 seconds. CPU system time: 0.62 seconds. Elapsed time: 26.76 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 47.39 seconds. CPU system time: 0.62 seconds. Elapsed time: 48.24 seconds; current allocated memory: 1.962 GB.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:49) to a process function for dataflow in function 'systolic_array_k_768'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:67) to a process function for dataflow in function 'systolic_array_k_768'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:77) to a process function for dataflow in function 'systolic_array_k_768'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:151) to a process function for dataflow in function 'systolic_array_k_64'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:169) to a process function for dataflow in function 'systolic_array_k_64'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:179) to a process function for dataflow in function 'systolic_array_k_64'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:202) to a process function for dataflow in function 'systolic_array_k_12'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:220) to a process function for dataflow in function 'systolic_array_k_12'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:230) to a process function for dataflow in function 'systolic_array_k_12'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:49) to a process function for dataflow in function 'systolic_array_k_768.2'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:67) to a process function for dataflow in function 'systolic_array_k_768.2'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:77) to a process function for dataflow in function 'systolic_array_k_768.2'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:49) to a process function for dataflow in function 'systolic_array_k_768.3'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:67) to a process function for dataflow in function 'systolic_array_k_768.3'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:77) to a process function for dataflow in function 'systolic_array_k_768.3'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:100) to a process function for dataflow in function 'systolic_array_k_3072'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:118) to a process function for dataflow in function 'systolic_array_k_3072'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:128) to a process function for dataflow in function 'systolic_array_k_3072'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:73)  to a process function for dataflow in function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_86_4' (gemm_systolic_array.cpp:86)  to a process function for dataflow in function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_86_4' (gemm_systolic_array.cpp:86)  to a process function for dataflow in function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_86_4' (gemm_systolic_array.cpp:86)  to a process function for dataflow in function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_86_4' (gemm_systolic_array.cpp:86)  to a process function for dataflow in function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_66_1 (gemm_systolic_array.cpp:71)  of function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:119)  to a process function for dataflow in function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_132_4' (gemm_systolic_array.cpp:132)  to a process function for dataflow in function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_132_4' (gemm_systolic_array.cpp:132)  to a process function for dataflow in function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_132_4' (gemm_systolic_array.cpp:132)  to a process function for dataflow in function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_132_4' (gemm_systolic_array.cpp:132)  to a process function for dataflow in function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_112_1 (gemm_systolic_array.cpp:117)  of function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:165)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_158_1 (gemm_systolic_array.cpp:163)  of function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:212)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_205_1 (gemm_systolic_array.cpp:210)  of function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:258)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_251_1 (gemm_systolic_array.cpp:256)  of function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:27)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_20_1 (gemm_systolic_array.cpp:25)  of function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_768' (systolic_array.cpp:39:2), detected/extracted 148 process function(s): 
	 'systolic_array_k_768_Loop_data_load_proc13'
	 'PE_8_4_pack'
	 'PE_8_4_pack.4'
	 'PE_8_4_pack.5'
	 'PE_8_4_pack.6'
	 'PE_8_4_pack.7'
	 'PE_8_4_pack.8'
	 'PE_8_4_pack.9'
	 'PE_8_4_pack.10'
	 'PE_8_4_pack.11'
	 'PE_8_4_pack.12'
	 'PE_8_4_pack.13'
	 'PE_8_4_pack.14'
	 'PE_8_4_pack.15'
	 'PE_8_4_pack.16'
	 'PE_8_4_pack.17'
	 'PE_8_4_pack.18'
	 'PE_8_4_pack.19'
	 'PE_8_4_pack.20'
	 'PE_8_4_pack.21'
	 'PE_8_4_pack.22'
	 'PE_8_4_pack.23'
	 'PE_8_4_pack.24'
	 'PE_8_4_pack.25'
	 'PE_8_4_pack.26'
	 'PE_8_4_pack.27'
	 'PE_8_4_pack.28'
	 'PE_8_4_pack.29'
	 'PE_8_4_pack.30'
	 'PE_8_4_pack.31'
	 'PE_8_4_pack.32'
	 'PE_8_4_pack.33'
	 'PE_8_4_pack.34'
	 'PE_8_4_pack.35'
	 'PE_8_4_pack.36'
	 'PE_8_4_pack.37'
	 'PE_8_4_pack.38'
	 'PE_8_4_pack.39'
	 'PE_8_4_pack.40'
	 'PE_8_4_pack.41'
	 'PE_8_4_pack.42'
	 'PE_8_4_pack.43'
	 'PE_8_4_pack.44'
	 'PE_8_4_pack.45'
	 'PE_8_4_pack.46'
	 'PE_8_4_pack.47'
	 'PE_8_4_pack.48'
	 'PE_8_4_pack.49'
	 'PE_8_4_pack.50'
	 'PE_8_4_pack.51'
	 'PE_8_4_pack.52'
	 'PE_8_4_pack.53'
	 'PE_8_4_pack.54'
	 'PE_8_4_pack.55'
	 'PE_8_4_pack.56'
	 'PE_8_4_pack.57'
	 'PE_8_4_pack.58'
	 'PE_8_4_pack.59'
	 'PE_8_4_pack.60'
	 'PE_8_4_pack.61'
	 'PE_8_4_pack.62'
	 'PE_8_4_pack.63'
	 'PE_8_4_pack.64'
	 'PE_8_4_pack.65'
	 'PE_8_4_pack.66'
	 'PE_8_4_pack.67'
	 'PE_8_4_pack.68'
	 'PE_8_4_pack.69'
	 'PE_8_4_pack.70'
	 'PE_8_4_pack.71'
	 'PE_8_4_pack.72'
	 'PE_8_4_pack.73'
	 'PE_8_4_pack.74'
	 'PE_8_4_pack.75'
	 'PE_8_4_pack.76'
	 'PE_8_4_pack.77'
	 'PE_8_4_pack.78'
	 'PE_8_4_pack.79'
	 'PE_8_4_pack.80'
	 'PE_8_4_pack.81'
	 'PE_8_4_pack.82'
	 'PE_8_4_pack.83'
	 'PE_8_4_pack.84'
	 'PE_8_4_pack.85'
	 'PE_8_4_pack.86'
	 'PE_8_4_pack.87'
	 'PE_8_4_pack.88'
	 'PE_8_4_pack.89'
	 'PE_8_4_pack.90'
	 'PE_8_4_pack.91'
	 'PE_8_4_pack.92'
	 'PE_8_4_pack.93'
	 'PE_8_4_pack.94'
	 'PE_8_4_pack.95'
	 'PE_8_4_pack.96'
	 'PE_8_4_pack.97'
	 'PE_8_4_pack.98'
	 'PE_8_4_pack.99'
	 'PE_8_4_pack.100'
	 'PE_8_4_pack.101'
	 'PE_8_4_pack.102'
	 'PE_8_4_pack.103'
	 'PE_8_4_pack.104'
	 'PE_8_4_pack.105'
	 'PE_8_4_pack.106'
	 'PE_8_4_pack.107'
	 'PE_8_4_pack.108'
	 'PE_8_4_pack.109'
	 'PE_8_4_pack.110'
	 'PE_8_4_pack.111'
	 'PE_8_4_pack.112'
	 'PE_8_4_pack.113'
	 'PE_8_4_pack.114'
	 'PE_8_4_pack.115'
	 'PE_8_4_pack.116'
	 'PE_8_4_pack.117'
	 'PE_8_4_pack.118'
	 'PE_8_4_pack.119'
	 'PE_8_4_pack.120'
	 'PE_8_4_pack.121'
	 'PE_8_4_pack.122'
	 'PE_8_4_pack.123'
	 'PE_8_4_pack.124'
	 'PE_8_4_pack.125'
	 'PE_8_4_pack.126'
	 'PE_8_4_pack.127'
	 'PE_8_4_pack.128'
	 'PE_8_4_pack.129'
	 'PE_8_4_pack.130'
	 'PE_8_4_pack.131'
	 'PE_8_4_pack.132'
	 'PE_8_4_pack.133'
	 'PE_8_4_pack.134'
	 'PE_8_4_pack.135'
	 'PE_8_4_pack.136'
	 'PE_8_4_pack.137'
	 'PE_8_4_pack.138'
	 'PE_8_4_pack.139'
	 'PE_8_4_pack.140'
	 'PE_8_4_pack.141'
	 'PE_8_4_pack.142'
	 'PE_8_4_pack.143'
	 'PE_8_4_pack.144'
	 'PE_8_4_pack.145'
	 'PE_8_4_pack.146'
	 'systolic_array_k_768_Loop_data_drain_AB_proc14'
	 'systolic_array_k_768_Block_for.end127_proc'
	 'systolic_array_k_768_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_20_1' (gemm_systolic_array.cpp:12:4), detected/extracted 14 process function(s): 
	 'init_block_AB_proc68'
	 'systolic_array_k_768'
	 'VITIS_LOOP_40_4_proc'
	 'VITIS_LOOP_40_4_proc69'
	 'VITIS_LOOP_40_4_proc70'
	 'VITIS_LOOP_40_4_proc71'
	 'VITIS_LOOP_40_4_proc72'
	 'VITIS_LOOP_40_4_proc73'
	 'VITIS_LOOP_40_4_proc74'
	 'VITIS_LOOP_40_4_proc75'
	 'VITIS_LOOP_40_4_proc76'
	 'VITIS_LOOP_40_4_proc77'
	 'VITIS_LOOP_40_4_proc78'
	 'VITIS_LOOP_40_4_proc79'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_64' (systolic_array.cpp:141:1), detected/extracted 20 process function(s): 
	 'systolic_array_k_64_Loop_data_load_proc15'
	 'PE_8_8'
	 'PE_8_8.147'
	 'PE_8_8.148'
	 'PE_8_8.149'
	 'PE_8_8.150'
	 'PE_8_8.151'
	 'PE_8_8.152'
	 'PE_8_8.153'
	 'PE_8_8.154'
	 'PE_8_8.155'
	 'PE_8_8.156'
	 'PE_8_8.157'
	 'PE_8_8.158'
	 'PE_8_8.159'
	 'PE_8_8.160'
	 'PE_8_8.161'
	 'systolic_array_k_64_Loop_data_drain_AB_proc16'
	 'systolic_array_k_64_Block_for.end127_proc'
	 'systolic_array_k_64_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_66_1' (gemm_systolic_array.cpp:58:4), detected/extracted 6 process function(s): 
	 'init_block_AB_proc'
	 'systolic_array_k_64'
	 'VITIS_LOOP_86_4_proc'
	 'VITIS_LOOP_86_4_proc25'
	 'VITIS_LOOP_86_4_proc26'
	 'VITIS_LOOP_86_4_proc27'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_12' (systolic_array.cpp:192:1), detected/extracted 20 process function(s): 
	 'systolic_array_k_12_Loop_data_load_proc17'
	 'PE_8_8.162'
	 'PE_8_8.163'
	 'PE_8_8.164'
	 'PE_8_8.165'
	 'PE_8_8.166'
	 'PE_8_8.167'
	 'PE_8_8.168'
	 'PE_8_8.169'
	 'PE_8_8.170'
	 'PE_8_8.171'
	 'PE_8_8.172'
	 'PE_8_8.173'
	 'PE_8_8.174'
	 'PE_8_8.175'
	 'PE_8_8.176'
	 'PE_8_8.177'
	 'systolic_array_k_12_Loop_data_drain_AB_proc18'
	 'systolic_array_k_12_Block_for.end127_proc'
	 'systolic_array_k_12_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_112_1' (gemm_systolic_array.cpp:104:4), detected/extracted 6 process function(s): 
	 'init_block_AB_proc28'
	 'systolic_array_k_12'
	 'VITIS_LOOP_132_4_proc'
	 'VITIS_LOOP_132_4_proc29'
	 'VITIS_LOOP_132_4_proc30'
	 'VITIS_LOOP_132_4_proc31'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_768.2' (systolic_array.cpp:39:2), detected/extracted 148 process function(s): 
	 'systolic_array_k_768.2_Loop_data_load_proc19'
	 'PE_8_4_pack.178'
	 'PE_8_4_pack.179'
	 'PE_8_4_pack.180'
	 'PE_8_4_pack.181'
	 'PE_8_4_pack.182'
	 'PE_8_4_pack.183'
	 'PE_8_4_pack.184'
	 'PE_8_4_pack.185'
	 'PE_8_4_pack.186'
	 'PE_8_4_pack.187'
	 'PE_8_4_pack.188'
	 'PE_8_4_pack.189'
	 'PE_8_4_pack.190'
	 'PE_8_4_pack.191'
	 'PE_8_4_pack.192'
	 'PE_8_4_pack.193'
	 'PE_8_4_pack.194'
	 'PE_8_4_pack.195'
	 'PE_8_4_pack.196'
	 'PE_8_4_pack.197'
	 'PE_8_4_pack.198'
	 'PE_8_4_pack.199'
	 'PE_8_4_pack.200'
	 'PE_8_4_pack.201'
	 'PE_8_4_pack.202'
	 'PE_8_4_pack.203'
	 'PE_8_4_pack.204'
	 'PE_8_4_pack.205'
	 'PE_8_4_pack.206'
	 'PE_8_4_pack.207'
	 'PE_8_4_pack.208'
	 'PE_8_4_pack.209'
	 'PE_8_4_pack.210'
	 'PE_8_4_pack.211'
	 'PE_8_4_pack.212'
	 'PE_8_4_pack.213'
	 'PE_8_4_pack.214'
	 'PE_8_4_pack.215'
	 'PE_8_4_pack.216'
	 'PE_8_4_pack.217'
	 'PE_8_4_pack.218'
	 'PE_8_4_pack.219'
	 'PE_8_4_pack.220'
	 'PE_8_4_pack.221'
	 'PE_8_4_pack.222'
	 'PE_8_4_pack.223'
	 'PE_8_4_pack.224'
	 'PE_8_4_pack.225'
	 'PE_8_4_pack.226'
	 'PE_8_4_pack.227'
	 'PE_8_4_pack.228'
	 'PE_8_4_pack.229'
	 'PE_8_4_pack.230'
	 'PE_8_4_pack.231'
	 'PE_8_4_pack.232'
	 'PE_8_4_pack.233'
	 'PE_8_4_pack.234'
	 'PE_8_4_pack.235'
	 'PE_8_4_pack.236'
	 'PE_8_4_pack.237'
	 'PE_8_4_pack.238'
	 'PE_8_4_pack.239'
	 'PE_8_4_pack.240'
	 'PE_8_4_pack.241'
	 'PE_8_4_pack.242'
	 'PE_8_4_pack.243'
	 'PE_8_4_pack.244'
	 'PE_8_4_pack.245'
	 'PE_8_4_pack.246'
	 'PE_8_4_pack.247'
	 'PE_8_4_pack.248'
	 'PE_8_4_pack.249'
	 'PE_8_4_pack.250'
	 'PE_8_4_pack.251'
	 'PE_8_4_pack.252'
	 'PE_8_4_pack.253'
	 'PE_8_4_pack.254'
	 'PE_8_4_pack.255'
	 'PE_8_4_pack.256'
	 'PE_8_4_pack.257'
	 'PE_8_4_pack.258'
	 'PE_8_4_pack.259'
	 'PE_8_4_pack.260'
	 'PE_8_4_pack.261'
	 'PE_8_4_pack.262'
	 'PE_8_4_pack.263'
	 'PE_8_4_pack.264'
	 'PE_8_4_pack.265'
	 'PE_8_4_pack.266'
	 'PE_8_4_pack.267'
	 'PE_8_4_pack.268'
	 'PE_8_4_pack.269'
	 'PE_8_4_pack.270'
	 'PE_8_4_pack.271'
	 'PE_8_4_pack.272'
	 'PE_8_4_pack.273'
	 'PE_8_4_pack.274'
	 'PE_8_4_pack.275'
	 'PE_8_4_pack.276'
	 'PE_8_4_pack.277'
	 'PE_8_4_pack.278'
	 'PE_8_4_pack.279'
	 'PE_8_4_pack.280'
	 'PE_8_4_pack.281'
	 'PE_8_4_pack.282'
	 'PE_8_4_pack.283'
	 'PE_8_4_pack.284'
	 'PE_8_4_pack.285'
	 'PE_8_4_pack.286'
	 'PE_8_4_pack.287'
	 'PE_8_4_pack.288'
	 'PE_8_4_pack.289'
	 'PE_8_4_pack.290'
	 'PE_8_4_pack.291'
	 'PE_8_4_pack.292'
	 'PE_8_4_pack.293'
	 'PE_8_4_pack.294'
	 'PE_8_4_pack.295'
	 'PE_8_4_pack.296'
	 'PE_8_4_pack.297'
	 'PE_8_4_pack.298'
	 'PE_8_4_pack.299'
	 'PE_8_4_pack.300'
	 'PE_8_4_pack.301'
	 'PE_8_4_pack.302'
	 'PE_8_4_pack.303'
	 'PE_8_4_pack.304'
	 'PE_8_4_pack.305'
	 'PE_8_4_pack.306'
	 'PE_8_4_pack.307'
	 'PE_8_4_pack.308'
	 'PE_8_4_pack.309'
	 'PE_8_4_pack.310'
	 'PE_8_4_pack.311'
	 'PE_8_4_pack.312'
	 'PE_8_4_pack.313'
	 'PE_8_4_pack.314'
	 'PE_8_4_pack.315'
	 'PE_8_4_pack.316'
	 'PE_8_4_pack.317'
	 'PE_8_4_pack.318'
	 'PE_8_4_pack.319'
	 'PE_8_4_pack.320'
	 'PE_8_4_pack.321'
	 'systolic_array_k_768.2_Loop_data_drain_AB_proc20'
	 'systolic_array_k_768.2_Block_for.end127_proc'
	 'systolic_array_k_768.2_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_158_1' (gemm_systolic_array.cpp:150:4), detected/extracted 14 process function(s): 
	 'init_block_AB_proc32'
	 'systolic_array_k_768.2'
	 'VITIS_LOOP_179_4_proc'
	 'VITIS_LOOP_179_4_proc33'
	 'VITIS_LOOP_179_4_proc34'
	 'VITIS_LOOP_179_4_proc35'
	 'VITIS_LOOP_179_4_proc36'
	 'VITIS_LOOP_179_4_proc37'
	 'VITIS_LOOP_179_4_proc38'
	 'VITIS_LOOP_179_4_proc39'
	 'VITIS_LOOP_179_4_proc40'
	 'VITIS_LOOP_179_4_proc41'
	 'VITIS_LOOP_179_4_proc42'
	 'VITIS_LOOP_179_4_proc43'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_768.3' (systolic_array.cpp:39:2), detected/extracted 148 process function(s): 
	 'systolic_array_k_768.3_Loop_data_load_proc21'
	 'PE_8_4_pack.322'
	 'PE_8_4_pack.323'
	 'PE_8_4_pack.324'
	 'PE_8_4_pack.325'
	 'PE_8_4_pack.326'
	 'PE_8_4_pack.327'
	 'PE_8_4_pack.328'
	 'PE_8_4_pack.329'
	 'PE_8_4_pack.330'
	 'PE_8_4_pack.331'
	 'PE_8_4_pack.332'
	 'PE_8_4_pack.333'
	 'PE_8_4_pack.334'
	 'PE_8_4_pack.335'
	 'PE_8_4_pack.336'
	 'PE_8_4_pack.337'
	 'PE_8_4_pack.338'
	 'PE_8_4_pack.339'
	 'PE_8_4_pack.340'
	 'PE_8_4_pack.341'
	 'PE_8_4_pack.342'
	 'PE_8_4_pack.343'
	 'PE_8_4_pack.344'
	 'PE_8_4_pack.345'
	 'PE_8_4_pack.346'
	 'PE_8_4_pack.347'
	 'PE_8_4_pack.348'
	 'PE_8_4_pack.349'
	 'PE_8_4_pack.350'
	 'PE_8_4_pack.351'
	 'PE_8_4_pack.352'
	 'PE_8_4_pack.353'
	 'PE_8_4_pack.354'
	 'PE_8_4_pack.355'
	 'PE_8_4_pack.356'
	 'PE_8_4_pack.357'
	 'PE_8_4_pack.358'
	 'PE_8_4_pack.359'
	 'PE_8_4_pack.360'
	 'PE_8_4_pack.361'
	 'PE_8_4_pack.362'
	 'PE_8_4_pack.363'
	 'PE_8_4_pack.364'
	 'PE_8_4_pack.365'
	 'PE_8_4_pack.366'
	 'PE_8_4_pack.367'
	 'PE_8_4_pack.368'
	 'PE_8_4_pack.369'
	 'PE_8_4_pack.370'
	 'PE_8_4_pack.371'
	 'PE_8_4_pack.372'
	 'PE_8_4_pack.373'
	 'PE_8_4_pack.374'
	 'PE_8_4_pack.375'
	 'PE_8_4_pack.376'
	 'PE_8_4_pack.377'
	 'PE_8_4_pack.378'
	 'PE_8_4_pack.379'
	 'PE_8_4_pack.380'
	 'PE_8_4_pack.381'
	 'PE_8_4_pack.382'
	 'PE_8_4_pack.383'
	 'PE_8_4_pack.384'
	 'PE_8_4_pack.385'
	 'PE_8_4_pack.386'
	 'PE_8_4_pack.387'
	 'PE_8_4_pack.388'
	 'PE_8_4_pack.389'
	 'PE_8_4_pack.390'
	 'PE_8_4_pack.391'
	 'PE_8_4_pack.392'
	 'PE_8_4_pack.393'
	 'PE_8_4_pack.394'
	 'PE_8_4_pack.395'
	 'PE_8_4_pack.396'
	 'PE_8_4_pack.397'
	 'PE_8_4_pack.398'
	 'PE_8_4_pack.399'
	 'PE_8_4_pack.400'
	 'PE_8_4_pack.401'
	 'PE_8_4_pack.402'
	 'PE_8_4_pack.403'
	 'PE_8_4_pack.404'
	 'PE_8_4_pack.405'
	 'PE_8_4_pack.406'
	 'PE_8_4_pack.407'
	 'PE_8_4_pack.408'
	 'PE_8_4_pack.409'
	 'PE_8_4_pack.410'
	 'PE_8_4_pack.411'
	 'PE_8_4_pack.412'
	 'PE_8_4_pack.413'
	 'PE_8_4_pack.414'
	 'PE_8_4_pack.415'
	 'PE_8_4_pack.416'
	 'PE_8_4_pack.417'
	 'PE_8_4_pack.418'
	 'PE_8_4_pack.419'
	 'PE_8_4_pack.420'
	 'PE_8_4_pack.421'
	 'PE_8_4_pack.422'
	 'PE_8_4_pack.423'
	 'PE_8_4_pack.424'
	 'PE_8_4_pack.425'
	 'PE_8_4_pack.426'
	 'PE_8_4_pack.427'
	 'PE_8_4_pack.428'
	 'PE_8_4_pack.429'
	 'PE_8_4_pack.430'
	 'PE_8_4_pack.431'
	 'PE_8_4_pack.432'
	 'PE_8_4_pack.433'
	 'PE_8_4_pack.434'
	 'PE_8_4_pack.435'
	 'PE_8_4_pack.436'
	 'PE_8_4_pack.437'
	 'PE_8_4_pack.438'
	 'PE_8_4_pack.439'
	 'PE_8_4_pack.440'
	 'PE_8_4_pack.441'
	 'PE_8_4_pack.442'
	 'PE_8_4_pack.443'
	 'PE_8_4_pack.444'
	 'PE_8_4_pack.445'
	 'PE_8_4_pack.446'
	 'PE_8_4_pack.447'
	 'PE_8_4_pack.448'
	 'PE_8_4_pack.449'
	 'PE_8_4_pack.450'
	 'PE_8_4_pack.451'
	 'PE_8_4_pack.452'
	 'PE_8_4_pack.453'
	 'PE_8_4_pack.454'
	 'PE_8_4_pack.455'
	 'PE_8_4_pack.456'
	 'PE_8_4_pack.457'
	 'PE_8_4_pack.458'
	 'PE_8_4_pack.459'
	 'PE_8_4_pack.460'
	 'PE_8_4_pack.461'
	 'PE_8_4_pack.462'
	 'PE_8_4_pack.463'
	 'PE_8_4_pack.464'
	 'PE_8_4_pack.465'
	 'systolic_array_k_768.3_Loop_data_drain_AB_proc22'
	 'systolic_array_k_768.3_Block_for.end127_proc'
	 'systolic_array_k_768.3_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_205_1' (gemm_systolic_array.cpp:197:4), detected/extracted 14 process function(s): 
	 'init_block_AB_proc44'
	 'systolic_array_k_768.3'
	 'VITIS_LOOP_225_4_proc'
	 'VITIS_LOOP_225_4_proc45'
	 'VITIS_LOOP_225_4_proc46'
	 'VITIS_LOOP_225_4_proc47'
	 'VITIS_LOOP_225_4_proc48'
	 'VITIS_LOOP_225_4_proc49'
	 'VITIS_LOOP_225_4_proc50'
	 'VITIS_LOOP_225_4_proc51'
	 'VITIS_LOOP_225_4_proc52'
	 'VITIS_LOOP_225_4_proc53'
	 'VITIS_LOOP_225_4_proc54'
	 'VITIS_LOOP_225_4_proc55'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_3072' (systolic_array.cpp:90:2), detected/extracted 148 process function(s): 
	 'systolic_array_k_3072_Loop_data_load_proc23'
	 'PE_8_4_pack.466'
	 'PE_8_4_pack.467'
	 'PE_8_4_pack.468'
	 'PE_8_4_pack.469'
	 'PE_8_4_pack.470'
	 'PE_8_4_pack.471'
	 'PE_8_4_pack.472'
	 'PE_8_4_pack.473'
	 'PE_8_4_pack.474'
	 'PE_8_4_pack.475'
	 'PE_8_4_pack.476'
	 'PE_8_4_pack.477'
	 'PE_8_4_pack.478'
	 'PE_8_4_pack.479'
	 'PE_8_4_pack.480'
	 'PE_8_4_pack.481'
	 'PE_8_4_pack.482'
	 'PE_8_4_pack.483'
	 'PE_8_4_pack.484'
	 'PE_8_4_pack.485'
	 'PE_8_4_pack.486'
	 'PE_8_4_pack.487'
	 'PE_8_4_pack.488'
	 'PE_8_4_pack.489'
	 'PE_8_4_pack.490'
	 'PE_8_4_pack.491'
	 'PE_8_4_pack.492'
	 'PE_8_4_pack.493'
	 'PE_8_4_pack.494'
	 'PE_8_4_pack.495'
	 'PE_8_4_pack.496'
	 'PE_8_4_pack.497'
	 'PE_8_4_pack.498'
	 'PE_8_4_pack.499'
	 'PE_8_4_pack.500'
	 'PE_8_4_pack.501'
	 'PE_8_4_pack.502'
	 'PE_8_4_pack.503'
	 'PE_8_4_pack.504'
	 'PE_8_4_pack.505'
	 'PE_8_4_pack.506'
	 'PE_8_4_pack.507'
	 'PE_8_4_pack.508'
	 'PE_8_4_pack.509'
	 'PE_8_4_pack.510'
	 'PE_8_4_pack.511'
	 'PE_8_4_pack.512'
	 'PE_8_4_pack.513'
	 'PE_8_4_pack.514'
	 'PE_8_4_pack.515'
	 'PE_8_4_pack.516'
	 'PE_8_4_pack.517'
	 'PE_8_4_pack.518'
	 'PE_8_4_pack.519'
	 'PE_8_4_pack.520'
	 'PE_8_4_pack.521'
	 'PE_8_4_pack.522'
	 'PE_8_4_pack.523'
	 'PE_8_4_pack.524'
	 'PE_8_4_pack.525'
	 'PE_8_4_pack.526'
	 'PE_8_4_pack.527'
	 'PE_8_4_pack.528'
	 'PE_8_4_pack.529'
	 'PE_8_4_pack.530'
	 'PE_8_4_pack.531'
	 'PE_8_4_pack.532'
	 'PE_8_4_pack.533'
	 'PE_8_4_pack.534'
	 'PE_8_4_pack.535'
	 'PE_8_4_pack.536'
	 'PE_8_4_pack.537'
	 'PE_8_4_pack.538'
	 'PE_8_4_pack.539'
	 'PE_8_4_pack.540'
	 'PE_8_4_pack.541'
	 'PE_8_4_pack.542'
	 'PE_8_4_pack.543'
	 'PE_8_4_pack.544'
	 'PE_8_4_pack.545'
	 'PE_8_4_pack.546'
	 'PE_8_4_pack.547'
	 'PE_8_4_pack.548'
	 'PE_8_4_pack.549'
	 'PE_8_4_pack.550'
	 'PE_8_4_pack.551'
	 'PE_8_4_pack.552'
	 'PE_8_4_pack.553'
	 'PE_8_4_pack.554'
	 'PE_8_4_pack.555'
	 'PE_8_4_pack.556'
	 'PE_8_4_pack.557'
	 'PE_8_4_pack.558'
	 'PE_8_4_pack.559'
	 'PE_8_4_pack.560'
	 'PE_8_4_pack.561'
	 'PE_8_4_pack.562'
	 'PE_8_4_pack.563'
	 'PE_8_4_pack.564'
	 'PE_8_4_pack.565'
	 'PE_8_4_pack.566'
	 'PE_8_4_pack.567'
	 'PE_8_4_pack.568'
	 'PE_8_4_pack.569'
	 'PE_8_4_pack.570'
	 'PE_8_4_pack.571'
	 'PE_8_4_pack.572'
	 'PE_8_4_pack.573'
	 'PE_8_4_pack.574'
	 'PE_8_4_pack.575'
	 'PE_8_4_pack.576'
	 'PE_8_4_pack.577'
	 'PE_8_4_pack.578'
	 'PE_8_4_pack.579'
	 'PE_8_4_pack.580'
	 'PE_8_4_pack.581'
	 'PE_8_4_pack.582'
	 'PE_8_4_pack.583'
	 'PE_8_4_pack.584'
	 'PE_8_4_pack.585'
	 'PE_8_4_pack.586'
	 'PE_8_4_pack.587'
	 'PE_8_4_pack.588'
	 'PE_8_4_pack.589'
	 'PE_8_4_pack.590'
	 'PE_8_4_pack.591'
	 'PE_8_4_pack.592'
	 'PE_8_4_pack.593'
	 'PE_8_4_pack.594'
	 'PE_8_4_pack.595'
	 'PE_8_4_pack.596'
	 'PE_8_4_pack.597'
	 'PE_8_4_pack.598'
	 'PE_8_4_pack.599'
	 'PE_8_4_pack.600'
	 'PE_8_4_pack.601'
	 'PE_8_4_pack.602'
	 'PE_8_4_pack.603'
	 'PE_8_4_pack.604'
	 'PE_8_4_pack.605'
	 'PE_8_4_pack.606'
	 'PE_8_4_pack.607'
	 'PE_8_4_pack.608'
	 'PE_8_4_pack.609'
	 'systolic_array_k_3072_Loop_data_drain_AB_proc24'
	 'systolic_array_k_3072_Block_for.end127_proc'
	 'systolic_array_k_3072_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_251_1' (gemm_systolic_array.cpp:243:4), detected/extracted 14 process function(s): 
	 'init_block_AB_proc56'
	 'systolic_array_k_3072'
	 'VITIS_LOOP_271_4_proc'
	 'VITIS_LOOP_271_4_proc57'
	 'VITIS_LOOP_271_4_proc58'
	 'VITIS_LOOP_271_4_proc59'
	 'VITIS_LOOP_271_4_proc60'
	 'VITIS_LOOP_271_4_proc61'
	 'VITIS_LOOP_271_4_proc62'
	 'VITIS_LOOP_271_4_proc63'
	 'VITIS_LOOP_271_4_proc64'
	 'VITIS_LOOP_271_4_proc65'
	 'VITIS_LOOP_271_4_proc66'
	 'VITIS_LOOP_271_4_proc67'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:187:9) to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 78.14 seconds. CPU system time: 0.93 seconds. Elapsed time: 79.99 seconds; current allocated memory: 2.931 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i' (bert_layer.cpp:23:27) in function 'float_to_int8.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i' (bert_layer.cpp:23:27) in function 'float_to_int8'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_separate_i_s' (bert_layer.cpp:213:33) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_1' (bert_layer.cpp:93:28) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i5' (bert_layer.cpp:102:23) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_exp_sum_i6' (bert_layer.cpp:129:26) in function 'Self_attention' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_update_i7' (bert_layer.cpp:141:25) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (bert_layer.cpp:170:29) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i9' (bert_layer.cpp:179:29) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_merge_i_m' (bert_layer.cpp:230:30) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_S_h_0_h' (bert_layer.cpp:210:12) in function 'Self_attention' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i1' (bert_layer.cpp:51:22) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i3' (bert_layer.cpp:62:29) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i21' (bert_layer.cpp:461:23) in function 'Linear_layer_ds2'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i23' (bert_layer.cpp:472:30) in function 'Linear_layer_ds2'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i17' (bert_layer.cpp:389:23) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i19' (bert_layer.cpp:400:30) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i10' (bert_layer.cpp:256:23) in function 'Linear_layer_ds0'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i12' (bert_layer.cpp:267:30) in function 'Linear_layer_ds0'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i13' (bert_layer.cpp:294:26) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_sum_i14' (bert_layer.cpp:326:23) in function 'Bert_layer' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i16' (bert_layer.cpp:354:24) in function 'Bert_layer' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i20' (bert_layer.cpp:425:26) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i24' (bert_layer.cpp:499:26) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_sum_i25' (bert_layer.cpp:531:23) in function 'Bert_layer' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i27' (bert_layer.cpp:559:24) in function 'Bert_layer' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'v2_0' (bert_layer.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'C_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'C_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'Q_h' (bert_layer.cpp:217:23)
INFO: [HLS 200-472] Inferring partial write operation for 'K_h' (bert_layer.cpp:219:23)
INFO: [HLS 200-472] Inferring partial write operation for 'V_h' (bert_layer.cpp:221:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp1.V' (bert_layer.cpp:96:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v123' (bert_layer.cpp:110:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (bert_layer.cpp:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v123' (bert_layer.cpp:134:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (bert_layer.cpp:136:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v124' (bert_layer.cpp:150:19)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp2.V' (bert_layer.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v125' (bert_layer.cpp:187:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v113_0' (bert_layer.cpp:234:37)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp.V' (bert_layer.cpp:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'v13_0' (bert_layer.cpp:70:23)
INFO: [HLS 200-472] Inferring partial write operation for 'v13_0' (bert_layer.cpp:73:27)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp5.V' (bert_layer.cpp:466:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v252_0' (bert_layer.cpp:480:26)
INFO: [HLS 200-472] Inferring partial write operation for 'v252_0' (bert_layer.cpp:483:30)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp4.V' (bert_layer.cpp:394:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v208_0' (bert_layer.cpp:408:26)
INFO: [HLS 200-472] Inferring partial write operation for 'v208_0' (bert_layer.cpp:411:30)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp3.V' (bert_layer.cpp:261:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v133_0' (bert_layer.cpp:275:26)
INFO: [HLS 200-472] Inferring partial write operation for 'v133_0' (bert_layer.cpp:278:30)
INFO: [HLS 200-472] Inferring partial write operation for 'v359' (bert_layer.cpp:300:22)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (bert_layer.cpp:318:13)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (bert_layer.cpp:323:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (bert_layer.cpp:330:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (bert_layer.cpp:335:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (bert_layer.cpp:344:15)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (bert_layer.cpp:347:16)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (bert_layer.cpp:352:14)
INFO: [HLS 200-472] Inferring partial write operation for 'v360' (bert_layer.cpp:368:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v363' (bert_layer.cpp:440:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v365' (bert_layer.cpp:505:22)
INFO: [HLS 200-472] Inferring partial write operation for 'mean1' (bert_layer.cpp:523:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mean21' (bert_layer.cpp:528:15)
INFO: [HLS 200-472] Inferring partial write operation for 'mean1' (bert_layer.cpp:535:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean21' (bert_layer.cpp:540:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean1' (bert_layer.cpp:549:16)
INFO: [HLS 200-472] Inferring partial write operation for 'mean21' (bert_layer.cpp:552:17)
INFO: [HLS 200-472] Inferring partial write operation for 'var1' (bert_layer.cpp:557:15)
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc69 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc70 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc71 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc72 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc73 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc74 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc75 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc76 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc77 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc78 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc79 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_20_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_86_4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_86_4_proc25 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_86_4_proc26 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_86_4_proc27 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_66_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc80 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_132_4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_132_4_proc29 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_132_4_proc30 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_132_4_proc31 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_112_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc33 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc34 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc35 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc36 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc37 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc38 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc39 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc40 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc41 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc42 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc43 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_158_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc45 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc46 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc47 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc48 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc49 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc50 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc51 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc52 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc53 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc54 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc55 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_205_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc57 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc58 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc59 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc60 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc61 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc62 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc63 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc64 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc65 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc66 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc67 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_251_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 50.14 seconds. CPU system time: 2.04 seconds. Elapsed time: 53.01 seconds; current allocated memory: 11.828 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.4' to 'PE_8_4_pack_4'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.5' to 'PE_8_4_pack_5'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.6' to 'PE_8_4_pack_6'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.7' to 'PE_8_4_pack_7'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.8' to 'PE_8_4_pack_8'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.9' to 'PE_8_4_pack_9'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.10' to 'PE_8_4_pack_10'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.11' to 'PE_8_4_pack_11'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.12' to 'PE_8_4_pack_12'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.13' to 'PE_8_4_pack_13'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.14' to 'PE_8_4_pack_14'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.15' to 'PE_8_4_pack_15'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.16' to 'PE_8_4_pack_16'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.17' to 'PE_8_4_pack_17'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.18' to 'PE_8_4_pack_18'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.19' to 'PE_8_4_pack_19'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.20' to 'PE_8_4_pack_20'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.21' to 'PE_8_4_pack_21'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.22' to 'PE_8_4_pack_22'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.23' to 'PE_8_4_pack_23'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.24' to 'PE_8_4_pack_24'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.25' to 'PE_8_4_pack_25'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.26' to 'PE_8_4_pack_26'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.27' to 'PE_8_4_pack_27'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.28' to 'PE_8_4_pack_28'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.29' to 'PE_8_4_pack_29'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.30' to 'PE_8_4_pack_30'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.31' to 'PE_8_4_pack_31'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.32' to 'PE_8_4_pack_32'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.33' to 'PE_8_4_pack_33'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.34' to 'PE_8_4_pack_34'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.35' to 'PE_8_4_pack_35'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.36' to 'PE_8_4_pack_36'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.37' to 'PE_8_4_pack_37'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.38' to 'PE_8_4_pack_38'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.39' to 'PE_8_4_pack_39'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.40' to 'PE_8_4_pack_40'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.41' to 'PE_8_4_pack_41'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.42' to 'PE_8_4_pack_42'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.43' to 'PE_8_4_pack_43'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.44' to 'PE_8_4_pack_44'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.45' to 'PE_8_4_pack_45'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.46' to 'PE_8_4_pack_46'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.47' to 'PE_8_4_pack_47'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.48' to 'PE_8_4_pack_48'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.49' to 'PE_8_4_pack_49'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.50' to 'PE_8_4_pack_50'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.51' to 'PE_8_4_pack_51'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.52' to 'PE_8_4_pack_52'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.53' to 'PE_8_4_pack_53'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.54' to 'PE_8_4_pack_54'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.55' to 'PE_8_4_pack_55'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.56' to 'PE_8_4_pack_56'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.57' to 'PE_8_4_pack_57'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.58' to 'PE_8_4_pack_58'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.59' to 'PE_8_4_pack_59'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.60' to 'PE_8_4_pack_60'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.61' to 'PE_8_4_pack_61'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.62' to 'PE_8_4_pack_62'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.63' to 'PE_8_4_pack_63'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.64' to 'PE_8_4_pack_64'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.65' to 'PE_8_4_pack_65'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.66' to 'PE_8_4_pack_66'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.67' to 'PE_8_4_pack_67'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.68' to 'PE_8_4_pack_68'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.69' to 'PE_8_4_pack_69'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.70' to 'PE_8_4_pack_70'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.71' to 'PE_8_4_pack_71'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.72' to 'PE_8_4_pack_72'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.73' to 'PE_8_4_pack_73'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.74' to 'PE_8_4_pack_74'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.75' to 'PE_8_4_pack_75'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.76' to 'PE_8_4_pack_76'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.77' to 'PE_8_4_pack_77'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.78' to 'PE_8_4_pack_78'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.79' to 'PE_8_4_pack_79'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.80' to 'PE_8_4_pack_80'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.81' to 'PE_8_4_pack_81'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.82' to 'PE_8_4_pack_82'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.83' to 'PE_8_4_pack_83'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.84' to 'PE_8_4_pack_84'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.85' to 'PE_8_4_pack_85'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.86' to 'PE_8_4_pack_86'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.87' to 'PE_8_4_pack_87'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.88' to 'PE_8_4_pack_88'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.89' to 'PE_8_4_pack_89'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.90' to 'PE_8_4_pack_90'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.91' to 'PE_8_4_pack_91'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.92' to 'PE_8_4_pack_92'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.93' to 'PE_8_4_pack_93'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.94' to 'PE_8_4_pack_94'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.95' to 'PE_8_4_pack_95'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.96' to 'PE_8_4_pack_96'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.97' to 'PE_8_4_pack_97'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.98' to 'PE_8_4_pack_98'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.99' to 'PE_8_4_pack_99'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.100' to 'PE_8_4_pack_100'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.101' to 'PE_8_4_pack_101'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.102' to 'PE_8_4_pack_102'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.103' to 'PE_8_4_pack_103'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.104' to 'PE_8_4_pack_104'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.105' to 'PE_8_4_pack_105'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.106' to 'PE_8_4_pack_106'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.107' to 'PE_8_4_pack_107'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.108' to 'PE_8_4_pack_108'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.109' to 'PE_8_4_pack_109'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.110' to 'PE_8_4_pack_110'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.111' to 'PE_8_4_pack_111'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.112' to 'PE_8_4_pack_112'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.113' to 'PE_8_4_pack_113'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.114' to 'PE_8_4_pack_114'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.115' to 'PE_8_4_pack_115'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.116' to 'PE_8_4_pack_116'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.117' to 'PE_8_4_pack_117'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.118' to 'PE_8_4_pack_118'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.119' to 'PE_8_4_pack_119'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.120' to 'PE_8_4_pack_120'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.121' to 'PE_8_4_pack_121'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.122' to 'PE_8_4_pack_122'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.123' to 'PE_8_4_pack_123'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.124' to 'PE_8_4_pack_124'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.125' to 'PE_8_4_pack_125'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.126' to 'PE_8_4_pack_126'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.127' to 'PE_8_4_pack_127'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.128' to 'PE_8_4_pack_128'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.129' to 'PE_8_4_pack_129'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.130' to 'PE_8_4_pack_130'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.131' to 'PE_8_4_pack_131'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.132' to 'PE_8_4_pack_132'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.133' to 'PE_8_4_pack_133'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.134' to 'PE_8_4_pack_134'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.135' to 'PE_8_4_pack_135'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.136' to 'PE_8_4_pack_136'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.137' to 'PE_8_4_pack_137'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.138' to 'PE_8_4_pack_138'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.139' to 'PE_8_4_pack_139'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.140' to 'PE_8_4_pack_140'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.141' to 'PE_8_4_pack_141'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.142' to 'PE_8_4_pack_142'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.143' to 'PE_8_4_pack_143'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.144' to 'PE_8_4_pack_144'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.145' to 'PE_8_4_pack_145'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.146' to 'PE_8_4_pack_146'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768_Block_for.end127_proc' to 'systolic_array_k_768_Block_for_end127_proc'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.147' to 'PE_8_8_147'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.148' to 'PE_8_8_148'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.149' to 'PE_8_8_149'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.150' to 'PE_8_8_150'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.151' to 'PE_8_8_151'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.152' to 'PE_8_8_152'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.153' to 'PE_8_8_153'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.154' to 'PE_8_8_154'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.155' to 'PE_8_8_155'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.156' to 'PE_8_8_156'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.157' to 'PE_8_8_157'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.158' to 'PE_8_8_158'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.159' to 'PE_8_8_159'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.160' to 'PE_8_8_160'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.161' to 'PE_8_8_161'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_64_Block_for.end127_proc' to 'systolic_array_k_64_Block_for_end127_proc'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.162' to 'PE_8_8_162'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.163' to 'PE_8_8_163'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.164' to 'PE_8_8_164'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.165' to 'PE_8_8_165'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.166' to 'PE_8_8_166'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.167' to 'PE_8_8_167'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.168' to 'PE_8_8_168'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.169' to 'PE_8_8_169'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.170' to 'PE_8_8_170'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.171' to 'PE_8_8_171'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.172' to 'PE_8_8_172'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.173' to 'PE_8_8_173'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.174' to 'PE_8_8_174'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.175' to 'PE_8_8_175'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.176' to 'PE_8_8_176'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.177' to 'PE_8_8_177'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_12_Block_for.end127_proc' to 'systolic_array_k_12_Block_for_end127_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.2_Loop_data_load_proc19' to 'systolic_array_k_768_2_Loop_data_load_proc19'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.178' to 'PE_8_4_pack_178'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.179' to 'PE_8_4_pack_179'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.180' to 'PE_8_4_pack_180'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.181' to 'PE_8_4_pack_181'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.182' to 'PE_8_4_pack_182'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.183' to 'PE_8_4_pack_183'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.184' to 'PE_8_4_pack_184'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.185' to 'PE_8_4_pack_185'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.186' to 'PE_8_4_pack_186'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.187' to 'PE_8_4_pack_187'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.188' to 'PE_8_4_pack_188'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.189' to 'PE_8_4_pack_189'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.190' to 'PE_8_4_pack_190'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.191' to 'PE_8_4_pack_191'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.192' to 'PE_8_4_pack_192'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.193' to 'PE_8_4_pack_193'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.194' to 'PE_8_4_pack_194'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.195' to 'PE_8_4_pack_195'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.196' to 'PE_8_4_pack_196'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.197' to 'PE_8_4_pack_197'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.198' to 'PE_8_4_pack_198'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.199' to 'PE_8_4_pack_199'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.200' to 'PE_8_4_pack_200'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.201' to 'PE_8_4_pack_201'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.202' to 'PE_8_4_pack_202'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.203' to 'PE_8_4_pack_203'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.204' to 'PE_8_4_pack_204'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.205' to 'PE_8_4_pack_205'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.206' to 'PE_8_4_pack_206'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.207' to 'PE_8_4_pack_207'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.208' to 'PE_8_4_pack_208'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.209' to 'PE_8_4_pack_209'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.210' to 'PE_8_4_pack_210'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.211' to 'PE_8_4_pack_211'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.212' to 'PE_8_4_pack_212'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.213' to 'PE_8_4_pack_213'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.214' to 'PE_8_4_pack_214'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.215' to 'PE_8_4_pack_215'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.216' to 'PE_8_4_pack_216'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.217' to 'PE_8_4_pack_217'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.218' to 'PE_8_4_pack_218'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.219' to 'PE_8_4_pack_219'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.220' to 'PE_8_4_pack_220'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.221' to 'PE_8_4_pack_221'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.222' to 'PE_8_4_pack_222'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.223' to 'PE_8_4_pack_223'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.224' to 'PE_8_4_pack_224'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.225' to 'PE_8_4_pack_225'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.226' to 'PE_8_4_pack_226'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.227' to 'PE_8_4_pack_227'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.228' to 'PE_8_4_pack_228'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.229' to 'PE_8_4_pack_229'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.230' to 'PE_8_4_pack_230'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.231' to 'PE_8_4_pack_231'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.232' to 'PE_8_4_pack_232'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.233' to 'PE_8_4_pack_233'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.234' to 'PE_8_4_pack_234'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.235' to 'PE_8_4_pack_235'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.236' to 'PE_8_4_pack_236'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.237' to 'PE_8_4_pack_237'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.238' to 'PE_8_4_pack_238'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.239' to 'PE_8_4_pack_239'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.240' to 'PE_8_4_pack_240'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.241' to 'PE_8_4_pack_241'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.242' to 'PE_8_4_pack_242'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.243' to 'PE_8_4_pack_243'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.244' to 'PE_8_4_pack_244'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.245' to 'PE_8_4_pack_245'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.246' to 'PE_8_4_pack_246'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.247' to 'PE_8_4_pack_247'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.248' to 'PE_8_4_pack_248'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.249' to 'PE_8_4_pack_249'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.250' to 'PE_8_4_pack_250'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.251' to 'PE_8_4_pack_251'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.252' to 'PE_8_4_pack_252'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.253' to 'PE_8_4_pack_253'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.254' to 'PE_8_4_pack_254'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.255' to 'PE_8_4_pack_255'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.256' to 'PE_8_4_pack_256'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.257' to 'PE_8_4_pack_257'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.258' to 'PE_8_4_pack_258'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.259' to 'PE_8_4_pack_259'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.260' to 'PE_8_4_pack_260'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.261' to 'PE_8_4_pack_261'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.262' to 'PE_8_4_pack_262'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.263' to 'PE_8_4_pack_263'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.264' to 'PE_8_4_pack_264'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.265' to 'PE_8_4_pack_265'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.266' to 'PE_8_4_pack_266'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.267' to 'PE_8_4_pack_267'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.268' to 'PE_8_4_pack_268'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.269' to 'PE_8_4_pack_269'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.270' to 'PE_8_4_pack_270'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.271' to 'PE_8_4_pack_271'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.272' to 'PE_8_4_pack_272'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.273' to 'PE_8_4_pack_273'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.274' to 'PE_8_4_pack_274'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.275' to 'PE_8_4_pack_275'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.276' to 'PE_8_4_pack_276'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.277' to 'PE_8_4_pack_277'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.278' to 'PE_8_4_pack_278'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.279' to 'PE_8_4_pack_279'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.280' to 'PE_8_4_pack_280'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.281' to 'PE_8_4_pack_281'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.282' to 'PE_8_4_pack_282'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.283' to 'PE_8_4_pack_283'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.284' to 'PE_8_4_pack_284'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.285' to 'PE_8_4_pack_285'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.286' to 'PE_8_4_pack_286'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.287' to 'PE_8_4_pack_287'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.288' to 'PE_8_4_pack_288'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.289' to 'PE_8_4_pack_289'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.290' to 'PE_8_4_pack_290'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.291' to 'PE_8_4_pack_291'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.292' to 'PE_8_4_pack_292'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.293' to 'PE_8_4_pack_293'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.294' to 'PE_8_4_pack_294'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.295' to 'PE_8_4_pack_295'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.296' to 'PE_8_4_pack_296'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.297' to 'PE_8_4_pack_297'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.298' to 'PE_8_4_pack_298'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.299' to 'PE_8_4_pack_299'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.300' to 'PE_8_4_pack_300'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.301' to 'PE_8_4_pack_301'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.302' to 'PE_8_4_pack_302'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.303' to 'PE_8_4_pack_303'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.304' to 'PE_8_4_pack_304'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.305' to 'PE_8_4_pack_305'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.306' to 'PE_8_4_pack_306'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.307' to 'PE_8_4_pack_307'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.308' to 'PE_8_4_pack_308'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.309' to 'PE_8_4_pack_309'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.310' to 'PE_8_4_pack_310'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.311' to 'PE_8_4_pack_311'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.312' to 'PE_8_4_pack_312'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.313' to 'PE_8_4_pack_313'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.314' to 'PE_8_4_pack_314'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.315' to 'PE_8_4_pack_315'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.316' to 'PE_8_4_pack_316'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.317' to 'PE_8_4_pack_317'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.318' to 'PE_8_4_pack_318'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.319' to 'PE_8_4_pack_319'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.320' to 'PE_8_4_pack_320'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.321' to 'PE_8_4_pack_321'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.2_Loop_data_drain_AB_proc20' to 'systolic_array_k_768_2_Loop_data_drain_AB_proc20'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.2_Block_for.end127_proc' to 'systolic_array_k_768_2_Block_for_end127_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.2_Loop_data_drain_C_proc' to 'systolic_array_k_768_2_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.2' to 'systolic_array_k_768_2'.
WARNING: [SYN 201-103] Legalizing function name 'float_to_int8.1' to 'float_to_int8_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.3_Loop_data_load_proc21' to 'systolic_array_k_768_3_Loop_data_load_proc21'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.322' to 'PE_8_4_pack_322'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.323' to 'PE_8_4_pack_323'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.324' to 'PE_8_4_pack_324'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.325' to 'PE_8_4_pack_325'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.326' to 'PE_8_4_pack_326'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.327' to 'PE_8_4_pack_327'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.328' to 'PE_8_4_pack_328'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.329' to 'PE_8_4_pack_329'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.330' to 'PE_8_4_pack_330'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.331' to 'PE_8_4_pack_331'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.332' to 'PE_8_4_pack_332'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.333' to 'PE_8_4_pack_333'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.334' to 'PE_8_4_pack_334'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.335' to 'PE_8_4_pack_335'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.336' to 'PE_8_4_pack_336'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.337' to 'PE_8_4_pack_337'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.338' to 'PE_8_4_pack_338'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.339' to 'PE_8_4_pack_339'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.340' to 'PE_8_4_pack_340'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.341' to 'PE_8_4_pack_341'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.342' to 'PE_8_4_pack_342'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.343' to 'PE_8_4_pack_343'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.344' to 'PE_8_4_pack_344'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.345' to 'PE_8_4_pack_345'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.346' to 'PE_8_4_pack_346'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.347' to 'PE_8_4_pack_347'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.348' to 'PE_8_4_pack_348'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.349' to 'PE_8_4_pack_349'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.350' to 'PE_8_4_pack_350'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.351' to 'PE_8_4_pack_351'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.352' to 'PE_8_4_pack_352'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.353' to 'PE_8_4_pack_353'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.354' to 'PE_8_4_pack_354'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.355' to 'PE_8_4_pack_355'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.356' to 'PE_8_4_pack_356'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.357' to 'PE_8_4_pack_357'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.358' to 'PE_8_4_pack_358'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.359' to 'PE_8_4_pack_359'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.360' to 'PE_8_4_pack_360'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.361' to 'PE_8_4_pack_361'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.362' to 'PE_8_4_pack_362'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.363' to 'PE_8_4_pack_363'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.364' to 'PE_8_4_pack_364'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.365' to 'PE_8_4_pack_365'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.366' to 'PE_8_4_pack_366'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.367' to 'PE_8_4_pack_367'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.368' to 'PE_8_4_pack_368'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.369' to 'PE_8_4_pack_369'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.370' to 'PE_8_4_pack_370'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.371' to 'PE_8_4_pack_371'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.372' to 'PE_8_4_pack_372'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.373' to 'PE_8_4_pack_373'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.374' to 'PE_8_4_pack_374'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.375' to 'PE_8_4_pack_375'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.376' to 'PE_8_4_pack_376'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.377' to 'PE_8_4_pack_377'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.378' to 'PE_8_4_pack_378'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.379' to 'PE_8_4_pack_379'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.380' to 'PE_8_4_pack_380'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.381' to 'PE_8_4_pack_381'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.382' to 'PE_8_4_pack_382'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.383' to 'PE_8_4_pack_383'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.384' to 'PE_8_4_pack_384'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.385' to 'PE_8_4_pack_385'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.386' to 'PE_8_4_pack_386'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.387' to 'PE_8_4_pack_387'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.388' to 'PE_8_4_pack_388'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.389' to 'PE_8_4_pack_389'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.390' to 'PE_8_4_pack_390'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.391' to 'PE_8_4_pack_391'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.392' to 'PE_8_4_pack_392'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.393' to 'PE_8_4_pack_393'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.394' to 'PE_8_4_pack_394'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.395' to 'PE_8_4_pack_395'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.396' to 'PE_8_4_pack_396'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.397' to 'PE_8_4_pack_397'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.398' to 'PE_8_4_pack_398'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.399' to 'PE_8_4_pack_399'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.400' to 'PE_8_4_pack_400'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.401' to 'PE_8_4_pack_401'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.402' to 'PE_8_4_pack_402'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.403' to 'PE_8_4_pack_403'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.404' to 'PE_8_4_pack_404'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.405' to 'PE_8_4_pack_405'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.406' to 'PE_8_4_pack_406'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.407' to 'PE_8_4_pack_407'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.408' to 'PE_8_4_pack_408'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.409' to 'PE_8_4_pack_409'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.410' to 'PE_8_4_pack_410'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.411' to 'PE_8_4_pack_411'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.412' to 'PE_8_4_pack_412'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.413' to 'PE_8_4_pack_413'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.414' to 'PE_8_4_pack_414'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.415' to 'PE_8_4_pack_415'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.416' to 'PE_8_4_pack_416'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.417' to 'PE_8_4_pack_417'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.418' to 'PE_8_4_pack_418'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.419' to 'PE_8_4_pack_419'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.420' to 'PE_8_4_pack_420'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.421' to 'PE_8_4_pack_421'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.422' to 'PE_8_4_pack_422'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.423' to 'PE_8_4_pack_423'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.424' to 'PE_8_4_pack_424'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.425' to 'PE_8_4_pack_425'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.426' to 'PE_8_4_pack_426'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.427' to 'PE_8_4_pack_427'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.428' to 'PE_8_4_pack_428'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.429' to 'PE_8_4_pack_429'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.430' to 'PE_8_4_pack_430'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.431' to 'PE_8_4_pack_431'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.432' to 'PE_8_4_pack_432'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.433' to 'PE_8_4_pack_433'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.434' to 'PE_8_4_pack_434'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.435' to 'PE_8_4_pack_435'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.436' to 'PE_8_4_pack_436'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.437' to 'PE_8_4_pack_437'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.438' to 'PE_8_4_pack_438'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.439' to 'PE_8_4_pack_439'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.440' to 'PE_8_4_pack_440'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.441' to 'PE_8_4_pack_441'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.442' to 'PE_8_4_pack_442'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.443' to 'PE_8_4_pack_443'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.444' to 'PE_8_4_pack_444'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.445' to 'PE_8_4_pack_445'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.446' to 'PE_8_4_pack_446'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.447' to 'PE_8_4_pack_447'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.448' to 'PE_8_4_pack_448'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.449' to 'PE_8_4_pack_449'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.450' to 'PE_8_4_pack_450'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.451' to 'PE_8_4_pack_451'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.452' to 'PE_8_4_pack_452'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.453' to 'PE_8_4_pack_453'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.454' to 'PE_8_4_pack_454'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.455' to 'PE_8_4_pack_455'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.456' to 'PE_8_4_pack_456'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.457' to 'PE_8_4_pack_457'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.458' to 'PE_8_4_pack_458'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.459' to 'PE_8_4_pack_459'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.460' to 'PE_8_4_pack_460'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.461' to 'PE_8_4_pack_461'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.462' to 'PE_8_4_pack_462'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.463' to 'PE_8_4_pack_463'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.464' to 'PE_8_4_pack_464'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.465' to 'PE_8_4_pack_465'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.3_Loop_data_drain_AB_proc22' to 'systolic_array_k_768_3_Loop_data_drain_AB_proc22'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.3_Block_for.end127_proc' to 'systolic_array_k_768_3_Block_for_end127_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.3_Loop_data_drain_C_proc' to 'systolic_array_k_768_3_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.3' to 'systolic_array_k_768_3'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.466' to 'PE_8_4_pack_466'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.467' to 'PE_8_4_pack_467'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.468' to 'PE_8_4_pack_468'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.469' to 'PE_8_4_pack_469'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.470' to 'PE_8_4_pack_470'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.471' to 'PE_8_4_pack_471'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.472' to 'PE_8_4_pack_472'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.473' to 'PE_8_4_pack_473'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.474' to 'PE_8_4_pack_474'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.475' to 'PE_8_4_pack_475'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.476' to 'PE_8_4_pack_476'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.477' to 'PE_8_4_pack_477'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.478' to 'PE_8_4_pack_478'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.479' to 'PE_8_4_pack_479'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.480' to 'PE_8_4_pack_480'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.481' to 'PE_8_4_pack_481'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.482' to 'PE_8_4_pack_482'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.483' to 'PE_8_4_pack_483'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.484' to 'PE_8_4_pack_484'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.485' to 'PE_8_4_pack_485'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.486' to 'PE_8_4_pack_486'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.487' to 'PE_8_4_pack_487'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.488' to 'PE_8_4_pack_488'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.489' to 'PE_8_4_pack_489'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.490' to 'PE_8_4_pack_490'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.491' to 'PE_8_4_pack_491'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.492' to 'PE_8_4_pack_492'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.493' to 'PE_8_4_pack_493'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.494' to 'PE_8_4_pack_494'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.495' to 'PE_8_4_pack_495'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.496' to 'PE_8_4_pack_496'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.497' to 'PE_8_4_pack_497'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.498' to 'PE_8_4_pack_498'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.499' to 'PE_8_4_pack_499'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.500' to 'PE_8_4_pack_500'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.501' to 'PE_8_4_pack_501'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.502' to 'PE_8_4_pack_502'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.503' to 'PE_8_4_pack_503'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.504' to 'PE_8_4_pack_504'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.505' to 'PE_8_4_pack_505'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.506' to 'PE_8_4_pack_506'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.507' to 'PE_8_4_pack_507'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.508' to 'PE_8_4_pack_508'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.509' to 'PE_8_4_pack_509'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.510' to 'PE_8_4_pack_510'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.511' to 'PE_8_4_pack_511'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.512' to 'PE_8_4_pack_512'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.513' to 'PE_8_4_pack_513'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.514' to 'PE_8_4_pack_514'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.515' to 'PE_8_4_pack_515'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.516' to 'PE_8_4_pack_516'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.517' to 'PE_8_4_pack_517'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.518' to 'PE_8_4_pack_518'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.519' to 'PE_8_4_pack_519'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.520' to 'PE_8_4_pack_520'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.521' to 'PE_8_4_pack_521'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.522' to 'PE_8_4_pack_522'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.523' to 'PE_8_4_pack_523'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.524' to 'PE_8_4_pack_524'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.525' to 'PE_8_4_pack_525'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.526' to 'PE_8_4_pack_526'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.527' to 'PE_8_4_pack_527'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.528' to 'PE_8_4_pack_528'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.529' to 'PE_8_4_pack_529'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.530' to 'PE_8_4_pack_530'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.531' to 'PE_8_4_pack_531'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.532' to 'PE_8_4_pack_532'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.533' to 'PE_8_4_pack_533'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.534' to 'PE_8_4_pack_534'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.535' to 'PE_8_4_pack_535'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.536' to 'PE_8_4_pack_536'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.537' to 'PE_8_4_pack_537'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.538' to 'PE_8_4_pack_538'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.539' to 'PE_8_4_pack_539'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.540' to 'PE_8_4_pack_540'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.541' to 'PE_8_4_pack_541'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.542' to 'PE_8_4_pack_542'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.543' to 'PE_8_4_pack_543'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.544' to 'PE_8_4_pack_544'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.545' to 'PE_8_4_pack_545'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.546' to 'PE_8_4_pack_546'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.547' to 'PE_8_4_pack_547'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.548' to 'PE_8_4_pack_548'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.549' to 'PE_8_4_pack_549'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.550' to 'PE_8_4_pack_550'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.551' to 'PE_8_4_pack_551'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.552' to 'PE_8_4_pack_552'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.553' to 'PE_8_4_pack_553'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.554' to 'PE_8_4_pack_554'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.555' to 'PE_8_4_pack_555'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.556' to 'PE_8_4_pack_556'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.557' to 'PE_8_4_pack_557'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.558' to 'PE_8_4_pack_558'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.559' to 'PE_8_4_pack_559'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.560' to 'PE_8_4_pack_560'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.561' to 'PE_8_4_pack_561'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.562' to 'PE_8_4_pack_562'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.563' to 'PE_8_4_pack_563'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.564' to 'PE_8_4_pack_564'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.565' to 'PE_8_4_pack_565'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.566' to 'PE_8_4_pack_566'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.567' to 'PE_8_4_pack_567'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.568' to 'PE_8_4_pack_568'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.569' to 'PE_8_4_pack_569'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.570' to 'PE_8_4_pack_570'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.571' to 'PE_8_4_pack_571'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.572' to 'PE_8_4_pack_572'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.573' to 'PE_8_4_pack_573'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.574' to 'PE_8_4_pack_574'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.575' to 'PE_8_4_pack_575'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.576' to 'PE_8_4_pack_576'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.577' to 'PE_8_4_pack_577'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.578' to 'PE_8_4_pack_578'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.579' to 'PE_8_4_pack_579'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.580' to 'PE_8_4_pack_580'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.581' to 'PE_8_4_pack_581'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.582' to 'PE_8_4_pack_582'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.583' to 'PE_8_4_pack_583'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.584' to 'PE_8_4_pack_584'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.585' to 'PE_8_4_pack_585'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.586' to 'PE_8_4_pack_586'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.587' to 'PE_8_4_pack_587'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.588' to 'PE_8_4_pack_588'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.589' to 'PE_8_4_pack_589'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.590' to 'PE_8_4_pack_590'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.591' to 'PE_8_4_pack_591'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.592' to 'PE_8_4_pack_592'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.593' to 'PE_8_4_pack_593'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.594' to 'PE_8_4_pack_594'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.595' to 'PE_8_4_pack_595'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.596' to 'PE_8_4_pack_596'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.597' to 'PE_8_4_pack_597'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.598' to 'PE_8_4_pack_598'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.599' to 'PE_8_4_pack_599'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.600' to 'PE_8_4_pack_600'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.601' to 'PE_8_4_pack_601'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.602' to 'PE_8_4_pack_602'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.603' to 'PE_8_4_pack_603'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.604' to 'PE_8_4_pack_604'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.605' to 'PE_8_4_pack_605'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.606' to 'PE_8_4_pack_606'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.607' to 'PE_8_4_pack_607'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.608' to 'PE_8_4_pack_608'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.609' to 'PE_8_4_pack_609'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_3072_Block_for.end127_proc' to 'systolic_array_k_3072_Block_for_end127_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_to_int8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i_l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'l_scale_outp_i_l_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.88 seconds. CPU system time: 0.88 seconds. Elapsed time: 17.63 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i1_l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_bias_i1_l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc68_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Loop_data_load_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.892 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.892 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.892 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 11.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.892 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 11.892 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Loop_data_drain_AB_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_15_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_27_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_39_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_51_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_63_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_75_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_87_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_99_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_111_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_123_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_135_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_4_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_5_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_6_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_7_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_8_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_9_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_10_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_11_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_12_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_13_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_768_Loop_data_load_proc13_U0 to PE_8_4_pack_14_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_4_pack_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_287 (from PE_8_4_pack_4_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_288 (from PE_8_4_pack_5_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_289 (from PE_8_4_pack_6_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_290 (from PE_8_4_pack_7_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_291 (from PE_8_4_pack_8_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_292 (from PE_8_4_pack_9_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_293 (from PE_8_4_pack_10_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_294 (from PE_8_4_pack_11_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_295 (from PE_8_4_pack_12_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_296 (from PE_8_4_pack_13_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_8_4_pack_14_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_297 (from PE_8_4_pack_14_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_298 (from PE_8_4_pack_15_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_299 (from PE_8_4_pack_16_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_300 (from PE_8_4_pack_17_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_301 (from PE_8_4_pack_18_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_302 (from PE_8_4_pack_19_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_303 (from PE_8_4_pack_20_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_304 (from PE_8_4_pack_21_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_305 (from PE_8_4_pack_22_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_306 (from PE_8_4_pack_23_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_307 (from PE_8_4_pack_24_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_308 (from PE_8_4_pack_25_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_8_4_pack_26_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_309 (from PE_8_4_pack_26_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_310 (from PE_8_4_pack_27_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_311 (from PE_8_4_pack_28_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_312 (from PE_8_4_pack_29_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_313 (from PE_8_4_pack_30_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_314 (from PE_8_4_pack_31_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_315 (from PE_8_4_pack_32_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_316 (from PE_8_4_pack_33_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_317 (from PE_8_4_pack_34_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_318 (from PE_8_4_pack_35_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_319 (from PE_8_4_pack_36_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_320 (from PE_8_4_pack_37_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_8_4_pack_38_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_321 (from PE_8_4_pack_38_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_322 (from PE_8_4_pack_39_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_323 (from PE_8_4_pack_40_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_324 (from PE_8_4_pack_41_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_325 (from PE_8_4_pack_42_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_326 (from PE_8_4_pack_43_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_327 (from PE_8_4_pack_44_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_328 (from PE_8_4_pack_45_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_329 (from PE_8_4_pack_46_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_330 (from PE_8_4_pack_47_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_331 (from PE_8_4_pack_48_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_332 (from PE_8_4_pack_49_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_8_4_pack_50_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_333 (from PE_8_4_pack_50_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_334 (from PE_8_4_pack_51_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_335 (from PE_8_4_pack_52_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_336 (from PE_8_4_pack_53_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_337 (from PE_8_4_pack_54_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_338 (from PE_8_4_pack_55_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_339 (from PE_8_4_pack_56_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_340 (from PE_8_4_pack_57_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_341 (from PE_8_4_pack_58_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_342 (from PE_8_4_pack_59_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_343 (from PE_8_4_pack_60_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_344 (from PE_8_4_pack_61_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_8_4_pack_62_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_345 (from PE_8_4_pack_62_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_346 (from PE_8_4_pack_63_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_347 (from PE_8_4_pack_64_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_348 (from PE_8_4_pack_65_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_349 (from PE_8_4_pack_66_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_350 (from PE_8_4_pack_67_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_351 (from PE_8_4_pack_68_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_352 (from PE_8_4_pack_69_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_353 (from PE_8_4_pack_70_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_354 (from PE_8_4_pack_71_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_355 (from PE_8_4_pack_72_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_356 (from PE_8_4_pack_73_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_8_4_pack_74_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_357 (from PE_8_4_pack_74_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_358 (from PE_8_4_pack_75_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_359 (from PE_8_4_pack_76_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_360 (from PE_8_4_pack_77_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_361 (from PE_8_4_pack_78_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_362 (from PE_8_4_pack_79_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_363 (from PE_8_4_pack_80_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_364 (from PE_8_4_pack_81_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_365 (from PE_8_4_pack_82_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_366 (from PE_8_4_pack_83_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_367 (from PE_8_4_pack_84_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_368 (from PE_8_4_pack_85_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_8_4_pack_86_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_369 (from PE_8_4_pack_86_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_370 (from PE_8_4_pack_87_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_371 (from PE_8_4_pack_88_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_372 (from PE_8_4_pack_89_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_373 (from PE_8_4_pack_90_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_374 (from PE_8_4_pack_91_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_375 (from PE_8_4_pack_92_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_376 (from PE_8_4_pack_93_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_377 (from PE_8_4_pack_94_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_378 (from PE_8_4_pack_95_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_379 (from PE_8_4_pack_96_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_380 (from PE_8_4_pack_97_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_8_4_pack_98_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_381 (from PE_8_4_pack_98_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_382 (from PE_8_4_pack_99_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_383 (from PE_8_4_pack_100_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_384 (from PE_8_4_pack_101_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_385 (from PE_8_4_pack_102_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_386 (from PE_8_4_pack_103_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_387 (from PE_8_4_pack_104_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_388 (from PE_8_4_pack_105_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_389 (from PE_8_4_pack_106_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_390 (from PE_8_4_pack_107_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_391 (from PE_8_4_pack_108_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_392 (from PE_8_4_pack_109_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_8_4_pack_110_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_393 (from PE_8_4_pack_110_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_394 (from PE_8_4_pack_111_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_395 (from PE_8_4_pack_112_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_396 (from PE_8_4_pack_113_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_397 (from PE_8_4_pack_114_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_398 (from PE_8_4_pack_115_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_399 (from PE_8_4_pack_116_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_400 (from PE_8_4_pack_117_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_401 (from PE_8_4_pack_118_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_402 (from PE_8_4_pack_119_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_403 (from PE_8_4_pack_120_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_404 (from PE_8_4_pack_121_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_8_4_pack_122_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_405 (from PE_8_4_pack_122_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_406 (from PE_8_4_pack_123_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_407 (from PE_8_4_pack_124_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_408 (from PE_8_4_pack_125_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_409 (from PE_8_4_pack_126_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_410 (from PE_8_4_pack_127_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_411 (from PE_8_4_pack_128_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_412 (from PE_8_4_pack_129_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_413 (from PE_8_4_pack_130_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_414 (from PE_8_4_pack_131_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_415 (from PE_8_4_pack_132_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_416 (from PE_8_4_pack_133_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_12 (from PE_8_4_pack_134_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_417 (from PE_8_4_pack_134_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_12 (from PE_8_4_pack_135_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_418 (from PE_8_4_pack_135_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_12 (from PE_8_4_pack_136_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_419 (from PE_8_4_pack_136_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_12 (from PE_8_4_pack_137_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_420 (from PE_8_4_pack_137_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_12 (from PE_8_4_pack_138_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_421 (from PE_8_4_pack_138_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_12 (from PE_8_4_pack_139_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_422 (from PE_8_4_pack_139_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_12 (from PE_8_4_pack_140_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_423 (from PE_8_4_pack_140_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_12 (from PE_8_4_pack_141_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_424 (from PE_8_4_pack_141_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_12 (from PE_8_4_pack_142_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_425 (from PE_8_4_pack_142_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_12 (from PE_8_4_pack_143_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_426 (from PE_8_4_pack_143_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_12 (from PE_8_4_pack_144_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_427 (from PE_8_4_pack_144_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_12 (from PE_8_4_pack_145_U0 to systolic_array_k_768_Loop_data_drain_AB_proc14_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_428 (from PE_8_4_pack_145_U0 to systolic_array_k_768_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.88 seconds. CPU system time: 0.25 seconds. Elapsed time: 8.68 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.58 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc69_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc71_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc72_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc73_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc74_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc75_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc76_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc77_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc78_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc79_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i3_l_j3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'l_scale_outp_i3_l_j3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.71 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mh_separate_i_s_l_j_s'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'l_mh_separate_i_s_l_j_s'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.79 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1_VITIS_LOOP_94_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_1_VITIS_LOOP_94_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_Loop_data_load_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_Loop_data_drain_AB_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_64_Loop_data_load_proc15_U0 to PE_8_8_150_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_64_Loop_data_load_proc15_U0 to PE_8_8_154_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_64_Loop_data_load_proc15_U0 to PE_8_8_158_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_64_Loop_data_load_proc15_U0 to PE_8_8_147_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_64_Loop_data_load_proc15_U0 to PE_8_8_148_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_64_Loop_data_load_proc15_U0 to PE_8_8_149_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_8_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_430 (from PE_8_8_147_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_431 (from PE_8_8_148_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_4 (from PE_8_8_149_U0 to systolic_array_k_64_Loop_data_drain_AB_proc16_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_432 (from PE_8_8_149_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_433 (from PE_8_8_150_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_434 (from PE_8_8_151_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_435 (from PE_8_8_152_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_4 (from PE_8_8_153_U0 to systolic_array_k_64_Loop_data_drain_AB_proc16_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_436 (from PE_8_8_153_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_437 (from PE_8_8_154_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_438 (from PE_8_8_155_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_439 (from PE_8_8_156_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_4 (from PE_8_8_157_U0 to systolic_array_k_64_Loop_data_drain_AB_proc16_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_440 (from PE_8_8_157_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_4 (from PE_8_8_158_U0 to systolic_array_k_64_Loop_data_drain_AB_proc16_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_441 (from PE_8_8_158_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_4 (from PE_8_8_159_U0 to systolic_array_k_64_Loop_data_drain_AB_proc16_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_442 (from PE_8_8_159_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_4 (from PE_8_8_160_U0 to systolic_array_k_64_Loop_data_drain_AB_proc16_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_443 (from PE_8_8_160_U0 to systolic_array_k_64_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_86_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc25_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_86_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc26_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_86_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc27_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_86_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_norm_i5_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i5_l_j5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'l_norm_i5_l_j5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v72_write_ln137', bert_layer.cpp:137) of variable 'v73', bert_layer.cpp:137 on local variable 'v72' and 'load' operation ('v72_load', bert_layer.cpp:137) on local variable 'v72'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v72_write_ln137', bert_layer.cpp:137) of variable 'v73', bert_layer.cpp:137 on local variable 'v72' and 'load' operation ('v72_load', bert_layer.cpp:137) on local variable 'v72'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v72_write_ln137', bert_layer.cpp:137) of variable 'v73', bert_layer.cpp:137 on local variable 'v72' and 'load' operation ('v72_load', bert_layer.cpp:137) on local variable 'v72'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 18, loop 'l_j6'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Self_attention_Pipeline_l_j6' consists of the following:	'fadd' operation ('v73', bert_layer.cpp:137) [58]  (7.26 ns)
	'store' operation ('v72_write_ln137', bert_layer.cpp:137) of variable 'v73', bert_layer.cpp:137 on local variable 'v72' [66]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_update_i7_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_update_i7_l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'l_update_i7_l_j7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_171_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_170_1_VITIS_LOOP_171_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc28_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_Loop_data_load_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_Loop_data_drain_AB_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_12_Loop_data_load_proc17_U0 to PE_8_8_166_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_12_Loop_data_load_proc17_U0 to PE_8_8_170_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_12_Loop_data_load_proc17_U0 to PE_8_8_174_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_12_Loop_data_load_proc17_U0 to PE_8_8_163_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_12_Loop_data_load_proc17_U0 to PE_8_8_164_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_12_Loop_data_load_proc17_U0 to PE_8_8_165_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_8_162_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_588 (from PE_8_8_163_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_589 (from PE_8_8_164_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_4 (from PE_8_8_165_U0 to systolic_array_k_12_Loop_data_drain_AB_proc18_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_590 (from PE_8_8_165_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_591 (from PE_8_8_166_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_592 (from PE_8_8_167_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_593 (from PE_8_8_168_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_4 (from PE_8_8_169_U0 to systolic_array_k_12_Loop_data_drain_AB_proc18_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_594 (from PE_8_8_169_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_595 (from PE_8_8_170_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_596 (from PE_8_8_171_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_597 (from PE_8_8_172_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_4 (from PE_8_8_173_U0 to systolic_array_k_12_Loop_data_drain_AB_proc18_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_598 (from PE_8_8_173_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_4 (from PE_8_8_174_U0 to systolic_array_k_12_Loop_data_drain_AB_proc18_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_599 (from PE_8_8_174_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_4 (from PE_8_8_175_U0 to systolic_array_k_12_Loop_data_drain_AB_proc18_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_600 (from PE_8_8_175_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_4 (from PE_8_8_176_U0 to systolic_array_k_12_Loop_data_drain_AB_proc18_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_601 (from PE_8_8_176_U0 to systolic_array_k_12_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.05 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc29_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc30_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc31_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_cont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 11.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 11.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_scale_outp_i9_l_j9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i9_l_j9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'l_scale_outp_i9_l_j9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 11.956 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 11.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mh_merge_i_m_l_j_m'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'l_mh_merge_i_m_l_j_m'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 11.957 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 11.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_l_bias_i10_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i10_l_j10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_bias_i10_l_j10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc32_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_2_Loop_data_load_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_288' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_289' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_290' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_291' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_292' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_293' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_294' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_295' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_297' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_298' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_299' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_300' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_301' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_302' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_303' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_305' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_306' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_307' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_308' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_309' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_2_Loop_data_drain_AB_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_2_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_2_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_190_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_202_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_214_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_226_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_238_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_250_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_262_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_274_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_286_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_298_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_310_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_179_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_180_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_181_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_182_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_183_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_184_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_185_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_186_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_187_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_188_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_768_2_Loop_data_load_proc19_U0 to PE_8_4_pack_189_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_4_pack_178_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_144 (from PE_8_4_pack_179_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_145 (from PE_8_4_pack_180_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_146 (from PE_8_4_pack_181_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_147 (from PE_8_4_pack_182_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_148 (from PE_8_4_pack_183_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_149 (from PE_8_4_pack_184_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_150 (from PE_8_4_pack_185_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_151 (from PE_8_4_pack_186_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_152 (from PE_8_4_pack_187_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_153 (from PE_8_4_pack_188_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_8_4_pack_189_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_154 (from PE_8_4_pack_189_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_155 (from PE_8_4_pack_190_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_156 (from PE_8_4_pack_191_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_157 (from PE_8_4_pack_192_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_158 (from PE_8_4_pack_193_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_159 (from PE_8_4_pack_194_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_160 (from PE_8_4_pack_195_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_161 (from PE_8_4_pack_196_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_162 (from PE_8_4_pack_197_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_163 (from PE_8_4_pack_198_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_164 (from PE_8_4_pack_199_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_165 (from PE_8_4_pack_200_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_8_4_pack_201_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_166 (from PE_8_4_pack_201_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_167 (from PE_8_4_pack_202_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_168 (from PE_8_4_pack_203_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_169 (from PE_8_4_pack_204_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_170 (from PE_8_4_pack_205_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_171 (from PE_8_4_pack_206_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_172 (from PE_8_4_pack_207_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_173 (from PE_8_4_pack_208_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_174 (from PE_8_4_pack_209_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_175 (from PE_8_4_pack_210_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_176 (from PE_8_4_pack_211_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_177 (from PE_8_4_pack_212_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_8_4_pack_213_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_178 (from PE_8_4_pack_213_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_179 (from PE_8_4_pack_214_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_180 (from PE_8_4_pack_215_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_181 (from PE_8_4_pack_216_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_182 (from PE_8_4_pack_217_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_183 (from PE_8_4_pack_218_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_184 (from PE_8_4_pack_219_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_185 (from PE_8_4_pack_220_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_186 (from PE_8_4_pack_221_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_187 (from PE_8_4_pack_222_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_188 (from PE_8_4_pack_223_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_189 (from PE_8_4_pack_224_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_8_4_pack_225_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_190 (from PE_8_4_pack_225_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_191 (from PE_8_4_pack_226_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_192 (from PE_8_4_pack_227_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_193 (from PE_8_4_pack_228_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_194 (from PE_8_4_pack_229_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_195 (from PE_8_4_pack_230_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_196 (from PE_8_4_pack_231_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_197 (from PE_8_4_pack_232_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_198 (from PE_8_4_pack_233_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_199 (from PE_8_4_pack_234_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_200 (from PE_8_4_pack_235_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_201 (from PE_8_4_pack_236_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_8_4_pack_237_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_202 (from PE_8_4_pack_237_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_203 (from PE_8_4_pack_238_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_204 (from PE_8_4_pack_239_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_205 (from PE_8_4_pack_240_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_206 (from PE_8_4_pack_241_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_207 (from PE_8_4_pack_242_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_208 (from PE_8_4_pack_243_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_209 (from PE_8_4_pack_244_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_210 (from PE_8_4_pack_245_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_211 (from PE_8_4_pack_246_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_212 (from PE_8_4_pack_247_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_213 (from PE_8_4_pack_248_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_8_4_pack_249_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_214 (from PE_8_4_pack_249_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_215 (from PE_8_4_pack_250_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_216 (from PE_8_4_pack_251_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_217 (from PE_8_4_pack_252_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_218 (from PE_8_4_pack_253_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_219 (from PE_8_4_pack_254_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_220 (from PE_8_4_pack_255_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_221 (from PE_8_4_pack_256_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_222 (from PE_8_4_pack_257_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_223 (from PE_8_4_pack_258_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_224 (from PE_8_4_pack_259_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_225 (from PE_8_4_pack_260_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_8_4_pack_261_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_226 (from PE_8_4_pack_261_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_227 (from PE_8_4_pack_262_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_228 (from PE_8_4_pack_263_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_229 (from PE_8_4_pack_264_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_230 (from PE_8_4_pack_265_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_231 (from PE_8_4_pack_266_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_232 (from PE_8_4_pack_267_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_233 (from PE_8_4_pack_268_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_234 (from PE_8_4_pack_269_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_235 (from PE_8_4_pack_270_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_236 (from PE_8_4_pack_271_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_237 (from PE_8_4_pack_272_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_8_4_pack_273_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_238 (from PE_8_4_pack_273_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_239 (from PE_8_4_pack_274_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_240 (from PE_8_4_pack_275_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_241 (from PE_8_4_pack_276_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_242 (from PE_8_4_pack_277_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_243 (from PE_8_4_pack_278_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_244 (from PE_8_4_pack_279_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_245 (from PE_8_4_pack_280_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_246 (from PE_8_4_pack_281_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_247 (from PE_8_4_pack_282_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_248 (from PE_8_4_pack_283_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_249 (from PE_8_4_pack_284_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_8_4_pack_285_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_250 (from PE_8_4_pack_285_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_251 (from PE_8_4_pack_286_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_252 (from PE_8_4_pack_287_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_253 (from PE_8_4_pack_288_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_254 (from PE_8_4_pack_289_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_255 (from PE_8_4_pack_290_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_256 (from PE_8_4_pack_291_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_257 (from PE_8_4_pack_292_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_258 (from PE_8_4_pack_293_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_259 (from PE_8_4_pack_294_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_260 (from PE_8_4_pack_295_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_261 (from PE_8_4_pack_296_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_8_4_pack_297_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_262 (from PE_8_4_pack_297_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_263 (from PE_8_4_pack_298_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_264 (from PE_8_4_pack_299_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_265 (from PE_8_4_pack_300_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_266 (from PE_8_4_pack_301_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_267 (from PE_8_4_pack_302_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_268 (from PE_8_4_pack_303_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_269 (from PE_8_4_pack_304_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_270 (from PE_8_4_pack_305_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_271 (from PE_8_4_pack_306_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_272 (from PE_8_4_pack_307_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_273 (from PE_8_4_pack_308_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_12 (from PE_8_4_pack_309_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_274 (from PE_8_4_pack_309_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_12 (from PE_8_4_pack_310_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_275 (from PE_8_4_pack_310_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_12 (from PE_8_4_pack_311_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_276 (from PE_8_4_pack_311_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_12 (from PE_8_4_pack_312_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_277 (from PE_8_4_pack_312_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_12 (from PE_8_4_pack_313_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_278 (from PE_8_4_pack_313_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_12 (from PE_8_4_pack_314_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_279 (from PE_8_4_pack_314_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_12 (from PE_8_4_pack_315_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_280 (from PE_8_4_pack_315_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_12 (from PE_8_4_pack_316_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_281 (from PE_8_4_pack_316_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_12 (from PE_8_4_pack_317_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_282 (from PE_8_4_pack_317_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_12 (from PE_8_4_pack_318_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_283 (from PE_8_4_pack_318_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_12 (from PE_8_4_pack_319_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_284 (from PE_8_4_pack_319_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_12 (from PE_8_4_pack_320_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_285 (from PE_8_4_pack_320_U0 to systolic_array_k_768_2_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.77 seconds. CPU system time: 0.45 seconds. Elapsed time: 17.1 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.86 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc33_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc34_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc35_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc37_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc38_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc40_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc42_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc43_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.79 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i12_l_j12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'l_scale_outp_i12_l_j12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.04 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i13_l_j13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_S_i_j_0_i13_l_j13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.09 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_316_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_316_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_316_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_321_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j14'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j14' (loop 'l_j14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v176_write_ln331', bert_layer.cpp:331) of variable 'v177', bert_layer.cpp:331 on local variable 'v176' and 'load' operation ('v176_load', bert_layer.cpp:331) on local variable 'v176'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j14' (loop 'l_j14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v176_write_ln331', bert_layer.cpp:331) of variable 'v177', bert_layer.cpp:331 on local variable 'v176' and 'load' operation ('v176_load', bert_layer.cpp:331) on local variable 'v176'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j14' (loop 'l_j14'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v176_write_ln331', bert_layer.cpp:331) of variable 'v177', bert_layer.cpp:331 on local variable 'v176' and 'load' operation ('v176_load', bert_layer.cpp:331) on local variable 'v176'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'l_j14'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Bert_layer_Pipeline_l_j14' consists of the following:	'fadd' operation ('v177', bert_layer.cpp:331) [70]  (7.26 ns)
	'store' operation ('v176_write_ln331', bert_layer.cpp:331) of variable 'v177', bert_layer.cpp:331 on local variable 'v176' [82]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_mean_var_i15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, loop 'l_mean_var_i15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 33, loop 'l_j15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_to_int8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i_l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'l_scale_outp_i_l_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_bias_i17_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i17_l_j16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_bias_i17_l_j16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc44_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_3_Loop_data_load_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_401' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_405' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_409' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_413' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_418' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_419' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_420' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.09 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_421' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_422' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_423' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_424' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_425' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_426' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_427' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_428' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_429' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_430' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_431' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_432' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_433' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_434' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_435' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_436' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_437' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_438' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_439' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_440' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_441' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_442' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_443' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_444' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_445' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_446' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_447' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_449' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_450' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_451' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_452' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_453' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_454' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_455' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_456' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_457' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_458' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_459' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_460' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_461' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_462' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_463' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_464' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_465' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_3_Loop_data_drain_AB_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_3_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_3_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_334_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_346_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_358_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_370_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_382_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_394_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_406_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_418_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_430_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_442_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_454_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_323_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_324_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_325_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_326_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_327_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_328_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_329_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_330_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_331_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_332_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_768_3_Loop_data_load_proc21_U0 to PE_8_4_pack_333_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_4_pack_322_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1 (from PE_8_4_pack_323_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_2 (from PE_8_4_pack_324_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_3 (from PE_8_4_pack_325_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_4 (from PE_8_4_pack_326_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_5 (from PE_8_4_pack_327_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_6 (from PE_8_4_pack_328_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_7 (from PE_8_4_pack_329_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_8 (from PE_8_4_pack_330_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_9 (from PE_8_4_pack_331_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_10 (from PE_8_4_pack_332_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_8_4_pack_333_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_11 (from PE_8_4_pack_333_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_12 (from PE_8_4_pack_334_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_13 (from PE_8_4_pack_335_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_14 (from PE_8_4_pack_336_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_15 (from PE_8_4_pack_337_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_16 (from PE_8_4_pack_338_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_17 (from PE_8_4_pack_339_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_18 (from PE_8_4_pack_340_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_19 (from PE_8_4_pack_341_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_20 (from PE_8_4_pack_342_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_21 (from PE_8_4_pack_343_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_22 (from PE_8_4_pack_344_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_8_4_pack_345_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_23 (from PE_8_4_pack_345_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_24 (from PE_8_4_pack_346_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_25 (from PE_8_4_pack_347_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_26 (from PE_8_4_pack_348_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_27 (from PE_8_4_pack_349_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_28 (from PE_8_4_pack_350_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_29 (from PE_8_4_pack_351_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_30 (from PE_8_4_pack_352_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_31 (from PE_8_4_pack_353_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_32 (from PE_8_4_pack_354_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_33 (from PE_8_4_pack_355_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_34 (from PE_8_4_pack_356_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_8_4_pack_357_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_35 (from PE_8_4_pack_357_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_36 (from PE_8_4_pack_358_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_37 (from PE_8_4_pack_359_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_38 (from PE_8_4_pack_360_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_39 (from PE_8_4_pack_361_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_40 (from PE_8_4_pack_362_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_41 (from PE_8_4_pack_363_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_42 (from PE_8_4_pack_364_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_43 (from PE_8_4_pack_365_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_44 (from PE_8_4_pack_366_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_45 (from PE_8_4_pack_367_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_46 (from PE_8_4_pack_368_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_8_4_pack_369_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_47 (from PE_8_4_pack_369_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_48 (from PE_8_4_pack_370_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_49 (from PE_8_4_pack_371_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_50 (from PE_8_4_pack_372_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_51 (from PE_8_4_pack_373_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_52 (from PE_8_4_pack_374_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_53 (from PE_8_4_pack_375_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_54 (from PE_8_4_pack_376_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_55 (from PE_8_4_pack_377_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_56 (from PE_8_4_pack_378_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_57 (from PE_8_4_pack_379_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_58 (from PE_8_4_pack_380_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_8_4_pack_381_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_59 (from PE_8_4_pack_381_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_60 (from PE_8_4_pack_382_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_61 (from PE_8_4_pack_383_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_62 (from PE_8_4_pack_384_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_63 (from PE_8_4_pack_385_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_64 (from PE_8_4_pack_386_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_65 (from PE_8_4_pack_387_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_66 (from PE_8_4_pack_388_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_67 (from PE_8_4_pack_389_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_68 (from PE_8_4_pack_390_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_69 (from PE_8_4_pack_391_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_70 (from PE_8_4_pack_392_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_8_4_pack_393_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_71 (from PE_8_4_pack_393_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_72 (from PE_8_4_pack_394_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_73 (from PE_8_4_pack_395_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_74 (from PE_8_4_pack_396_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_75 (from PE_8_4_pack_397_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_76 (from PE_8_4_pack_398_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_77 (from PE_8_4_pack_399_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_78 (from PE_8_4_pack_400_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_79 (from PE_8_4_pack_401_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_80 (from PE_8_4_pack_402_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_81 (from PE_8_4_pack_403_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_82 (from PE_8_4_pack_404_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_8_4_pack_405_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_83 (from PE_8_4_pack_405_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_84 (from PE_8_4_pack_406_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_85 (from PE_8_4_pack_407_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_86 (from PE_8_4_pack_408_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_87 (from PE_8_4_pack_409_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_88 (from PE_8_4_pack_410_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_89 (from PE_8_4_pack_411_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_90 (from PE_8_4_pack_412_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_91 (from PE_8_4_pack_413_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_92 (from PE_8_4_pack_414_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_93 (from PE_8_4_pack_415_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_94 (from PE_8_4_pack_416_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_8_4_pack_417_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_95 (from PE_8_4_pack_417_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_96 (from PE_8_4_pack_418_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_97 (from PE_8_4_pack_419_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_98 (from PE_8_4_pack_420_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_99 (from PE_8_4_pack_421_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_100 (from PE_8_4_pack_422_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_101 (from PE_8_4_pack_423_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_102 (from PE_8_4_pack_424_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_103 (from PE_8_4_pack_425_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_104 (from PE_8_4_pack_426_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_105 (from PE_8_4_pack_427_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_106 (from PE_8_4_pack_428_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_8_4_pack_429_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_107 (from PE_8_4_pack_429_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_108 (from PE_8_4_pack_430_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_109 (from PE_8_4_pack_431_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_110 (from PE_8_4_pack_432_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_111 (from PE_8_4_pack_433_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_112 (from PE_8_4_pack_434_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_113 (from PE_8_4_pack_435_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_114 (from PE_8_4_pack_436_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_115 (from PE_8_4_pack_437_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_116 (from PE_8_4_pack_438_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_117 (from PE_8_4_pack_439_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_118 (from PE_8_4_pack_440_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_8_4_pack_441_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_119 (from PE_8_4_pack_441_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_120 (from PE_8_4_pack_442_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_121 (from PE_8_4_pack_443_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_122 (from PE_8_4_pack_444_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_123 (from PE_8_4_pack_445_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_124 (from PE_8_4_pack_446_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_125 (from PE_8_4_pack_447_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_126 (from PE_8_4_pack_448_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_127 (from PE_8_4_pack_449_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_128 (from PE_8_4_pack_450_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_129 (from PE_8_4_pack_451_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_130 (from PE_8_4_pack_452_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_12 (from PE_8_4_pack_453_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_131 (from PE_8_4_pack_453_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_12 (from PE_8_4_pack_454_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_132 (from PE_8_4_pack_454_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_12 (from PE_8_4_pack_455_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_133 (from PE_8_4_pack_455_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_12 (from PE_8_4_pack_456_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_134 (from PE_8_4_pack_456_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_12 (from PE_8_4_pack_457_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_135 (from PE_8_4_pack_457_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_12 (from PE_8_4_pack_458_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_136 (from PE_8_4_pack_458_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_12 (from PE_8_4_pack_459_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_137 (from PE_8_4_pack_459_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_12 (from PE_8_4_pack_460_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_138 (from PE_8_4_pack_460_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_12 (from PE_8_4_pack_461_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_139 (from PE_8_4_pack_461_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_12 (from PE_8_4_pack_462_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_140 (from PE_8_4_pack_462_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_12 (from PE_8_4_pack_463_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_141 (from PE_8_4_pack_463_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_12 (from PE_8_4_pack_464_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_142 (from PE_8_4_pack_464_U0 to systolic_array_k_768_3_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.16 seconds. CPU system time: 0.63 seconds. Elapsed time: 25.03 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.14 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc45_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc46_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc47_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc48_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc49_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc51_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc52_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc53_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc54_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc55_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.14 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i19_l_j18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'l_scale_outp_i19_l_j18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.59 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 87, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'add' operation ('ret.V') [176]  (0 ns)
	'sub' operation ('ret.V') [183]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.03 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.64 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, function 'generic_tanh<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i20_l_j19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 209, loop 'l_S_i_j_0_i20_l_j19'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19' consists of the following:	'call' operation ('tmp', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [97]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.91 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.65 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_l_bias_i21_l_j20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i21_l_j20'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_bias_i21_l_j20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.71 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc56_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_Loop_data_load_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_466' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_467' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 12.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_468' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.29 seconds; current allocated memory: 12.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_469' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_470' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_471' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 12.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_472' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_473' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 12.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_474' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 12.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_475' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 12.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_476' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 12.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_477' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 12.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_478' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 12.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_479' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 12.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_480' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_481' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_482' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 12.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_483' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 12.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_484' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 12.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_485' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 12.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_486' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_487' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 12.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_488' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_489' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_490' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_491' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_492' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_493' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_494' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_495' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_496' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_497' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_498' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_499' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_500' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_501' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_502' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_503' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_504' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_505' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_506' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_507' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_508' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_509' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_510' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.29 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_511' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_514' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_515' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_516' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_517' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_518' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_519' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_520' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_521' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_522' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_523' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_524' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_525' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_526' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_527' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_528' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_529' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_530' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_531' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_532' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_533' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_534' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_535' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_536' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_537' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_538' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_539' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_540' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_541' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_542' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_543' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_544' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_545' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_546' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_547' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_548' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_549' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_550' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_551' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_552' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_553' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_554' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_555' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_556' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_557' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_558' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_559' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_560' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_561' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_562' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_563' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_564' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_565' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_566' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_567' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_568' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_569' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_570' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_571' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_572' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_573' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_574' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_575' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_576' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_577' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_578' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_579' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_580' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_581' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_582' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_583' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_584' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_585' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_586' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_587' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_588' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_589' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_590' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_591' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.43 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_592' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_593' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_594' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.47 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_595' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.6 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_596' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_597' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_598' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.47 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_599' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_600' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_601' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_602' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_603' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.52 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_604' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_605' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.5 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_606' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_607' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.47 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_608' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_609' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_Loop_data_drain_AB_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_478_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_490_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_502_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_514_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_526_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_538_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_550_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_562_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_574_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_586_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_598_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_467_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_468_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_469_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_470_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_471_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_472_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_473_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_474_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_475_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_476_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_3072_Loop_data_load_proc23_U0 to PE_8_4_pack_477_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_4_pack_466_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_445 (from PE_8_4_pack_467_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_446 (from PE_8_4_pack_468_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_447 (from PE_8_4_pack_469_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_448 (from PE_8_4_pack_470_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_449 (from PE_8_4_pack_471_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_450 (from PE_8_4_pack_472_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_451 (from PE_8_4_pack_473_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_452 (from PE_8_4_pack_474_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_453 (from PE_8_4_pack_475_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_454 (from PE_8_4_pack_476_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_8_4_pack_477_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_455 (from PE_8_4_pack_477_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_456 (from PE_8_4_pack_478_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_457 (from PE_8_4_pack_479_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_458 (from PE_8_4_pack_480_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_459 (from PE_8_4_pack_481_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_460 (from PE_8_4_pack_482_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_461 (from PE_8_4_pack_483_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_462 (from PE_8_4_pack_484_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_463 (from PE_8_4_pack_485_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_464 (from PE_8_4_pack_486_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_465 (from PE_8_4_pack_487_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_466 (from PE_8_4_pack_488_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_8_4_pack_489_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_467 (from PE_8_4_pack_489_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_468 (from PE_8_4_pack_490_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_469 (from PE_8_4_pack_491_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_470 (from PE_8_4_pack_492_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_471 (from PE_8_4_pack_493_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_472 (from PE_8_4_pack_494_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_473 (from PE_8_4_pack_495_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_474 (from PE_8_4_pack_496_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_475 (from PE_8_4_pack_497_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_476 (from PE_8_4_pack_498_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_477 (from PE_8_4_pack_499_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_478 (from PE_8_4_pack_500_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_8_4_pack_501_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_479 (from PE_8_4_pack_501_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_480 (from PE_8_4_pack_502_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_481 (from PE_8_4_pack_503_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_482 (from PE_8_4_pack_504_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_483 (from PE_8_4_pack_505_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_484 (from PE_8_4_pack_506_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_485 (from PE_8_4_pack_507_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_486 (from PE_8_4_pack_508_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_487 (from PE_8_4_pack_509_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_488 (from PE_8_4_pack_510_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_489 (from PE_8_4_pack_511_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_490 (from PE_8_4_pack_512_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_8_4_pack_513_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_491 (from PE_8_4_pack_513_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_492 (from PE_8_4_pack_514_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_493 (from PE_8_4_pack_515_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_494 (from PE_8_4_pack_516_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_495 (from PE_8_4_pack_517_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_496 (from PE_8_4_pack_518_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_497 (from PE_8_4_pack_519_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_498 (from PE_8_4_pack_520_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_499 (from PE_8_4_pack_521_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_500 (from PE_8_4_pack_522_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_501 (from PE_8_4_pack_523_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_502 (from PE_8_4_pack_524_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_8_4_pack_525_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_503 (from PE_8_4_pack_525_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_504 (from PE_8_4_pack_526_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_505 (from PE_8_4_pack_527_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_506 (from PE_8_4_pack_528_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_507 (from PE_8_4_pack_529_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_508 (from PE_8_4_pack_530_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_509 (from PE_8_4_pack_531_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_510 (from PE_8_4_pack_532_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_511 (from PE_8_4_pack_533_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_512 (from PE_8_4_pack_534_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_513 (from PE_8_4_pack_535_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_514 (from PE_8_4_pack_536_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_8_4_pack_537_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_515 (from PE_8_4_pack_537_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_516 (from PE_8_4_pack_538_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_517 (from PE_8_4_pack_539_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_518 (from PE_8_4_pack_540_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_519 (from PE_8_4_pack_541_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_520 (from PE_8_4_pack_542_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_521 (from PE_8_4_pack_543_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_522 (from PE_8_4_pack_544_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_523 (from PE_8_4_pack_545_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_524 (from PE_8_4_pack_546_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_525 (from PE_8_4_pack_547_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_526 (from PE_8_4_pack_548_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_8_4_pack_549_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_527 (from PE_8_4_pack_549_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_528 (from PE_8_4_pack_550_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_529 (from PE_8_4_pack_551_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_530 (from PE_8_4_pack_552_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_531 (from PE_8_4_pack_553_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_532 (from PE_8_4_pack_554_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_533 (from PE_8_4_pack_555_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_534 (from PE_8_4_pack_556_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_535 (from PE_8_4_pack_557_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_536 (from PE_8_4_pack_558_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_537 (from PE_8_4_pack_559_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_538 (from PE_8_4_pack_560_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_8_4_pack_561_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_539 (from PE_8_4_pack_561_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_540 (from PE_8_4_pack_562_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_541 (from PE_8_4_pack_563_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_542 (from PE_8_4_pack_564_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_543 (from PE_8_4_pack_565_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_544 (from PE_8_4_pack_566_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_545 (from PE_8_4_pack_567_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_546 (from PE_8_4_pack_568_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_547 (from PE_8_4_pack_569_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_548 (from PE_8_4_pack_570_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_549 (from PE_8_4_pack_571_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_550 (from PE_8_4_pack_572_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_8_4_pack_573_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_551 (from PE_8_4_pack_573_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_552 (from PE_8_4_pack_574_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_553 (from PE_8_4_pack_575_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_554 (from PE_8_4_pack_576_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_555 (from PE_8_4_pack_577_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_556 (from PE_8_4_pack_578_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_557 (from PE_8_4_pack_579_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_558 (from PE_8_4_pack_580_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_559 (from PE_8_4_pack_581_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_560 (from PE_8_4_pack_582_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_561 (from PE_8_4_pack_583_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_562 (from PE_8_4_pack_584_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_8_4_pack_585_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_563 (from PE_8_4_pack_585_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_564 (from PE_8_4_pack_586_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_565 (from PE_8_4_pack_587_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_566 (from PE_8_4_pack_588_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_567 (from PE_8_4_pack_589_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_568 (from PE_8_4_pack_590_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_569 (from PE_8_4_pack_591_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_570 (from PE_8_4_pack_592_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_571 (from PE_8_4_pack_593_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_572 (from PE_8_4_pack_594_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_573 (from PE_8_4_pack_595_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_574 (from PE_8_4_pack_596_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_12 (from PE_8_4_pack_597_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_575 (from PE_8_4_pack_597_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_12 (from PE_8_4_pack_598_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_576 (from PE_8_4_pack_598_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_12 (from PE_8_4_pack_599_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_577 (from PE_8_4_pack_599_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_12 (from PE_8_4_pack_600_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_578 (from PE_8_4_pack_600_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_12 (from PE_8_4_pack_601_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_579 (from PE_8_4_pack_601_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_12 (from PE_8_4_pack_602_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_580 (from PE_8_4_pack_602_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_12 (from PE_8_4_pack_603_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_581 (from PE_8_4_pack_603_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_12 (from PE_8_4_pack_604_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_582 (from PE_8_4_pack_604_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_12 (from PE_8_4_pack_605_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_583 (from PE_8_4_pack_605_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_12 (from PE_8_4_pack_606_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_584 (from PE_8_4_pack_606_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_12 (from PE_8_4_pack_607_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_585 (from PE_8_4_pack_607_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_12 (from PE_8_4_pack_608_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc24_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_586 (from PE_8_4_pack_608_U0 to systolic_array_k_3072_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 29.55 seconds. CPU system time: 0.82 seconds. Elapsed time: 33.25 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.54 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.38 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc57_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc58_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc59_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc60_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc61_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc63_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc64_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc65_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc66_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc67_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.09 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_l_scale_outp_i23_l_j22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i23_l_j22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'l_scale_outp_i23_l_j22'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.61 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i24_l_j23'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_S_i_j_0_i24_l_j23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.54 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_521_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_521_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_521_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_526_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_526_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_526_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j24'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j24' (loop 'l_j24'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v295_write_ln536', bert_layer.cpp:536) of variable 'v296', bert_layer.cpp:536 on local variable 'v295' and 'load' operation ('v295_load', bert_layer.cpp:536) on local variable 'v295'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j24' (loop 'l_j24'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v295_write_ln536', bert_layer.cpp:536) of variable 'v296', bert_layer.cpp:536 on local variable 'v295' and 'load' operation ('v295_load', bert_layer.cpp:536) on local variable 'v295'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j24' (loop 'l_j24'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v295_write_ln536', bert_layer.cpp:536) of variable 'v296', bert_layer.cpp:536 on local variable 'v295' and 'load' operation ('v295_load', bert_layer.cpp:536) on local variable 'v295'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'l_j24'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Bert_layer_Pipeline_l_j24' consists of the following:	'fadd' operation ('v296', bert_layer.cpp:536) [70]  (7.26 ns)
	'store' operation ('v295_write_ln536', bert_layer.cpp:536) of variable 'v296', bert_layer.cpp:536 on local variable 'v295' [82]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.24 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_mean_var_i26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, loop 'l_mean_var_i26'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j25'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 33, loop 'l_j25'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 12.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.48 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.67 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_to_int8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_to_int8' pipeline 'l_scale_outp_i_l_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_to_int8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.38 seconds. CPU system time: 0.18 seconds. Elapsed time: 9.28 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1' pipeline 'l_bias_i1_l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc68_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc68_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc68_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc68'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_Loop_data_load_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_Loop_data_load_proc13' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_Loop_data_load_proc13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_4' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_5' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_6' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_7' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_8' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_9' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_10' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_11' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_12' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_13' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_14' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_15' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_16' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_17' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_18' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_19' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_20' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_21' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_22' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_23' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_24' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_25' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_26' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_27' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_28' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_29' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_30' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_31' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_32' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_33' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_34' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_35' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_36' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_37' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_38' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_39' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_40' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_41' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_42' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_43' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_44' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_45' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_46' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_47' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_48' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_49' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_50' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_51' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_52' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_53' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_54' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_55' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_56' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_57' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_58' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_59' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_60' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_61' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_62' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_63' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_63'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_64' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_65' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_65'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_66' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_67' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_67'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_68' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_68'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_69' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_69'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_70' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_70'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_71' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_71'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_72' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_72'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_73' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_73'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_74' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_74'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_75' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_75'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_76' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_76'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_77' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_77'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_78' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_78'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_79' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_79'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_80' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_80'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_81' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_81'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_82' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_82'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_83' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_83'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_84' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_84'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_85' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_85'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_86' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_86'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_87' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_87'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_88' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_88'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_89' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_89'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_90' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_90'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_91' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_91'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_92' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_92'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_93' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_93'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_94' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_94'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_95' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_95'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_96' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_96'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_97' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_97'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_98' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_98'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_99' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_99'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_100' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_100'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.64 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_101' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_102' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_102'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_103' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_104' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_104'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_105' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_105'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_106' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_107' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_108' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_109' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_110' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_111' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_112' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_113' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_114' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_115' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_116' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_117' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_118' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_119' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_120' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_121' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_122' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_123' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_124' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_125' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_126' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_127' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_128' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_129' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_130' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_131' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_132' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_132'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_133' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_134' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_135' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_136' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_137' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_137'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_138' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_138'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_139' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_140' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_140'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_141' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_142' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_142'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_143' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_144' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_145' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_146' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_146'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_Loop_data_drain_AB_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_Loop_data_drain_AB_proc14' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_Loop_data_drain_AB_proc14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_768_Block_for_end127_proc' is 13827 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_Block_for_end127_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.03 seconds; current allocated memory: 12.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 12.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.2 seconds; current allocated memory: 12.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.94 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc69_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc69_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc69_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc69'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc70'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc71_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc71_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc71_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc71'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc72_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc72_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc72_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc72'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc73_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc73_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc73_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc73'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc74_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc74_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc74_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc74'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc75_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc75_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc75_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc75'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc76_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc76_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc76_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc76'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc77_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc77_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc77_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc77'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc78_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc78_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc78_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc78'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc79_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc79_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc79_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc79'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_qkv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.28 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3' pipeline 'l_scale_outp_i3_l_j3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.71 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' pipeline 'l_mh_separate_i_s_l_j_s' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.47 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2' pipeline 'VITIS_LOOP_93_1_VITIS_LOOP_94_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_Loop_data_load_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_64_Loop_data_load_proc15' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_Loop_data_load_proc15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_147' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_148' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_148'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_149' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_149'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_150' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_151' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_152' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_153' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_154' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_154'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_155' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_155'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_156' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_156'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_157' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_157'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_158' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_158'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_159' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_159'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_160' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_160'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_161' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_161'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_Loop_data_drain_AB_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_64_Loop_data_drain_AB_proc16' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_Loop_data_drain_AB_proc16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_Block_for_end127_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_64_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_43_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4' pipeline 'VITIS_LOOP_86_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.03 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc25_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_86_4_proc25_Pipeline_VITIS_LOOP_86_4' pipeline 'VITIS_LOOP_86_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc25_Pipeline_VITIS_LOOP_86_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc26_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_86_4_proc26_Pipeline_VITIS_LOOP_86_4' pipeline 'VITIS_LOOP_86_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc26_Pipeline_VITIS_LOOP_86_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc27_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_86_4_proc27_Pipeline_VITIS_LOOP_86_4' pipeline 'VITIS_LOOP_86_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc27_Pipeline_VITIS_LOOP_86_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_S' is changed to 'fifo_w24_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_66_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc80'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_attn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_norm_i5_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_norm_i5_l_j5' pipeline 'l_norm_i5_l_j5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_norm_i5_l_j5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_j6' pipeline 'l_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_j6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_update_i7_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_update_i7_l_j7' pipeline 'l_update_i7_l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_update_i7_l_j7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_171_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc28_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc28_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc28_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_Loop_data_load_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_12_Loop_data_load_proc17' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_Loop_data_load_proc17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_162' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_162'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_163' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_163'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_164' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_164'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_165' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_165'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_166' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_166'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_167' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_167'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_168' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_168'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_169' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_169'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_170' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_170'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_171' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_171'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_172' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_172'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_173' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_173'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_174' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_174'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_175' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_175'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_176' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_176'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_177' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_177'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_Loop_data_drain_AB_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_12_Loop_data_drain_AB_proc18' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_Loop_data_drain_AB_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_Block_for_end127_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_12_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_43_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d8_S' is changed to 'fifo_w24_d8_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d7_S' is changed to 'fifo_w24_d7_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d6_S' is changed to 'fifo_w24_d6_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d5_S' is changed to 'fifo_w24_d5_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d4_S' is changed to 'fifo_w24_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d3_S' is changed to 'fifo_w24_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_S' is changed to 'fifo_w24_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.88 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4' pipeline 'VITIS_LOOP_132_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc29_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_132_4_proc29_Pipeline_VITIS_LOOP_132_4' pipeline 'VITIS_LOOP_132_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc29_Pipeline_VITIS_LOOP_132_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc30_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_132_4_proc30_Pipeline_VITIS_LOOP_132_4' pipeline 'VITIS_LOOP_132_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc30_Pipeline_VITIS_LOOP_132_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc31_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_132_4_proc31_Pipeline_VITIS_LOOP_132_4' pipeline 'VITIS_LOOP_132_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc31_Pipeline_VITIS_LOOP_132_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w2_d3_S' is changed to 'fifo_w2_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_S' is changed to 'fifo_w24_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_cont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_cont'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_scale_outp_i9_l_j9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_scale_outp_i9_l_j9' pipeline 'l_scale_outp_i9_l_j9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_scale_outp_i9_l_j9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.42 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' pipeline 'l_mh_merge_i_m_l_j_m' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_l_bias_i10_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_l_bias_i10_l_j10' pipeline 'l_bias_i10_l_j10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_l_bias_i10_l_j10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.51 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc32_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc32_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc32_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_2_Loop_data_load_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_2_Loop_data_load_proc19' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_2_Loop_data_load_proc19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_178' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_178'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_179' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_179'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_180' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_180'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_181' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_181'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_182' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_182'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_183' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_183'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_184' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_184'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_185' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_185'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_186' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_186'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_187' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_187'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_188' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_188'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_189' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_189'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_190' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_190'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_191' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_191'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_192' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_193' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_193'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_194' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_194'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_195' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_195'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_196' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_196'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_197' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_197'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_198' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_198'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_199' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_199'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_200' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_200'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_201' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_201'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_202' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_202'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_203' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_203'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_204' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_204'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_205' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_205'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_206' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_206'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_207' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_207'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_208' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_208'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_209' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_209'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_210' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_211' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_212' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_213' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_214' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_215' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_216' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_217' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_218' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_219' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_220' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_221' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_222' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_223' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_224' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_225' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_226' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_227' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_228' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_229' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_230' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_230'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_231' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_232' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_232'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_233' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_233'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_234' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_234'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_235' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_235'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_236' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_236'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_237' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_237'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_238' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_238'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_239' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_239'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_240' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_240'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_241' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_241'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_242' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_242'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_243' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_243'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_244' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_244'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_245' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_245'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_246' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_246'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_247' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_247'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_248' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_248'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_249' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_249'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_250' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_250'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_251' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_251'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_252' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_252'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_253' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_253'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_254' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_254'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_255' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_255'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_256' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_257' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_257'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_258' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_258'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_259' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_259'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.49 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_260' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_260'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_261' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_261'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_262' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_262'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_263' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_263'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_264' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_264'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_265' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_265'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_266' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_266'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_267' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_267'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_268' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_268'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_269' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_269'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_270' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_270'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_271' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_271'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_272' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_272'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_273' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_273'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_274' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_274'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_275' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_275'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_276' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_276'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_277' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_277'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_278' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_278'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_279' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_279'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_280' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_280'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_281' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_281'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_282' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_282'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_283' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_283'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_284' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_284'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_285' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_285'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_286' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_286'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_287' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_287'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_288' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_288' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_288'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_289' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_289' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_289'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_290' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_290' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_290'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_291' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_291' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_291'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_292' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_292' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_292'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_293' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_293' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_293'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_294' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_294' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_294'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_295' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_295' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_295'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_296' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_296'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_297' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_297' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_297'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_298' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_298' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_298'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_299' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_299' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_299'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_300' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_300' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_300'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_301' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_301' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_301'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_302' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_302' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_302'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_303' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_303' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_303'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_304' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_304'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_305' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_305' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_305'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_306' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_306' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_306'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_307' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_307' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_307'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_308' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_308' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_308'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_309' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_309' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_309'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_310' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_310'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_311' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_311'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_312' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_312'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_313' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_313'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_314' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_314'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.09 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_315' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_315'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_316' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_316'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_317' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_317'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_318' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_318'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_319' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_319'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_320' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_320'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.09 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_321' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_321'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_2_Loop_data_drain_AB_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_2_Loop_data_drain_AB_proc20' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_2_Loop_data_drain_AB_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 13.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_2_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_768_2_Block_for_end127_proc' is 13827 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_2_Block_for_end127_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.15 seconds; current allocated memory: 13.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_2_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_2_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_2_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.21 seconds; current allocated memory: 13.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x4' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d24_S' is changed to 'fifo_w48_d24_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d23_S' is changed to 'fifo_w48_d23_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d22_S' is changed to 'fifo_w48_d22_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d21_S' is changed to 'fifo_w48_d21_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d20_S' is changed to 'fifo_w48_d20_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d19_S' is changed to 'fifo_w48_d19_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d18_S' is changed to 'fifo_w48_d18_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d17_S' is changed to 'fifo_w48_d17_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d16_S' is changed to 'fifo_w48_d16_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d15_S' is changed to 'fifo_w48_d15_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d14_S' is changed to 'fifo_w48_d14_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d13_S' is changed to 'fifo_w48_d13_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d12_S' is changed to 'fifo_w48_d12_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d11_S' is changed to 'fifo_w48_d11_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d10_S' is changed to 'fifo_w48_d10_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d9_S' is changed to 'fifo_w48_d9_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d8_S' is changed to 'fifo_w48_d8_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d7_S' is changed to 'fifo_w48_d7_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d6_S' is changed to 'fifo_w48_d6_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d5_S' is changed to 'fifo_w48_d5_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d4_S' is changed to 'fifo_w48_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d3_S' is changed to 'fifo_w48_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.42 seconds. CPU system time: 0.15 seconds. Elapsed time: 5 seconds; current allocated memory: 13.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.85 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.07 seconds; current allocated memory: 13.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 13.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc33_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc33_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc33_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 13.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc34_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc34_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc34_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc35_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc35_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc35_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc37_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc37_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc37_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc38_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc38_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc38_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc40_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc40_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc40_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc42_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc42_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc42_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc43_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc43_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc43_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x5' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d3_S' is changed to 'fifo_w5_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_158_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_ds0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.3 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12' pipeline 'l_scale_outp_i12_l_j12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.75 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13' pipeline 'l_S_i_j_0_i13_l_j13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.89 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_316_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_316_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_321_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_321_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 13.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j14' pipeline 'l_j14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_mean_var_i15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_mean_var_i15' pipeline 'l_mean_var_i15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_mean_var_i15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j15' pipeline 'l_j15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_to_int8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_to_int8_1' pipeline 'l_scale_outp_i_l_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_to_int8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.38 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_bias_i17_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_bias_i17_l_j16' pipeline 'l_bias_i17_l_j16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_bias_i17_l_j16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc44_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc44_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc44_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_3_Loop_data_load_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_3_Loop_data_load_proc21' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_3_Loop_data_load_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_322' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_322'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_323' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_323'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_324' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_324'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_325' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_325'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_326' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_326'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_327' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_327'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_328' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_328'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_329' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_329'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_330' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_330'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_331' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_331'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_332' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_332'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_333' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_333'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_334' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_334'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_335' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_335'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_336' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_336'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_337' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_337'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_338' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_338'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_339' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_339'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_340' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_340'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_341' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_341'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_342' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_342'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_343' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_343'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_344' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_344'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_345' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_345'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_346' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_346'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_347' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_347'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_348' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_348'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_349' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_349'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_350' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_350'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_351' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_351'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_352' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_352'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_353' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_353'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_354' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_354'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_355' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_355'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_356' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_356'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_357' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_357'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_358' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_358'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_359' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_359'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_360' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_360'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_361' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_361'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_362' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_362'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_363' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_363'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_364' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_364'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_365' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_365'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_366' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_366'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_367' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_367'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_368' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_368'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_369' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_369'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_370' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_370'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_371' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_371'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_372' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_372'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_373' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_373'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_374' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_374'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_375' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_375'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_376' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_376'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_377' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_377'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_378' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_378'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_379' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_379'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_380' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_380'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_381' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_381'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_382' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_382'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_383' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_383'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_384' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_384'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_385' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_385'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_386' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_386'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_387' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_387'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_388' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_388'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_389' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_389'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_390' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_390'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_391' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_391'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_392' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_392'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_393' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_393'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_394' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_394'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_395' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_395'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_396' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_396'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_397' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_397'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_398' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_398'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_399' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_399'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_400' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_400'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_401' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_401' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_401'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_402' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_402'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_403' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_403'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_404' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_404'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_405' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_405' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_405'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_406' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_406'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_407' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_407'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_408' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_408'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_409' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_409' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_409'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_410' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_410'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_411' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_411'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_412' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_412'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_413' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_413' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_413'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_414' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_414'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_415' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_415'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_416' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_416'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_417' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_417'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_418' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_418' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_418'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_419' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_419' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_419'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_420' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_420' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_420'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_421' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_421' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_421'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_422' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_422' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_422'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_423' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_423' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_423'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_424' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_424' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_424'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_425' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_425' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_425'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_426' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_426' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_426'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_427' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_427' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_427'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_428' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_428' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_428'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_429' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_429' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_429'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_430' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_430' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_430'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_431' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_431' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_431'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_432' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_432' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_432'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_433' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_433' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_433'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_434' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_434' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_434'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_435' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_435' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_435'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_436' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_436' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_436'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_437' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_437' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_437'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_438' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_438' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_438'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_439' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_439' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_439'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_440' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_440' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_440'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_441' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_441' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_441'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_442' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_442' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_442'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_443' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_443' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_443'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_444' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_444' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_444'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_445' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_445' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_445'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_446' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_446' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_446'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.19 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_447' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_447' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_447'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_448' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_448'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_449' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_449' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_449'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_450' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_450' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_450'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_451' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_451' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_451'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_452' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_452' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_452'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_453' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_453' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_453'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_454' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_454' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_454'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.21 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_455' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_455' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_455'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_456' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_456' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_456'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_457' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_457' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_457'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_458' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_458' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_458'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_459' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_459' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_459'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_460' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_460' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_460'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_461' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_461' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_461'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 13.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_462' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_462' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_462'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_463' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_463' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_463'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_464' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_464' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_464'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 13.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_465' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_465' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_465'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_3_Loop_data_drain_AB_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_3_Loop_data_drain_AB_proc22' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_3_Loop_data_drain_AB_proc22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_3_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_768_3_Block_for_end127_proc' is 13827 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_3_Block_for_end127_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 13.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_3_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_3_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_3_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.33 seconds; current allocated memory: 13.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x6' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d24_S' is changed to 'fifo_w48_d24_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d23_S' is changed to 'fifo_w48_d23_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d22_S' is changed to 'fifo_w48_d22_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d21_S' is changed to 'fifo_w48_d21_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d20_S' is changed to 'fifo_w48_d20_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d19_S' is changed to 'fifo_w48_d19_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d18_S' is changed to 'fifo_w48_d18_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d17_S' is changed to 'fifo_w48_d17_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d16_S' is changed to 'fifo_w48_d16_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d15_S' is changed to 'fifo_w48_d15_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d14_S' is changed to 'fifo_w48_d14_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d13_S' is changed to 'fifo_w48_d13_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d12_S' is changed to 'fifo_w48_d12_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d11_S' is changed to 'fifo_w48_d11_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d10_S' is changed to 'fifo_w48_d10_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d9_S' is changed to 'fifo_w48_d9_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d8_S' is changed to 'fifo_w48_d8_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d7_S' is changed to 'fifo_w48_d7_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d6_S' is changed to 'fifo_w48_d6_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d5_S' is changed to 'fifo_w48_d5_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d4_S' is changed to 'fifo_w48_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d3_S' is changed to 'fifo_w48_d3_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.7 seconds. CPU system time: 0.15 seconds. Elapsed time: 5.3 seconds; current allocated memory: 13.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.91 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.15 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc45_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc45_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc45_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc46_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc46_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc46_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc47_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc47_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc47_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc48_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc48_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc48_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc49_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc49_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc49_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc51_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc51_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc51_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc52_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc52_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc52_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc53_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc53_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc53_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc54_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc54_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc54_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc55_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc55_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc55_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x7' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x3' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.21 seconds; current allocated memory: 13.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_ds1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.36 seconds; current allocated memory: 13.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18' pipeline 'l_scale_outp_i19_l_j18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.86 seconds; current allocated memory: 13.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.44 seconds; current allocated memory: 13.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 12417 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_54ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_55ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.93 seconds. CPU system time: 0.21 seconds. Elapsed time: 8.32 seconds; current allocated memory: 13.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrapcA' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.25 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.55 seconds; current allocated memory: 13.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_float_s' pipeline 'generic_tanh<float>' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fdiv_32ns_32ns_32_16_no_dsp_1' is changed to 'fdiv_32ns_32ns_32_16_no_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.09 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.57 seconds; current allocated memory: 13.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19' pipeline 'l_S_i_j_0_i20_l_j19' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fptrunc_64ns_32_2_no_dsp_1' is changed to 'fptrunc_64ns_32_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fpext_32ns_64_2_no_dsp_1' is changed to 'fpext_32ns_64_2_no_dsp_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19' is 21104 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.4 seconds; current allocated memory: 13.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_l_bias_i21_l_j20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_l_bias_i21_l_j20' pipeline 'l_bias_i21_l_j20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_l_bias_i21_l_j20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.87 seconds; current allocated memory: 13.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc56_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc56_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc56_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 13.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_Loop_data_load_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_3072_Loop_data_load_proc23' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_Loop_data_load_proc23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_466' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_466' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_466'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_467' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_467' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_467'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_468' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_468' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_468'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_469' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_469' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_469'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_470' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_470' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_470'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_471' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_471' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_471'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_472' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_472' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_472'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_473' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_473' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_473'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_474' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_474' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_474'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_475' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_475' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_475'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_476' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_476' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_476'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_477' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_477' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_477'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_478' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_478' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_478'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_479' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_479' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_479'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_480' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_480' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_480'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_481' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_481' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_481'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_482' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_482' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_482'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_483' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_483' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_483'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_484' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_484' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_484'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.2 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_485' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_485' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_485'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_486' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_486' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_486'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_487' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_487' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_487'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_488' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_488' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_488'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_489' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_489' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_489'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_490' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_490' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_490'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_491' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_491' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_491'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_492' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_492' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_492'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_493' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_493' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_493'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_494' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_494' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_494'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_495' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_495' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_495'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_496' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_496' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_496'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_497' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_497' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_497'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_498' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_498' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_498'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.21 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_499' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_499' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_499'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_500' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_500' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_500'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_501' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_501' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_501'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_502' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_502' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_502'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_503' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_503' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_503'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_504' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_504' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_504'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_505' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_505' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_505'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_506' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_506' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_506'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_507' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_507' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_507'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_508' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_508' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_508'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_509' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_509' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_509'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_510' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_510' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_510'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_511' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_511' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_511'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_512' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_512'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_513' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_513'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_514' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_514' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_514'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.21 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_515' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_515' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_515'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_516' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_516' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_516'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_517' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_517' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_517'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 13.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_518' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_518' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_518'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_519' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_519' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_519'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_520' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_520' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_520'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_521' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_521' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_521'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_522' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_522' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_522'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_523' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_523' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_523'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_524' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_524' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_524'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_525' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_525' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_525'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_526' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_526' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_526'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_527' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_527' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_527'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_528' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_528' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_528'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_529' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_529' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_529'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_530' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_530' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_530'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_531' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_531' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_531'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_532' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_532' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_532'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_533' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_533' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_533'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_534' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_534' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_534'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_535' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_535' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_535'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_536' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_536' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_536'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_537' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_537' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_537'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_538' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_538' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_538'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_539' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_539' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_539'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_540' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_540' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_540'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_541' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_541' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_541'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_542' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_542' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_542'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_543' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_543' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_543'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_544' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_544' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_544'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_545' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_545' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_545'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_546' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_546' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_546'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_547' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_547' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_547'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_548' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_548' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_548'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_549' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_549' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_549'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_550' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_550' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_550'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_551' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_551' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_551'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_552' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_552' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_552'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_553' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_553' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_553'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_554' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_554' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_554'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_555' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_555' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_555'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_556' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_556' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_556'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_557' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_557' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_557'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_558' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_558' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_558'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_559' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_559' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_559'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_560' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_560' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_560'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_561' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_561' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_561'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_562' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_562' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_562'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_563' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_563' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_563'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_564' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_564' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_564'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_565' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_565' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_565'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_566' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_566' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_566'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_567' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_567' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_567'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_568' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_568' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_568'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_569' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_569' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_569'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_570' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_570' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_570'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_571' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_571' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_571'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_572' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_572' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_572'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_573' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_573' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_573'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_574' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_574' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_574'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_575' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_575' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_575'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_576' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_576' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_576'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_577' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_577' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_577'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_578' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_578' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_578'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_579' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_579' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_579'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_580' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_580' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_580'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_581' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_581' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_581'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.31 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_582' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_582' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_582'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_583' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_583' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_583'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_584' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_584' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_584'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_585' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_585' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_585'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_586' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_586' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_586'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_587' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_587' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_587'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_588' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_588' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_588'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_589' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_589' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_589'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_590' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_590' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_590'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_591' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_591' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_591'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_592' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_592' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_592'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_593' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_593' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_593'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_594' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_594' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_594'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_595' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_595' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_595'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.29 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_596' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_596' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_596'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_597' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_597' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_597'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_598' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_598' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_598'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_599' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_599' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_599'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_600' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_600' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_600'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_601' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_601' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_601'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_602' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_602' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_602'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_603' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_603' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_603'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_604' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_604' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_604'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 14.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_605' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_605' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_605'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.31 seconds; current allocated memory: 14.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_606' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_606' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_606'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 14.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_607' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_607' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_607'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_608' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_608' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_608'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 14.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_609' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_609' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_609'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 14.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_Loop_data_drain_AB_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_3072_Loop_data_drain_AB_proc24' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_Loop_data_drain_AB_proc24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 14.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_3072_Block_for_end127_proc' is 13827 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_Block_for_end127_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.33 seconds; current allocated memory: 14.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_3072_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 14.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x8' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d24_S' is changed to 'fifo_w48_d24_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d23_S' is changed to 'fifo_w48_d23_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d22_S' is changed to 'fifo_w48_d22_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d21_S' is changed to 'fifo_w48_d21_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d20_S' is changed to 'fifo_w48_d20_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d19_S' is changed to 'fifo_w48_d19_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d18_S' is changed to 'fifo_w48_d18_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d17_S' is changed to 'fifo_w48_d17_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d16_S' is changed to 'fifo_w48_d16_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d15_S' is changed to 'fifo_w48_d15_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d14_S' is changed to 'fifo_w48_d14_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d13_S' is changed to 'fifo_w48_d13_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d12_S' is changed to 'fifo_w48_d12_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d11_S' is changed to 'fifo_w48_d11_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d10_S' is changed to 'fifo_w48_d10_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d9_S' is changed to 'fifo_w48_d9_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d8_S' is changed to 'fifo_w48_d8_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d7_S' is changed to 'fifo_w48_d7_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d6_S' is changed to 'fifo_w48_d6_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d5_S' is changed to 'fifo_w48_d5_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d4_S' is changed to 'fifo_w48_d4_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d3_S' is changed to 'fifo_w48_d3_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x4' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.97 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.56 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.13 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc57_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc57_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc57_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc58_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc58_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc58_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc59_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc59_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc59_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc60_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc60_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc60_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc61_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc61_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc61_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.49 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc63_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc63_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc63_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc63'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc64_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc64_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc64_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 14.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc65_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc65_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc65_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc65'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc66_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc66_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc66_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc67_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc67_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc67_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc67'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x9' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d3_S' is changed to 'fifo_w5_d3_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x5' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_251_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.5 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_ds2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.38 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_l_scale_outp_i23_l_j22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_l_scale_outp_i23_l_j22' pipeline 'l_scale_outp_i23_l_j22' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_l_scale_outp_i23_l_j22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.91 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23' pipeline 'l_S_i_j_0_i24_l_j23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.84 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_521_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_521_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_526_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_526_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j24' pipeline 'l_j24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.62 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_mean_var_i26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_mean_var_i26' pipeline 'l_mean_var_i26' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_mean_var_i26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j25' pipeline 'l_j25' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 14.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v325' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v327' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v329' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v331' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v333' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v335' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v336' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v337' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v338' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v339' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v341' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v342' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v343' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v344' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v345' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v346' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v347' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v349' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v350' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v351' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'dadd_64ns_64ns_64_7_full_dsp_1' is changed to 'dadd_64ns_64ns_64_7_full_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 25.25 seconds. CPU system time: 0.84 seconds. Elapsed time: 28.81 seconds; current allocated memory: 14.461 GB.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_fifo_w48_d24_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_287_U(Bert_layer_fifo_w48_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_288_U(Bert_layer_fifo_w48_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_289_U(Bert_layer_fifo_w48_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_290_U(Bert_layer_fifo_w48_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_291_U(Bert_layer_fifo_w48_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_292_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_293_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_294_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_295_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_296_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_297_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_298_U(Bert_layer_fifo_w48_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_299_U(Bert_layer_fifo_w48_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_300_U(Bert_layer_fifo_w48_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_301_U(Bert_layer_fifo_w48_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_302_U(Bert_layer_fifo_w48_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_303_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_304_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_305_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_306_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_307_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_308_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_309_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_310_U(Bert_layer_fifo_w48_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_311_U(Bert_layer_fifo_w48_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_312_U(Bert_layer_fifo_w48_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_313_U(Bert_layer_fifo_w48_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_314_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_315_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_316_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_317_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_318_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_319_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_320_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_321_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_322_U(Bert_layer_fifo_w48_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_323_U(Bert_layer_fifo_w48_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_324_U(Bert_layer_fifo_w48_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_325_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_326_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_327_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_328_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_329_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_330_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_331_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_332_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_333_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_334_U(Bert_layer_fifo_w48_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_335_U(Bert_layer_fifo_w48_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_336_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_337_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_338_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_339_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_340_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_341_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_342_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_343_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_344_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_345_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_346_U(Bert_layer_fifo_w48_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_347_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_348_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_349_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_350_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_351_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_352_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_353_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_354_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_355_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_356_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_357_U(Bert_layer_fifo_w48_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_358_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_359_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_360_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_361_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_362_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_363_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_364_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_365_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_366_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_367_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_368_U(Bert_layer_fifo_w48_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_369_U(Bert_layer_fifo_w48_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_370_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_371_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_372_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_373_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_374_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_375_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_376_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_377_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_378_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_379_U(Bert_layer_fifo_w48_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_380_U(Bert_layer_fifo_w48_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_381_U(Bert_layer_fifo_w48_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_382_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_383_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_384_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_385_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_386_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_387_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_388_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_389_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_390_U(Bert_layer_fifo_w48_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_391_U(Bert_layer_fifo_w48_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_392_U(Bert_layer_fifo_w48_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_393_U(Bert_layer_fifo_w48_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_394_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_395_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_396_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_397_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_398_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_399_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_400_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_401_U(Bert_layer_fifo_w48_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_402_U(Bert_layer_fifo_w48_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_403_U(Bert_layer_fifo_w48_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_404_U(Bert_layer_fifo_w48_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_405_U(Bert_layer_fifo_w48_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_406_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_407_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_408_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_409_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_410_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_411_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_412_U(Bert_layer_fifo_w48_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_413_U(Bert_layer_fifo_w48_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_414_U(Bert_layer_fifo_w48_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_415_U(Bert_layer_fifo_w48_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_416_U(Bert_layer_fifo_w48_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_417_U(Bert_layer_fifo_w48_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_418_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_419_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_420_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_421_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_422_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_423_U(Bert_layer_fifo_w48_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_424_U(Bert_layer_fifo_w48_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_425_U(Bert_layer_fifo_w48_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_426_U(Bert_layer_fifo_w48_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_427_U(Bert_layer_fifo_w48_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_428_U(Bert_layer_fifo_w48_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_429_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_287_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_288_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_289_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_290_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_291_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_292_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_293_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_294_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_295_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_296_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_297_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_298_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_299_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_300_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_301_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_302_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_303_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_304_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_305_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_306_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_307_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_308_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_309_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_310_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_311_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_312_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_313_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_314_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_315_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_316_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_317_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_318_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_319_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_320_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_321_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_322_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_323_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_324_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_325_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_326_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_327_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_328_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_329_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_330_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_331_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_332_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_333_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_334_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_335_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_336_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_337_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_338_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_339_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_340_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_341_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_342_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_343_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_344_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_345_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_346_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_347_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_348_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_349_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_350_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_351_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_352_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_353_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_354_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_355_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_356_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_357_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_358_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_359_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_360_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_361_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_362_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_363_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_364_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_365_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_366_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_367_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_368_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_369_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_370_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_371_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_372_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_373_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_374_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_375_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_376_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_377_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_378_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_379_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_380_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_381_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_382_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_383_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_384_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_385_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_386_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_387_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_388_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_389_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_390_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_391_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_392_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_393_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_394_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_395_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_396_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_397_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_398_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_399_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_400_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_401_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_402_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_403_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_404_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_405_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_406_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_407_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_408_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_409_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_410_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_411_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_412_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_413_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_414_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_415_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_416_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_417_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_418_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_419_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_420_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_421_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_422_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_423_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_424_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_425_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_426_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_427_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_428_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_429_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_U0_U(Bert_layer_start_for_PE_8_4_pack_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_4_U0_U(Bert_layer_start_for_PE_8_4_pack_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_5_U0_U(Bert_layer_start_for_PE_8_4_pack_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_6_U0_U(Bert_layer_start_for_PE_8_4_pack_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_7_U0_U(Bert_layer_start_for_PE_8_4_pack_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_8_U0_U(Bert_layer_start_for_PE_8_4_pack_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_9_U0_U(Bert_layer_start_for_PE_8_4_pack_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_10_U0_U(Bert_layer_start_for_PE_8_4_pack_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_11_U0_U(Bert_layer_start_for_PE_8_4_pack_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_12_U0_U(Bert_layer_start_for_PE_8_4_pack_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_13_U0_U(Bert_layer_start_for_PE_8_4_pack_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_14_U0_U(Bert_layer_start_for_PE_8_4_pack_14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_15_U0_U(Bert_layer_start_for_PE_8_4_pack_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_27_U0_U(Bert_layer_start_for_PE_8_4_pack_27_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_39_U0_U(Bert_layer_start_for_PE_8_4_pack_39_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_51_U0_U(Bert_layer_start_for_PE_8_4_pack_51_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_63_U0_U(Bert_layer_start_for_PE_8_4_pack_63_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_75_U0_U(Bert_layer_start_for_PE_8_4_pack_75_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_87_U0_U(Bert_layer_start_for_PE_8_4_pack_87_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_99_U0_U(Bert_layer_start_for_PE_8_4_pack_99_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_111_U0_U(Bert_layer_start_for_PE_8_4_pack_111_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_123_U0_U(Bert_layer_start_for_PE_8_4_pack_123_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_135_U0_U(Bert_layer_start_for_PE_8_4_pack_135_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_16_U0_U(Bert_layer_start_for_PE_8_4_pack_16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_17_U0_U(Bert_layer_start_for_PE_8_4_pack_17_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_18_U0_U(Bert_layer_start_for_PE_8_4_pack_18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_19_U0_U(Bert_layer_start_for_PE_8_4_pack_19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_20_U0_U(Bert_layer_start_for_PE_8_4_pack_20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_21_U0_U(Bert_layer_start_for_PE_8_4_pack_21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_22_U0_U(Bert_layer_start_for_PE_8_4_pack_22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_23_U0_U(Bert_layer_start_for_PE_8_4_pack_23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_24_U0_U(Bert_layer_start_for_PE_8_4_pack_24_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_25_U0_U(Bert_layer_start_for_PE_8_4_pack_25_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_26_U0_U(Bert_layer_start_for_PE_8_4_pack_26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_Loop_data_drain_AB_proc14_U0_U(Bert_layer_start_for_systolic_array_k_768_Loop_data_drain_AB_proc14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_29_U0_U(Bert_layer_start_for_PE_8_4_pack_29_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_30_U0_U(Bert_layer_start_for_PE_8_4_pack_30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_31_U0_U(Bert_layer_start_for_PE_8_4_pack_31_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_32_U0_U(Bert_layer_start_for_PE_8_4_pack_32_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_33_U0_U(Bert_layer_start_for_PE_8_4_pack_33_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_34_U0_U(Bert_layer_start_for_PE_8_4_pack_34_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_35_U0_U(Bert_layer_start_for_PE_8_4_pack_35_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_36_U0_U(Bert_layer_start_for_PE_8_4_pack_36_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_37_U0_U(Bert_layer_start_for_PE_8_4_pack_37_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_38_U0_U(Bert_layer_start_for_PE_8_4_pack_38_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_28_U0_U(Bert_layer_start_for_PE_8_4_pack_28_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_42_U0_U(Bert_layer_start_for_PE_8_4_pack_42_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_43_U0_U(Bert_layer_start_for_PE_8_4_pack_43_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_44_U0_U(Bert_layer_start_for_PE_8_4_pack_44_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_45_U0_U(Bert_layer_start_for_PE_8_4_pack_45_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_46_U0_U(Bert_layer_start_for_PE_8_4_pack_46_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_47_U0_U(Bert_layer_start_for_PE_8_4_pack_47_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_48_U0_U(Bert_layer_start_for_PE_8_4_pack_48_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_49_U0_U(Bert_layer_start_for_PE_8_4_pack_49_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_50_U0_U(Bert_layer_start_for_PE_8_4_pack_50_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_40_U0_U(Bert_layer_start_for_PE_8_4_pack_40_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_41_U0_U(Bert_layer_start_for_PE_8_4_pack_41_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_55_U0_U(Bert_layer_start_for_PE_8_4_pack_55_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_56_U0_U(Bert_layer_start_for_PE_8_4_pack_56_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_57_U0_U(Bert_layer_start_for_PE_8_4_pack_57_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_58_U0_U(Bert_layer_start_for_PE_8_4_pack_58_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_59_U0_U(Bert_layer_start_for_PE_8_4_pack_59_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_60_U0_U(Bert_layer_start_for_PE_8_4_pack_60_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_61_U0_U(Bert_layer_start_for_PE_8_4_pack_61_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_62_U0_U(Bert_layer_start_for_PE_8_4_pack_62_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_52_U0_U(Bert_layer_start_for_PE_8_4_pack_52_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_53_U0_U(Bert_layer_start_for_PE_8_4_pack_53_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_54_U0_U(Bert_layer_start_for_PE_8_4_pack_54_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_68_U0_U(Bert_layer_start_for_PE_8_4_pack_68_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_69_U0_U(Bert_layer_start_for_PE_8_4_pack_69_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_70_U0_U(Bert_layer_start_for_PE_8_4_pack_70_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_71_U0_U(Bert_layer_start_for_PE_8_4_pack_71_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_72_U0_U(Bert_layer_start_for_PE_8_4_pack_72_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_73_U0_U(Bert_layer_start_for_PE_8_4_pack_73_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_74_U0_U(Bert_layer_start_for_PE_8_4_pack_74_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_64_U0_U(Bert_layer_start_for_PE_8_4_pack_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_65_U0_U(Bert_layer_start_for_PE_8_4_pack_65_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_66_U0_U(Bert_layer_start_for_PE_8_4_pack_66_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_67_U0_U(Bert_layer_start_for_PE_8_4_pack_67_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_81_U0_U(Bert_layer_start_for_PE_8_4_pack_81_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_82_U0_U(Bert_layer_start_for_PE_8_4_pack_82_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_83_U0_U(Bert_layer_start_for_PE_8_4_pack_83_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_84_U0_U(Bert_layer_start_for_PE_8_4_pack_84_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_85_U0_U(Bert_layer_start_for_PE_8_4_pack_85_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_86_U0_U(Bert_layer_start_for_PE_8_4_pack_86_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_76_U0_U(Bert_layer_start_for_PE_8_4_pack_76_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_77_U0_U(Bert_layer_start_for_PE_8_4_pack_77_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_78_U0_U(Bert_layer_start_for_PE_8_4_pack_78_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_79_U0_U(Bert_layer_start_for_PE_8_4_pack_79_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_80_U0_U(Bert_layer_start_for_PE_8_4_pack_80_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_94_U0_U(Bert_layer_start_for_PE_8_4_pack_94_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_95_U0_U(Bert_layer_start_for_PE_8_4_pack_95_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_96_U0_U(Bert_layer_start_for_PE_8_4_pack_96_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_97_U0_U(Bert_layer_start_for_PE_8_4_pack_97_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_98_U0_U(Bert_layer_start_for_PE_8_4_pack_98_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_88_U0_U(Bert_layer_start_for_PE_8_4_pack_88_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_89_U0_U(Bert_layer_start_for_PE_8_4_pack_89_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_90_U0_U(Bert_layer_start_for_PE_8_4_pack_90_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_91_U0_U(Bert_layer_start_for_PE_8_4_pack_91_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_92_U0_U(Bert_layer_start_for_PE_8_4_pack_92_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_93_U0_U(Bert_layer_start_for_PE_8_4_pack_93_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_107_U0_U(Bert_layer_start_for_PE_8_4_pack_107_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_108_U0_U(Bert_layer_start_for_PE_8_4_pack_108_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_109_U0_U(Bert_layer_start_for_PE_8_4_pack_109_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_110_U0_U(Bert_layer_start_for_PE_8_4_pack_110_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_100_U0_U(Bert_layer_start_for_PE_8_4_pack_100_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_101_U0_U(Bert_layer_start_for_PE_8_4_pack_101_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_102_U0_U(Bert_layer_start_for_PE_8_4_pack_102_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_103_U0_U(Bert_layer_start_for_PE_8_4_pack_103_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_104_U0_U(Bert_layer_start_for_PE_8_4_pack_104_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_105_U0_U(Bert_layer_start_for_PE_8_4_pack_105_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_106_U0_U(Bert_layer_start_for_PE_8_4_pack_106_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_120_U0_U(Bert_layer_start_for_PE_8_4_pack_120_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_121_U0_U(Bert_layer_start_for_PE_8_4_pack_121_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_122_U0_U(Bert_layer_start_for_PE_8_4_pack_122_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_112_U0_U(Bert_layer_start_for_PE_8_4_pack_112_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_113_U0_U(Bert_layer_start_for_PE_8_4_pack_113_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_114_U0_U(Bert_layer_start_for_PE_8_4_pack_114_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_115_U0_U(Bert_layer_start_for_PE_8_4_pack_115_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_116_U0_U(Bert_layer_start_for_PE_8_4_pack_116_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_117_U0_U(Bert_layer_start_for_PE_8_4_pack_117_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_118_U0_U(Bert_layer_start_for_PE_8_4_pack_118_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_119_U0_U(Bert_layer_start_for_PE_8_4_pack_119_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_133_U0_U(Bert_layer_start_for_PE_8_4_pack_133_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_134_U0_U(Bert_layer_start_for_PE_8_4_pack_134_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_124_U0_U(Bert_layer_start_for_PE_8_4_pack_124_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_125_U0_U(Bert_layer_start_for_PE_8_4_pack_125_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_126_U0_U(Bert_layer_start_for_PE_8_4_pack_126_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_127_U0_U(Bert_layer_start_for_PE_8_4_pack_127_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_128_U0_U(Bert_layer_start_for_PE_8_4_pack_128_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_129_U0_U(Bert_layer_start_for_PE_8_4_pack_129_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_130_U0_U(Bert_layer_start_for_PE_8_4_pack_130_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_131_U0_U(Bert_layer_start_for_PE_8_4_pack_131_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_132_U0_U(Bert_layer_start_for_PE_8_4_pack_132_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_146_U0_U(Bert_layer_start_for_PE_8_4_pack_146_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_136_U0_U(Bert_layer_start_for_PE_8_4_pack_136_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_137_U0_U(Bert_layer_start_for_PE_8_4_pack_137_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_138_U0_U(Bert_layer_start_for_PE_8_4_pack_138_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_139_U0_U(Bert_layer_start_for_PE_8_4_pack_139_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_140_U0_U(Bert_layer_start_for_PE_8_4_pack_140_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_141_U0_U(Bert_layer_start_for_PE_8_4_pack_141_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_142_U0_U(Bert_layer_start_for_PE_8_4_pack_142_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_143_U0_U(Bert_layer_start_for_PE_8_4_pack_143_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_144_U0_U(Bert_layer_start_for_PE_8_4_pack_144_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_145_U0_U(Bert_layer_start_for_PE_8_4_pack_145_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_45_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_56_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_67_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_78_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_89_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_910_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1011_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1112_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_013_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_114_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_215_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_316_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_417_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_518_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_619_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_720_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_821_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_922_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1023_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1124_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c1_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c2_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c3_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c4_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c5_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c6_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c7_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c8_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c9_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c10_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c11_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_025_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_126_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_227_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_328_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_429_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_530_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_631_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_732_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_833_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_934_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1035_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1136_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_U0_U(Bert_layer_start_for_systolic_array_k_768_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_fifo_w24_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_430_U(Bert_layer_fifo_w24_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_431_U(Bert_layer_fifo_w24_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_432_U(Bert_layer_fifo_w24_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_433_U(Bert_layer_fifo_w24_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_434_U(Bert_layer_fifo_w24_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_435_U(Bert_layer_fifo_w24_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_436_U(Bert_layer_fifo_w24_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_437_U(Bert_layer_fifo_w24_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_438_U(Bert_layer_fifo_w24_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_439_U(Bert_layer_fifo_w24_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_440_U(Bert_layer_fifo_w24_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_441_U(Bert_layer_fifo_w24_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_442_U(Bert_layer_fifo_w24_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_443_U(Bert_layer_fifo_w24_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_444_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_430_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_431_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_432_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_433_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_434_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_435_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_436_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_437_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_438_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_439_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_440_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_441_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_442_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_443_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_444_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_U0_U(Bert_layer_start_for_PE_8_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_147_U0_U(Bert_layer_start_for_PE_8_8_147_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_148_U0_U(Bert_layer_start_for_PE_8_8_148_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_149_U0_U(Bert_layer_start_for_PE_8_8_149_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_150_U0_U(Bert_layer_start_for_PE_8_8_150_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_154_U0_U(Bert_layer_start_for_PE_8_8_154_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_158_U0_U(Bert_layer_start_for_PE_8_8_158_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_151_U0_U(Bert_layer_start_for_PE_8_8_151_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_152_U0_U(Bert_layer_start_for_PE_8_8_152_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_153_U0_U(Bert_layer_start_for_PE_8_8_153_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_64_Loop_data_drain_AB_proc16_U0_U(Bert_layer_start_for_systolic_array_k_64_Loop_data_drain_AB_proc16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_156_U0_U(Bert_layer_start_for_PE_8_8_156_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_157_U0_U(Bert_layer_start_for_PE_8_8_157_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_155_U0_U(Bert_layer_start_for_PE_8_8_155_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_161_U0_U(Bert_layer_start_for_PE_8_8_161_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_159_U0_U(Bert_layer_start_for_PE_8_8_159_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_160_U0_U(Bert_layer_start_for_PE_8_8_160_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_05_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_16_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_27_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_38_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c1_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c2_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c3_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c4_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c5_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c6_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_09_U(Bert_layer_fifo_w24_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_110_U(Bert_layer_fifo_w24_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_211_U(Bert_layer_fifo_w24_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_312_U(Bert_layer_fifo_w24_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_64_U0_U(Bert_layer_start_for_systolic_array_k_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_fifo_w24_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_588_U(Bert_layer_fifo_w24_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_589_U(Bert_layer_fifo_w24_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_590_U(Bert_layer_fifo_w24_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_591_U(Bert_layer_fifo_w24_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_592_U(Bert_layer_fifo_w24_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_593_U(Bert_layer_fifo_w24_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_594_U(Bert_layer_fifo_w24_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_595_U(Bert_layer_fifo_w24_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_596_U(Bert_layer_fifo_w24_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_597_U(Bert_layer_fifo_w24_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_598_U(Bert_layer_fifo_w24_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_599_U(Bert_layer_fifo_w24_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_600_U(Bert_layer_fifo_w24_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_601_U(Bert_layer_fifo_w24_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_602_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_588_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_589_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_590_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_591_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_592_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_593_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_594_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_595_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_596_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_597_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_598_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_599_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_600_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_601_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_602_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_162_U0_U(Bert_layer_start_for_PE_8_8_162_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_163_U0_U(Bert_layer_start_for_PE_8_8_163_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_164_U0_U(Bert_layer_start_for_PE_8_8_164_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_165_U0_U(Bert_layer_start_for_PE_8_8_165_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_166_U0_U(Bert_layer_start_for_PE_8_8_166_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_170_U0_U(Bert_layer_start_for_PE_8_8_170_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_174_U0_U(Bert_layer_start_for_PE_8_8_174_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_167_U0_U(Bert_layer_start_for_PE_8_8_167_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_168_U0_U(Bert_layer_start_for_PE_8_8_168_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_169_U0_U(Bert_layer_start_for_PE_8_8_169_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_12_Loop_data_drain_AB_proc18_U0_U(Bert_layer_start_for_systolic_array_k_12_Loop_data_drain_AB_proc18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_172_U0_U(Bert_layer_start_for_PE_8_8_172_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_173_U0_U(Bert_layer_start_for_PE_8_8_173_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_171_U0_U(Bert_layer_start_for_PE_8_8_171_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_177_U0_U(Bert_layer_start_for_PE_8_8_177_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_175_U0_U(Bert_layer_start_for_PE_8_8_175_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_176_U0_U(Bert_layer_start_for_PE_8_8_176_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_05_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_16_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_27_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_38_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c_U(Bert_layer_fifo_w2_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c1_U(Bert_layer_fifo_w2_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c2_U(Bert_layer_fifo_w2_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c3_U(Bert_layer_fifo_w2_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c4_U(Bert_layer_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c5_U(Bert_layer_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c6_U(Bert_layer_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_09_U(Bert_layer_fifo_w24_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_110_U(Bert_layer_fifo_w24_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_211_U(Bert_layer_fifo_w24_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_312_U(Bert_layer_fifo_w24_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_12_U0_U(Bert_layer_start_for_systolic_array_k_12_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_acc_outp2_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_acc_outp1_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v123_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v124_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_fifo_w48_d24_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_144_U(Bert_layer_fifo_w48_d23_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_145_U(Bert_layer_fifo_w48_d22_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_146_U(Bert_layer_fifo_w48_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_147_U(Bert_layer_fifo_w48_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_148_U(Bert_layer_fifo_w48_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_149_U(Bert_layer_fifo_w48_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_150_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_151_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_152_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_153_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_154_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_155_U(Bert_layer_fifo_w48_d23_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_156_U(Bert_layer_fifo_w48_d22_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_157_U(Bert_layer_fifo_w48_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_158_U(Bert_layer_fifo_w48_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_159_U(Bert_layer_fifo_w48_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_160_U(Bert_layer_fifo_w48_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_161_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_162_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_163_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_164_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_165_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_166_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_167_U(Bert_layer_fifo_w48_d22_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_168_U(Bert_layer_fifo_w48_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_169_U(Bert_layer_fifo_w48_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_170_U(Bert_layer_fifo_w48_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_171_U(Bert_layer_fifo_w48_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_172_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_173_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_174_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_175_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_176_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_177_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_178_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_179_U(Bert_layer_fifo_w48_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_180_U(Bert_layer_fifo_w48_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_181_U(Bert_layer_fifo_w48_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_182_U(Bert_layer_fifo_w48_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_183_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_184_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_185_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_186_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_187_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_188_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_189_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_190_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_191_U(Bert_layer_fifo_w48_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_192_U(Bert_layer_fifo_w48_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_193_U(Bert_layer_fifo_w48_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_194_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_195_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_196_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_197_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_198_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_199_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_200_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_201_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_202_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_203_U(Bert_layer_fifo_w48_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_204_U(Bert_layer_fifo_w48_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_205_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_206_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_207_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_208_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_209_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_210_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_211_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_212_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_213_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_214_U(Bert_layer_fifo_w48_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_215_U(Bert_layer_fifo_w48_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_216_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_217_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_218_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_219_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_220_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_221_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_222_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_223_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_224_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_225_U(Bert_layer_fifo_w48_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_226_U(Bert_layer_fifo_w48_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_227_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_228_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_229_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_230_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_231_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_232_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_233_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_234_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_235_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_236_U(Bert_layer_fifo_w48_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_237_U(Bert_layer_fifo_w48_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_238_U(Bert_layer_fifo_w48_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_239_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_240_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_241_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_242_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_243_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_244_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_245_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_246_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_247_U(Bert_layer_fifo_w48_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_248_U(Bert_layer_fifo_w48_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_249_U(Bert_layer_fifo_w48_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_250_U(Bert_layer_fifo_w48_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_251_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_252_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_253_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_254_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_255_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_256_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_257_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_258_U(Bert_layer_fifo_w48_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_259_U(Bert_layer_fifo_w48_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_260_U(Bert_layer_fifo_w48_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_261_U(Bert_layer_fifo_w48_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_262_U(Bert_layer_fifo_w48_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_263_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_264_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_265_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_266_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_267_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_268_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_269_U(Bert_layer_fifo_w48_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_270_U(Bert_layer_fifo_w48_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_271_U(Bert_layer_fifo_w48_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_272_U(Bert_layer_fifo_w48_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_273_U(Bert_layer_fifo_w48_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_274_U(Bert_layer_fifo_w48_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_275_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_276_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_277_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_278_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_279_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_280_U(Bert_layer_fifo_w48_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_281_U(Bert_layer_fifo_w48_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_282_U(Bert_layer_fifo_w48_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_283_U(Bert_layer_fifo_w48_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_284_U(Bert_layer_fifo_w48_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_285_U(Bert_layer_fifo_w48_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_286_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_144_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_145_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_146_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_147_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_148_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_149_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_150_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_151_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_152_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_153_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_154_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_155_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_156_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_157_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_158_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_159_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_160_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_161_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_162_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_163_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_164_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_165_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_166_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_167_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_168_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_169_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_170_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_171_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_172_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_173_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_174_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_175_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_176_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_177_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_178_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_179_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_180_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_181_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_182_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_183_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_184_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_185_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_186_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_187_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_188_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_189_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_190_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_191_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_192_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_193_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_194_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_195_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_196_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_197_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_198_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_199_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_200_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_201_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_202_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_203_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_204_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_205_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_206_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_207_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_208_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_209_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_210_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_211_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_212_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_213_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_214_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_215_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_216_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_217_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_218_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_219_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_220_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_221_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_222_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_223_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_224_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_225_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_226_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_227_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_228_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_229_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_230_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_231_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_232_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_233_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_234_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_235_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_236_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_237_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_238_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_239_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_240_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_241_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_242_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_243_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_244_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_245_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_246_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_247_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_248_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_249_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_250_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_251_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_252_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_253_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_254_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_255_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_256_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_257_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_258_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_259_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_260_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_261_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_262_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_263_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_264_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_265_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_266_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_267_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_268_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_269_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_270_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_271_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_272_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_273_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_274_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_275_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_276_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_277_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_278_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_279_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_280_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_281_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_282_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_283_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_284_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_285_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_286_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_178_U0_U(Bert_layer_start_for_PE_8_4_pack_178_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_179_U0_U(Bert_layer_start_for_PE_8_4_pack_179_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_180_U0_U(Bert_layer_start_for_PE_8_4_pack_180_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_181_U0_U(Bert_layer_start_for_PE_8_4_pack_181_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_182_U0_U(Bert_layer_start_for_PE_8_4_pack_182_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_183_U0_U(Bert_layer_start_for_PE_8_4_pack_183_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_184_U0_U(Bert_layer_start_for_PE_8_4_pack_184_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_185_U0_U(Bert_layer_start_for_PE_8_4_pack_185_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_186_U0_U(Bert_layer_start_for_PE_8_4_pack_186_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_187_U0_U(Bert_layer_start_for_PE_8_4_pack_187_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_188_U0_U(Bert_layer_start_for_PE_8_4_pack_188_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_189_U0_U(Bert_layer_start_for_PE_8_4_pack_189_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_190_U0_U(Bert_layer_start_for_PE_8_4_pack_190_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_202_U0_U(Bert_layer_start_for_PE_8_4_pack_202_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_214_U0_U(Bert_layer_start_for_PE_8_4_pack_214_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_226_U0_U(Bert_layer_start_for_PE_8_4_pack_226_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_238_U0_U(Bert_layer_start_for_PE_8_4_pack_238_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_250_U0_U(Bert_layer_start_for_PE_8_4_pack_250_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_262_U0_U(Bert_layer_start_for_PE_8_4_pack_262_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_274_U0_U(Bert_layer_start_for_PE_8_4_pack_274_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_286_U0_U(Bert_layer_start_for_PE_8_4_pack_286_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_298_U0_U(Bert_layer_start_for_PE_8_4_pack_298_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_310_U0_U(Bert_layer_start_for_PE_8_4_pack_310_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_191_U0_U(Bert_layer_start_for_PE_8_4_pack_191_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_192_U0_U(Bert_layer_start_for_PE_8_4_pack_192_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_193_U0_U(Bert_layer_start_for_PE_8_4_pack_193_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_194_U0_U(Bert_layer_start_for_PE_8_4_pack_194_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_195_U0_U(Bert_layer_start_for_PE_8_4_pack_195_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_196_U0_U(Bert_layer_start_for_PE_8_4_pack_196_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_197_U0_U(Bert_layer_start_for_PE_8_4_pack_197_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_198_U0_U(Bert_layer_start_for_PE_8_4_pack_198_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_199_U0_U(Bert_layer_start_for_PE_8_4_pack_199_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_200_U0_U(Bert_layer_start_for_PE_8_4_pack_200_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_201_U0_U(Bert_layer_start_for_PE_8_4_pack_201_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0_U(Bert_layer_start_for_systolic_array_k_768_2_Loop_data_drain_AB_proc20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_204_U0_U(Bert_layer_start_for_PE_8_4_pack_204_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_205_U0_U(Bert_layer_start_for_PE_8_4_pack_205_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_206_U0_U(Bert_layer_start_for_PE_8_4_pack_206_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_207_U0_U(Bert_layer_start_for_PE_8_4_pack_207_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_208_U0_U(Bert_layer_start_for_PE_8_4_pack_208_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_209_U0_U(Bert_layer_start_for_PE_8_4_pack_209_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_210_U0_U(Bert_layer_start_for_PE_8_4_pack_210_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_211_U0_U(Bert_layer_start_for_PE_8_4_pack_211_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_212_U0_U(Bert_layer_start_for_PE_8_4_pack_212_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_213_U0_U(Bert_layer_start_for_PE_8_4_pack_213_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_203_U0_U(Bert_layer_start_for_PE_8_4_pack_203_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_217_U0_U(Bert_layer_start_for_PE_8_4_pack_217_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_218_U0_U(Bert_layer_start_for_PE_8_4_pack_218_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_219_U0_U(Bert_layer_start_for_PE_8_4_pack_219_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_220_U0_U(Bert_layer_start_for_PE_8_4_pack_220_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_221_U0_U(Bert_layer_start_for_PE_8_4_pack_221_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_222_U0_U(Bert_layer_start_for_PE_8_4_pack_222_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_223_U0_U(Bert_layer_start_for_PE_8_4_pack_223_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_224_U0_U(Bert_layer_start_for_PE_8_4_pack_224_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_225_U0_U(Bert_layer_start_for_PE_8_4_pack_225_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_215_U0_U(Bert_layer_start_for_PE_8_4_pack_215_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_216_U0_U(Bert_layer_start_for_PE_8_4_pack_216_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_230_U0_U(Bert_layer_start_for_PE_8_4_pack_230_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_231_U0_U(Bert_layer_start_for_PE_8_4_pack_231_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_232_U0_U(Bert_layer_start_for_PE_8_4_pack_232_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_233_U0_U(Bert_layer_start_for_PE_8_4_pack_233_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_234_U0_U(Bert_layer_start_for_PE_8_4_pack_234_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_235_U0_U(Bert_layer_start_for_PE_8_4_pack_235_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_236_U0_U(Bert_layer_start_for_PE_8_4_pack_236_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_237_U0_U(Bert_layer_start_for_PE_8_4_pack_237_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_227_U0_U(Bert_layer_start_for_PE_8_4_pack_227_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_228_U0_U(Bert_layer_start_for_PE_8_4_pack_228_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_229_U0_U(Bert_layer_start_for_PE_8_4_pack_229_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_243_U0_U(Bert_layer_start_for_PE_8_4_pack_243_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_244_U0_U(Bert_layer_start_for_PE_8_4_pack_244_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_245_U0_U(Bert_layer_start_for_PE_8_4_pack_245_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_246_U0_U(Bert_layer_start_for_PE_8_4_pack_246_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_247_U0_U(Bert_layer_start_for_PE_8_4_pack_247_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_248_U0_U(Bert_layer_start_for_PE_8_4_pack_248_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_249_U0_U(Bert_layer_start_for_PE_8_4_pack_249_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_239_U0_U(Bert_layer_start_for_PE_8_4_pack_239_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_240_U0_U(Bert_layer_start_for_PE_8_4_pack_240_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_241_U0_U(Bert_layer_start_for_PE_8_4_pack_241_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_242_U0_U(Bert_layer_start_for_PE_8_4_pack_242_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_256_U0_U(Bert_layer_start_for_PE_8_4_pack_256_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_257_U0_U(Bert_layer_start_for_PE_8_4_pack_257_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_258_U0_U(Bert_layer_start_for_PE_8_4_pack_258_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_259_U0_U(Bert_layer_start_for_PE_8_4_pack_259_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_260_U0_U(Bert_layer_start_for_PE_8_4_pack_260_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_261_U0_U(Bert_layer_start_for_PE_8_4_pack_261_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_251_U0_U(Bert_layer_start_for_PE_8_4_pack_251_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_252_U0_U(Bert_layer_start_for_PE_8_4_pack_252_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_253_U0_U(Bert_layer_start_for_PE_8_4_pack_253_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_254_U0_U(Bert_layer_start_for_PE_8_4_pack_254_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_255_U0_U(Bert_layer_start_for_PE_8_4_pack_255_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_269_U0_U(Bert_layer_start_for_PE_8_4_pack_269_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_270_U0_U(Bert_layer_start_for_PE_8_4_pack_270_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_271_U0_U(Bert_layer_start_for_PE_8_4_pack_271_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_272_U0_U(Bert_layer_start_for_PE_8_4_pack_272_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_273_U0_U(Bert_layer_start_for_PE_8_4_pack_273_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_263_U0_U(Bert_layer_start_for_PE_8_4_pack_263_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_264_U0_U(Bert_layer_start_for_PE_8_4_pack_264_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_265_U0_U(Bert_layer_start_for_PE_8_4_pack_265_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_266_U0_U(Bert_layer_start_for_PE_8_4_pack_266_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_267_U0_U(Bert_layer_start_for_PE_8_4_pack_267_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_268_U0_U(Bert_layer_start_for_PE_8_4_pack_268_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_282_U0_U(Bert_layer_start_for_PE_8_4_pack_282_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_283_U0_U(Bert_layer_start_for_PE_8_4_pack_283_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_284_U0_U(Bert_layer_start_for_PE_8_4_pack_284_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_285_U0_U(Bert_layer_start_for_PE_8_4_pack_285_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_275_U0_U(Bert_layer_start_for_PE_8_4_pack_275_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_276_U0_U(Bert_layer_start_for_PE_8_4_pack_276_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_277_U0_U(Bert_layer_start_for_PE_8_4_pack_277_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_278_U0_U(Bert_layer_start_for_PE_8_4_pack_278_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_279_U0_U(Bert_layer_start_for_PE_8_4_pack_279_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_280_U0_U(Bert_layer_start_for_PE_8_4_pack_280_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_281_U0_U(Bert_layer_start_for_PE_8_4_pack_281_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_295_U0_U(Bert_layer_start_for_PE_8_4_pack_295_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_296_U0_U(Bert_layer_start_for_PE_8_4_pack_296_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_297_U0_U(Bert_layer_start_for_PE_8_4_pack_297_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_287_U0_U(Bert_layer_start_for_PE_8_4_pack_287_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_288_U0_U(Bert_layer_start_for_PE_8_4_pack_288_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_289_U0_U(Bert_layer_start_for_PE_8_4_pack_289_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_290_U0_U(Bert_layer_start_for_PE_8_4_pack_290_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_291_U0_U(Bert_layer_start_for_PE_8_4_pack_291_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_292_U0_U(Bert_layer_start_for_PE_8_4_pack_292_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_293_U0_U(Bert_layer_start_for_PE_8_4_pack_293_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_294_U0_U(Bert_layer_start_for_PE_8_4_pack_294_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_308_U0_U(Bert_layer_start_for_PE_8_4_pack_308_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_309_U0_U(Bert_layer_start_for_PE_8_4_pack_309_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_299_U0_U(Bert_layer_start_for_PE_8_4_pack_299_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_300_U0_U(Bert_layer_start_for_PE_8_4_pack_300_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_301_U0_U(Bert_layer_start_for_PE_8_4_pack_301_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_302_U0_U(Bert_layer_start_for_PE_8_4_pack_302_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_303_U0_U(Bert_layer_start_for_PE_8_4_pack_303_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_304_U0_U(Bert_layer_start_for_PE_8_4_pack_304_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_305_U0_U(Bert_layer_start_for_PE_8_4_pack_305_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_306_U0_U(Bert_layer_start_for_PE_8_4_pack_306_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_307_U0_U(Bert_layer_start_for_PE_8_4_pack_307_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_321_U0_U(Bert_layer_start_for_PE_8_4_pack_321_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_311_U0_U(Bert_layer_start_for_PE_8_4_pack_311_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_312_U0_U(Bert_layer_start_for_PE_8_4_pack_312_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_313_U0_U(Bert_layer_start_for_PE_8_4_pack_313_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_314_U0_U(Bert_layer_start_for_PE_8_4_pack_314_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_315_U0_U(Bert_layer_start_for_PE_8_4_pack_315_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_316_U0_U(Bert_layer_start_for_PE_8_4_pack_316_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_317_U0_U(Bert_layer_start_for_PE_8_4_pack_317_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_318_U0_U(Bert_layer_start_for_PE_8_4_pack_318_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_319_U0_U(Bert_layer_start_for_PE_8_4_pack_319_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_320_U0_U(Bert_layer_start_for_PE_8_4_pack_320_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_45_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_56_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_67_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_78_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_89_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_910_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1011_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1112_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_013_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_114_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_215_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_316_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_417_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_518_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_619_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_720_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_821_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_922_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1023_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1124_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c1_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c2_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c3_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c4_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c5_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c6_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c7_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c8_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c9_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c10_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c11_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_025_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_126_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_227_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_328_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_429_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_530_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_631_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_732_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_833_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_934_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1035_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1136_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_2_U0_U(Bert_layer_start_for_systolic_array_k_768_2_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds0_acc_outp3_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_fifo_w48_d24_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_1_U(Bert_layer_fifo_w48_d23_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_2_U(Bert_layer_fifo_w48_d22_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_3_U(Bert_layer_fifo_w48_d21_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_4_U(Bert_layer_fifo_w48_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_5_U(Bert_layer_fifo_w48_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_6_U(Bert_layer_fifo_w48_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_7_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_8_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_9_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_10_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_11_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_12_U(Bert_layer_fifo_w48_d23_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_13_U(Bert_layer_fifo_w48_d22_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_14_U(Bert_layer_fifo_w48_d21_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_15_U(Bert_layer_fifo_w48_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_16_U(Bert_layer_fifo_w48_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_17_U(Bert_layer_fifo_w48_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_18_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_19_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_20_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_21_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_22_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_23_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_24_U(Bert_layer_fifo_w48_d22_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_25_U(Bert_layer_fifo_w48_d21_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_26_U(Bert_layer_fifo_w48_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_27_U(Bert_layer_fifo_w48_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_28_U(Bert_layer_fifo_w48_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_29_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_30_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_31_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_32_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_33_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_34_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_35_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_36_U(Bert_layer_fifo_w48_d21_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_37_U(Bert_layer_fifo_w48_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_38_U(Bert_layer_fifo_w48_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_39_U(Bert_layer_fifo_w48_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_40_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_41_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_42_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_43_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_44_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_45_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_46_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_47_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_48_U(Bert_layer_fifo_w48_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_49_U(Bert_layer_fifo_w48_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_50_U(Bert_layer_fifo_w48_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_51_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_52_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_53_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_54_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_55_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_56_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_57_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_58_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_59_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_60_U(Bert_layer_fifo_w48_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_61_U(Bert_layer_fifo_w48_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_62_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_63_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_64_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_65_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_66_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_67_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_68_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_69_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_70_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_71_U(Bert_layer_fifo_w48_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_72_U(Bert_layer_fifo_w48_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_73_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_74_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_75_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_76_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_77_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_78_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_79_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_80_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_81_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_82_U(Bert_layer_fifo_w48_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_83_U(Bert_layer_fifo_w48_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_84_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_85_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_86_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_87_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_88_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_89_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_90_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_91_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_92_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_93_U(Bert_layer_fifo_w48_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_94_U(Bert_layer_fifo_w48_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_95_U(Bert_layer_fifo_w48_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_96_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_97_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_98_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_99_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_100_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_101_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_102_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_103_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_104_U(Bert_layer_fifo_w48_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_105_U(Bert_layer_fifo_w48_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_106_U(Bert_layer_fifo_w48_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_107_U(Bert_layer_fifo_w48_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_108_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_109_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_110_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_111_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_112_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_113_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_114_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_115_U(Bert_layer_fifo_w48_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_116_U(Bert_layer_fifo_w48_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_117_U(Bert_layer_fifo_w48_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_118_U(Bert_layer_fifo_w48_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_119_U(Bert_layer_fifo_w48_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_120_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_121_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_122_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_123_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_124_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_125_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_126_U(Bert_layer_fifo_w48_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_127_U(Bert_layer_fifo_w48_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_128_U(Bert_layer_fifo_w48_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_129_U(Bert_layer_fifo_w48_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_130_U(Bert_layer_fifo_w48_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_131_U(Bert_layer_fifo_w48_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_132_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_133_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_134_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_135_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_136_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_137_U(Bert_layer_fifo_w48_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_138_U(Bert_layer_fifo_w48_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_139_U(Bert_layer_fifo_w48_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_140_U(Bert_layer_fifo_w48_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_141_U(Bert_layer_fifo_w48_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_142_U(Bert_layer_fifo_w48_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_143_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_1_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_2_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_3_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_4_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_5_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_6_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_7_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_8_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_9_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_10_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_11_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_12_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_13_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_14_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_15_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_16_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_17_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_18_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_19_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_20_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_21_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_22_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_23_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_24_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_25_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_26_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_27_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_28_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_29_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_30_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_31_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_32_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_33_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_34_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_35_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_36_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_37_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_38_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_39_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_40_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_41_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_42_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_43_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_44_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_45_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_46_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_47_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_48_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_49_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_50_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_51_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_52_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_53_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_54_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_55_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_56_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_57_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_58_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_59_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_60_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_61_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_62_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_63_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_64_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_65_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_66_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_67_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_68_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_69_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_70_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_71_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_72_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_73_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_74_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_75_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_76_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_77_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_78_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_79_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_80_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_81_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_82_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_83_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_84_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_85_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_86_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_87_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_88_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_89_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_90_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_91_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_92_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_93_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_94_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_95_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_96_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_97_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_98_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_99_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_100_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_101_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_102_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_103_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_104_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_105_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_106_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_107_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_108_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_109_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_110_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_111_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_112_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_113_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_114_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_115_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_116_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_117_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_118_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_119_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_120_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_121_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_122_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_123_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_124_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_125_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_126_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_127_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_128_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_129_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_130_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_131_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_132_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_133_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_134_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_135_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_136_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_137_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_138_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_139_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_140_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_141_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_142_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_143_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_322_U0_U(Bert_layer_start_for_PE_8_4_pack_322_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_323_U0_U(Bert_layer_start_for_PE_8_4_pack_323_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_324_U0_U(Bert_layer_start_for_PE_8_4_pack_324_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_325_U0_U(Bert_layer_start_for_PE_8_4_pack_325_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_326_U0_U(Bert_layer_start_for_PE_8_4_pack_326_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_327_U0_U(Bert_layer_start_for_PE_8_4_pack_327_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_328_U0_U(Bert_layer_start_for_PE_8_4_pack_328_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_329_U0_U(Bert_layer_start_for_PE_8_4_pack_329_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_330_U0_U(Bert_layer_start_for_PE_8_4_pack_330_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_331_U0_U(Bert_layer_start_for_PE_8_4_pack_331_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_332_U0_U(Bert_layer_start_for_PE_8_4_pack_332_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_333_U0_U(Bert_layer_start_for_PE_8_4_pack_333_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_334_U0_U(Bert_layer_start_for_PE_8_4_pack_334_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_346_U0_U(Bert_layer_start_for_PE_8_4_pack_346_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_358_U0_U(Bert_layer_start_for_PE_8_4_pack_358_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_370_U0_U(Bert_layer_start_for_PE_8_4_pack_370_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_382_U0_U(Bert_layer_start_for_PE_8_4_pack_382_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_394_U0_U(Bert_layer_start_for_PE_8_4_pack_394_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_406_U0_U(Bert_layer_start_for_PE_8_4_pack_406_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_418_U0_U(Bert_layer_start_for_PE_8_4_pack_418_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_430_U0_U(Bert_layer_start_for_PE_8_4_pack_430_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_442_U0_U(Bert_layer_start_for_PE_8_4_pack_442_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_454_U0_U(Bert_layer_start_for_PE_8_4_pack_454_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_335_U0_U(Bert_layer_start_for_PE_8_4_pack_335_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_336_U0_U(Bert_layer_start_for_PE_8_4_pack_336_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_337_U0_U(Bert_layer_start_for_PE_8_4_pack_337_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_338_U0_U(Bert_layer_start_for_PE_8_4_pack_338_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_339_U0_U(Bert_layer_start_for_PE_8_4_pack_339_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_340_U0_U(Bert_layer_start_for_PE_8_4_pack_340_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_341_U0_U(Bert_layer_start_for_PE_8_4_pack_341_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_342_U0_U(Bert_layer_start_for_PE_8_4_pack_342_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_343_U0_U(Bert_layer_start_for_PE_8_4_pack_343_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_344_U0_U(Bert_layer_start_for_PE_8_4_pack_344_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_345_U0_U(Bert_layer_start_for_PE_8_4_pack_345_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0_U(Bert_layer_start_for_systolic_array_k_768_3_Loop_data_drain_AB_proc22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_348_U0_U(Bert_layer_start_for_PE_8_4_pack_348_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_349_U0_U(Bert_layer_start_for_PE_8_4_pack_349_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_350_U0_U(Bert_layer_start_for_PE_8_4_pack_350_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_351_U0_U(Bert_layer_start_for_PE_8_4_pack_351_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_352_U0_U(Bert_layer_start_for_PE_8_4_pack_352_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_353_U0_U(Bert_layer_start_for_PE_8_4_pack_353_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_354_U0_U(Bert_layer_start_for_PE_8_4_pack_354_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_355_U0_U(Bert_layer_start_for_PE_8_4_pack_355_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_356_U0_U(Bert_layer_start_for_PE_8_4_pack_356_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_357_U0_U(Bert_layer_start_for_PE_8_4_pack_357_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_347_U0_U(Bert_layer_start_for_PE_8_4_pack_347_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_361_U0_U(Bert_layer_start_for_PE_8_4_pack_361_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_362_U0_U(Bert_layer_start_for_PE_8_4_pack_362_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_363_U0_U(Bert_layer_start_for_PE_8_4_pack_363_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_364_U0_U(Bert_layer_start_for_PE_8_4_pack_364_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_365_U0_U(Bert_layer_start_for_PE_8_4_pack_365_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_366_U0_U(Bert_layer_start_for_PE_8_4_pack_366_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_367_U0_U(Bert_layer_start_for_PE_8_4_pack_367_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_368_U0_U(Bert_layer_start_for_PE_8_4_pack_368_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_369_U0_U(Bert_layer_start_for_PE_8_4_pack_369_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_359_U0_U(Bert_layer_start_for_PE_8_4_pack_359_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_360_U0_U(Bert_layer_start_for_PE_8_4_pack_360_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_374_U0_U(Bert_layer_start_for_PE_8_4_pack_374_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_375_U0_U(Bert_layer_start_for_PE_8_4_pack_375_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_376_U0_U(Bert_layer_start_for_PE_8_4_pack_376_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_377_U0_U(Bert_layer_start_for_PE_8_4_pack_377_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_378_U0_U(Bert_layer_start_for_PE_8_4_pack_378_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_379_U0_U(Bert_layer_start_for_PE_8_4_pack_379_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_380_U0_U(Bert_layer_start_for_PE_8_4_pack_380_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_381_U0_U(Bert_layer_start_for_PE_8_4_pack_381_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_371_U0_U(Bert_layer_start_for_PE_8_4_pack_371_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_372_U0_U(Bert_layer_start_for_PE_8_4_pack_372_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_373_U0_U(Bert_layer_start_for_PE_8_4_pack_373_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_387_U0_U(Bert_layer_start_for_PE_8_4_pack_387_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_388_U0_U(Bert_layer_start_for_PE_8_4_pack_388_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_389_U0_U(Bert_layer_start_for_PE_8_4_pack_389_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_390_U0_U(Bert_layer_start_for_PE_8_4_pack_390_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_391_U0_U(Bert_layer_start_for_PE_8_4_pack_391_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_392_U0_U(Bert_layer_start_for_PE_8_4_pack_392_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_393_U0_U(Bert_layer_start_for_PE_8_4_pack_393_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_383_U0_U(Bert_layer_start_for_PE_8_4_pack_383_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_384_U0_U(Bert_layer_start_for_PE_8_4_pack_384_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_385_U0_U(Bert_layer_start_for_PE_8_4_pack_385_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_386_U0_U(Bert_layer_start_for_PE_8_4_pack_386_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_400_U0_U(Bert_layer_start_for_PE_8_4_pack_400_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_401_U0_U(Bert_layer_start_for_PE_8_4_pack_401_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_402_U0_U(Bert_layer_start_for_PE_8_4_pack_402_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_403_U0_U(Bert_layer_start_for_PE_8_4_pack_403_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_404_U0_U(Bert_layer_start_for_PE_8_4_pack_404_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_405_U0_U(Bert_layer_start_for_PE_8_4_pack_405_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_395_U0_U(Bert_layer_start_for_PE_8_4_pack_395_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_396_U0_U(Bert_layer_start_for_PE_8_4_pack_396_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_397_U0_U(Bert_layer_start_for_PE_8_4_pack_397_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_398_U0_U(Bert_layer_start_for_PE_8_4_pack_398_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_399_U0_U(Bert_layer_start_for_PE_8_4_pack_399_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_413_U0_U(Bert_layer_start_for_PE_8_4_pack_413_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_414_U0_U(Bert_layer_start_for_PE_8_4_pack_414_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_415_U0_U(Bert_layer_start_for_PE_8_4_pack_415_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_416_U0_U(Bert_layer_start_for_PE_8_4_pack_416_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_417_U0_U(Bert_layer_start_for_PE_8_4_pack_417_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_407_U0_U(Bert_layer_start_for_PE_8_4_pack_407_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_408_U0_U(Bert_layer_start_for_PE_8_4_pack_408_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_409_U0_U(Bert_layer_start_for_PE_8_4_pack_409_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_410_U0_U(Bert_layer_start_for_PE_8_4_pack_410_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_411_U0_U(Bert_layer_start_for_PE_8_4_pack_411_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_412_U0_U(Bert_layer_start_for_PE_8_4_pack_412_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_426_U0_U(Bert_layer_start_for_PE_8_4_pack_426_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_427_U0_U(Bert_layer_start_for_PE_8_4_pack_427_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_428_U0_U(Bert_layer_start_for_PE_8_4_pack_428_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_429_U0_U(Bert_layer_start_for_PE_8_4_pack_429_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_419_U0_U(Bert_layer_start_for_PE_8_4_pack_419_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_420_U0_U(Bert_layer_start_for_PE_8_4_pack_420_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_421_U0_U(Bert_layer_start_for_PE_8_4_pack_421_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_422_U0_U(Bert_layer_start_for_PE_8_4_pack_422_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_423_U0_U(Bert_layer_start_for_PE_8_4_pack_423_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_424_U0_U(Bert_layer_start_for_PE_8_4_pack_424_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_425_U0_U(Bert_layer_start_for_PE_8_4_pack_425_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_439_U0_U(Bert_layer_start_for_PE_8_4_pack_439_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_440_U0_U(Bert_layer_start_for_PE_8_4_pack_440_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_441_U0_U(Bert_layer_start_for_PE_8_4_pack_441_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_431_U0_U(Bert_layer_start_for_PE_8_4_pack_431_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_432_U0_U(Bert_layer_start_for_PE_8_4_pack_432_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_433_U0_U(Bert_layer_start_for_PE_8_4_pack_433_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_434_U0_U(Bert_layer_start_for_PE_8_4_pack_434_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_435_U0_U(Bert_layer_start_for_PE_8_4_pack_435_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_436_U0_U(Bert_layer_start_for_PE_8_4_pack_436_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_437_U0_U(Bert_layer_start_for_PE_8_4_pack_437_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_438_U0_U(Bert_layer_start_for_PE_8_4_pack_438_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_452_U0_U(Bert_layer_start_for_PE_8_4_pack_452_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_453_U0_U(Bert_layer_start_for_PE_8_4_pack_453_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_443_U0_U(Bert_layer_start_for_PE_8_4_pack_443_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_444_U0_U(Bert_layer_start_for_PE_8_4_pack_444_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_445_U0_U(Bert_layer_start_for_PE_8_4_pack_445_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_446_U0_U(Bert_layer_start_for_PE_8_4_pack_446_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_447_U0_U(Bert_layer_start_for_PE_8_4_pack_447_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_448_U0_U(Bert_layer_start_for_PE_8_4_pack_448_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_449_U0_U(Bert_layer_start_for_PE_8_4_pack_449_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_450_U0_U(Bert_layer_start_for_PE_8_4_pack_450_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_451_U0_U(Bert_layer_start_for_PE_8_4_pack_451_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_465_U0_U(Bert_layer_start_for_PE_8_4_pack_465_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_455_U0_U(Bert_layer_start_for_PE_8_4_pack_455_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_456_U0_U(Bert_layer_start_for_PE_8_4_pack_456_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_457_U0_U(Bert_layer_start_for_PE_8_4_pack_457_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_458_U0_U(Bert_layer_start_for_PE_8_4_pack_458_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_459_U0_U(Bert_layer_start_for_PE_8_4_pack_459_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_460_U0_U(Bert_layer_start_for_PE_8_4_pack_460_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_461_U0_U(Bert_layer_start_for_PE_8_4_pack_461_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_462_U0_U(Bert_layer_start_for_PE_8_4_pack_462_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_463_U0_U(Bert_layer_start_for_PE_8_4_pack_463_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_464_U0_U(Bert_layer_start_for_PE_8_4_pack_464_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_45_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_56_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_67_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_78_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_89_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_910_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1011_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1112_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_013_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_114_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_215_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_316_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_417_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_518_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_619_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_720_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_821_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_922_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1023_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1124_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c1_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c2_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c3_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c4_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c5_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c6_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c7_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c8_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c9_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c10_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c11_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_025_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_126_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_227_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_328_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_429_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_530_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_631_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_732_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_833_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_934_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1035_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1136_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_3_U0_U(Bert_layer_start_for_systolic_array_k_768_3_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds1_acc_outp4_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_fifo_w48_d24_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_445_U(Bert_layer_fifo_w48_d23_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_446_U(Bert_layer_fifo_w48_d22_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_447_U(Bert_layer_fifo_w48_d21_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_448_U(Bert_layer_fifo_w48_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_449_U(Bert_layer_fifo_w48_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_450_U(Bert_layer_fifo_w48_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_451_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_452_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_453_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_454_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_455_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_456_U(Bert_layer_fifo_w48_d23_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_457_U(Bert_layer_fifo_w48_d22_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_458_U(Bert_layer_fifo_w48_d21_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_459_U(Bert_layer_fifo_w48_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_460_U(Bert_layer_fifo_w48_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_461_U(Bert_layer_fifo_w48_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_462_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_463_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_464_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_465_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_466_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_467_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_468_U(Bert_layer_fifo_w48_d22_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_469_U(Bert_layer_fifo_w48_d21_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_470_U(Bert_layer_fifo_w48_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_471_U(Bert_layer_fifo_w48_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_472_U(Bert_layer_fifo_w48_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_473_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_474_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_475_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_476_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_477_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_478_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_479_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_480_U(Bert_layer_fifo_w48_d21_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_481_U(Bert_layer_fifo_w48_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_482_U(Bert_layer_fifo_w48_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_483_U(Bert_layer_fifo_w48_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_484_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_485_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_486_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_487_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_488_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_489_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_490_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_491_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_492_U(Bert_layer_fifo_w48_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_493_U(Bert_layer_fifo_w48_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_494_U(Bert_layer_fifo_w48_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_495_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_496_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_497_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_498_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_499_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_500_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_501_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_502_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_503_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_504_U(Bert_layer_fifo_w48_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_505_U(Bert_layer_fifo_w48_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_506_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_507_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_508_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_509_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_510_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_511_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_512_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_513_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_514_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_515_U(Bert_layer_fifo_w48_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_516_U(Bert_layer_fifo_w48_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_517_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_518_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_519_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_520_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_521_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_522_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_523_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_524_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_525_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_526_U(Bert_layer_fifo_w48_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_527_U(Bert_layer_fifo_w48_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_528_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_529_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_530_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_531_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_532_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_533_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_534_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_535_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_536_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_537_U(Bert_layer_fifo_w48_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_538_U(Bert_layer_fifo_w48_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_539_U(Bert_layer_fifo_w48_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_540_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_541_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_542_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_543_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_544_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_545_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_546_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_547_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_548_U(Bert_layer_fifo_w48_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_549_U(Bert_layer_fifo_w48_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_550_U(Bert_layer_fifo_w48_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_551_U(Bert_layer_fifo_w48_d5_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_552_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_553_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_554_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_555_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_556_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_557_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_558_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_559_U(Bert_layer_fifo_w48_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_560_U(Bert_layer_fifo_w48_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_561_U(Bert_layer_fifo_w48_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_562_U(Bert_layer_fifo_w48_d5_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_563_U(Bert_layer_fifo_w48_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_564_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_565_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_566_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_567_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_568_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_569_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_570_U(Bert_layer_fifo_w48_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_571_U(Bert_layer_fifo_w48_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_572_U(Bert_layer_fifo_w48_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_573_U(Bert_layer_fifo_w48_d5_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_574_U(Bert_layer_fifo_w48_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_575_U(Bert_layer_fifo_w48_d3_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_576_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_577_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_578_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_579_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_580_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_581_U(Bert_layer_fifo_w48_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_582_U(Bert_layer_fifo_w48_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_583_U(Bert_layer_fifo_w48_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_584_U(Bert_layer_fifo_w48_d5_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_585_U(Bert_layer_fifo_w48_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_586_U(Bert_layer_fifo_w48_d3_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_587_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_445_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_446_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_447_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_448_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_449_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_450_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_451_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_452_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_453_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_454_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_455_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_456_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_457_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_458_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_459_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_460_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_461_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_462_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_463_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_464_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_465_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_466_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_467_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_468_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_469_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_470_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_471_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_472_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_473_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_474_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_475_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_476_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_477_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_478_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_479_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_480_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_481_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_482_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_483_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_484_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_485_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_486_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_487_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_488_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_489_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_490_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_491_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_492_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_493_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_494_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_495_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_496_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_497_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_498_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_499_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_500_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_501_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_502_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_503_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_504_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_505_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_506_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_507_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_508_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_509_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_510_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_511_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_512_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_513_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_514_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_515_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_516_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_517_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_518_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_519_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_520_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_521_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_522_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_523_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_524_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_525_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_526_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_527_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_528_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_529_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_530_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_531_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_532_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_533_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_534_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_535_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_536_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_537_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_538_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_539_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_540_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_541_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_542_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_543_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_544_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_545_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_546_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_547_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_548_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_549_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_550_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_551_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_552_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_553_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_554_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_555_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_556_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_557_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_558_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_559_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_560_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_561_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_562_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_563_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_564_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_565_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_566_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_567_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_568_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_569_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_570_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_571_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_572_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_573_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_574_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_575_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_576_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_577_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_578_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_579_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_580_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_581_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_582_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_583_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_584_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_585_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_586_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_587_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_466_U0_U(Bert_layer_start_for_PE_8_4_pack_466_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_467_U0_U(Bert_layer_start_for_PE_8_4_pack_467_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_468_U0_U(Bert_layer_start_for_PE_8_4_pack_468_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_469_U0_U(Bert_layer_start_for_PE_8_4_pack_469_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_470_U0_U(Bert_layer_start_for_PE_8_4_pack_470_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_471_U0_U(Bert_layer_start_for_PE_8_4_pack_471_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_472_U0_U(Bert_layer_start_for_PE_8_4_pack_472_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_473_U0_U(Bert_layer_start_for_PE_8_4_pack_473_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_474_U0_U(Bert_layer_start_for_PE_8_4_pack_474_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_475_U0_U(Bert_layer_start_for_PE_8_4_pack_475_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_476_U0_U(Bert_layer_start_for_PE_8_4_pack_476_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_477_U0_U(Bert_layer_start_for_PE_8_4_pack_477_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_478_U0_U(Bert_layer_start_for_PE_8_4_pack_478_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_490_U0_U(Bert_layer_start_for_PE_8_4_pack_490_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_502_U0_U(Bert_layer_start_for_PE_8_4_pack_502_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_514_U0_U(Bert_layer_start_for_PE_8_4_pack_514_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_526_U0_U(Bert_layer_start_for_PE_8_4_pack_526_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_538_U0_U(Bert_layer_start_for_PE_8_4_pack_538_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_550_U0_U(Bert_layer_start_for_PE_8_4_pack_550_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_562_U0_U(Bert_layer_start_for_PE_8_4_pack_562_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_574_U0_U(Bert_layer_start_for_PE_8_4_pack_574_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_586_U0_U(Bert_layer_start_for_PE_8_4_pack_586_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_598_U0_U(Bert_layer_start_for_PE_8_4_pack_598_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_479_U0_U(Bert_layer_start_for_PE_8_4_pack_479_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_480_U0_U(Bert_layer_start_for_PE_8_4_pack_480_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_481_U0_U(Bert_layer_start_for_PE_8_4_pack_481_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_482_U0_U(Bert_layer_start_for_PE_8_4_pack_482_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_483_U0_U(Bert_layer_start_for_PE_8_4_pack_483_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_484_U0_U(Bert_layer_start_for_PE_8_4_pack_484_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_485_U0_U(Bert_layer_start_for_PE_8_4_pack_485_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_486_U0_U(Bert_layer_start_for_PE_8_4_pack_486_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_487_U0_U(Bert_layer_start_for_PE_8_4_pack_487_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_488_U0_U(Bert_layer_start_for_PE_8_4_pack_488_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_489_U0_U(Bert_layer_start_for_PE_8_4_pack_489_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_3072_Loop_data_drain_AB_proc24_U0_U(Bert_layer_start_for_systolic_array_k_3072_Loop_data_drain_AB_proc24_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_492_U0_U(Bert_layer_start_for_PE_8_4_pack_492_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_493_U0_U(Bert_layer_start_for_PE_8_4_pack_493_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_494_U0_U(Bert_layer_start_for_PE_8_4_pack_494_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_495_U0_U(Bert_layer_start_for_PE_8_4_pack_495_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_496_U0_U(Bert_layer_start_for_PE_8_4_pack_496_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_497_U0_U(Bert_layer_start_for_PE_8_4_pack_497_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_498_U0_U(Bert_layer_start_for_PE_8_4_pack_498_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_499_U0_U(Bert_layer_start_for_PE_8_4_pack_499_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_500_U0_U(Bert_layer_start_for_PE_8_4_pack_500_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_501_U0_U(Bert_layer_start_for_PE_8_4_pack_501_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_491_U0_U(Bert_layer_start_for_PE_8_4_pack_491_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_505_U0_U(Bert_layer_start_for_PE_8_4_pack_505_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_506_U0_U(Bert_layer_start_for_PE_8_4_pack_506_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_507_U0_U(Bert_layer_start_for_PE_8_4_pack_507_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_508_U0_U(Bert_layer_start_for_PE_8_4_pack_508_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_509_U0_U(Bert_layer_start_for_PE_8_4_pack_509_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_510_U0_U(Bert_layer_start_for_PE_8_4_pack_510_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_511_U0_U(Bert_layer_start_for_PE_8_4_pack_511_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_512_U0_U(Bert_layer_start_for_PE_8_4_pack_512_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_513_U0_U(Bert_layer_start_for_PE_8_4_pack_513_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_503_U0_U(Bert_layer_start_for_PE_8_4_pack_503_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_504_U0_U(Bert_layer_start_for_PE_8_4_pack_504_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_518_U0_U(Bert_layer_start_for_PE_8_4_pack_518_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_519_U0_U(Bert_layer_start_for_PE_8_4_pack_519_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_520_U0_U(Bert_layer_start_for_PE_8_4_pack_520_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_521_U0_U(Bert_layer_start_for_PE_8_4_pack_521_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_522_U0_U(Bert_layer_start_for_PE_8_4_pack_522_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_523_U0_U(Bert_layer_start_for_PE_8_4_pack_523_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_524_U0_U(Bert_layer_start_for_PE_8_4_pack_524_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_525_U0_U(Bert_layer_start_for_PE_8_4_pack_525_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_515_U0_U(Bert_layer_start_for_PE_8_4_pack_515_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_516_U0_U(Bert_layer_start_for_PE_8_4_pack_516_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_517_U0_U(Bert_layer_start_for_PE_8_4_pack_517_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_531_U0_U(Bert_layer_start_for_PE_8_4_pack_531_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_532_U0_U(Bert_layer_start_for_PE_8_4_pack_532_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_533_U0_U(Bert_layer_start_for_PE_8_4_pack_533_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_534_U0_U(Bert_layer_start_for_PE_8_4_pack_534_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_535_U0_U(Bert_layer_start_for_PE_8_4_pack_535_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_536_U0_U(Bert_layer_start_for_PE_8_4_pack_536_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_537_U0_U(Bert_layer_start_for_PE_8_4_pack_537_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_527_U0_U(Bert_layer_start_for_PE_8_4_pack_527_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_528_U0_U(Bert_layer_start_for_PE_8_4_pack_528_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_529_U0_U(Bert_layer_start_for_PE_8_4_pack_529_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_530_U0_U(Bert_layer_start_for_PE_8_4_pack_530_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_544_U0_U(Bert_layer_start_for_PE_8_4_pack_544_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_545_U0_U(Bert_layer_start_for_PE_8_4_pack_545_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_546_U0_U(Bert_layer_start_for_PE_8_4_pack_546_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_547_U0_U(Bert_layer_start_for_PE_8_4_pack_547_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_548_U0_U(Bert_layer_start_for_PE_8_4_pack_548_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_549_U0_U(Bert_layer_start_for_PE_8_4_pack_549_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_539_U0_U(Bert_layer_start_for_PE_8_4_pack_539_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_540_U0_U(Bert_layer_start_for_PE_8_4_pack_540_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_541_U0_U(Bert_layer_start_for_PE_8_4_pack_541_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_542_U0_U(Bert_layer_start_for_PE_8_4_pack_542_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_543_U0_U(Bert_layer_start_for_PE_8_4_pack_543_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_557_U0_U(Bert_layer_start_for_PE_8_4_pack_557_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_558_U0_U(Bert_layer_start_for_PE_8_4_pack_558_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_559_U0_U(Bert_layer_start_for_PE_8_4_pack_559_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_560_U0_U(Bert_layer_start_for_PE_8_4_pack_560_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_561_U0_U(Bert_layer_start_for_PE_8_4_pack_561_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_551_U0_U(Bert_layer_start_for_PE_8_4_pack_551_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_552_U0_U(Bert_layer_start_for_PE_8_4_pack_552_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_553_U0_U(Bert_layer_start_for_PE_8_4_pack_553_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_554_U0_U(Bert_layer_start_for_PE_8_4_pack_554_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_555_U0_U(Bert_layer_start_for_PE_8_4_pack_555_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_556_U0_U(Bert_layer_start_for_PE_8_4_pack_556_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_570_U0_U(Bert_layer_start_for_PE_8_4_pack_570_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_571_U0_U(Bert_layer_start_for_PE_8_4_pack_571_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_572_U0_U(Bert_layer_start_for_PE_8_4_pack_572_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_573_U0_U(Bert_layer_start_for_PE_8_4_pack_573_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_563_U0_U(Bert_layer_start_for_PE_8_4_pack_563_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_564_U0_U(Bert_layer_start_for_PE_8_4_pack_564_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_565_U0_U(Bert_layer_start_for_PE_8_4_pack_565_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_566_U0_U(Bert_layer_start_for_PE_8_4_pack_566_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_567_U0_U(Bert_layer_start_for_PE_8_4_pack_567_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_568_U0_U(Bert_layer_start_for_PE_8_4_pack_568_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_569_U0_U(Bert_layer_start_for_PE_8_4_pack_569_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_583_U0_U(Bert_layer_start_for_PE_8_4_pack_583_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_584_U0_U(Bert_layer_start_for_PE_8_4_pack_584_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_585_U0_U(Bert_layer_start_for_PE_8_4_pack_585_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_575_U0_U(Bert_layer_start_for_PE_8_4_pack_575_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_576_U0_U(Bert_layer_start_for_PE_8_4_pack_576_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_577_U0_U(Bert_layer_start_for_PE_8_4_pack_577_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_578_U0_U(Bert_layer_start_for_PE_8_4_pack_578_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_579_U0_U(Bert_layer_start_for_PE_8_4_pack_579_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_580_U0_U(Bert_layer_start_for_PE_8_4_pack_580_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_581_U0_U(Bert_layer_start_for_PE_8_4_pack_581_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_582_U0_U(Bert_layer_start_for_PE_8_4_pack_582_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_596_U0_U(Bert_layer_start_for_PE_8_4_pack_596_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_597_U0_U(Bert_layer_start_for_PE_8_4_pack_597_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_587_U0_U(Bert_layer_start_for_PE_8_4_pack_587_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_588_U0_U(Bert_layer_start_for_PE_8_4_pack_588_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_589_U0_U(Bert_layer_start_for_PE_8_4_pack_589_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_590_U0_U(Bert_layer_start_for_PE_8_4_pack_590_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_591_U0_U(Bert_layer_start_for_PE_8_4_pack_591_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_592_U0_U(Bert_layer_start_for_PE_8_4_pack_592_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_593_U0_U(Bert_layer_start_for_PE_8_4_pack_593_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_594_U0_U(Bert_layer_start_for_PE_8_4_pack_594_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_595_U0_U(Bert_layer_start_for_PE_8_4_pack_595_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_609_U0_U(Bert_layer_start_for_PE_8_4_pack_609_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_599_U0_U(Bert_layer_start_for_PE_8_4_pack_599_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_600_U0_U(Bert_layer_start_for_PE_8_4_pack_600_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_601_U0_U(Bert_layer_start_for_PE_8_4_pack_601_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_602_U0_U(Bert_layer_start_for_PE_8_4_pack_602_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_603_U0_U(Bert_layer_start_for_PE_8_4_pack_603_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_604_U0_U(Bert_layer_start_for_PE_8_4_pack_604_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_605_U0_U(Bert_layer_start_for_PE_8_4_pack_605_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_606_U0_U(Bert_layer_start_for_PE_8_4_pack_606_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_607_U0_U(Bert_layer_start_for_PE_8_4_pack_607_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_608_U0_U(Bert_layer_start_for_PE_8_4_pack_608_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_45_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_56_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_67_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_78_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_89_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_910_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1011_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1112_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_013_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_114_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_215_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_316_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_417_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_518_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_619_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_720_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_821_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_922_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1023_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1124_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c1_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c2_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c3_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c4_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c5_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c6_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c7_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c8_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c9_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c10_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c11_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_025_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_126_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_227_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_328_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_429_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_530_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_631_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_732_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_833_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_934_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1035_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1136_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_3072_U0_U(Bert_layer_start_for_systolic_array_k_3072_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds2_acc_outp5_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_mean1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v353_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v354_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v358_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v359_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v362_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v363_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1062.77 seconds. CPU system time: 30.86 seconds. Elapsed time: 1233.45 seconds; current allocated memory: 14.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 171.25 seconds. CPU system time: 1.31 seconds. Elapsed time: 176.84 seconds; current allocated memory: 14.648 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3729.53 seconds. CPU system time: 113.87 seconds. Elapsed time: 4259.34 seconds; current allocated memory: 14.265 GB.
INFO: [HLS 200-112] Total CPU user time: 3735.71 seconds. Total CPU system time: 115.06 seconds. Total elapsed time: 4264.99 seconds; peak allocated memory: 14.711 GB.
