[ActiveSupport MAP]
Device = LFE5U-45F;
Package = CABGA256;
Performance = 7;
LUTS_avail = 43848;
LUTS_used = 18875;
FF_avail = 44045;
FF_used = 12252;
INPUT_LVCMOS33 = 14;
INPUT_LVDS = 5;
OUTPUT_LVCMOS25 = 2;
OUTPUT_LVCMOS33 = 34;
OUTPUT_SSTL135D_I = 1;
OUTPUT_SSTL135_I = 26;
BIDI_LVCMOS33 = 1;
BIDI_SSTL135D_I = 2;
BIDI_SSTL135_I = 16;
IO_avail = 197;
IO_used = 109;
EBR_avail = 108;
EBR_used = 58;
;
; start of DSP statistics
MULT18X18D = 7;
MULT9X9D = 0;
ALU54B = 2;
ALU24B = 0;
PRADD18A = 0;
PRADD9A = 0;
DSP_MULT_avail = 144;
DSP_MULT_used = 14;
DSP_ALU_avail = 72;
DSP_ALU_used = 4;
DSP_PRADD_avail = 144;
DSP_PRADD_used = 0;
; end of DSP statistics
;
; Begin EBR Section
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_1_8_0;
Type = DP16KD;
Width_B = 8;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_0_0_17;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_0_1_16;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_0_2_15;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_0_3_14;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_0_4_13;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_0_5_12;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_0_6_11;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_0_7_10;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_0_8_9;
Type = DP16KD;
Width_B = 8;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_1_0_8;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_1_1_7;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_1_2_6;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_1_3_5;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_1_4_4;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_1_5_3;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_1_6_2;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr8012409680124096p13a9735a_1_7_1;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr8012409680124096p13a9735a__PMIP__4096__80__80__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr124124p130655d1_0_0_0;
Type = DP16KD;
Width_B = 1;
Depth_A = 4;
Depth_B = 4;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr124124p130655d1__PMIP__4__1__1__-1B;
Instance_Name = df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_1/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr124124p130655d1_0_0_0_0;
Type = DP16KD;
Width_B = 1;
Depth_A = 4;
Depth_B = 4;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr124124p130655d1_0__PMIP__4__1__1__-1B;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_2_0;
Type = PDPW16KD;
Width = 24;
Depth_R = 128;
Depth_W = 128;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = sfifo_128x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_0_2;
Type = PDPW16KD;
Width = 36;
Depth_R = 128;
Depth_W = 128;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = sfifo_128x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_1_1;
Type = PDPW16KD;
Width = 36;
Depth_R = 128;
Depth_W = 128;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = sfifo_128x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_0_2;
Type = PDPW16KD;
Width = 36;
Depth_R = 128;
Depth_W = 128;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = sfifo_128x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_1_1;
Type = PDPW16KD;
Width = 36;
Depth_R = 128;
Depth_W = 128;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = sfifo_128x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_2_0;
Type = PDPW16KD;
Width = 24;
Depth_R = 128;
Depth_W = 128;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = sfifo_128x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_0_2;
Type = PDPW16KD;
Width = 36;
Depth_R = 128;
Depth_W = 128;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = sfifo_128x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_1_1;
Type = PDPW16KD;
Width = 36;
Depth_R = 128;
Depth_W = 128;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = sfifo_128x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_2_0;
Type = PDPW16KD;
Width = 24;
Depth_R = 128;
Depth_W = 128;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = sfifo_128x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_0_2;
Type = PDPW16KD;
Width = 36;
Depth_R = 128;
Depth_W = 128;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = sfifo_128x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_1_1;
Type = PDPW16KD;
Width = 36;
Depth_R = 128;
Depth_W = 128;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = sfifo_128x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_2_0;
Type = PDPW16KD;
Width = 24;
Depth_R = 128;
Depth_W = 128;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = sfifo_128x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_0_2;
Type = PDPW16KD;
Width = 36;
Depth_R = 256;
Depth_W = 256;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = asfifo_256x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_1_1;
Type = PDPW16KD;
Width = 36;
Depth_R = 256;
Depth_W = 256;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = asfifo_256x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_2_0;
Type = PDPW16KD;
Width = 24;
Depth_R = 256;
Depth_W = 256;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = asfifo_256x96.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/pdp_ram_0_0_1;
Type = PDPW16KD;
Width = 36;
Depth_R = 256;
Depth_W = 256;
REGMODE = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = asfifo_256x64.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/pdp_ram_0_1_0;
Type = PDPW16KD;
Width = 28;
Depth_R = 256;
Depth_W = 256;
REGMODE = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = asfifo_256x64.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/pdp_ram_0_0_1;
Type = PDPW16KD;
Width = 36;
Depth_R = 256;
Depth_W = 256;
REGMODE = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = asfifo_256x64.lpc;
Instance_Name = u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/pdp_ram_0_1_0;
Type = PDPW16KD;
Width = 28;
Depth_R = 256;
Depth_W = 256;
REGMODE = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = asfifo_256x64.lpc;
Instance_Name = u_eth_top/u_ip_top/u_icmp_top/icmp_synfifo_data_2048x8/pdp_ram_0_0_0;
Type = DP16KD;
Width_B = 8;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = synfifo_data_2048x8.lpc;
Instance_Name = u_eth_top/u_ip_top/u_udp_top/udprx_dataram/dataram_2048x8_0_0_0;
Type = DP16KD;
Width_B = 8;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = INIT_ALL_0s;
MEM_LPC_FILE = dataram_2048x8.lpc;
Instance_Name = u_eth_top/u_mac_top/u_mac_rx/u_fifo_mac_frame_2048x10/pdp_ram_0_0_1;
Type = DP16KD;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = fifo_mac_frame_2048x10.lpc;
Instance_Name = u_eth_top/u_mac_top/u_mac_rx/u_fifo_mac_frame_2048x10/pdp_ram_0_1_0;
Type = DP16KD;
Width_B = 1;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = fifo_mac_frame_2048x10.lpc;
Instance_Name = u_eth_top/u_mac_top/u_mac_tx/u_fifo_mac_frame_2048x10/pdp_ram_0_0_1;
Type = DP16KD;
Width_B = 8;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = fifo_mac_frame_2048x10.lpc;
Instance_Name = u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0;
Type = DP16KD;
Width_B = 2;
Depth_A = 32;
Depth_B = 32;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = dcfifo_rmiirx_36x2.lpc;
Instance_Name = u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0;
Type = DP16KD;
Width_B = 2;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = dcfifo_rmiitx_4096x2.lpc;
Instance_Name = u_eth_top/u_udpcom_control/u_datagram_parser/code1_ram/code_ram128x32_0_0_0;
Type = PDPW16KD;
Width = 8;
Depth_R = 512;
Depth_W = 128;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_INIT_FILE = INIT_ALL_0s;
MEM_LPC_FILE = code_ram128x32.lpc;
Instance_Name = u_eth_top/u_udpcom_control/u_datagram_parser/code2_ram/code_ram128x32_0_0_0;
Type = PDPW16KD;
Width = 8;
Depth_R = 512;
Depth_W = 128;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_INIT_FILE = INIT_ALL_0s;
MEM_LPC_FILE = code_ram128x32.lpc;
Instance_Name = u_eth_top/u_udpcom_control/u_datagram_parser/u_cache_data/dataram_1024x8_0_0_0;
Type = DP16KD;
Width_B = 8;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = INIT_ALL_0s;
MEM_LPC_FILE = dataram_1024x8.lpc;
Instance_Name = u_eth_top/u_udpcom_control/u_datagram_parser/u_calib_data1/dataram_1024x8_0_0_0;
Type = DP16KD;
Width_B = 8;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = INIT_ALL_0s;
MEM_LPC_FILE = dataram_1024x8.lpc;
Instance_Name = u_eth_top/u_udpcom_control/u_datagram_parser/u_calib_data2/dataram_1024x8_0_0_0;
Type = DP16KD;
Width_B = 8;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = INIT_ALL_0s;
MEM_LPC_FILE = dataram_1024x8.lpc;
Instance_Name = u_eth_top/u_udpcom_control/u_datagram_parser/u_loop_data1/dataram_1024x8_0_0_0;
Type = DP16KD;
Width_B = 8;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = INIT_ALL_0s;
MEM_LPC_FILE = dataram_1024x8.lpc;
Instance_Name = u_eth_top/u_udpcom_control/u_datagram_parser/u_loop_data2/dataram_1024x8_0_0_0;
Type = DP16KD;
Width_B = 8;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = INIT_ALL_0s;
MEM_LPC_FILE = dataram_1024x8.lpc;
Instance_Name = u_eth_top/u_udpcom_control/u_datagram_parser/udprx_dataram/dataram_2048x8_0_0_0;
Type = DP16KD;
Width_B = 8;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = INIT_ALL_0s;
MEM_LPC_FILE = dataram_2048x8.lpc;
Instance_Name = u_eth_top/u_udpcom_control/u_parameter_init/u1_sfifo_64x48/pdp_ram_0_0_1;
Type = PDPW16KD;
Width = 36;
Depth_R = 64;
Depth_W = 64;
REGMODE = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = sfifo_64x48.lpc;
Instance_Name = u_eth_top/u_udpcom_control/u_parameter_init/u1_sfifo_64x48/pdp_ram_0_1_0;
Type = PDPW16KD;
Width = 12;
Depth_R = 64;
Depth_W = 64;
REGMODE = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = sfifo_64x48.lpc;
Instance_Name = u_mpt2042_top/u1_mpt2042_cfg/u_mpt2042_rom/mpt2042_rom_0_0_0;
Type = DP16KD;
Width_A = 8;
Depth_A = 64;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = mpt2042_rom_128x8.mem;
MEM_LPC_FILE = mpt2042_rom.lpc;
Instance_Name = u_mpt2042_top/u2_mpt2042_cfg/u_mpt2042_rom/mpt2042_rom_0_0_0;
Type = DP16KD;
Width_A = 8;
Depth_A = 64;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = mpt2042_rom_128x8.mem;
MEM_LPC_FILE = mpt2042_rom.lpc;
; End EBR Section
; Begin PLL Section
Instance_Name = u_eth_top/u_eth_pll/PLLInst_0;
Type = EHXPLLL;
CLKOP_Post_Divider_A_Input = DIVA;
CLKOS_Post_Divider_B_Input = DIVB;
CLKOS2_Post_Divider_C_Input = DIVC;
CLKOS3_Post_Divider_D_Input = DIVD;
FB_MODE = CLKOP;
CLKI_Divider = 1;
CLKFB_Divider = 1;
CLKOP_Divider = 12;
CLKOS_Divider = 12;
CLKOS2_Divider = 1;
CLKOS3_Divider = 1;
CLKOP_Desired_Phase_Shift(degree) = 0;
CLKOP_Trim_Option_Rising/Falling = FALLING;
CLKOP_Trim_Option_Delay = 0;
CLKOS_Desired_Phase_Shift(degree) = 90;
CLKOS_Trim_Option_Rising/Falling = FALLING;
CLKOS_Trim_Option_Delay = 0;
CLKOS2_Desired_Phase_Shift(degree) = 0;
CLKOS3_Desired_Phase_Shift(degree) = 0;
Instance_Name = u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0;
Type = EHXPLLL;
CLKOP_Post_Divider_A_Input = DIVA;
CLKOS_Post_Divider_B_Input = DIVB;
CLKOS2_Post_Divider_C_Input = DIVC;
CLKOS3_Post_Divider_D_Input = DIVD;
FB_MODE = CLKOP;
CLKI_Divider = 1;
CLKFB_Divider = 3;
CLKOP_Divider = 2;
CLKOS_Divider = 6;
CLKOS2_Divider = 1;
CLKOS3_Divider = 1;
CLKOP_Desired_Phase_Shift(degree) = 0;
CLKOP_Trim_Option_Rising/Falling = FALLING;
CLKOP_Trim_Option_Delay = 0;
CLKOS_Desired_Phase_Shift(degree) = 0;
CLKOS_Trim_Option_Rising/Falling = FALLING;
CLKOS_Trim_Option_Delay = 0;
CLKOS2_Desired_Phase_Shift(degree) = 0;
CLKOS3_Desired_Phase_Shift(degree) = 0;
Instance_Name = u_pll/PLLInst_0;
Type = EHXPLLL;
CLKOP_Post_Divider_A_Input = DIVA;
CLKOS_Post_Divider_B_Input = DIVB;
CLKOS2_Post_Divider_C_Input = DIVC;
CLKOS3_Post_Divider_D_Input = DIVD;
FB_MODE = CLKOP;
CLKI_Divider = 1;
CLKFB_Divider = 1;
CLKOP_Divider = 12;
CLKOS_Divider = 6;
CLKOS2_Divider = 4;
CLKOS3_Divider = 1;
CLKOP_Desired_Phase_Shift(degree) = 0;
CLKOP_Trim_Option_Rising/Falling = FALLING;
CLKOP_Trim_Option_Delay = 0;
CLKOS_Desired_Phase_Shift(degree) = 0;
CLKOS_Trim_Option_Rising/Falling = FALLING;
CLKOS_Trim_Option_Delay = 0;
CLKOS2_Desired_Phase_Shift(degree) = 0;
CLKOS3_Desired_Phase_Shift(degree) = 0;
; End PLL Section
