[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PatternAssignment/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 117
LIB: work
FILE: ${SURELOG_DIR}/tests/PatternAssignment/dut.sv
n<> u<116> t<Top_level_rule> c<1> l<1:1> el<16:1>
  n<> u<1> t<Null_rule> p<116> s<115> l<1:1>
  n<> u<115> t<Source_text> p<116> c<114> l<1:1> el<15:10>
    n<> u<114> t<Description> p<115> c<113> l<1:1> el<15:10>
      n<> u<113> t<Module_declaration> p<114> c<5> l<1:1> el<15:10>
        n<> u<5> t<Module_nonansi_header> p<113> c<2> s<32> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<32> t<Module_item> p<113> c<31> s<40> l<3:1> el<6:18>
          n<> u<31> t<Non_port_module_item> p<32> c<30> l<3:1> el<6:18>
            n<> u<30> t<Module_or_generate_item> p<31> c<29> l<3:1> el<6:18>
              n<> u<29> t<Module_common_item> p<30> c<28> l<3:1> el<6:18>
                n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<3:1> el<6:18>
                  n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<3:1> el<6:18>
                    n<> u<26> t<Data_declaration> p<27> c<25> l<3:1> el<6:18>
                      n<> u<25> t<Type_declaration> p<26> c<23> l<3:1> el<6:18>
                        n<> u<23> t<Data_type> p<25> c<7> s<24> l<3:9> el<6:2>
                          n<> u<7> t<Struct_union> p<23> c<6> s<8> l<3:9> el<3:15>
                            n<> u<6> t<Struct_keyword> p<7> l<3:9> el<3:15>
                          n<> u<8> t<Packed_keyword> p<23> s<15> l<3:16> el<3:22>
                          n<> u<15> t<Struct_union_member> p<23> c<11> s<22> l<4:3> el<4:11>
                            n<> u<11> t<Data_type_or_void> p<15> c<10> s<14> l<4:3> el<4:8>
                              n<> u<10> t<Data_type> p<11> c<9> l<4:3> el<4:8>
                                n<> u<9> t<IntVec_TypeLogic> p<10> l<4:3> el<4:8>
                            n<> u<14> t<List_of_variable_decl_assignments> p<15> c<13> l<4:9> el<4:10>
                              n<> u<13> t<Variable_decl_assignment> p<14> c<12> l<4:9> el<4:10>
                                n<a> u<12> t<STRING_CONST> p<13> l<4:9> el<4:10>
                          n<> u<22> t<Struct_union_member> p<23> c<18> l<5:3> el<5:11>
                            n<> u<18> t<Data_type_or_void> p<22> c<17> s<21> l<5:3> el<5:8>
                              n<> u<17> t<Data_type> p<18> c<16> l<5:3> el<5:8>
                                n<> u<16> t<IntVec_TypeLogic> p<17> l<5:3> el<5:8>
                            n<> u<21> t<List_of_variable_decl_assignments> p<22> c<20> l<5:9> el<5:10>
                              n<> u<20> t<Variable_decl_assignment> p<21> c<19> l<5:9> el<5:10>
                                n<b> u<19> t<STRING_CONST> p<20> l<5:9> el<5:10>
                        n<typedef_struct> u<24> t<STRING_CONST> p<25> l<6:3> el<6:17>
        n<> u<40> t<Module_item> p<113> c<39> s<57> l<8:1> el<8:18>
          n<> u<39> t<Port_declaration> p<40> c<38> l<8:1> el<8:17>
            n<> u<38> t<Interface_port_declaration> p<39> c<34> l<8:1> el<8:17>
              n<typedef_struct> u<34> t<Interface_identifier> p<38> c<33> s<37> l<8:1> el<8:15>
                n<typedef_struct> u<33> t<STRING_CONST> p<34> l<8:1> el<8:15>
              n<> u<37> t<List_of_interface_identifiers> p<38> c<36> l<8:16> el<8:17>
                n<c> u<36> t<Interface_identifier> p<37> c<35> l<8:16> el<8:17>
                  n<c> u<35> t<STRING_CONST> p<36> l<8:16> el<8:17>
        n<> u<57> t<Module_item> p<113> c<56> s<111> l<9:1> el<9:19>
          n<> u<56> t<Non_port_module_item> p<57> c<55> l<9:1> el<9:19>
            n<> u<55> t<Module_or_generate_item> p<56> c<54> l<9:1> el<9:19>
              n<> u<54> t<Module_common_item> p<55> c<53> l<9:1> el<9:19>
                n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<9:1> el<9:19>
                  n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<9:1> el<9:19>
                    n<> u<51> t<Data_declaration> p<52> c<50> l<9:1> el<9:19>
                      n<> u<50> t<Variable_declaration> p<51> c<42> l<9:1> el<9:19>
                        n<> u<42> t<Data_type> p<50> c<41> s<49> l<9:1> el<9:6>
                          n<> u<41> t<IntVec_TypeLogic> p<42> l<9:1> el<9:6>
                        n<> u<49> t<List_of_variable_decl_assignments> p<50> c<48> l<9:7> el<9:18>
                          n<> u<48> t<Variable_decl_assignment> p<49> c<43> l<9:7> el<9:18>
                            n<test> u<43> t<STRING_CONST> p<48> s<47> l<9:7> el<9:11>
                            n<> u<47> t<Expression> p<48> c<46> l<9:14> el<9:18>
                              n<> u<46> t<Primary> p<47> c<45> l<9:14> el<9:18>
                                n<> u<45> t<Primary_literal> p<46> c<44> l<9:14> el<9:18>
                                  n<> u<44> t<Number_1Tickb1> p<45> l<9:14> el<9:18>
        n<> u<111> t<Module_item> p<113> c<110> s<112> l<10:1> el<13:3>
          n<> u<110> t<Non_port_module_item> p<111> c<109> l<10:1> el<13:3>
            n<> u<109> t<Module_or_generate_item> p<110> c<108> l<10:1> el<13:3>
              n<> u<108> t<Module_common_item> p<109> c<107> l<10:1> el<13:3>
                n<> u<107> t<Continuous_assign> p<108> c<106> l<10:1> el<13:3>
                  n<> u<106> t<List_of_net_assignments> p<107> c<105> l<10:8> el<13:2>
                    n<> u<105> t<Net_assignment> p<106> c<62> l<10:8> el<13:2>
                      n<> u<62> t<Net_lvalue> p<105> c<59> s<104> l<10:8> el<10:9>
                        n<> u<59> t<Ps_or_hierarchical_identifier> p<62> c<58> s<61> l<10:8> el<10:9>
                          n<c> u<58> t<STRING_CONST> p<59> l<10:8> el<10:9>
                        n<> u<61> t<Constant_select> p<62> c<60> l<10:10> el<10:10>
                          n<> u<60> t<Constant_bit_select> p<61> l<10:10> el<10:10>
                      n<> u<104> t<Expression> p<105> c<103> l<10:12> el<13:2>
                        n<> u<103> t<Primary> p<104> c<102> l<10:12> el<13:2>
                          n<> u<102> t<Assignment_pattern_expression> p<103> c<101> l<10:12> el<13:2>
                            n<> u<101> t<Assignment_pattern> p<102> c<64> l<10:12> el<13:2>
                              n<> u<64> t<Structure_pattern_key> p<101> c<63> s<84> l<11:3> el<11:4>
                                n<a> u<63> t<STRING_CONST> p<64> l<11:3> el<11:4>
                              n<> u<84> t<Expression> p<101> c<74> s<86> l<11:7> el<11:33>
                                n<> u<74> t<Expression> p<84> c<68> s<83> l<11:7> el<11:19>
                                  n<> u<68> t<Expression> p<74> c<67> s<73> l<11:7> el<11:11>
                                    n<> u<67> t<Primary> p<68> c<66> l<11:7> el<11:11>
                                      n<> u<66> t<Primary_literal> p<67> c<65> l<11:7> el<11:11>
                                        n<test> u<65> t<STRING_CONST> p<66> l<11:7> el<11:11>
                                  n<> u<73> t<BinOp_Equiv> p<74> s<72> l<11:12> el<11:14>
                                  n<> u<72> t<Expression> p<74> c<71> l<11:15> el<11:19>
                                    n<> u<71> t<Primary> p<72> c<70> l<11:15> el<11:19>
                                      n<> u<70> t<Primary_literal> p<71> c<69> l<11:15> el<11:19>
                                        n<> u<69> t<Number_1Tickb1> p<70> l<11:15> el<11:19>
                                n<> u<83> t<QMARK> p<84> s<78> l<11:20> el<11:21>
                                n<> u<78> t<Expression> p<84> c<77> s<82> l<11:22> el<11:26>
                                  n<> u<77> t<Primary> p<78> c<76> l<11:22> el<11:26>
                                    n<> u<76> t<Primary_literal> p<77> c<75> l<11:22> el<11:26>
                                      n<> u<75> t<Number_1Tickb0> p<76> l<11:22> el<11:26>
                                n<> u<82> t<Expression> p<84> c<81> l<11:29> el<11:33>
                                  n<> u<81> t<Primary> p<82> c<80> l<11:29> el<11:33>
                                    n<> u<80> t<Primary_literal> p<81> c<79> l<11:29> el<11:33>
                                      n<> u<79> t<Number_1Tickb1> p<80> l<11:29> el<11:33>
                              n<> u<86> t<Structure_pattern_key> p<101> c<85> s<100> l<12:3> el<12:4>
                                n<b> u<85> t<STRING_CONST> p<86> l<12:3> el<12:4>
                              n<> u<100> t<Expression> p<101> c<90> l<12:7> el<12:25>
                                n<> u<90> t<Expression> p<100> c<89> s<99> l<12:7> el<12:11>
                                  n<> u<89> t<Primary> p<90> c<88> l<12:7> el<12:11>
                                    n<> u<88> t<Primary_literal> p<89> c<87> l<12:7> el<12:11>
                                      n<> u<87> t<Number_1Tickb1> p<88> l<12:7> el<12:11>
                                n<> u<99> t<QMARK> p<100> s<94> l<12:12> el<12:13>
                                n<> u<94> t<Expression> p<100> c<93> s<98> l<12:14> el<12:18>
                                  n<> u<93> t<Primary> p<94> c<92> l<12:14> el<12:18>
                                    n<> u<92> t<Primary_literal> p<93> c<91> l<12:14> el<12:18>
                                      n<> u<91> t<Number_1Tickb1> p<92> l<12:14> el<12:18>
                                n<> u<98> t<Expression> p<100> c<97> l<12:21> el<12:25>
                                  n<> u<97> t<Primary> p<98> c<96> l<12:21> el<12:25>
                                    n<> u<96> t<Primary_literal> p<97> c<95> l<12:21> el<12:25>
                                      n<> u<95> t<Number_1Tickb0> p<96> l<12:21> el<12:25>
        n<> u<112> t<ENDMODULE> p<113> l<15:1> el<15:10>
AST_DEBUG_END
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PatternAssignment/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               7
ContAssign                                             1
Design                                                 1
LogicNet                                               1
LogicTypespec                                          3
Module                                                 2
Operation                                              4
RefObj                                                 2
RefTypespec                                            7
StringTypespec                                         2
StructNet                                              1
StructTypespec                                         1
TaggedPattern                                          2
TypedefTypespec                                        1
TypespecMember                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PatternAssignment/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PatternAssignment/dut.sv, line:1:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_TypedefTypespec: (typedef_struct), line:6:3, endln:6:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PatternAssignment/dut.sv, line:1:1, endln:15:10
    |vpiName:typedef_struct
    |vpiTypedefAlias:
    \_RefTypespec: (work@dut.typedef_struct), line:3:9, endln:6:2
      |vpiParent:
      \_TypedefTypespec: (typedef_struct), line:6:3, endln:6:17
      |vpiFullName:work@dut.typedef_struct
      |vpiActual:
      \_StructTypespec: , line:3:9, endln:6:2
  |vpiTypedef:
  \_StructTypespec: , line:3:9, endln:6:2
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PatternAssignment/dut.sv, line:1:1, endln:15:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (a), line:4:9, endln:4:10
      |vpiParent:
      \_StructTypespec: , line:3:9, endln:6:2
      |vpiName:a
      |vpiTypespec:
      \_RefTypespec: (work@dut.a), line:4:3, endln:4:8
        |vpiParent:
        \_TypespecMember: (a), line:4:9, endln:4:10
        |vpiFullName:work@dut.a
        |vpiActual:
        \_LogicTypespec: , line:4:3, endln:4:8
    |vpiTypespecMember:
    \_TypespecMember: (b), line:5:9, endln:5:10
      |vpiParent:
      \_StructTypespec: , line:3:9, endln:6:2
      |vpiName:b
      |vpiTypespec:
      \_RefTypespec: (work@dut.b), line:5:3, endln:5:8
        |vpiParent:
        \_TypespecMember: (b), line:5:9, endln:5:10
        |vpiFullName:work@dut.b
        |vpiActual:
        \_LogicTypespec: , line:5:3, endln:5:8
  |vpiTypedef:
  \_LogicTypespec: , line:4:3, endln:4:8
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PatternAssignment/dut.sv, line:1:1, endln:15:10
  |vpiTypedef:
  \_LogicTypespec: , line:5:3, endln:5:8
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PatternAssignment/dut.sv, line:1:1, endln:15:10
  |vpiTypedef:
  \_StringTypespec: , line:11:3, endln:11:4
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PatternAssignment/dut.sv, line:1:1, endln:15:10
  |vpiTypedef:
  \_StringTypespec: , line:12:3, endln:12:4
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PatternAssignment/dut.sv, line:1:1, endln:15:10
  |vpiTypedef:
  \_LogicTypespec: , line:9:1, endln:9:6
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PatternAssignment/dut.sv, line:1:1, endln:15:10
  |vpiImportTypespec:
  \_TypedefTypespec: (typedef_struct), line:6:3, endln:6:17
  |vpiImportTypespec:
  \_StructTypespec: , line:3:9, endln:6:2
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:3, endln:4:8
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:3, endln:5:8
  |vpiImportTypespec:
  \_StringTypespec: , line:11:3, endln:11:4
  |vpiImportTypespec:
  \_StringTypespec: , line:12:3, endln:12:4
  |vpiImportTypespec:
  \_StructNet: (work@dut.c), line:8:16, endln:8:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PatternAssignment/dut.sv, line:1:1, endln:15:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.c.typedef_struct), line:8:1, endln:8:15
      |vpiParent:
      \_StructNet: (work@dut.c), line:8:16, endln:8:17
      |vpiName:typedef_struct
      |vpiFullName:work@dut.c.typedef_struct
      |vpiActual:
      \_TypedefTypespec: (typedef_struct), line:6:3, endln:6:17
    |vpiName:c
    |vpiFullName:work@dut.c
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:1, endln:9:6
  |vpiImportTypespec:
  \_LogicNet: (work@dut.test), line:9:7, endln:9:11
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PatternAssignment/dut.sv, line:1:1, endln:15:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.test), line:9:1, endln:9:6
      |vpiParent:
      \_LogicNet: (work@dut.test), line:9:7, endln:9:11
      |vpiFullName:work@dut.test
      |vpiActual:
      \_LogicTypespec: , line:9:1, endln:9:6
    |vpiName:test
    |vpiFullName:work@dut.test
    |vpiNetType:36
  |vpiDefName:work@dut
  |vpiNet:
  \_StructNet: (work@dut.c), line:8:16, endln:8:17
  |vpiNet:
  \_LogicNet: (work@dut.test), line:9:7, endln:9:11
  |vpiContAssign:
  \_ContAssign: , line:10:8, endln:13:2
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PatternAssignment/dut.sv, line:1:1, endln:15:10
    |vpiRhs:
    \_Operation: , line:10:12, endln:13:2
      |vpiParent:
      \_ContAssign: , line:10:8, endln:13:2
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:11:3, endln:11:33
        |vpiParent:
        \_Operation: , line:10:12, endln:13:2
        |vpiPattern:
        \_Operation: , line:11:7, endln:11:33
          |vpiParent:
          \_TaggedPattern: , line:11:3, endln:11:33
          |vpiOpType:32
          |vpiOperand:
          \_Operation: , line:11:7, endln:11:19
            |vpiParent:
            \_Operation: , line:11:7, endln:11:33
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@dut.test), line:11:7, endln:11:11
              |vpiParent:
              \_Operation: , line:11:7, endln:11:19
              |vpiName:test
              |vpiFullName:work@dut.test
              |vpiActual:
              \_LogicNet: (work@dut.test), line:9:7, endln:9:11
            |vpiOperand:
            \_Constant: , line:11:15, endln:11:19
              |vpiParent:
              \_Operation: , line:11:7, endln:11:19
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiOperand:
          \_Constant: , line:11:22, endln:11:26
            |vpiParent:
            \_Operation: , line:11:7, endln:11:33
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiOperand:
          \_Constant: , line:11:29, endln:11:33
            |vpiParent:
            \_Operation: , line:11:7, endln:11:33
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
        |vpiTypespec:
        \_RefTypespec: (work@dut.a), line:11:3, endln:11:4
          |vpiParent:
          \_TaggedPattern: , line:11:3, endln:11:33
          |vpiName:a
          |vpiFullName:work@dut.a
          |vpiActual:
          \_StringTypespec: , line:11:3, endln:11:4
      |vpiOperand:
      \_TaggedPattern: , line:12:3, endln:12:25
        |vpiParent:
        \_Operation: , line:10:12, endln:13:2
        |vpiPattern:
        \_Operation: , line:12:7, endln:12:25
          |vpiParent:
          \_TaggedPattern: , line:12:3, endln:12:25
          |vpiOpType:32
          |vpiOperand:
          \_Constant: , line:12:7, endln:12:11
            |vpiParent:
            \_Operation: , line:12:7, endln:12:25
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
          |vpiOperand:
          \_Constant: , line:12:14, endln:12:18
            |vpiParent:
            \_Operation: , line:12:7, endln:12:25
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
          |vpiOperand:
          \_Constant: , line:12:21, endln:12:25
            |vpiParent:
            \_Operation: , line:12:7, endln:12:25
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
        |vpiTypespec:
        \_RefTypespec: (work@dut.b), line:12:3, endln:12:4
          |vpiParent:
          \_TaggedPattern: , line:12:3, endln:12:25
          |vpiName:b
          |vpiFullName:work@dut.b
          |vpiActual:
          \_StringTypespec: , line:12:3, endln:12:4
    |vpiLhs:
    \_RefObj: (work@dut.c), line:10:8, endln:10:9
      |vpiParent:
      \_ContAssign: , line:10:8, endln:13:2
      |vpiName:c
      |vpiFullName:work@dut.c
      |vpiActual:
      \_StructNet: (work@dut.c), line:8:16, endln:8:17
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
