

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_46_2'
================================================================
* Date:           Mon Aug 12 18:57:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.842 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65544|    65544|  0.328 ms|  0.328 ms|  65544|  65544|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_46_2  |    65542|    65542|         8|          1|          1|  65536|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%check = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:45]   --->   Operation 11 'alloca' 'check' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln46 = store i17 0, i17 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 13 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln45 = store i17 0, i17 %check" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:45]   --->   Operation 14 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc44"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i17 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.10ns)   --->   "%icmp_ln46 = icmp_eq  i17 %i_1, i17 65536" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 17 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.10ns)   --->   "%add_ln46 = add i17 %i_1, i17 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 18 'add' 'add_ln46' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc44.split, void %for.end46.exitStub" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 19 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i17 %i_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 20 'zext' 'zext_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i32 %result, i64 0, i64 %zext_ln46" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 21 'getelementptr' 'result_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%result_load = load i16 %result_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 22 'load' 'result_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%gold_addr = getelementptr i32 %gold, i64 0, i64 %zext_ln46" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 23 'getelementptr' 'gold_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%gold_load = load i16 %gold_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 24 'load' 'gold_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/2] (3.25ns)   --->   "%result_load = load i16 %result_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 25 'load' 'result_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%gold_load = load i16 %gold_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 26 'load' 'gold_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln46 = store i17 %add_ln46, i17 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 27 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.73>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %result_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 28 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47, i32 23, i32 30" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 29 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %bitcast_ln47" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 30 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln47_1 = bitcast i32 %gold_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 31 'bitcast' 'bitcast_ln47_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47_1, i32 23, i32 30" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 32 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i32 %bitcast_ln47_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 33 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.91ns)   --->   "%icmp_ln47 = icmp_ne  i8 %tmp_1, i8 255" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 34 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (2.28ns)   --->   "%icmp_ln47_1 = icmp_eq  i23 %trunc_ln47, i23 0" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 35 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.91ns)   --->   "%icmp_ln47_2 = icmp_ne  i8 %tmp_2, i8 255" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 36 'icmp' 'icmp_ln47_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (2.28ns)   --->   "%icmp_ln47_3 = icmp_eq  i23 %trunc_ln47_1, i23 0" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 37 'icmp' 'icmp_ln47_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [4/4] (2.73ns)   --->   "%tmp_3 = fcmp_oeq  i32 %result_load, i32 %gold_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 38 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.73>
ST_4 : Operation 39 [3/4] (2.73ns)   --->   "%tmp_3 = fcmp_oeq  i32 %result_load, i32 %gold_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 39 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 40 [2/4] (2.73ns)   --->   "%tmp_3 = fcmp_oeq  i32 %result_load, i32 %gold_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 40 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.73>
ST_6 : Operation 41 [1/4] (2.73ns)   --->   "%tmp_3 = fcmp_oeq  i32 %result_load, i32 %gold_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 41 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%check_load = load i17 %check" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 42 'load' 'check_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node check_1)   --->   "%or_ln47 = or i1 %icmp_ln47_1, i1 %icmp_ln47" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 43 'or' 'or_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node check_1)   --->   "%or_ln47_1 = or i1 %icmp_ln47_3, i1 %icmp_ln47_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 44 'or' 'or_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node check_1)   --->   "%and_ln47 = and i1 %or_ln47, i1 %or_ln47_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 45 'and' 'and_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node check_1)   --->   "%and_ln47_1 = and i1 %and_ln47, i1 %tmp_3" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 46 'and' 'and_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node check_1)   --->   "%zext_ln47 = zext i1 %and_ln47_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 47 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (2.10ns) (out node of the LUT)   --->   "%check_1 = add i17 %zext_ln47, i17 %check_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 48 'add' 'check_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%check_load_1 = load i17 %check"   --->   Operation 54 'load' 'check_load_1' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i17P0A, i17 %check_out, i17 %check_load_1"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.58>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 49 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 51 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln45 = store i17 %check_1, i17 %check" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:45]   --->   Operation 52 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc44" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 53 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.842ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln46', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46) of constant 0 on local variable 'i', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46 [6]  (1.588 ns)
	'load' operation 17 bit ('i', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46) on local variable 'i', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46 [10]  (0.000 ns)
	'getelementptr' operation 16 bit ('result_addr', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47) [20]  (0.000 ns)
	'load' operation 32 bit ('result_load', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47) on array 'result' [21]  (3.254 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('result_load', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47) on array 'result' [21]  (3.254 ns)

 <State 3>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_3', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47) [37]  (2.730 ns)

 <State 4>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_3', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47) [37]  (2.730 ns)

 <State 5>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_3', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47) [37]  (2.730 ns)

 <State 6>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_3', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47) [37]  (2.730 ns)

 <State 7>: 2.107ns
The critical path consists of the following:
	'load' operation 17 bit ('check_load', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47) on local variable 'check', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:45 [15]  (0.000 ns)
	'add' operation 17 bit ('check', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47) [40]  (2.107 ns)

 <State 8>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln45', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:45) of variable 'check', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47 on local variable 'check', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:45 [42]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
