
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//prlimit_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015e0 <.init>:
  4015e0:	stp	x29, x30, [sp, #-16]!
  4015e4:	mov	x29, sp
  4015e8:	bl	40261c <ferror@plt+0xc2c>
  4015ec:	ldp	x29, x30, [sp], #16
  4015f0:	ret

Disassembly of section .plt:

0000000000401600 <memcpy@plt-0x20>:
  401600:	stp	x16, x30, [sp, #-16]!
  401604:	adrp	x16, 416000 <ferror@plt+0x14610>
  401608:	ldr	x17, [x16, #4088]
  40160c:	add	x16, x16, #0xff8
  401610:	br	x17
  401614:	nop
  401618:	nop
  40161c:	nop

0000000000401620 <memcpy@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x15610>
  401624:	ldr	x17, [x16]
  401628:	add	x16, x16, #0x0
  40162c:	br	x17

0000000000401630 <_exit@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x15610>
  401634:	ldr	x17, [x16, #8]
  401638:	add	x16, x16, #0x8
  40163c:	br	x17

0000000000401640 <strtoul@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x15610>
  401644:	ldr	x17, [x16, #16]
  401648:	add	x16, x16, #0x10
  40164c:	br	x17

0000000000401650 <strlen@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x15610>
  401654:	ldr	x17, [x16, #24]
  401658:	add	x16, x16, #0x18
  40165c:	br	x17

0000000000401660 <fputs@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x15610>
  401664:	ldr	x17, [x16, #32]
  401668:	add	x16, x16, #0x20
  40166c:	br	x17

0000000000401670 <exit@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x15610>
  401674:	ldr	x17, [x16, #40]
  401678:	add	x16, x16, #0x28
  40167c:	br	x17

0000000000401680 <dup@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15610>
  401684:	ldr	x17, [x16, #48]
  401688:	add	x16, x16, #0x30
  40168c:	br	x17

0000000000401690 <scols_line_refer_data@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15610>
  401694:	ldr	x17, [x16, #56]
  401698:	add	x16, x16, #0x38
  40169c:	br	x17

00000000004016a0 <strtod@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4016a4:	ldr	x17, [x16, #64]
  4016a8:	add	x16, x16, #0x40
  4016ac:	br	x17

00000000004016b0 <scols_table_enable_noheadings@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4016b4:	ldr	x17, [x16, #72]
  4016b8:	add	x16, x16, #0x48
  4016bc:	br	x17

00000000004016c0 <scols_table_new_column@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4016c4:	ldr	x17, [x16, #80]
  4016c8:	add	x16, x16, #0x50
  4016cc:	br	x17

00000000004016d0 <__cxa_atexit@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4016d4:	ldr	x17, [x16, #88]
  4016d8:	add	x16, x16, #0x58
  4016dc:	br	x17

00000000004016e0 <fputc@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4016e4:	ldr	x17, [x16, #96]
  4016e8:	add	x16, x16, #0x60
  4016ec:	br	x17

00000000004016f0 <scols_table_enable_raw@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4016f4:	ldr	x17, [x16, #104]
  4016f8:	add	x16, x16, #0x68
  4016fc:	br	x17

0000000000401700 <snprintf@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x15610>
  401704:	ldr	x17, [x16, #112]
  401708:	add	x16, x16, #0x70
  40170c:	br	x17

0000000000401710 <localeconv@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x15610>
  401714:	ldr	x17, [x16, #120]
  401718:	add	x16, x16, #0x78
  40171c:	br	x17

0000000000401720 <fileno@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x15610>
  401724:	ldr	x17, [x16, #128]
  401728:	add	x16, x16, #0x80
  40172c:	br	x17

0000000000401730 <getpid@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x15610>
  401734:	ldr	x17, [x16, #136]
  401738:	add	x16, x16, #0x88
  40173c:	br	x17

0000000000401740 <malloc@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15610>
  401744:	ldr	x17, [x16, #144]
  401748:	add	x16, x16, #0x90
  40174c:	br	x17

0000000000401750 <__strtol_internal@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15610>
  401754:	ldr	x17, [x16, #152]
  401758:	add	x16, x16, #0x98
  40175c:	br	x17

0000000000401760 <strncmp@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15610>
  401764:	ldr	x17, [x16, #160]
  401768:	add	x16, x16, #0xa0
  40176c:	br	x17

0000000000401770 <bindtextdomain@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15610>
  401774:	ldr	x17, [x16, #168]
  401778:	add	x16, x16, #0xa8
  40177c:	br	x17

0000000000401780 <__libc_start_main@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15610>
  401784:	ldr	x17, [x16, #176]
  401788:	add	x16, x16, #0xb0
  40178c:	br	x17

0000000000401790 <fgetc@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15610>
  401794:	ldr	x17, [x16, #184]
  401798:	add	x16, x16, #0xb8
  40179c:	br	x17

00000000004017a0 <scols_new_table@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4017a4:	ldr	x17, [x16, #192]
  4017a8:	add	x16, x16, #0xc0
  4017ac:	br	x17

00000000004017b0 <__strtoul_internal@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4017b4:	ldr	x17, [x16, #200]
  4017b8:	add	x16, x16, #0xc8
  4017bc:	br	x17

00000000004017c0 <calloc@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4017c4:	ldr	x17, [x16, #208]
  4017c8:	add	x16, x16, #0xd0
  4017cc:	br	x17

00000000004017d0 <strdup@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4017d4:	ldr	x17, [x16, #216]
  4017d8:	add	x16, x16, #0xd8
  4017dc:	br	x17

00000000004017e0 <scols_table_new_line@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4017e4:	ldr	x17, [x16, #224]
  4017e8:	add	x16, x16, #0xe0
  4017ec:	br	x17

00000000004017f0 <scols_unref_table@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4017f4:	ldr	x17, [x16, #232]
  4017f8:	add	x16, x16, #0xe8
  4017fc:	br	x17

0000000000401800 <close@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15610>
  401804:	ldr	x17, [x16, #240]
  401808:	add	x16, x16, #0xf0
  40180c:	br	x17

0000000000401810 <__gmon_start__@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15610>
  401814:	ldr	x17, [x16, #248]
  401818:	add	x16, x16, #0xf8
  40181c:	br	x17

0000000000401820 <abort@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15610>
  401824:	ldr	x17, [x16, #256]
  401828:	add	x16, x16, #0x100
  40182c:	br	x17

0000000000401830 <textdomain@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15610>
  401834:	ldr	x17, [x16, #264]
  401838:	add	x16, x16, #0x108
  40183c:	br	x17

0000000000401840 <getopt_long@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15610>
  401844:	ldr	x17, [x16, #272]
  401848:	add	x16, x16, #0x110
  40184c:	br	x17

0000000000401850 <execvp@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15610>
  401854:	ldr	x17, [x16, #280]
  401858:	add	x16, x16, #0x118
  40185c:	br	x17

0000000000401860 <strcmp@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15610>
  401864:	ldr	x17, [x16, #288]
  401868:	add	x16, x16, #0x120
  40186c:	br	x17

0000000000401870 <warn@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15610>
  401874:	ldr	x17, [x16, #296]
  401878:	add	x16, x16, #0x128
  40187c:	br	x17

0000000000401880 <__ctype_b_loc@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15610>
  401884:	ldr	x17, [x16, #304]
  401888:	add	x16, x16, #0x130
  40188c:	br	x17

0000000000401890 <strtol@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15610>
  401894:	ldr	x17, [x16, #312]
  401898:	add	x16, x16, #0x138
  40189c:	br	x17

00000000004018a0 <free@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4018a4:	ldr	x17, [x16, #320]
  4018a8:	add	x16, x16, #0x140
  4018ac:	br	x17

00000000004018b0 <strncasecmp@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4018b4:	ldr	x17, [x16, #328]
  4018b8:	add	x16, x16, #0x148
  4018bc:	br	x17

00000000004018c0 <vasprintf@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4018c4:	ldr	x17, [x16, #336]
  4018c8:	add	x16, x16, #0x150
  4018cc:	br	x17

00000000004018d0 <strndup@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4018d4:	ldr	x17, [x16, #344]
  4018d8:	add	x16, x16, #0x158
  4018dc:	br	x17

00000000004018e0 <strspn@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4018e4:	ldr	x17, [x16, #352]
  4018e8:	add	x16, x16, #0x160
  4018ec:	br	x17

00000000004018f0 <strchr@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4018f4:	ldr	x17, [x16, #360]
  4018f8:	add	x16, x16, #0x168
  4018fc:	br	x17

0000000000401900 <strtoull@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15610>
  401904:	ldr	x17, [x16, #368]
  401908:	add	x16, x16, #0x170
  40190c:	br	x17

0000000000401910 <fflush@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15610>
  401914:	ldr	x17, [x16, #376]
  401918:	add	x16, x16, #0x178
  40191c:	br	x17

0000000000401920 <scols_print_table@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15610>
  401924:	ldr	x17, [x16, #384]
  401928:	add	x16, x16, #0x180
  40192c:	br	x17

0000000000401930 <warnx@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15610>
  401934:	ldr	x17, [x16, #392]
  401938:	add	x16, x16, #0x188
  40193c:	br	x17

0000000000401940 <dcgettext@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15610>
  401944:	ldr	x17, [x16, #400]
  401948:	add	x16, x16, #0x190
  40194c:	br	x17

0000000000401950 <errx@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15610>
  401954:	ldr	x17, [x16, #408]
  401958:	add	x16, x16, #0x198
  40195c:	br	x17

0000000000401960 <strcspn@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15610>
  401964:	ldr	x17, [x16, #416]
  401968:	add	x16, x16, #0x1a0
  40196c:	br	x17

0000000000401970 <printf@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15610>
  401974:	ldr	x17, [x16, #424]
  401978:	add	x16, x16, #0x1a8
  40197c:	br	x17

0000000000401980 <__assert_fail@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15610>
  401984:	ldr	x17, [x16, #432]
  401988:	add	x16, x16, #0x1b0
  40198c:	br	x17

0000000000401990 <__errno_location@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15610>
  401994:	ldr	x17, [x16, #440]
  401998:	add	x16, x16, #0x1b8
  40199c:	br	x17

00000000004019a0 <prlimit@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4019a4:	ldr	x17, [x16, #448]
  4019a8:	add	x16, x16, #0x1c0
  4019ac:	br	x17

00000000004019b0 <fprintf@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4019b4:	ldr	x17, [x16, #456]
  4019b8:	add	x16, x16, #0x1c8
  4019bc:	br	x17

00000000004019c0 <scols_init_debug@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4019c4:	ldr	x17, [x16, #464]
  4019c8:	add	x16, x16, #0x1d0
  4019cc:	br	x17

00000000004019d0 <err@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4019d4:	ldr	x17, [x16, #472]
  4019d8:	add	x16, x16, #0x1d8
  4019dc:	br	x17

00000000004019e0 <setlocale@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4019e4:	ldr	x17, [x16, #480]
  4019e8:	add	x16, x16, #0x1e0
  4019ec:	br	x17

00000000004019f0 <ferror@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4019f4:	ldr	x17, [x16, #488]
  4019f8:	add	x16, x16, #0x1e8
  4019fc:	br	x17

Disassembly of section .text:

0000000000401a00 <.text>:
  401a00:	stp	x29, x30, [sp, #-160]!
  401a04:	mov	x29, sp
  401a08:	stp	x19, x20, [sp, #16]
  401a0c:	adrp	x19, 404000 <ferror@plt+0x2610>
  401a10:	add	x19, x19, #0x7d0
  401a14:	stp	x21, x22, [sp, #32]
  401a18:	mov	w22, w0
  401a1c:	mov	w0, #0x6                   	// #6
  401a20:	stp	x23, x24, [sp, #48]
  401a24:	mov	x24, x1
  401a28:	adrp	x1, 404000 <ferror@plt+0x2610>
  401a2c:	add	x1, x1, #0x828
  401a30:	stp	x25, x26, [sp, #64]
  401a34:	adrp	x25, 417000 <ferror@plt+0x15610>
  401a38:	stp	x27, x28, [sp, #80]
  401a3c:	bl	4019e0 <setlocale@plt>
  401a40:	adrp	x1, 404000 <ferror@plt+0x2610>
  401a44:	add	x1, x1, #0x7b8
  401a48:	mov	x0, x19
  401a4c:	add	x25, x25, #0x438
  401a50:	bl	401770 <bindtextdomain@plt>
  401a54:	mov	x0, x19
  401a58:	adrp	x23, 405000 <ferror@plt+0x3610>
  401a5c:	bl	401830 <textdomain@plt>
  401a60:	adrp	x21, 404000 <ferror@plt+0x2610>
  401a64:	adrp	x19, 405000 <ferror@plt+0x3610>
  401a68:	add	x26, x25, #0x8
  401a6c:	add	x23, x23, #0x510
  401a70:	add	x21, x21, #0xea0
  401a74:	add	x19, x19, #0x4b0
  401a78:	add	x20, sp, #0x80
  401a7c:	adrp	x0, 402000 <ferror@plt+0x610>
  401a80:	add	x0, x0, #0xaa8
  401a84:	bl	4046b8 <ferror@plt+0x2cc8>
  401a88:	stp	x20, x20, [sp, #128]
  401a8c:	nop
  401a90:	add	x3, x23, #0xb8
  401a94:	mov	x2, x21
  401a98:	mov	x1, x24
  401a9c:	mov	w0, w22
  401aa0:	mov	x4, #0x0                   	// #0
  401aa4:	bl	401840 <getopt_long@plt>
  401aa8:	cmn	w0, #0x1
  401aac:	b.eq	401af4 <ferror@plt+0x104>  // b.none
  401ab0:	sub	w0, w0, #0x56
  401ab4:	cmp	w0, #0x2c
  401ab8:	b.hi	4023cc <ferror@plt+0x9dc>  // b.pmore
  401abc:	ldrh	w0, [x19, w0, uxtw #1]
  401ac0:	adr	x1, 401acc <ferror@plt+0xdc>
  401ac4:	add	x0, x1, w0, sxth #2
  401ac8:	br	x0
  401acc:	mov	w0, #0x1                   	// #1
  401ad0:	add	x3, x23, #0xb8
  401ad4:	mov	x2, x21
  401ad8:	mov	x1, x24
  401adc:	mov	x4, #0x0                   	// #0
  401ae0:	str	w0, [x25, #52]
  401ae4:	mov	w0, w22
  401ae8:	bl	401840 <getopt_long@plt>
  401aec:	cmn	w0, #0x1
  401af0:	b.ne	401ab0 <ferror@plt+0xc0>  // b.any
  401af4:	adrp	x0, 417000 <ferror@plt+0x15610>
  401af8:	adrp	x19, 417000 <ferror@plt+0x15610>
  401afc:	ldr	w0, [x0, #1048]
  401b00:	cmp	w0, w22
  401b04:	b.ge	401b10 <ferror@plt+0x120>  // b.tcont
  401b08:	ldr	w0, [x19, #1080]
  401b0c:	cbnz	w0, 4025ac <ferror@plt+0xbbc>
  401b10:	add	x19, x19, #0x438
  401b14:	ldr	w0, [x19, #48]
  401b18:	cbz	w0, 4020f8 <ferror@plt+0x708>
  401b1c:	mov	w0, #0x0                   	// #0
  401b20:	bl	4019c0 <scols_init_debug@plt>
  401b24:	ldr	x21, [sp, #128]
  401b28:	cmp	x21, x20
  401b2c:	b.eq	4021b0 <ferror@plt+0x7c0>  // b.none
  401b30:	ldr	x25, [x21]
  401b34:	adrp	x27, 404000 <ferror@plt+0x2610>
  401b38:	add	x0, x27, #0xfa0
  401b3c:	str	x0, [sp, #104]
  401b40:	ldr	w0, [x21, #40]
  401b44:	adrp	x26, 404000 <ferror@plt+0x2610>
  401b48:	add	x26, x26, #0xf68
  401b4c:	cbz	w0, 401bc8 <ferror@plt+0x1d8>
  401b50:	cmp	w0, #0x6
  401b54:	b.ne	402004 <ferror@plt+0x614>  // b.any
  401b58:	ldr	x1, [x21, #16]
  401b5c:	ldr	x0, [x21, #24]
  401b60:	cmp	x0, x1
  401b64:	b.cs	401b74 <ferror@plt+0x184>  // b.hs, b.nlast
  401b68:	and	x0, x0, x1
  401b6c:	cmn	x0, #0x1
  401b70:	b.ne	40247c <ferror@plt+0xa8c>  // b.any
  401b74:	ldr	w0, [x19, #56]
  401b78:	add	x27, x21, #0x10
  401b7c:	ldr	w28, [x19]
  401b80:	cbnz	w0, 401e08 <ferror@plt+0x418>
  401b84:	mov	x3, #0x0                   	// #0
  401b88:	ldr	x1, [x21, #32]
  401b8c:	mov	x2, x27
  401b90:	mov	w0, w28
  401b94:	ldr	w1, [x1, #24]
  401b98:	bl	4019a0 <prlimit@plt>
  401b9c:	cmn	w0, #0x1
  401ba0:	ldr	w0, [x21, #40]
  401ba4:	b.eq	402440 <ferror@plt+0xa50>  // b.none
  401ba8:	cbnz	w0, 401e68 <ferror@plt+0x478>
  401bac:	cmp	x25, x20
  401bb0:	mov	x21, x25
  401bb4:	ldr	x0, [x25]
  401bb8:	b.eq	401e8c <ferror@plt+0x49c>  // b.none
  401bbc:	mov	x25, x0
  401bc0:	ldr	w0, [x21, #40]
  401bc4:	cbnz	w0, 401b50 <ferror@plt+0x160>
  401bc8:	ldr	w28, [x19]
  401bcc:	add	x3, x21, #0x10
  401bd0:	mov	x27, #0x0                   	// #0
  401bd4:	b	401b88 <ferror@plt+0x198>
  401bd8:	mov	w0, #0x1                   	// #1
  401bdc:	str	w0, [x25, #60]
  401be0:	b	401a90 <ferror@plt+0xa0>
  401be4:	ldr	w0, [x25, #56]
  401be8:	add	w0, w0, #0x1
  401bec:	str	w0, [x25, #56]
  401bf0:	b	401a90 <ferror@plt+0xa0>
  401bf4:	adrp	x0, 417000 <ferror@plt+0x15610>
  401bf8:	mov	x1, x20
  401bfc:	mov	x2, #0xd                   	// #13
  401c00:	ldr	x0, [x0, #1040]
  401c04:	bl	402860 <ferror@plt+0xe70>
  401c08:	b	401a90 <ferror@plt+0xa0>
  401c0c:	adrp	x0, 417000 <ferror@plt+0x15610>
  401c10:	mov	x1, x20
  401c14:	mov	x2, #0x5                   	// #5
  401c18:	ldr	x0, [x0, #1040]
  401c1c:	bl	402860 <ferror@plt+0xe70>
  401c20:	b	401a90 <ferror@plt+0xa0>
  401c24:	adrp	x0, 417000 <ferror@plt+0x15610>
  401c28:	mov	x1, x20
  401c2c:	mov	x2, #0x0                   	// #0
  401c30:	ldr	x0, [x0, #1040]
  401c34:	bl	402860 <ferror@plt+0xe70>
  401c38:	b	401a90 <ferror@plt+0xa0>
  401c3c:	adrp	x0, 417000 <ferror@plt+0x15610>
  401c40:	mov	x1, x20
  401c44:	mov	x2, #0xa                   	// #10
  401c48:	ldr	x0, [x0, #1040]
  401c4c:	bl	402860 <ferror@plt+0xe70>
  401c50:	b	401a90 <ferror@plt+0xa0>
  401c54:	adrp	x0, 417000 <ferror@plt+0x15610>
  401c58:	mov	x1, x20
  401c5c:	mov	x2, #0x2                   	// #2
  401c60:	ldr	x0, [x0, #1040]
  401c64:	bl	402860 <ferror@plt+0xe70>
  401c68:	b	401a90 <ferror@plt+0xa0>
  401c6c:	adrp	x0, 417000 <ferror@plt+0x15610>
  401c70:	mov	x1, x20
  401c74:	mov	x2, #0xf                   	// #15
  401c78:	ldr	x0, [x0, #1040]
  401c7c:	bl	402860 <ferror@plt+0xe70>
  401c80:	b	401a90 <ferror@plt+0xa0>
  401c84:	adrp	x0, 417000 <ferror@plt+0x15610>
  401c88:	mov	x1, x20
  401c8c:	mov	x2, #0xc                   	// #12
  401c90:	ldr	x0, [x0, #1040]
  401c94:	bl	402860 <ferror@plt+0xe70>
  401c98:	b	401a90 <ferror@plt+0xa0>
  401c9c:	adrp	x0, 417000 <ferror@plt+0x15610>
  401ca0:	mov	x1, x20
  401ca4:	mov	x2, #0x7                   	// #7
  401ca8:	ldr	x0, [x0, #1040]
  401cac:	bl	402860 <ferror@plt+0xe70>
  401cb0:	b	401a90 <ferror@plt+0xa0>
  401cb4:	ldr	w0, [x25]
  401cb8:	cbnz	w0, 402520 <ferror@plt+0xb30>
  401cbc:	adrp	x3, 417000 <ferror@plt+0x15610>
  401cc0:	mov	w2, #0x5                   	// #5
  401cc4:	adrp	x1, 404000 <ferror@plt+0x2610>
  401cc8:	mov	x0, #0x0                   	// #0
  401ccc:	ldr	x27, [x3, #1040]
  401cd0:	add	x1, x1, #0x808
  401cd4:	bl	401940 <dcgettext@plt>
  401cd8:	mov	x1, x0
  401cdc:	mov	x0, x27
  401ce0:	bl	4035a8 <ferror@plt+0x1bb8>
  401ce4:	str	w0, [x25]
  401ce8:	b	401a90 <ferror@plt+0xa0>
  401cec:	adrp	x0, 417000 <ferror@plt+0x15610>
  401cf0:	mov	x1, x26
  401cf4:	adrp	x3, 402000 <ferror@plt+0x610>
  401cf8:	mov	x2, #0xa                   	// #10
  401cfc:	ldr	x0, [x0, #1040]
  401d00:	add	x3, x3, #0x6d8
  401d04:	bl	403d20 <ferror@plt+0x2330>
  401d08:	str	w0, [x25, #48]
  401d0c:	tbz	w0, #31, 401a90 <ferror@plt+0xa0>
  401d10:	mov	w0, #0x1                   	// #1
  401d14:	b	4020dc <ferror@plt+0x6ec>
  401d18:	adrp	x0, 417000 <ferror@plt+0x15610>
  401d1c:	mov	x1, x20
  401d20:	mov	x2, #0x9                   	// #9
  401d24:	ldr	x0, [x0, #1040]
  401d28:	bl	402860 <ferror@plt+0xe70>
  401d2c:	b	401a90 <ferror@plt+0xa0>
  401d30:	adrp	x0, 417000 <ferror@plt+0x15610>
  401d34:	mov	x1, x20
  401d38:	mov	x2, #0xb                   	// #11
  401d3c:	ldr	x0, [x0, #1040]
  401d40:	bl	402860 <ferror@plt+0xe70>
  401d44:	b	401a90 <ferror@plt+0xa0>
  401d48:	adrp	x0, 417000 <ferror@plt+0x15610>
  401d4c:	mov	x1, x20
  401d50:	mov	x2, #0x6                   	// #6
  401d54:	ldr	x0, [x0, #1040]
  401d58:	bl	402860 <ferror@plt+0xe70>
  401d5c:	b	401a90 <ferror@plt+0xa0>
  401d60:	adrp	x0, 417000 <ferror@plt+0x15610>
  401d64:	mov	x1, x20
  401d68:	mov	x2, #0xe                   	// #14
  401d6c:	ldr	x0, [x0, #1040]
  401d70:	bl	402860 <ferror@plt+0xe70>
  401d74:	b	401a90 <ferror@plt+0xa0>
  401d78:	adrp	x0, 417000 <ferror@plt+0x15610>
  401d7c:	mov	x1, x20
  401d80:	mov	x2, #0x4                   	// #4
  401d84:	ldr	x0, [x0, #1040]
  401d88:	bl	402860 <ferror@plt+0xe70>
  401d8c:	b	401a90 <ferror@plt+0xa0>
  401d90:	adrp	x0, 417000 <ferror@plt+0x15610>
  401d94:	mov	x1, x20
  401d98:	mov	x2, #0x8                   	// #8
  401d9c:	ldr	x0, [x0, #1040]
  401da0:	bl	402860 <ferror@plt+0xe70>
  401da4:	b	401a90 <ferror@plt+0xa0>
  401da8:	adrp	x0, 417000 <ferror@plt+0x15610>
  401dac:	mov	x1, x20
  401db0:	mov	x2, #0x3                   	// #3
  401db4:	ldr	x0, [x0, #1040]
  401db8:	bl	402860 <ferror@plt+0xe70>
  401dbc:	b	401a90 <ferror@plt+0xa0>
  401dc0:	adrp	x0, 417000 <ferror@plt+0x15610>
  401dc4:	mov	x1, x20
  401dc8:	mov	x2, #0x1                   	// #1
  401dcc:	ldr	x0, [x0, #1040]
  401dd0:	bl	402860 <ferror@plt+0xe70>
  401dd4:	b	401a90 <ferror@plt+0xa0>
  401dd8:	mov	w2, #0x5                   	// #5
  401ddc:	adrp	x1, 404000 <ferror@plt+0x2610>
  401de0:	mov	x0, #0x0                   	// #0
  401de4:	add	x1, x1, #0xe50
  401de8:	bl	401940 <dcgettext@plt>
  401dec:	adrp	x1, 417000 <ferror@plt+0x15610>
  401df0:	adrp	x2, 404000 <ferror@plt+0x2610>
  401df4:	add	x2, x2, #0xe60
  401df8:	ldr	x1, [x1, #1064]
  401dfc:	bl	401970 <printf@plt>
  401e00:	mov	w0, #0x0                   	// #0
  401e04:	bl	401670 <exit@plt>
  401e08:	mov	x1, x26
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	mov	x0, #0x0                   	// #0
  401e14:	bl	401940 <dcgettext@plt>
  401e18:	ldr	x1, [x21, #32]
  401e1c:	mov	x3, x0
  401e20:	ldr	x1, [x1]
  401e24:	cbz	w28, 4020a4 <ferror@plt+0x6b4>
  401e28:	mov	w2, w28
  401e2c:	mov	x0, x3
  401e30:	bl	401970 <printf@plt>
  401e34:	ldr	x1, [x21, #16]
  401e38:	cmn	x1, #0x1
  401e3c:	b.eq	40207c <ferror@plt+0x68c>  // b.none
  401e40:	adrp	x0, 404000 <ferror@plt+0x2610>
  401e44:	add	x0, x0, #0xf90
  401e48:	bl	401970 <printf@plt>
  401e4c:	ldr	x1, [x21, #24]
  401e50:	cmn	x1, #0x1
  401e54:	b.eq	40204c <ferror@plt+0x65c>  // b.none
  401e58:	ldr	x0, [sp, #104]
  401e5c:	bl	401970 <printf@plt>
  401e60:	ldr	w28, [x19]
  401e64:	b	401b84 <ferror@plt+0x194>
  401e68:	ldp	x2, x1, [x21]
  401e6c:	str	x1, [x2, #8]
  401e70:	mov	x0, x21
  401e74:	mov	x21, x25
  401e78:	str	x2, [x1]
  401e7c:	bl	4018a0 <free@plt>
  401e80:	cmp	x25, x20
  401e84:	ldr	x0, [x25]
  401e88:	b.ne	401bbc <ferror@plt+0x1cc>  // b.any
  401e8c:	ldr	x0, [sp, #128]
  401e90:	cmp	x0, x25
  401e94:	b.eq	4020c8 <ferror@plt+0x6d8>  // b.none
  401e98:	bl	4017a0 <scols_new_table@plt>
  401e9c:	mov	x27, x0
  401ea0:	cbz	x0, 402504 <ferror@plt+0xb14>
  401ea4:	ldr	w1, [x19, #60]
  401ea8:	mov	x25, #0x0                   	// #0
  401eac:	bl	4016f0 <scols_table_enable_raw@plt>
  401eb0:	ldr	w1, [x19, #52]
  401eb4:	mov	x0, x27
  401eb8:	bl	4016b0 <scols_table_enable_noheadings@plt>
  401ebc:	ldr	w0, [x19, #48]
  401ec0:	cmp	w0, #0x0
  401ec4:	b.le	401f0c <ferror@plt+0x51c>
  401ec8:	add	x21, x19, #0x8
  401ecc:	add	x26, x23, #0x18
  401ed0:	ldr	w1, [x21, x25, lsl #2]
  401ed4:	cmp	w1, #0x4
  401ed8:	b.gt	402404 <ferror@plt+0xa14>
  401edc:	sbfiz	x1, x1, #5, #32
  401ee0:	mov	x0, x27
  401ee4:	add	x3, x26, x1
  401ee8:	ldr	x1, [x26, x1]
  401eec:	ldr	w2, [x3, #16]
  401ef0:	ldr	d0, [x3, #8]
  401ef4:	bl	4016c0 <scols_table_new_column@plt>
  401ef8:	cbz	x0, 4024cc <ferror@plt+0xadc>
  401efc:	ldr	w0, [x19, #48]
  401f00:	add	x25, x25, #0x1
  401f04:	cmp	w0, w25
  401f08:	b.gt	401ed0 <ferror@plt+0x4e0>
  401f0c:	ldr	x21, [sp, #128]
  401f10:	cmp	x21, x20
  401f14:	ldr	x0, [x21]
  401f18:	str	x0, [sp, #112]
  401f1c:	b.eq	4020b8 <ferror@plt+0x6c8>  // b.none
  401f20:	adrp	x28, 404000 <ferror@plt+0x2610>
  401f24:	add	x28, x28, #0x738
  401f28:	mov	x0, x27
  401f2c:	mov	x1, #0x0                   	// #0
  401f30:	bl	4017e0 <scols_table_new_line@plt>
  401f34:	mov	x25, x0
  401f38:	cbz	x0, 402590 <ferror@plt+0xba0>
  401f3c:	ldr	w0, [x19, #48]
  401f40:	adrp	x1, 404000 <ferror@plt+0x2610>
  401f44:	add	x1, x1, #0x778
  401f48:	str	x1, [sp, #104]
  401f4c:	cmp	w0, #0x0
  401f50:	mov	x26, #0x0                   	// #0
  401f54:	b.gt	401fa4 <ferror@plt+0x5b4>
  401f58:	b	40215c <ferror@plt+0x76c>
  401f5c:	cbz	w0, 40211c <ferror@plt+0x72c>
  401f60:	cmp	w0, #0x1
  401f64:	b.ne	401f94 <ferror@plt+0x5a4>  // b.any
  401f68:	ldr	x0, [x21, #32]
  401f6c:	ldr	x0, [x0]
  401f70:	cbz	x0, 401fe8 <ferror@plt+0x5f8>
  401f74:	bl	4017d0 <strdup@plt>
  401f78:	mov	x2, x0
  401f7c:	cbz	x0, 40246c <ferror@plt+0xa7c>
  401f80:	str	x0, [sp, #144]
  401f84:	mov	x1, x26
  401f88:	mov	x0, x25
  401f8c:	bl	401690 <scols_line_refer_data@plt>
  401f90:	cbnz	w0, 402420 <ferror@plt+0xa30>
  401f94:	ldr	w0, [x19, #48]
  401f98:	add	x26, x26, #0x1
  401f9c:	cmp	w0, w26
  401fa0:	b.le	40215c <ferror@plt+0x76c>
  401fa4:	add	x0, x19, #0x8
  401fa8:	str	xzr, [sp, #144]
  401fac:	ldr	w0, [x0, x26, lsl #2]
  401fb0:	cmp	w0, #0x4
  401fb4:	b.gt	402404 <ferror@plt+0xa14>
  401fb8:	cmp	w0, #0x2
  401fbc:	b.eq	40212c <ferror@plt+0x73c>  // b.none
  401fc0:	b.le	401f5c <ferror@plt+0x56c>
  401fc4:	cmp	w0, #0x3
  401fc8:	b.eq	40218c <ferror@plt+0x79c>  // b.none
  401fcc:	ldr	x0, [x21, #32]
  401fd0:	ldr	x1, [x0, #16]
  401fd4:	cbz	x1, 401f94 <ferror@plt+0x5a4>
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	mov	x0, #0x0                   	// #0
  401fe0:	bl	401940 <dcgettext@plt>
  401fe4:	cbnz	x0, 401f74 <ferror@plt+0x584>
  401fe8:	adrp	x1, 405000 <ferror@plt+0x3610>
  401fec:	adrp	x0, 405000 <ferror@plt+0x3610>
  401ff0:	add	x3, x23, #0x3c8
  401ff4:	add	x1, x1, #0x88
  401ff8:	add	x0, x0, #0xa0
  401ffc:	mov	w2, #0x4a                  	// #74
  402000:	bl	401980 <__assert_fail@plt>
  402004:	ldr	x1, [x21, #32]
  402008:	add	x3, sp, #0x90
  40200c:	ldr	w0, [x19]
  402010:	mov	x2, #0x0                   	// #0
  402014:	ldr	w1, [x1, #24]
  402018:	bl	4019a0 <prlimit@plt>
  40201c:	cmn	w0, #0x1
  402020:	b.eq	4024a4 <ferror@plt+0xab4>  // b.none
  402024:	ldr	w0, [x21, #40]
  402028:	tbnz	w0, #1, 402038 <ferror@plt+0x648>
  40202c:	ldr	x1, [sp, #144]
  402030:	str	x1, [x21, #16]
  402034:	b	401b5c <ferror@plt+0x16c>
  402038:	ldr	x1, [x21, #16]
  40203c:	tbnz	w0, #2, 401b5c <ferror@plt+0x16c>
  402040:	ldr	x0, [sp, #152]
  402044:	str	x0, [x21, #24]
  402048:	b	401b5c <ferror@plt+0x16c>
  40204c:	mov	w2, #0x5                   	// #5
  402050:	adrp	x1, 404000 <ferror@plt+0x2610>
  402054:	mov	x0, #0x0                   	// #0
  402058:	add	x1, x1, #0x778
  40205c:	bl	401940 <dcgettext@plt>
  402060:	mov	x1, x0
  402064:	adrp	x0, 404000 <ferror@plt+0x2610>
  402068:	add	x0, x0, #0xf98
  40206c:	bl	401970 <printf@plt>
  402070:	ldr	w28, [x19]
  402074:	mov	x3, #0x0                   	// #0
  402078:	b	401b88 <ferror@plt+0x198>
  40207c:	mov	w2, #0x5                   	// #5
  402080:	adrp	x1, 404000 <ferror@plt+0x2610>
  402084:	mov	x0, #0x0                   	// #0
  402088:	add	x1, x1, #0x778
  40208c:	bl	401940 <dcgettext@plt>
  402090:	mov	x1, x0
  402094:	adrp	x0, 404000 <ferror@plt+0x2610>
  402098:	add	x0, x0, #0xf88
  40209c:	bl	401970 <printf@plt>
  4020a0:	b	401e4c <ferror@plt+0x45c>
  4020a4:	stp	x0, x1, [sp, #112]
  4020a8:	bl	401730 <getpid@plt>
  4020ac:	mov	w28, w0
  4020b0:	ldp	x3, x1, [sp, #112]
  4020b4:	b	401e28 <ferror@plt+0x438>
  4020b8:	mov	x0, x27
  4020bc:	bl	401920 <scols_print_table@plt>
  4020c0:	mov	x0, x27
  4020c4:	bl	4017f0 <scols_unref_table@plt>
  4020c8:	adrp	x0, 417000 <ferror@plt+0x15610>
  4020cc:	ldr	w1, [x0, #1048]
  4020d0:	mov	w0, #0x0                   	// #0
  4020d4:	cmp	w1, w22
  4020d8:	b.lt	402540 <ferror@plt+0xb50>  // b.tstop
  4020dc:	ldp	x19, x20, [sp, #16]
  4020e0:	ldp	x21, x22, [sp, #32]
  4020e4:	ldp	x23, x24, [sp, #48]
  4020e8:	ldp	x25, x26, [sp, #64]
  4020ec:	ldp	x27, x28, [sp, #80]
  4020f0:	ldp	x29, x30, [sp], #160
  4020f4:	ret
  4020f8:	mov	x3, #0x2                   	// #2
  4020fc:	mov	w2, #0x4                   	// #4
  402100:	movk	x3, #0x3, lsl #32
  402104:	mov	w1, #0x5                   	// #5
  402108:	mov	x4, #0x1                   	// #1
  40210c:	stp	x4, x3, [x19, #8]
  402110:	str	w2, [x19, #24]
  402114:	str	w1, [x19, #48]
  402118:	b	401b1c <ferror@plt+0x12c>
  40211c:	ldr	x0, [x21, #32]
  402120:	ldr	x0, [x0, #8]
  402124:	cbnz	x0, 401f74 <ferror@plt+0x584>
  402128:	b	401fe8 <ferror@plt+0x5f8>
  40212c:	ldr	x2, [x21, #16]
  402130:	cmn	x2, #0x1
  402134:	b.eq	402198 <ferror@plt+0x7a8>  // b.none
  402138:	mov	x1, x28
  40213c:	add	x0, sp, #0x90
  402140:	bl	4027d0 <ferror@plt+0xde0>
  402144:	ldr	x2, [sp, #144]
  402148:	cbnz	x2, 401f84 <ferror@plt+0x594>
  40214c:	ldr	w0, [x19, #48]
  402150:	add	x26, x26, #0x1
  402154:	cmp	w0, w26
  402158:	b.gt	401fa4 <ferror@plt+0x5b4>
  40215c:	ldp	x2, x1, [x21]
  402160:	str	x1, [x2, #8]
  402164:	ldr	x25, [sp, #112]
  402168:	mov	x0, x21
  40216c:	mov	x21, x25
  402170:	str	x2, [x1]
  402174:	bl	4018a0 <free@plt>
  402178:	cmp	x25, x20
  40217c:	ldr	x0, [x25]
  402180:	b.eq	4020b8 <ferror@plt+0x6c8>  // b.none
  402184:	str	x0, [sp, #112]
  402188:	b	401f28 <ferror@plt+0x538>
  40218c:	ldr	x2, [x21, #24]
  402190:	cmn	x2, #0x1
  402194:	b.ne	402138 <ferror@plt+0x748>  // b.any
  402198:	ldr	x1, [sp, #104]
  40219c:	mov	w2, #0x5                   	// #5
  4021a0:	mov	x0, #0x0                   	// #0
  4021a4:	bl	401940 <dcgettext@plt>
  4021a8:	cbnz	x0, 401f74 <ferror@plt+0x584>
  4021ac:	b	401fe8 <ferror@plt+0x5f8>
  4021b0:	mov	x21, #0x0                   	// #0
  4021b4:	nop
  4021b8:	mov	x2, x21
  4021bc:	mov	x1, x20
  4021c0:	add	x21, x21, #0x1
  4021c4:	mov	x0, #0x0                   	// #0
  4021c8:	bl	402860 <ferror@plt+0xe70>
  4021cc:	cmp	x21, #0x10
  4021d0:	b.ne	4021b8 <ferror@plt+0x7c8>  // b.any
  4021d4:	ldr	x21, [sp, #128]
  4021d8:	cmp	x21, x20
  4021dc:	ldr	x25, [x21]
  4021e0:	b.ne	401b34 <ferror@plt+0x144>  // b.any
  4021e4:	b	4020c8 <ferror@plt+0x6d8>
  4021e8:	adrp	x3, 417000 <ferror@plt+0x15610>
  4021ec:	mov	w2, #0x5                   	// #5
  4021f0:	adrp	x1, 404000 <ferror@plt+0x2610>
  4021f4:	mov	x0, #0x0                   	// #0
  4021f8:	ldr	x19, [x3, #1056]
  4021fc:	add	x1, x1, #0x820
  402200:	bl	401940 <dcgettext@plt>
  402204:	adrp	x21, 417000 <ferror@plt+0x15610>
  402208:	mov	x1, x19
  40220c:	bl	401660 <fputs@plt>
  402210:	mov	w2, #0x5                   	// #5
  402214:	adrp	x1, 404000 <ferror@plt+0x2610>
  402218:	mov	x0, #0x0                   	// #0
  40221c:	add	x1, x1, #0x830
  402220:	bl	401940 <dcgettext@plt>
  402224:	mov	x1, x0
  402228:	ldr	x2, [x21, #1064]
  40222c:	mov	x0, x19
  402230:	add	x23, x23, #0x18
  402234:	mov	x20, #0x0                   	// #0
  402238:	bl	4019b0 <fprintf@plt>
  40223c:	mov	w2, #0x5                   	// #5
  402240:	adrp	x1, 404000 <ferror@plt+0x2610>
  402244:	mov	x0, #0x0                   	// #0
  402248:	add	x1, x1, #0x848
  40224c:	bl	401940 <dcgettext@plt>
  402250:	mov	x1, x0
  402254:	ldr	x2, [x21, #1064]
  402258:	mov	x0, x19
  40225c:	bl	4019b0 <fprintf@plt>
  402260:	mov	x1, x19
  402264:	mov	w0, #0xa                   	// #10
  402268:	bl	4016e0 <fputc@plt>
  40226c:	mov	w2, #0x5                   	// #5
  402270:	adrp	x1, 404000 <ferror@plt+0x2610>
  402274:	mov	x0, #0x0                   	// #0
  402278:	add	x1, x1, #0x860
  40227c:	bl	401940 <dcgettext@plt>
  402280:	mov	x1, x19
  402284:	bl	401660 <fputs@plt>
  402288:	mov	w2, #0x5                   	// #5
  40228c:	adrp	x1, 404000 <ferror@plt+0x2610>
  402290:	mov	x0, #0x0                   	// #0
  402294:	add	x1, x1, #0x898
  402298:	bl	401940 <dcgettext@plt>
  40229c:	mov	x1, x19
  4022a0:	bl	401660 <fputs@plt>
  4022a4:	mov	w2, #0x5                   	// #5
  4022a8:	adrp	x1, 404000 <ferror@plt+0x2610>
  4022ac:	mov	x0, #0x0                   	// #0
  4022b0:	add	x1, x1, #0x8b0
  4022b4:	bl	401940 <dcgettext@plt>
  4022b8:	mov	x1, x19
  4022bc:	bl	401660 <fputs@plt>
  4022c0:	mov	w2, #0x5                   	// #5
  4022c4:	adrp	x1, 404000 <ferror@plt+0x2610>
  4022c8:	mov	x0, #0x0                   	// #0
  4022cc:	add	x1, x1, #0x998
  4022d0:	bl	401940 <dcgettext@plt>
  4022d4:	mov	x21, x0
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	adrp	x1, 404000 <ferror@plt+0x2610>
  4022e0:	mov	x0, #0x0                   	// #0
  4022e4:	add	x1, x1, #0x9b0
  4022e8:	bl	401940 <dcgettext@plt>
  4022ec:	mov	x4, x0
  4022f0:	adrp	x3, 404000 <ferror@plt+0x2610>
  4022f4:	add	x3, x3, #0x9c0
  4022f8:	mov	x2, x21
  4022fc:	adrp	x1, 404000 <ferror@plt+0x2610>
  402300:	adrp	x0, 404000 <ferror@plt+0x2610>
  402304:	add	x1, x1, #0x9d0
  402308:	add	x0, x0, #0x9e0
  40230c:	bl	401970 <printf@plt>
  402310:	mov	w2, #0x5                   	// #5
  402314:	adrp	x1, 404000 <ferror@plt+0x2610>
  402318:	mov	x0, #0x0                   	// #0
  40231c:	add	x1, x1, #0x9f8
  402320:	bl	401940 <dcgettext@plt>
  402324:	adrp	x21, 404000 <ferror@plt+0x2610>
  402328:	mov	x1, x19
  40232c:	bl	401660 <fputs@plt>
  402330:	mov	w2, #0x5                   	// #5
  402334:	adrp	x1, 404000 <ferror@plt+0x2610>
  402338:	mov	x0, #0x0                   	// #0
  40233c:	add	x1, x1, #0xa10
  402340:	bl	401940 <dcgettext@plt>
  402344:	add	x21, x21, #0xe10
  402348:	mov	x1, x19
  40234c:	bl	401660 <fputs@plt>
  402350:	mov	w2, #0x5                   	// #5
  402354:	adrp	x1, 404000 <ferror@plt+0x2610>
  402358:	mov	x0, #0x0                   	// #0
  40235c:	add	x1, x1, #0xdf0
  402360:	bl	401940 <dcgettext@plt>
  402364:	mov	x1, x19
  402368:	bl	401660 <fputs@plt>
  40236c:	ldr	x1, [x23, #24]
  402370:	mov	w2, #0x5                   	// #5
  402374:	ldr	x22, [x23]
  402378:	mov	x0, #0x0                   	// #0
  40237c:	bl	401940 <dcgettext@plt>
  402380:	add	x20, x20, #0x1
  402384:	mov	x3, x0
  402388:	mov	x2, x22
  40238c:	mov	x1, x21
  402390:	mov	x0, x19
  402394:	bl	4019b0 <fprintf@plt>
  402398:	add	x23, x23, #0x20
  40239c:	cmp	x20, #0x5
  4023a0:	b.ne	40236c <ferror@plt+0x97c>  // b.any
  4023a4:	mov	w2, w20
  4023a8:	adrp	x1, 404000 <ferror@plt+0x2610>
  4023ac:	mov	x0, #0x0                   	// #0
  4023b0:	add	x1, x1, #0xe20
  4023b4:	bl	401940 <dcgettext@plt>
  4023b8:	adrp	x1, 404000 <ferror@plt+0x2610>
  4023bc:	add	x1, x1, #0xe40
  4023c0:	bl	401970 <printf@plt>
  4023c4:	mov	w0, #0x0                   	// #0
  4023c8:	bl	401670 <exit@plt>
  4023cc:	adrp	x0, 417000 <ferror@plt+0x15610>
  4023d0:	mov	w2, #0x5                   	// #5
  4023d4:	adrp	x1, 404000 <ferror@plt+0x2610>
  4023d8:	add	x1, x1, #0xe78
  4023dc:	ldr	x19, [x0, #1032]
  4023e0:	mov	x0, #0x0                   	// #0
  4023e4:	bl	401940 <dcgettext@plt>
  4023e8:	mov	x1, x0
  4023ec:	adrp	x2, 417000 <ferror@plt+0x15610>
  4023f0:	mov	x0, x19
  4023f4:	ldr	x2, [x2, #1064]
  4023f8:	bl	4019b0 <fprintf@plt>
  4023fc:	mov	w0, #0x1                   	// #1
  402400:	bl	401670 <exit@plt>
  402404:	adrp	x1, 404000 <ferror@plt+0x2610>
  402408:	adrp	x0, 405000 <ferror@plt+0x3610>
  40240c:	add	x3, x23, #0x3b8
  402410:	add	x1, x1, #0x700
  402414:	add	x0, x0, #0x18
  402418:	mov	w2, #0xd1                  	// #209
  40241c:	bl	401980 <__assert_fail@plt>
  402420:	mov	w2, #0x5                   	// #5
  402424:	adrp	x1, 405000 <ferror@plt+0x3610>
  402428:	mov	x0, #0x0                   	// #0
  40242c:	add	x1, x1, #0xc0
  402430:	bl	401940 <dcgettext@plt>
  402434:	mov	x1, x0
  402438:	mov	w0, #0x1                   	// #1
  40243c:	bl	4019d0 <err@plt>
  402440:	cbz	w0, 4024e8 <ferror@plt+0xaf8>
  402444:	adrp	x1, 404000 <ferror@plt+0x2610>
  402448:	add	x1, x1, #0xfa8
  40244c:	mov	w2, #0x5                   	// #5
  402450:	mov	x0, #0x0                   	// #0
  402454:	bl	401940 <dcgettext@plt>
  402458:	mov	x1, x0
  40245c:	ldr	x2, [x21, #32]
  402460:	mov	w0, #0x1                   	// #1
  402464:	ldr	x2, [x2]
  402468:	bl	4019d0 <err@plt>
  40246c:	adrp	x1, 405000 <ferror@plt+0x3610>
  402470:	mov	w0, #0x1                   	// #1
  402474:	add	x1, x1, #0xa8
  402478:	bl	4019d0 <err@plt>
  40247c:	mov	w2, #0x5                   	// #5
  402480:	adrp	x1, 404000 <ferror@plt+0x2610>
  402484:	mov	x0, #0x0                   	// #0
  402488:	add	x1, x1, #0xf38
  40248c:	bl	401940 <dcgettext@plt>
  402490:	mov	x1, x0
  402494:	ldr	x2, [x21, #32]
  402498:	mov	w0, #0x1                   	// #1
  40249c:	ldr	x2, [x2]
  4024a0:	bl	401950 <errx@plt>
  4024a4:	mov	w2, #0x5                   	// #5
  4024a8:	adrp	x1, 404000 <ferror@plt+0x2610>
  4024ac:	mov	x0, #0x0                   	// #0
  4024b0:	add	x1, x1, #0xf18
  4024b4:	bl	401940 <dcgettext@plt>
  4024b8:	mov	x1, x0
  4024bc:	ldr	x2, [x21, #32]
  4024c0:	mov	w0, #0x1                   	// #1
  4024c4:	ldr	x2, [x2]
  4024c8:	bl	4019d0 <err@plt>
  4024cc:	mov	w2, #0x5                   	// #5
  4024d0:	adrp	x1, 405000 <ferror@plt+0x3610>
  4024d4:	add	x1, x1, #0x40
  4024d8:	bl	401940 <dcgettext@plt>
  4024dc:	mov	x1, x0
  4024e0:	mov	w0, #0x1                   	// #1
  4024e4:	bl	4019d0 <err@plt>
  4024e8:	adrp	x1, 404000 <ferror@plt+0x2610>
  4024ec:	add	x1, x1, #0xfd0
  4024f0:	mov	w2, #0x5                   	// #5
  4024f4:	mov	x0, #0x0                   	// #0
  4024f8:	bl	401940 <dcgettext@plt>
  4024fc:	mov	x1, x0
  402500:	b	40245c <ferror@plt+0xa6c>
  402504:	mov	w2, #0x5                   	// #5
  402508:	adrp	x1, 404000 <ferror@plt+0x2610>
  40250c:	add	x1, x1, #0xff8
  402510:	bl	401940 <dcgettext@plt>
  402514:	mov	x1, x0
  402518:	mov	w0, #0x1                   	// #1
  40251c:	bl	4019d0 <err@plt>
  402520:	mov	w2, #0x5                   	// #5
  402524:	adrp	x1, 404000 <ferror@plt+0x2610>
  402528:	mov	x0, #0x0                   	// #0
  40252c:	add	x1, x1, #0x7e0
  402530:	bl	401940 <dcgettext@plt>
  402534:	mov	x1, x0
  402538:	mov	w0, #0x1                   	// #1
  40253c:	bl	401950 <errx@plt>
  402540:	ldr	x0, [x24, w1, sxtw #3]
  402544:	add	x1, x24, w1, sxtw #3
  402548:	bl	401850 <execvp@plt>
  40254c:	bl	401990 <__errno_location@plt>
  402550:	mov	x3, x0
  402554:	mov	w2, #0x5                   	// #5
  402558:	adrp	x1, 405000 <ferror@plt+0x3610>
  40255c:	mov	x0, #0x0                   	// #0
  402560:	add	x1, x1, #0xe0
  402564:	ldr	w3, [x3]
  402568:	cmp	w3, #0x2
  40256c:	cset	w19, eq  // eq = none
  402570:	add	w19, w19, #0x7e
  402574:	bl	401940 <dcgettext@plt>
  402578:	mov	x1, x0
  40257c:	adrp	x0, 417000 <ferror@plt+0x15610>
  402580:	ldrsw	x2, [x0, #1048]
  402584:	mov	w0, w19
  402588:	ldr	x2, [x24, x2, lsl #3]
  40258c:	bl	4019d0 <err@plt>
  402590:	mov	w2, #0x5                   	// #5
  402594:	adrp	x1, 405000 <ferror@plt+0x3610>
  402598:	add	x1, x1, #0x68
  40259c:	bl	401940 <dcgettext@plt>
  4025a0:	mov	x1, x0
  4025a4:	mov	w0, #0x1                   	// #1
  4025a8:	bl	4019d0 <err@plt>
  4025ac:	mov	w2, #0x5                   	// #5
  4025b0:	adrp	x1, 404000 <ferror@plt+0x2610>
  4025b4:	mov	x0, #0x0                   	// #0
  4025b8:	add	x1, x1, #0xee0
  4025bc:	bl	401940 <dcgettext@plt>
  4025c0:	mov	x1, x0
  4025c4:	mov	w0, #0x1                   	// #1
  4025c8:	bl	401950 <errx@plt>
  4025cc:	mov	x29, #0x0                   	// #0
  4025d0:	mov	x30, #0x0                   	// #0
  4025d4:	mov	x5, x0
  4025d8:	ldr	x1, [sp]
  4025dc:	add	x2, sp, #0x8
  4025e0:	mov	x6, sp
  4025e4:	movz	x0, #0x0, lsl #48
  4025e8:	movk	x0, #0x0, lsl #32
  4025ec:	movk	x0, #0x40, lsl #16
  4025f0:	movk	x0, #0x1a00
  4025f4:	movz	x3, #0x0, lsl #48
  4025f8:	movk	x3, #0x0, lsl #32
  4025fc:	movk	x3, #0x40, lsl #16
  402600:	movk	x3, #0x4630
  402604:	movz	x4, #0x0, lsl #48
  402608:	movk	x4, #0x0, lsl #32
  40260c:	movk	x4, #0x40, lsl #16
  402610:	movk	x4, #0x46b0
  402614:	bl	401780 <__libc_start_main@plt>
  402618:	bl	401820 <abort@plt>
  40261c:	adrp	x0, 416000 <ferror@plt+0x14610>
  402620:	ldr	x0, [x0, #4064]
  402624:	cbz	x0, 40262c <ferror@plt+0xc3c>
  402628:	b	401810 <__gmon_start__@plt>
  40262c:	ret
  402630:	adrp	x0, 417000 <ferror@plt+0x15610>
  402634:	add	x0, x0, #0x408
  402638:	adrp	x1, 417000 <ferror@plt+0x15610>
  40263c:	add	x1, x1, #0x408
  402640:	cmp	x1, x0
  402644:	b.eq	40265c <ferror@plt+0xc6c>  // b.none
  402648:	adrp	x1, 404000 <ferror@plt+0x2610>
  40264c:	ldr	x1, [x1, #1760]
  402650:	cbz	x1, 40265c <ferror@plt+0xc6c>
  402654:	mov	x16, x1
  402658:	br	x16
  40265c:	ret
  402660:	adrp	x0, 417000 <ferror@plt+0x15610>
  402664:	add	x0, x0, #0x408
  402668:	adrp	x1, 417000 <ferror@plt+0x15610>
  40266c:	add	x1, x1, #0x408
  402670:	sub	x1, x1, x0
  402674:	lsr	x2, x1, #63
  402678:	add	x1, x2, x1, asr #3
  40267c:	cmp	xzr, x1, asr #1
  402680:	asr	x1, x1, #1
  402684:	b.eq	40269c <ferror@plt+0xcac>  // b.none
  402688:	adrp	x2, 404000 <ferror@plt+0x2610>
  40268c:	ldr	x2, [x2, #1768]
  402690:	cbz	x2, 40269c <ferror@plt+0xcac>
  402694:	mov	x16, x2
  402698:	br	x16
  40269c:	ret
  4026a0:	stp	x29, x30, [sp, #-32]!
  4026a4:	mov	x29, sp
  4026a8:	str	x19, [sp, #16]
  4026ac:	adrp	x19, 417000 <ferror@plt+0x15610>
  4026b0:	ldrb	w0, [x19, #1072]
  4026b4:	cbnz	w0, 4026c4 <ferror@plt+0xcd4>
  4026b8:	bl	402630 <ferror@plt+0xc40>
  4026bc:	mov	w0, #0x1                   	// #1
  4026c0:	strb	w0, [x19, #1072]
  4026c4:	ldr	x19, [sp, #16]
  4026c8:	ldp	x29, x30, [sp], #32
  4026cc:	ret
  4026d0:	b	402660 <ferror@plt+0xc70>
  4026d4:	nop
  4026d8:	stp	x29, x30, [sp, #-64]!
  4026dc:	mov	x29, sp
  4026e0:	stp	x19, x20, [sp, #16]
  4026e4:	stp	x21, x22, [sp, #32]
  4026e8:	str	x23, [sp, #48]
  4026ec:	cbz	x0, 4027ac <ferror@plt+0xdbc>
  4026f0:	mov	x21, x1
  4026f4:	mov	x22, x0
  4026f8:	adrp	x23, 405000 <ferror@plt+0x3610>
  4026fc:	adrp	x20, 404000 <ferror@plt+0x2610>
  402700:	add	x23, x23, #0x510
  402704:	add	x20, x20, #0x6f0
  402708:	add	x23, x23, #0x18
  40270c:	mov	x2, x21
  402710:	mov	x1, x20
  402714:	mov	x0, x22
  402718:	mov	x19, #0x0                   	// #0
  40271c:	bl	4018b0 <strncasecmp@plt>
  402720:	cbnz	w0, 402730 <ferror@plt+0xd40>
  402724:	ldrsb	w0, [x20, x21]
  402728:	cbz	w0, 402760 <ferror@plt+0xd70>
  40272c:	nop
  402730:	add	x19, x19, #0x1
  402734:	cmp	x19, #0x5
  402738:	b.eq	402778 <ferror@plt+0xd88>  // b.none
  40273c:	lsl	x0, x19, #5
  402740:	mov	x2, x21
  402744:	ldr	x20, [x0, x23]
  402748:	mov	x0, x22
  40274c:	mov	x1, x20
  402750:	bl	4018b0 <strncasecmp@plt>
  402754:	cbnz	w0, 402730 <ferror@plt+0xd40>
  402758:	ldrsb	w0, [x20, x21]
  40275c:	cbnz	w0, 402730 <ferror@plt+0xd40>
  402760:	mov	w0, w19
  402764:	ldp	x19, x20, [sp, #16]
  402768:	ldp	x21, x22, [sp, #32]
  40276c:	ldr	x23, [sp, #48]
  402770:	ldp	x29, x30, [sp], #64
  402774:	ret
  402778:	mov	w2, w19
  40277c:	adrp	x1, 404000 <ferror@plt+0x2610>
  402780:	mov	x0, #0x0                   	// #0
  402784:	add	x1, x1, #0x720
  402788:	bl	401940 <dcgettext@plt>
  40278c:	mov	x1, x22
  402790:	bl	401930 <warnx@plt>
  402794:	mov	w0, #0xffffffff            	// #-1
  402798:	ldp	x19, x20, [sp, #16]
  40279c:	ldp	x21, x22, [sp, #32]
  4027a0:	ldr	x23, [sp, #48]
  4027a4:	ldp	x29, x30, [sp], #64
  4027a8:	ret
  4027ac:	adrp	x3, 405000 <ferror@plt+0x3610>
  4027b0:	adrp	x1, 404000 <ferror@plt+0x2610>
  4027b4:	adrp	x0, 404000 <ferror@plt+0x2610>
  4027b8:	add	x3, x3, #0x510
  4027bc:	add	x1, x1, #0x700
  4027c0:	add	x0, x0, #0x718
  4027c4:	mov	w2, #0x10d                 	// #269
  4027c8:	bl	401980 <__assert_fail@plt>
  4027cc:	nop
  4027d0:	stp	x29, x30, [sp, #-256]!
  4027d4:	mov	w9, #0xffffffd0            	// #-48
  4027d8:	mov	w8, #0xffffff80            	// #-128
  4027dc:	mov	x29, sp
  4027e0:	add	x10, sp, #0xd0
  4027e4:	add	x1, sp, #0x100
  4027e8:	stp	x1, x1, [sp, #48]
  4027ec:	adrp	x1, 404000 <ferror@plt+0x2610>
  4027f0:	add	x1, x1, #0x738
  4027f4:	str	x10, [sp, #64]
  4027f8:	stp	w9, w8, [sp, #72]
  4027fc:	ldp	x10, x11, [sp, #48]
  402800:	stp	x10, x11, [sp, #16]
  402804:	ldp	x8, x9, [sp, #64]
  402808:	stp	x8, x9, [sp, #32]
  40280c:	str	q0, [sp, #80]
  402810:	str	q1, [sp, #96]
  402814:	str	q2, [sp, #112]
  402818:	str	q3, [sp, #128]
  40281c:	str	q4, [sp, #144]
  402820:	str	q5, [sp, #160]
  402824:	str	q6, [sp, #176]
  402828:	str	q7, [sp, #192]
  40282c:	stp	x2, x3, [sp, #208]
  402830:	add	x2, sp, #0x10
  402834:	stp	x4, x5, [sp, #224]
  402838:	stp	x6, x7, [sp, #240]
  40283c:	bl	4018c0 <vasprintf@plt>
  402840:	tbnz	w0, #31, 40284c <ferror@plt+0xe5c>
  402844:	ldp	x29, x30, [sp], #256
  402848:	ret
  40284c:	adrp	x1, 404000 <ferror@plt+0x2610>
  402850:	mov	w0, #0x1                   	// #1
  402854:	add	x1, x1, #0x740
  402858:	bl	4019d0 <err@plt>
  40285c:	nop
  402860:	stp	x29, x30, [sp, #-112]!
  402864:	mov	x29, sp
  402868:	stp	x19, x20, [sp, #16]
  40286c:	mov	x20, x2
  402870:	stp	x21, x22, [sp, #32]
  402874:	mov	x21, x1
  402878:	mov	x1, #0x30                  	// #48
  40287c:	stp	x23, x24, [sp, #48]
  402880:	mov	x23, x0
  402884:	mov	x0, #0x1                   	// #1
  402888:	bl	4017c0 <calloc@plt>
  40288c:	cbnz	x0, 4028ac <ferror@plt+0xebc>
  402890:	adrp	x1, 404000 <ferror@plt+0x2610>
  402894:	mov	x2, #0x30                  	// #48
  402898:	add	x1, x1, #0x758
  40289c:	mov	w0, #0x1                   	// #1
  4028a0:	stp	x25, x26, [sp, #64]
  4028a4:	str	x27, [sp, #80]
  4028a8:	bl	4019d0 <err@plt>
  4028ac:	mov	x19, x0
  4028b0:	lsl	x20, x20, #5
  4028b4:	adrp	x22, 417000 <ferror@plt+0x15610>
  4028b8:	add	x22, x22, #0x200
  4028bc:	add	x0, x22, x20
  4028c0:	stp	x19, x19, [x19]
  4028c4:	str	x0, [x19, #32]
  4028c8:	cbz	x23, 402944 <ferror@plt+0xf54>
  4028cc:	stp	x25, x26, [sp, #64]
  4028d0:	adrp	x24, 404000 <ferror@plt+0x2610>
  4028d4:	add	x24, x24, #0x778
  4028d8:	str	xzr, [sp, #104]
  4028dc:	bl	401990 <__errno_location@plt>
  4028e0:	mov	x25, x0
  4028e4:	mov	x1, x24
  4028e8:	mov	x0, x23
  4028ec:	str	wzr, [x25]
  4028f0:	bl	401860 <strcmp@plt>
  4028f4:	cbz	w0, 40296c <ferror@plt+0xf7c>
  4028f8:	ldrsb	w0, [x23]
  4028fc:	cmp	w0, #0x3a
  402900:	b.eq	40297c <ferror@plt+0xf8c>  // b.none
  402904:	mov	x1, x24
  402908:	mov	x0, x23
  40290c:	mov	x2, #0x9                   	// #9
  402910:	bl	401760 <strncmp@plt>
  402914:	cbnz	w0, 4029b4 <ferror@plt+0xfc4>
  402918:	add	x1, x23, #0x9
  40291c:	mov	x26, #0xffffffffffffffff    	// #-1
  402920:	str	x1, [sp, #104]
  402924:	ldrsb	w2, [x1]
  402928:	mov	x0, x26
  40292c:	mov	w23, #0x6                   	// #6
  402930:	cmp	w2, #0x3a
  402934:	b.eq	4029a0 <ferror@plt+0xfb0>  // b.none
  402938:	stp	x26, x0, [x19, #16]
  40293c:	ldp	x25, x26, [sp, #64]
  402940:	str	w23, [x19, #40]
  402944:	ldr	x1, [x21, #8]
  402948:	mov	w0, #0x0                   	// #0
  40294c:	ldp	x23, x24, [sp, #48]
  402950:	stp	x21, x1, [x19]
  402954:	str	x19, [x21, #8]
  402958:	ldp	x21, x22, [sp, #32]
  40295c:	str	x19, [x1]
  402960:	ldp	x19, x20, [sp, #16]
  402964:	ldp	x29, x30, [sp], #112
  402968:	ret
  40296c:	mov	x0, #0xffffffffffffffff    	// #-1
  402970:	mov	w23, #0x6                   	// #6
  402974:	mov	x26, x0
  402978:	b	402938 <ferror@plt+0xf48>
  40297c:	add	x23, x23, #0x1
  402980:	mov	x1, x24
  402984:	mov	x0, x23
  402988:	bl	401860 <strcmp@plt>
  40298c:	cbnz	w0, 402a2c <ferror@plt+0x103c>
  402990:	mov	x0, #0xffffffffffffffff    	// #-1
  402994:	mov	w23, #0x4                   	// #4
  402998:	mov	x26, x0
  40299c:	b	402938 <ferror@plt+0xf48>
  4029a0:	ldrsb	w0, [x1, #1]
  4029a4:	cbnz	w0, 402a08 <ferror@plt+0x1018>
  4029a8:	mov	x0, x26
  4029ac:	mov	w23, #0x2                   	// #2
  4029b0:	b	402938 <ferror@plt+0xf48>
  4029b4:	add	x1, sp, #0x68
  4029b8:	mov	x0, x23
  4029bc:	mov	w2, #0xa                   	// #10
  4029c0:	bl	401900 <strtoull@plt>
  4029c4:	ldr	w1, [x25]
  4029c8:	mov	x26, x0
  4029cc:	cbnz	w1, 4029e0 <ferror@plt+0xff0>
  4029d0:	ldr	x1, [sp, #104]
  4029d4:	cbz	x1, 4029e0 <ferror@plt+0xff0>
  4029d8:	cmp	x23, x1
  4029dc:	b.ne	402924 <ferror@plt+0xf34>  // b.any
  4029e0:	str	x27, [sp, #80]
  4029e4:	mov	w2, #0x5                   	// #5
  4029e8:	adrp	x1, 404000 <ferror@plt+0x2610>
  4029ec:	mov	x0, #0x0                   	// #0
  4029f0:	add	x1, x1, #0x788
  4029f4:	bl	401940 <dcgettext@plt>
  4029f8:	mov	x1, x0
  4029fc:	ldr	x2, [x22, x20]
  402a00:	mov	w0, #0x1                   	// #1
  402a04:	bl	401950 <errx@plt>
  402a08:	str	x27, [sp, #80]
  402a0c:	add	x27, x1, #0x1
  402a10:	mov	x0, x27
  402a14:	mov	x1, x24
  402a18:	bl	401860 <strcmp@plt>
  402a1c:	cbnz	w0, 402a68 <ferror@plt+0x1078>
  402a20:	mov	x0, #0xffffffffffffffff    	// #-1
  402a24:	ldr	x27, [sp, #80]
  402a28:	b	402938 <ferror@plt+0xf48>
  402a2c:	add	x1, sp, #0x68
  402a30:	mov	x0, x23
  402a34:	mov	w2, #0xa                   	// #10
  402a38:	bl	401900 <strtoull@plt>
  402a3c:	ldr	w1, [x25]
  402a40:	cbnz	w1, 4029e0 <ferror@plt+0xff0>
  402a44:	ldr	x1, [sp, #104]
  402a48:	cbz	x1, 4029e0 <ferror@plt+0xff0>
  402a4c:	ldrsb	w2, [x1]
  402a50:	cbnz	w2, 4029e0 <ferror@plt+0xff0>
  402a54:	cmp	x23, x1
  402a58:	b.eq	4029e0 <ferror@plt+0xff0>  // b.none
  402a5c:	mov	w23, #0x4                   	// #4
  402a60:	mov	x26, #0xffffffffffffffff    	// #-1
  402a64:	b	402938 <ferror@plt+0xf48>
  402a68:	str	wzr, [x25]
  402a6c:	add	x1, sp, #0x68
  402a70:	mov	x0, x27
  402a74:	mov	w2, #0xa                   	// #10
  402a78:	str	xzr, [sp, #104]
  402a7c:	bl	401900 <strtoull@plt>
  402a80:	ldr	w1, [x25]
  402a84:	cbnz	w1, 4029e4 <ferror@plt+0xff4>
  402a88:	ldr	x1, [sp, #104]
  402a8c:	cbz	x1, 4029e4 <ferror@plt+0xff4>
  402a90:	ldrsb	w2, [x1]
  402a94:	cbnz	w2, 4029e4 <ferror@plt+0xff4>
  402a98:	cmp	x27, x1
  402a9c:	b.eq	4029e4 <ferror@plt+0xff4>  // b.none
  402aa0:	ldr	x27, [sp, #80]
  402aa4:	b	402938 <ferror@plt+0xf48>
  402aa8:	stp	x29, x30, [sp, #-32]!
  402aac:	adrp	x0, 417000 <ferror@plt+0x15610>
  402ab0:	mov	x29, sp
  402ab4:	stp	x19, x20, [sp, #16]
  402ab8:	ldr	x20, [x0, #1056]
  402abc:	bl	401990 <__errno_location@plt>
  402ac0:	mov	x19, x0
  402ac4:	mov	x0, x20
  402ac8:	str	wzr, [x19]
  402acc:	bl	4019f0 <ferror@plt>
  402ad0:	cbz	w0, 402b70 <ferror@plt+0x1180>
  402ad4:	ldr	w0, [x19]
  402ad8:	cmp	w0, #0x9
  402adc:	b.ne	402b20 <ferror@plt+0x1130>  // b.any
  402ae0:	adrp	x0, 417000 <ferror@plt+0x15610>
  402ae4:	ldr	x20, [x0, #1032]
  402ae8:	str	wzr, [x19]
  402aec:	mov	x0, x20
  402af0:	bl	4019f0 <ferror@plt>
  402af4:	cbnz	w0, 402b08 <ferror@plt+0x1118>
  402af8:	mov	x0, x20
  402afc:	bl	401910 <fflush@plt>
  402b00:	cbz	w0, 402b50 <ferror@plt+0x1160>
  402b04:	nop
  402b08:	ldr	w0, [x19]
  402b0c:	cmp	w0, #0x9
  402b10:	b.ne	402b48 <ferror@plt+0x1158>  // b.any
  402b14:	ldp	x19, x20, [sp, #16]
  402b18:	ldp	x29, x30, [sp], #32
  402b1c:	ret
  402b20:	cmp	w0, #0x20
  402b24:	b.eq	402ae0 <ferror@plt+0x10f0>  // b.none
  402b28:	adrp	x1, 404000 <ferror@plt+0x2610>
  402b2c:	mov	w2, #0x5                   	// #5
  402b30:	add	x1, x1, #0x7a8
  402b34:	cbz	w0, 402b9c <ferror@plt+0x11ac>
  402b38:	mov	x0, #0x0                   	// #0
  402b3c:	bl	401940 <dcgettext@plt>
  402b40:	bl	401870 <warn@plt>
  402b44:	nop
  402b48:	mov	w0, #0x1                   	// #1
  402b4c:	bl	401630 <_exit@plt>
  402b50:	mov	x0, x20
  402b54:	bl	401720 <fileno@plt>
  402b58:	tbnz	w0, #31, 402b08 <ferror@plt+0x1118>
  402b5c:	bl	401680 <dup@plt>
  402b60:	tbnz	w0, #31, 402b08 <ferror@plt+0x1118>
  402b64:	bl	401800 <close@plt>
  402b68:	cbz	w0, 402b14 <ferror@plt+0x1124>
  402b6c:	b	402b08 <ferror@plt+0x1118>
  402b70:	mov	x0, x20
  402b74:	bl	401910 <fflush@plt>
  402b78:	cbnz	w0, 402ad4 <ferror@plt+0x10e4>
  402b7c:	mov	x0, x20
  402b80:	bl	401720 <fileno@plt>
  402b84:	tbnz	w0, #31, 402ad4 <ferror@plt+0x10e4>
  402b88:	bl	401680 <dup@plt>
  402b8c:	tbnz	w0, #31, 402ad4 <ferror@plt+0x10e4>
  402b90:	bl	401800 <close@plt>
  402b94:	cbz	w0, 402ae0 <ferror@plt+0x10f0>
  402b98:	b	402ad4 <ferror@plt+0x10e4>
  402b9c:	mov	x0, #0x0                   	// #0
  402ba0:	bl	401940 <dcgettext@plt>
  402ba4:	bl	401930 <warnx@plt>
  402ba8:	b	402b48 <ferror@plt+0x1158>
  402bac:	nop
  402bb0:	str	xzr, [x1]
  402bb4:	mov	x2, x0
  402bb8:	cbz	x0, 402c30 <ferror@plt+0x1240>
  402bbc:	ldrsb	w3, [x0]
  402bc0:	cmp	w3, #0x2f
  402bc4:	b.ne	402c1c <ferror@plt+0x122c>  // b.any
  402bc8:	ldrsb	w3, [x2, #1]
  402bcc:	mov	x0, x2
  402bd0:	add	x2, x2, #0x1
  402bd4:	cmp	w3, #0x2f
  402bd8:	b.eq	402bc8 <ferror@plt+0x11d8>  // b.none
  402bdc:	mov	x3, #0x1                   	// #1
  402be0:	str	x3, [x1]
  402be4:	ldrsb	w3, [x0, #1]
  402be8:	cmp	w3, #0x2f
  402bec:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402bf0:	b.eq	402c18 <ferror@plt+0x1228>  // b.none
  402bf4:	sub	x2, x2, #0x1
  402bf8:	mov	x3, #0x2                   	// #2
  402bfc:	nop
  402c00:	str	x3, [x1]
  402c04:	ldrsb	w4, [x2, x3]
  402c08:	add	x3, x3, #0x1
  402c0c:	cmp	w4, #0x2f
  402c10:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402c14:	b.ne	402c00 <ferror@plt+0x1210>  // b.any
  402c18:	ret
  402c1c:	mov	x0, #0x0                   	// #0
  402c20:	cbz	w3, 402c18 <ferror@plt+0x1228>
  402c24:	mov	x0, x2
  402c28:	add	x2, x2, #0x1
  402c2c:	b	402bdc <ferror@plt+0x11ec>
  402c30:	mov	x0, #0x0                   	// #0
  402c34:	ret
  402c38:	stp	x29, x30, [sp, #-48]!
  402c3c:	mov	x29, sp
  402c40:	stp	x19, x20, [sp, #16]
  402c44:	mov	x20, x0
  402c48:	mov	w19, #0x0                   	// #0
  402c4c:	str	x21, [sp, #32]
  402c50:	mov	x21, x1
  402c54:	ldrsb	w1, [x0]
  402c58:	mov	x0, #0x0                   	// #0
  402c5c:	cbz	w1, 402c84 <ferror@plt+0x1294>
  402c60:	cmp	w1, #0x5c
  402c64:	b.eq	402c94 <ferror@plt+0x12a4>  // b.none
  402c68:	mov	x0, x21
  402c6c:	bl	4018f0 <strchr@plt>
  402c70:	cbnz	x0, 402cc0 <ferror@plt+0x12d0>
  402c74:	add	w19, w19, #0x1
  402c78:	sxtw	x0, w19
  402c7c:	ldrsb	w1, [x20, w19, sxtw]
  402c80:	cbnz	w1, 402c60 <ferror@plt+0x1270>
  402c84:	ldp	x19, x20, [sp, #16]
  402c88:	ldr	x21, [sp, #32]
  402c8c:	ldp	x29, x30, [sp], #48
  402c90:	ret
  402c94:	add	w0, w19, #0x1
  402c98:	ldrsb	w0, [x20, w0, sxtw]
  402c9c:	cbz	w0, 402cc0 <ferror@plt+0x12d0>
  402ca0:	add	w19, w19, #0x2
  402ca4:	sxtw	x0, w19
  402ca8:	ldrsb	w1, [x20, w19, sxtw]
  402cac:	cbnz	w1, 402c60 <ferror@plt+0x1270>
  402cb0:	ldp	x19, x20, [sp, #16]
  402cb4:	ldr	x21, [sp, #32]
  402cb8:	ldp	x29, x30, [sp], #48
  402cbc:	ret
  402cc0:	sxtw	x0, w19
  402cc4:	ldp	x19, x20, [sp, #16]
  402cc8:	ldr	x21, [sp, #32]
  402ccc:	ldp	x29, x30, [sp], #48
  402cd0:	ret
  402cd4:	nop
  402cd8:	stp	x29, x30, [sp, #-80]!
  402cdc:	mov	x29, sp
  402ce0:	stp	x19, x20, [sp, #16]
  402ce4:	mov	x19, x0
  402ce8:	stp	x21, x22, [sp, #32]
  402cec:	mov	x22, x1
  402cf0:	mov	w21, w2
  402cf4:	str	x23, [sp, #48]
  402cf8:	adrp	x23, 417000 <ferror@plt+0x15610>
  402cfc:	str	xzr, [sp, #72]
  402d00:	bl	401990 <__errno_location@plt>
  402d04:	str	wzr, [x0]
  402d08:	cbz	x19, 402d1c <ferror@plt+0x132c>
  402d0c:	mov	x20, x0
  402d10:	ldrsb	w0, [x19]
  402d14:	adrp	x23, 417000 <ferror@plt+0x15610>
  402d18:	cbnz	w0, 402d34 <ferror@plt+0x1344>
  402d1c:	ldr	w0, [x23, #1024]
  402d20:	adrp	x1, 405000 <ferror@plt+0x3610>
  402d24:	mov	x3, x19
  402d28:	mov	x2, x22
  402d2c:	add	x1, x1, #0x8e0
  402d30:	bl	401950 <errx@plt>
  402d34:	add	x1, sp, #0x48
  402d38:	mov	w2, w21
  402d3c:	mov	x0, x19
  402d40:	mov	w3, #0x0                   	// #0
  402d44:	bl	4017b0 <__strtoul_internal@plt>
  402d48:	ldr	w1, [x20]
  402d4c:	cbnz	w1, 402d7c <ferror@plt+0x138c>
  402d50:	ldr	x1, [sp, #72]
  402d54:	cmp	x1, x19
  402d58:	b.eq	402d1c <ferror@plt+0x132c>  // b.none
  402d5c:	cbz	x1, 402d68 <ferror@plt+0x1378>
  402d60:	ldrsb	w1, [x1]
  402d64:	cbnz	w1, 402d1c <ferror@plt+0x132c>
  402d68:	ldp	x19, x20, [sp, #16]
  402d6c:	ldp	x21, x22, [sp, #32]
  402d70:	ldr	x23, [sp, #48]
  402d74:	ldp	x29, x30, [sp], #80
  402d78:	ret
  402d7c:	ldr	w0, [x23, #1024]
  402d80:	cmp	w1, #0x22
  402d84:	b.ne	402d1c <ferror@plt+0x132c>  // b.any
  402d88:	adrp	x1, 405000 <ferror@plt+0x3610>
  402d8c:	mov	x3, x19
  402d90:	mov	x2, x22
  402d94:	add	x1, x1, #0x8e0
  402d98:	bl	4019d0 <err@plt>
  402d9c:	nop
  402da0:	stp	x29, x30, [sp, #-32]!
  402da4:	mov	x29, sp
  402da8:	stp	x19, x20, [sp, #16]
  402dac:	mov	x19, x1
  402db0:	mov	x20, x0
  402db4:	bl	401990 <__errno_location@plt>
  402db8:	mov	x4, x0
  402dbc:	adrp	x0, 417000 <ferror@plt+0x15610>
  402dc0:	mov	w5, #0x22                  	// #34
  402dc4:	adrp	x1, 405000 <ferror@plt+0x3610>
  402dc8:	mov	x3, x20
  402dcc:	ldr	w0, [x0, #1024]
  402dd0:	mov	x2, x19
  402dd4:	str	w5, [x4]
  402dd8:	add	x1, x1, #0x8e0
  402ddc:	bl	4019d0 <err@plt>
  402de0:	stp	x29, x30, [sp, #-32]!
  402de4:	mov	x29, sp
  402de8:	stp	x19, x20, [sp, #16]
  402dec:	mov	x20, x1
  402df0:	mov	x19, x0
  402df4:	bl	402cd8 <ferror@plt+0x12e8>
  402df8:	mov	x1, #0xffffffff            	// #4294967295
  402dfc:	cmp	x0, x1
  402e00:	b.hi	402e10 <ferror@plt+0x1420>  // b.pmore
  402e04:	ldp	x19, x20, [sp, #16]
  402e08:	ldp	x29, x30, [sp], #32
  402e0c:	ret
  402e10:	mov	x1, x20
  402e14:	mov	x0, x19
  402e18:	bl	402da0 <ferror@plt+0x13b0>
  402e1c:	nop
  402e20:	adrp	x1, 417000 <ferror@plt+0x15610>
  402e24:	str	w0, [x1, #1024]
  402e28:	ret
  402e2c:	nop
  402e30:	stp	x29, x30, [sp, #-128]!
  402e34:	mov	x29, sp
  402e38:	stp	x19, x20, [sp, #16]
  402e3c:	mov	x20, x0
  402e40:	stp	x21, x22, [sp, #32]
  402e44:	mov	x22, x1
  402e48:	stp	x23, x24, [sp, #48]
  402e4c:	mov	x23, x2
  402e50:	str	xzr, [x1]
  402e54:	bl	401990 <__errno_location@plt>
  402e58:	mov	x21, x0
  402e5c:	cbz	x20, 4030f0 <ferror@plt+0x1700>
  402e60:	ldrsb	w19, [x20]
  402e64:	cbz	w19, 4030f0 <ferror@plt+0x1700>
  402e68:	bl	401880 <__ctype_b_loc@plt>
  402e6c:	mov	x24, x0
  402e70:	mov	x2, x20
  402e74:	ldr	x0, [x0]
  402e78:	b	402e80 <ferror@plt+0x1490>
  402e7c:	ldrsb	w19, [x2, #1]!
  402e80:	ubfiz	x1, x19, #1, #8
  402e84:	ldrh	w1, [x0, x1]
  402e88:	tbnz	w1, #13, 402e7c <ferror@plt+0x148c>
  402e8c:	cmp	w19, #0x2d
  402e90:	b.eq	4030f0 <ferror@plt+0x1700>  // b.none
  402e94:	stp	x25, x26, [sp, #64]
  402e98:	mov	x0, x20
  402e9c:	mov	w3, #0x0                   	// #0
  402ea0:	stp	x27, x28, [sp, #80]
  402ea4:	add	x27, sp, #0x78
  402ea8:	mov	x1, x27
  402eac:	str	wzr, [x21]
  402eb0:	mov	w2, #0x0                   	// #0
  402eb4:	str	xzr, [sp, #120]
  402eb8:	bl	4017b0 <__strtoul_internal@plt>
  402ebc:	mov	x25, x0
  402ec0:	ldr	x28, [sp, #120]
  402ec4:	ldr	w0, [x21]
  402ec8:	cmp	x28, x20
  402ecc:	b.eq	4030e0 <ferror@plt+0x16f0>  // b.none
  402ed0:	cbnz	w0, 403110 <ferror@plt+0x1720>
  402ed4:	cbz	x28, 403184 <ferror@plt+0x1794>
  402ed8:	ldrsb	w0, [x28]
  402edc:	mov	w20, #0x0                   	// #0
  402ee0:	mov	x26, #0x0                   	// #0
  402ee4:	cbz	w0, 403184 <ferror@plt+0x1794>
  402ee8:	ldrsb	w0, [x28, #1]
  402eec:	cmp	w0, #0x69
  402ef0:	b.eq	402f9c <ferror@plt+0x15ac>  // b.none
  402ef4:	and	w1, w0, #0xffffffdf
  402ef8:	cmp	w1, #0x42
  402efc:	b.ne	403174 <ferror@plt+0x1784>  // b.any
  402f00:	ldrsb	w0, [x28, #2]
  402f04:	cbz	w0, 4031bc <ferror@plt+0x17cc>
  402f08:	bl	401710 <localeconv@plt>
  402f0c:	cbz	x0, 4030e8 <ferror@plt+0x16f8>
  402f10:	ldr	x1, [x0]
  402f14:	cbz	x1, 4030e8 <ferror@plt+0x16f8>
  402f18:	mov	x0, x1
  402f1c:	str	x1, [sp, #104]
  402f20:	bl	401650 <strlen@plt>
  402f24:	mov	x19, x0
  402f28:	cbnz	x26, 4030e8 <ferror@plt+0x16f8>
  402f2c:	ldrsb	w0, [x28]
  402f30:	cbz	w0, 4030e8 <ferror@plt+0x16f8>
  402f34:	ldr	x1, [sp, #104]
  402f38:	mov	x2, x19
  402f3c:	mov	x0, x1
  402f40:	mov	x1, x28
  402f44:	bl	401760 <strncmp@plt>
  402f48:	cbnz	w0, 4030e8 <ferror@plt+0x16f8>
  402f4c:	ldrsb	w4, [x28, x19]
  402f50:	add	x1, x28, x19
  402f54:	cmp	w4, #0x30
  402f58:	b.ne	403198 <ferror@plt+0x17a8>  // b.any
  402f5c:	add	w0, w20, #0x1
  402f60:	mov	x19, x1
  402f64:	nop
  402f68:	sub	w3, w19, w1
  402f6c:	ldrsb	w4, [x19, #1]!
  402f70:	add	w20, w3, w0
  402f74:	cmp	w4, #0x30
  402f78:	b.eq	402f68 <ferror@plt+0x1578>  // b.none
  402f7c:	ldr	x0, [x24]
  402f80:	ldrh	w0, [x0, w4, sxtw #1]
  402f84:	tbnz	w0, #11, 403124 <ferror@plt+0x1734>
  402f88:	mov	x28, x19
  402f8c:	str	x19, [sp, #120]
  402f90:	ldrsb	w0, [x28, #1]
  402f94:	cmp	w0, #0x69
  402f98:	b.ne	402ef4 <ferror@plt+0x1504>  // b.any
  402f9c:	ldrsb	w0, [x28, #2]
  402fa0:	and	w0, w0, #0xffffffdf
  402fa4:	cmp	w0, #0x42
  402fa8:	b.ne	402f08 <ferror@plt+0x1518>  // b.any
  402fac:	ldrsb	w0, [x28, #3]
  402fb0:	cbnz	w0, 402f08 <ferror@plt+0x1518>
  402fb4:	mov	x19, #0x400                 	// #1024
  402fb8:	ldrsb	w27, [x28]
  402fbc:	adrp	x24, 405000 <ferror@plt+0x3610>
  402fc0:	add	x24, x24, #0x8f0
  402fc4:	mov	x0, x24
  402fc8:	mov	w1, w27
  402fcc:	bl	4018f0 <strchr@plt>
  402fd0:	cbz	x0, 4031c4 <ferror@plt+0x17d4>
  402fd4:	sub	x1, x0, x24
  402fd8:	add	w1, w1, #0x1
  402fdc:	cbz	w1, 4031e0 <ferror@plt+0x17f0>
  402fe0:	sxtw	x2, w19
  402fe4:	umulh	x0, x25, x2
  402fe8:	cbnz	x0, 4031b0 <ferror@plt+0x17c0>
  402fec:	sub	w0, w1, #0x2
  402ff0:	b	403000 <ferror@plt+0x1610>
  402ff4:	umulh	x3, x25, x2
  402ff8:	sub	w0, w0, #0x1
  402ffc:	cbnz	x3, 4031b0 <ferror@plt+0x17c0>
  403000:	mul	x25, x25, x2
  403004:	cmn	w0, #0x1
  403008:	b.ne	402ff4 <ferror@plt+0x1604>  // b.any
  40300c:	mov	w0, #0x0                   	// #0
  403010:	cbz	x23, 403018 <ferror@plt+0x1628>
  403014:	str	w1, [x23]
  403018:	cmp	x26, #0x0
  40301c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403020:	b.eq	4030cc <ferror@plt+0x16dc>  // b.none
  403024:	sub	w1, w1, #0x2
  403028:	mov	x5, #0x1                   	// #1
  40302c:	b	40303c <ferror@plt+0x164c>
  403030:	umulh	x2, x5, x19
  403034:	sub	w1, w1, #0x1
  403038:	cbnz	x2, 403048 <ferror@plt+0x1658>
  40303c:	mul	x5, x5, x19
  403040:	cmn	w1, #0x1
  403044:	b.ne	403030 <ferror@plt+0x1640>  // b.any
  403048:	cmp	x26, #0xa
  40304c:	mov	x1, #0xa                   	// #10
  403050:	b.ls	403068 <ferror@plt+0x1678>  // b.plast
  403054:	nop
  403058:	add	x1, x1, x1, lsl #2
  40305c:	cmp	x26, x1, lsl #1
  403060:	lsl	x1, x1, #1
  403064:	b.hi	403058 <ferror@plt+0x1668>  // b.pmore
  403068:	cbz	w20, 403084 <ferror@plt+0x1694>
  40306c:	mov	w2, #0x0                   	// #0
  403070:	add	x1, x1, x1, lsl #2
  403074:	add	w2, w2, #0x1
  403078:	cmp	w20, w2
  40307c:	lsl	x1, x1, #1
  403080:	b.ne	403070 <ferror@plt+0x1680>  // b.any
  403084:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  403088:	mov	x4, #0x1                   	// #1
  40308c:	movk	x8, #0xcccd
  403090:	umulh	x6, x26, x8
  403094:	add	x7, x4, x4, lsl #2
  403098:	mov	x3, x4
  40309c:	cmp	x26, #0x9
  4030a0:	lsl	x4, x7, #1
  4030a4:	lsr	x2, x6, #3
  4030a8:	add	x2, x2, x2, lsl #2
  4030ac:	sub	x2, x26, x2, lsl #1
  4030b0:	lsr	x26, x6, #3
  4030b4:	cbz	x2, 4030c8 <ferror@plt+0x16d8>
  4030b8:	udiv	x3, x1, x3
  4030bc:	udiv	x2, x3, x2
  4030c0:	udiv	x2, x5, x2
  4030c4:	add	x25, x25, x2
  4030c8:	b.hi	403090 <ferror@plt+0x16a0>  // b.pmore
  4030cc:	str	x25, [x22]
  4030d0:	tbnz	w0, #31, 4031a0 <ferror@plt+0x17b0>
  4030d4:	ldp	x25, x26, [sp, #64]
  4030d8:	ldp	x27, x28, [sp, #80]
  4030dc:	b	4030fc <ferror@plt+0x170c>
  4030e0:	cbnz	w0, 40311c <ferror@plt+0x172c>
  4030e4:	nop
  4030e8:	ldp	x25, x26, [sp, #64]
  4030ec:	ldp	x27, x28, [sp, #80]
  4030f0:	mov	w1, #0x16                  	// #22
  4030f4:	mov	w0, #0xffffffea            	// #-22
  4030f8:	str	w1, [x21]
  4030fc:	ldp	x19, x20, [sp, #16]
  403100:	ldp	x21, x22, [sp, #32]
  403104:	ldp	x23, x24, [sp, #48]
  403108:	ldp	x29, x30, [sp], #128
  40310c:	ret
  403110:	sub	x1, x25, #0x1
  403114:	cmn	x1, #0x3
  403118:	b.ls	402ed4 <ferror@plt+0x14e4>  // b.plast
  40311c:	neg	w0, w0
  403120:	b	4030d0 <ferror@plt+0x16e0>
  403124:	str	wzr, [x21]
  403128:	mov	x1, x27
  40312c:	mov	x0, x19
  403130:	mov	w3, #0x0                   	// #0
  403134:	mov	w2, #0x0                   	// #0
  403138:	str	xzr, [sp, #120]
  40313c:	bl	4017b0 <__strtoul_internal@plt>
  403140:	mov	x26, x0
  403144:	ldr	x28, [sp, #120]
  403148:	ldr	w0, [x21]
  40314c:	cmp	x28, x19
  403150:	b.eq	4030e0 <ferror@plt+0x16f0>  // b.none
  403154:	cbz	w0, 40317c <ferror@plt+0x178c>
  403158:	sub	x1, x26, #0x1
  40315c:	cmn	x1, #0x3
  403160:	b.hi	40311c <ferror@plt+0x172c>  // b.pmore
  403164:	cbz	x28, 4030e8 <ferror@plt+0x16f8>
  403168:	ldrsb	w0, [x28]
  40316c:	cbnz	w0, 402ee8 <ferror@plt+0x14f8>
  403170:	b	4030e8 <ferror@plt+0x16f8>
  403174:	cbnz	w0, 402f08 <ferror@plt+0x1518>
  403178:	b	402fb4 <ferror@plt+0x15c4>
  40317c:	cbnz	x26, 403164 <ferror@plt+0x1774>
  403180:	b	402ee8 <ferror@plt+0x14f8>
  403184:	mov	w0, #0x0                   	// #0
  403188:	ldp	x27, x28, [sp, #80]
  40318c:	str	x25, [x22]
  403190:	ldp	x25, x26, [sp, #64]
  403194:	b	4030fc <ferror@plt+0x170c>
  403198:	mov	x19, x1
  40319c:	b	402f7c <ferror@plt+0x158c>
  4031a0:	neg	w1, w0
  4031a4:	ldp	x25, x26, [sp, #64]
  4031a8:	ldp	x27, x28, [sp, #80]
  4031ac:	b	4030f8 <ferror@plt+0x1708>
  4031b0:	mov	w0, #0xffffffde            	// #-34
  4031b4:	cbnz	x23, 403014 <ferror@plt+0x1624>
  4031b8:	b	403018 <ferror@plt+0x1628>
  4031bc:	mov	x19, #0x3e8                 	// #1000
  4031c0:	b	402fb8 <ferror@plt+0x15c8>
  4031c4:	adrp	x1, 405000 <ferror@plt+0x3610>
  4031c8:	add	x24, x1, #0x900
  4031cc:	mov	x0, x24
  4031d0:	mov	w1, w27
  4031d4:	bl	4018f0 <strchr@plt>
  4031d8:	cbnz	x0, 402fd4 <ferror@plt+0x15e4>
  4031dc:	b	4030e8 <ferror@plt+0x16f8>
  4031e0:	mov	w0, #0x0                   	// #0
  4031e4:	cbnz	x23, 403014 <ferror@plt+0x1624>
  4031e8:	ldp	x27, x28, [sp, #80]
  4031ec:	str	x25, [x22]
  4031f0:	ldp	x25, x26, [sp, #64]
  4031f4:	b	4030fc <ferror@plt+0x170c>
  4031f8:	mov	x2, #0x0                   	// #0
  4031fc:	b	402e30 <ferror@plt+0x1440>
  403200:	stp	x29, x30, [sp, #-48]!
  403204:	mov	x29, sp
  403208:	stp	x21, x22, [sp, #32]
  40320c:	mov	x22, x1
  403210:	cbz	x0, 403270 <ferror@plt+0x1880>
  403214:	mov	x21, x0
  403218:	stp	x19, x20, [sp, #16]
  40321c:	mov	x20, x0
  403220:	b	40323c <ferror@plt+0x184c>
  403224:	bl	401880 <__ctype_b_loc@plt>
  403228:	ubfiz	x19, x19, #1, #8
  40322c:	ldr	x2, [x0]
  403230:	ldrh	w2, [x2, x19]
  403234:	tbz	w2, #11, 403244 <ferror@plt+0x1854>
  403238:	add	x20, x20, #0x1
  40323c:	ldrsb	w19, [x20]
  403240:	cbnz	w19, 403224 <ferror@plt+0x1834>
  403244:	cbz	x22, 40324c <ferror@plt+0x185c>
  403248:	str	x20, [x22]
  40324c:	cmp	x20, x21
  403250:	b.ls	403288 <ferror@plt+0x1898>  // b.plast
  403254:	ldrsb	w1, [x20]
  403258:	mov	w0, #0x1                   	// #1
  40325c:	ldp	x19, x20, [sp, #16]
  403260:	cbnz	w1, 403278 <ferror@plt+0x1888>
  403264:	ldp	x21, x22, [sp, #32]
  403268:	ldp	x29, x30, [sp], #48
  40326c:	ret
  403270:	cbz	x1, 403278 <ferror@plt+0x1888>
  403274:	str	xzr, [x1]
  403278:	mov	w0, #0x0                   	// #0
  40327c:	ldp	x21, x22, [sp, #32]
  403280:	ldp	x29, x30, [sp], #48
  403284:	ret
  403288:	mov	w0, #0x0                   	// #0
  40328c:	ldp	x19, x20, [sp, #16]
  403290:	b	40327c <ferror@plt+0x188c>
  403294:	nop
  403298:	stp	x29, x30, [sp, #-48]!
  40329c:	mov	x29, sp
  4032a0:	stp	x21, x22, [sp, #32]
  4032a4:	mov	x22, x1
  4032a8:	cbz	x0, 403308 <ferror@plt+0x1918>
  4032ac:	mov	x21, x0
  4032b0:	stp	x19, x20, [sp, #16]
  4032b4:	mov	x20, x0
  4032b8:	b	4032d4 <ferror@plt+0x18e4>
  4032bc:	bl	401880 <__ctype_b_loc@plt>
  4032c0:	ubfiz	x19, x19, #1, #8
  4032c4:	ldr	x2, [x0]
  4032c8:	ldrh	w2, [x2, x19]
  4032cc:	tbz	w2, #12, 4032dc <ferror@plt+0x18ec>
  4032d0:	add	x20, x20, #0x1
  4032d4:	ldrsb	w19, [x20]
  4032d8:	cbnz	w19, 4032bc <ferror@plt+0x18cc>
  4032dc:	cbz	x22, 4032e4 <ferror@plt+0x18f4>
  4032e0:	str	x20, [x22]
  4032e4:	cmp	x20, x21
  4032e8:	b.ls	403320 <ferror@plt+0x1930>  // b.plast
  4032ec:	ldrsb	w1, [x20]
  4032f0:	mov	w0, #0x1                   	// #1
  4032f4:	ldp	x19, x20, [sp, #16]
  4032f8:	cbnz	w1, 403310 <ferror@plt+0x1920>
  4032fc:	ldp	x21, x22, [sp, #32]
  403300:	ldp	x29, x30, [sp], #48
  403304:	ret
  403308:	cbz	x1, 403310 <ferror@plt+0x1920>
  40330c:	str	xzr, [x1]
  403310:	mov	w0, #0x0                   	// #0
  403314:	ldp	x21, x22, [sp, #32]
  403318:	ldp	x29, x30, [sp], #48
  40331c:	ret
  403320:	mov	w0, #0x0                   	// #0
  403324:	ldp	x19, x20, [sp, #16]
  403328:	b	403314 <ferror@plt+0x1924>
  40332c:	nop
  403330:	stp	x29, x30, [sp, #-128]!
  403334:	mov	x29, sp
  403338:	stp	x19, x20, [sp, #16]
  40333c:	mov	x20, x0
  403340:	mov	w0, #0xffffffd0            	// #-48
  403344:	stp	x21, x22, [sp, #32]
  403348:	mov	x21, x1
  40334c:	add	x22, sp, #0x80
  403350:	add	x1, sp, #0x50
  403354:	stp	x22, x22, [sp, #48]
  403358:	str	x1, [sp, #64]
  40335c:	stp	w0, wzr, [sp, #72]
  403360:	stp	x2, x3, [sp, #80]
  403364:	stp	x4, x5, [sp, #96]
  403368:	stp	x6, x7, [sp, #112]
  40336c:	b	4033b8 <ferror@plt+0x19c8>
  403370:	ldr	x1, [x2]
  403374:	add	x0, x2, #0xf
  403378:	and	x0, x0, #0xfffffffffffffff8
  40337c:	str	x0, [sp, #48]
  403380:	cbz	x1, 4033f8 <ferror@plt+0x1a08>
  403384:	ldr	x2, [sp, #48]
  403388:	add	x0, x2, #0xf
  40338c:	and	x0, x0, #0xfffffffffffffff8
  403390:	str	x0, [sp, #48]
  403394:	ldr	x19, [x2]
  403398:	cbz	x19, 4033f8 <ferror@plt+0x1a08>
  40339c:	mov	x0, x20
  4033a0:	bl	401860 <strcmp@plt>
  4033a4:	cbz	w0, 403414 <ferror@plt+0x1a24>
  4033a8:	mov	x1, x19
  4033ac:	mov	x0, x20
  4033b0:	bl	401860 <strcmp@plt>
  4033b4:	cbz	w0, 403418 <ferror@plt+0x1a28>
  4033b8:	ldr	w3, [sp, #72]
  4033bc:	ldr	x2, [sp, #48]
  4033c0:	tbz	w3, #31, 403370 <ferror@plt+0x1980>
  4033c4:	add	w0, w3, #0x8
  4033c8:	str	w0, [sp, #72]
  4033cc:	cmp	w0, #0x0
  4033d0:	b.gt	403370 <ferror@plt+0x1980>
  4033d4:	ldr	x1, [x22, w3, sxtw]
  4033d8:	cbz	x1, 4033f8 <ferror@plt+0x1a08>
  4033dc:	cbz	w0, 403388 <ferror@plt+0x1998>
  4033e0:	add	w3, w3, #0x10
  4033e4:	str	w3, [sp, #72]
  4033e8:	cmp	w3, #0x0
  4033ec:	b.gt	403388 <ferror@plt+0x1998>
  4033f0:	add	x2, x22, w0, sxtw
  4033f4:	b	403394 <ferror@plt+0x19a4>
  4033f8:	adrp	x0, 417000 <ferror@plt+0x15610>
  4033fc:	adrp	x1, 405000 <ferror@plt+0x3610>
  403400:	mov	x3, x20
  403404:	mov	x2, x21
  403408:	ldr	w0, [x0, #1024]
  40340c:	add	x1, x1, #0x8e0
  403410:	bl	401950 <errx@plt>
  403414:	mov	w0, #0x1                   	// #1
  403418:	ldp	x19, x20, [sp, #16]
  40341c:	ldp	x21, x22, [sp, #32]
  403420:	ldp	x29, x30, [sp], #128
  403424:	ret
  403428:	cbz	x1, 403454 <ferror@plt+0x1a64>
  40342c:	add	x3, x0, x1
  403430:	sxtb	w2, w2
  403434:	b	403448 <ferror@plt+0x1a58>
  403438:	b.eq	403458 <ferror@plt+0x1a68>  // b.none
  40343c:	add	x0, x0, #0x1
  403440:	cmp	x3, x0
  403444:	b.eq	403454 <ferror@plt+0x1a64>  // b.none
  403448:	ldrsb	w1, [x0]
  40344c:	cmp	w2, w1
  403450:	cbnz	w1, 403438 <ferror@plt+0x1a48>
  403454:	mov	x0, #0x0                   	// #0
  403458:	ret
  40345c:	nop
  403460:	stp	x29, x30, [sp, #-32]!
  403464:	mov	w2, #0xa                   	// #10
  403468:	mov	x29, sp
  40346c:	stp	x19, x20, [sp, #16]
  403470:	mov	x20, x1
  403474:	mov	x19, x0
  403478:	bl	402de0 <ferror@plt+0x13f0>
  40347c:	mov	w1, #0xffff                	// #65535
  403480:	cmp	w0, w1
  403484:	b.hi	403494 <ferror@plt+0x1aa4>  // b.pmore
  403488:	ldp	x19, x20, [sp, #16]
  40348c:	ldp	x29, x30, [sp], #32
  403490:	ret
  403494:	mov	x1, x20
  403498:	mov	x0, x19
  40349c:	bl	402da0 <ferror@plt+0x13b0>
  4034a0:	stp	x29, x30, [sp, #-32]!
  4034a4:	mov	w2, #0x10                  	// #16
  4034a8:	mov	x29, sp
  4034ac:	stp	x19, x20, [sp, #16]
  4034b0:	mov	x20, x1
  4034b4:	mov	x19, x0
  4034b8:	bl	402de0 <ferror@plt+0x13f0>
  4034bc:	mov	w1, #0xffff                	// #65535
  4034c0:	cmp	w0, w1
  4034c4:	b.hi	4034d4 <ferror@plt+0x1ae4>  // b.pmore
  4034c8:	ldp	x19, x20, [sp, #16]
  4034cc:	ldp	x29, x30, [sp], #32
  4034d0:	ret
  4034d4:	mov	x1, x20
  4034d8:	mov	x0, x19
  4034dc:	bl	402da0 <ferror@plt+0x13b0>
  4034e0:	mov	w2, #0xa                   	// #10
  4034e4:	b	402de0 <ferror@plt+0x13f0>
  4034e8:	mov	w2, #0x10                  	// #16
  4034ec:	b	402de0 <ferror@plt+0x13f0>
  4034f0:	stp	x29, x30, [sp, #-64]!
  4034f4:	mov	x29, sp
  4034f8:	stp	x19, x20, [sp, #16]
  4034fc:	mov	x19, x0
  403500:	stp	x21, x22, [sp, #32]
  403504:	mov	x21, x1
  403508:	adrp	x22, 417000 <ferror@plt+0x15610>
  40350c:	str	xzr, [sp, #56]
  403510:	bl	401990 <__errno_location@plt>
  403514:	str	wzr, [x0]
  403518:	cbz	x19, 40352c <ferror@plt+0x1b3c>
  40351c:	mov	x20, x0
  403520:	ldrsb	w0, [x19]
  403524:	adrp	x22, 417000 <ferror@plt+0x15610>
  403528:	cbnz	w0, 403544 <ferror@plt+0x1b54>
  40352c:	ldr	w0, [x22, #1024]
  403530:	adrp	x1, 405000 <ferror@plt+0x3610>
  403534:	mov	x3, x19
  403538:	mov	x2, x21
  40353c:	add	x1, x1, #0x8e0
  403540:	bl	401950 <errx@plt>
  403544:	add	x1, sp, #0x38
  403548:	mov	x0, x19
  40354c:	mov	w3, #0x0                   	// #0
  403550:	mov	w2, #0xa                   	// #10
  403554:	bl	401750 <__strtol_internal@plt>
  403558:	ldr	w1, [x20]
  40355c:	cbnz	w1, 403588 <ferror@plt+0x1b98>
  403560:	ldr	x1, [sp, #56]
  403564:	cmp	x1, x19
  403568:	b.eq	40352c <ferror@plt+0x1b3c>  // b.none
  40356c:	cbz	x1, 403578 <ferror@plt+0x1b88>
  403570:	ldrsb	w1, [x1]
  403574:	cbnz	w1, 40352c <ferror@plt+0x1b3c>
  403578:	ldp	x19, x20, [sp, #16]
  40357c:	ldp	x21, x22, [sp, #32]
  403580:	ldp	x29, x30, [sp], #64
  403584:	ret
  403588:	ldr	w0, [x22, #1024]
  40358c:	cmp	w1, #0x22
  403590:	b.ne	40352c <ferror@plt+0x1b3c>  // b.any
  403594:	adrp	x1, 405000 <ferror@plt+0x3610>
  403598:	mov	x3, x19
  40359c:	mov	x2, x21
  4035a0:	add	x1, x1, #0x8e0
  4035a4:	bl	4019d0 <err@plt>
  4035a8:	stp	x29, x30, [sp, #-32]!
  4035ac:	mov	x29, sp
  4035b0:	stp	x19, x20, [sp, #16]
  4035b4:	mov	x19, x1
  4035b8:	mov	x20, x0
  4035bc:	bl	4034f0 <ferror@plt+0x1b00>
  4035c0:	mov	x2, #0x80000000            	// #2147483648
  4035c4:	add	x2, x0, x2
  4035c8:	mov	x1, #0xffffffff            	// #4294967295
  4035cc:	cmp	x2, x1
  4035d0:	b.hi	4035e0 <ferror@plt+0x1bf0>  // b.pmore
  4035d4:	ldp	x19, x20, [sp, #16]
  4035d8:	ldp	x29, x30, [sp], #32
  4035dc:	ret
  4035e0:	bl	401990 <__errno_location@plt>
  4035e4:	mov	x4, x0
  4035e8:	adrp	x0, 417000 <ferror@plt+0x15610>
  4035ec:	mov	w5, #0x22                  	// #34
  4035f0:	adrp	x1, 405000 <ferror@plt+0x3610>
  4035f4:	mov	x3, x20
  4035f8:	ldr	w0, [x0, #1024]
  4035fc:	mov	x2, x19
  403600:	str	w5, [x4]
  403604:	add	x1, x1, #0x8e0
  403608:	bl	4019d0 <err@plt>
  40360c:	nop
  403610:	stp	x29, x30, [sp, #-32]!
  403614:	mov	x29, sp
  403618:	stp	x19, x20, [sp, #16]
  40361c:	mov	x19, x1
  403620:	mov	x20, x0
  403624:	bl	4035a8 <ferror@plt+0x1bb8>
  403628:	add	w2, w0, #0x8, lsl #12
  40362c:	mov	w1, #0xffff                	// #65535
  403630:	cmp	w2, w1
  403634:	b.hi	403644 <ferror@plt+0x1c54>  // b.pmore
  403638:	ldp	x19, x20, [sp, #16]
  40363c:	ldp	x29, x30, [sp], #32
  403640:	ret
  403644:	bl	401990 <__errno_location@plt>
  403648:	mov	x4, x0
  40364c:	adrp	x0, 417000 <ferror@plt+0x15610>
  403650:	mov	w5, #0x22                  	// #34
  403654:	adrp	x1, 405000 <ferror@plt+0x3610>
  403658:	mov	x3, x20
  40365c:	ldr	w0, [x0, #1024]
  403660:	mov	x2, x19
  403664:	str	w5, [x4]
  403668:	add	x1, x1, #0x8e0
  40366c:	bl	4019d0 <err@plt>
  403670:	mov	w2, #0xa                   	// #10
  403674:	b	402cd8 <ferror@plt+0x12e8>
  403678:	mov	w2, #0x10                  	// #16
  40367c:	b	402cd8 <ferror@plt+0x12e8>
  403680:	stp	x29, x30, [sp, #-64]!
  403684:	mov	x29, sp
  403688:	stp	x19, x20, [sp, #16]
  40368c:	mov	x19, x0
  403690:	stp	x21, x22, [sp, #32]
  403694:	mov	x21, x1
  403698:	adrp	x22, 417000 <ferror@plt+0x15610>
  40369c:	str	xzr, [sp, #56]
  4036a0:	bl	401990 <__errno_location@plt>
  4036a4:	str	wzr, [x0]
  4036a8:	cbz	x19, 4036bc <ferror@plt+0x1ccc>
  4036ac:	mov	x20, x0
  4036b0:	ldrsb	w0, [x19]
  4036b4:	adrp	x22, 417000 <ferror@plt+0x15610>
  4036b8:	cbnz	w0, 4036d4 <ferror@plt+0x1ce4>
  4036bc:	ldr	w0, [x22, #1024]
  4036c0:	adrp	x1, 405000 <ferror@plt+0x3610>
  4036c4:	mov	x3, x19
  4036c8:	mov	x2, x21
  4036cc:	add	x1, x1, #0x8e0
  4036d0:	bl	401950 <errx@plt>
  4036d4:	mov	x0, x19
  4036d8:	add	x1, sp, #0x38
  4036dc:	bl	4016a0 <strtod@plt>
  4036e0:	ldr	w0, [x20]
  4036e4:	cbnz	w0, 403710 <ferror@plt+0x1d20>
  4036e8:	ldr	x0, [sp, #56]
  4036ec:	cmp	x0, x19
  4036f0:	b.eq	4036bc <ferror@plt+0x1ccc>  // b.none
  4036f4:	cbz	x0, 403700 <ferror@plt+0x1d10>
  4036f8:	ldrsb	w0, [x0]
  4036fc:	cbnz	w0, 4036bc <ferror@plt+0x1ccc>
  403700:	ldp	x19, x20, [sp, #16]
  403704:	ldp	x21, x22, [sp, #32]
  403708:	ldp	x29, x30, [sp], #64
  40370c:	ret
  403710:	cmp	w0, #0x22
  403714:	ldr	w0, [x22, #1024]
  403718:	b.ne	4036bc <ferror@plt+0x1ccc>  // b.any
  40371c:	adrp	x1, 405000 <ferror@plt+0x3610>
  403720:	mov	x3, x19
  403724:	mov	x2, x21
  403728:	add	x1, x1, #0x8e0
  40372c:	bl	4019d0 <err@plt>
  403730:	stp	x29, x30, [sp, #-64]!
  403734:	mov	x29, sp
  403738:	stp	x19, x20, [sp, #16]
  40373c:	mov	x19, x0
  403740:	stp	x21, x22, [sp, #32]
  403744:	mov	x21, x1
  403748:	adrp	x22, 417000 <ferror@plt+0x15610>
  40374c:	str	xzr, [sp, #56]
  403750:	bl	401990 <__errno_location@plt>
  403754:	str	wzr, [x0]
  403758:	cbz	x19, 40376c <ferror@plt+0x1d7c>
  40375c:	mov	x20, x0
  403760:	ldrsb	w0, [x19]
  403764:	adrp	x22, 417000 <ferror@plt+0x15610>
  403768:	cbnz	w0, 403784 <ferror@plt+0x1d94>
  40376c:	ldr	w0, [x22, #1024]
  403770:	adrp	x1, 405000 <ferror@plt+0x3610>
  403774:	mov	x3, x19
  403778:	mov	x2, x21
  40377c:	add	x1, x1, #0x8e0
  403780:	bl	401950 <errx@plt>
  403784:	add	x1, sp, #0x38
  403788:	mov	x0, x19
  40378c:	mov	w2, #0xa                   	// #10
  403790:	bl	401890 <strtol@plt>
  403794:	ldr	w1, [x20]
  403798:	cbnz	w1, 4037c4 <ferror@plt+0x1dd4>
  40379c:	ldr	x1, [sp, #56]
  4037a0:	cmp	x1, x19
  4037a4:	b.eq	40376c <ferror@plt+0x1d7c>  // b.none
  4037a8:	cbz	x1, 4037b4 <ferror@plt+0x1dc4>
  4037ac:	ldrsb	w1, [x1]
  4037b0:	cbnz	w1, 40376c <ferror@plt+0x1d7c>
  4037b4:	ldp	x19, x20, [sp, #16]
  4037b8:	ldp	x21, x22, [sp, #32]
  4037bc:	ldp	x29, x30, [sp], #64
  4037c0:	ret
  4037c4:	ldr	w0, [x22, #1024]
  4037c8:	cmp	w1, #0x22
  4037cc:	b.ne	40376c <ferror@plt+0x1d7c>  // b.any
  4037d0:	adrp	x1, 405000 <ferror@plt+0x3610>
  4037d4:	mov	x3, x19
  4037d8:	mov	x2, x21
  4037dc:	add	x1, x1, #0x8e0
  4037e0:	bl	4019d0 <err@plt>
  4037e4:	nop
  4037e8:	stp	x29, x30, [sp, #-64]!
  4037ec:	mov	x29, sp
  4037f0:	stp	x19, x20, [sp, #16]
  4037f4:	mov	x19, x0
  4037f8:	stp	x21, x22, [sp, #32]
  4037fc:	mov	x21, x1
  403800:	adrp	x22, 417000 <ferror@plt+0x15610>
  403804:	str	xzr, [sp, #56]
  403808:	bl	401990 <__errno_location@plt>
  40380c:	str	wzr, [x0]
  403810:	cbz	x19, 403824 <ferror@plt+0x1e34>
  403814:	mov	x20, x0
  403818:	ldrsb	w0, [x19]
  40381c:	adrp	x22, 417000 <ferror@plt+0x15610>
  403820:	cbnz	w0, 40383c <ferror@plt+0x1e4c>
  403824:	ldr	w0, [x22, #1024]
  403828:	adrp	x1, 405000 <ferror@plt+0x3610>
  40382c:	mov	x3, x19
  403830:	mov	x2, x21
  403834:	add	x1, x1, #0x8e0
  403838:	bl	401950 <errx@plt>
  40383c:	add	x1, sp, #0x38
  403840:	mov	x0, x19
  403844:	mov	w2, #0xa                   	// #10
  403848:	bl	401640 <strtoul@plt>
  40384c:	ldr	w1, [x20]
  403850:	cbnz	w1, 40387c <ferror@plt+0x1e8c>
  403854:	ldr	x1, [sp, #56]
  403858:	cmp	x1, x19
  40385c:	b.eq	403824 <ferror@plt+0x1e34>  // b.none
  403860:	cbz	x1, 40386c <ferror@plt+0x1e7c>
  403864:	ldrsb	w1, [x1]
  403868:	cbnz	w1, 403824 <ferror@plt+0x1e34>
  40386c:	ldp	x19, x20, [sp, #16]
  403870:	ldp	x21, x22, [sp, #32]
  403874:	ldp	x29, x30, [sp], #64
  403878:	ret
  40387c:	ldr	w0, [x22, #1024]
  403880:	cmp	w1, #0x22
  403884:	b.ne	403824 <ferror@plt+0x1e34>  // b.any
  403888:	adrp	x1, 405000 <ferror@plt+0x3610>
  40388c:	mov	x3, x19
  403890:	mov	x2, x21
  403894:	add	x1, x1, #0x8e0
  403898:	bl	4019d0 <err@plt>
  40389c:	nop
  4038a0:	stp	x29, x30, [sp, #-48]!
  4038a4:	mov	x29, sp
  4038a8:	stp	x19, x20, [sp, #16]
  4038ac:	mov	x19, x1
  4038b0:	mov	x20, x0
  4038b4:	add	x1, sp, #0x28
  4038b8:	bl	4031f8 <ferror@plt+0x1808>
  4038bc:	cbz	w0, 4038f4 <ferror@plt+0x1f04>
  4038c0:	bl	401990 <__errno_location@plt>
  4038c4:	ldr	w1, [x0]
  4038c8:	adrp	x2, 417000 <ferror@plt+0x15610>
  4038cc:	mov	x3, x20
  4038d0:	ldr	w0, [x2, #1024]
  4038d4:	mov	x2, x19
  4038d8:	cbz	w1, 4038e8 <ferror@plt+0x1ef8>
  4038dc:	adrp	x1, 405000 <ferror@plt+0x3610>
  4038e0:	add	x1, x1, #0x8e0
  4038e4:	bl	4019d0 <err@plt>
  4038e8:	adrp	x1, 405000 <ferror@plt+0x3610>
  4038ec:	add	x1, x1, #0x8e0
  4038f0:	bl	401950 <errx@plt>
  4038f4:	ldp	x19, x20, [sp, #16]
  4038f8:	ldr	x0, [sp, #40]
  4038fc:	ldp	x29, x30, [sp], #48
  403900:	ret
  403904:	nop
  403908:	stp	x29, x30, [sp, #-32]!
  40390c:	mov	x29, sp
  403910:	str	x19, [sp, #16]
  403914:	mov	x19, x1
  403918:	mov	x1, x2
  40391c:	bl	403680 <ferror@plt+0x1c90>
  403920:	fcvtzs	d2, d0
  403924:	mov	x0, #0x848000000000        	// #145685290680320
  403928:	movk	x0, #0x412e, lsl #48
  40392c:	fmov	d1, x0
  403930:	scvtf	d3, d2
  403934:	fsub	d0, d0, d3
  403938:	fmul	d0, d0, d1
  40393c:	fcvtzs	d0, d0
  403940:	stp	d2, d0, [x19]
  403944:	ldr	x19, [sp, #16]
  403948:	ldp	x29, x30, [sp], #32
  40394c:	ret
  403950:	mov	w2, w0
  403954:	mov	x0, x1
  403958:	and	w1, w2, #0xf000
  40395c:	add	x14, x0, #0x1
  403960:	cmp	w1, #0x4, lsl #12
  403964:	add	x13, x0, #0x2
  403968:	add	x12, x0, #0x3
  40396c:	add	x11, x0, #0x4
  403970:	add	x10, x0, #0x5
  403974:	add	x9, x0, #0x6
  403978:	add	x8, x0, #0x7
  40397c:	add	x7, x0, #0x8
  403980:	add	x6, x0, #0x9
  403984:	b.eq	403af0 <ferror@plt+0x2100>  // b.none
  403988:	cmp	w1, #0xa, lsl #12
  40398c:	b.eq	4039e4 <ferror@plt+0x1ff4>  // b.none
  403990:	cmp	w1, #0x2, lsl #12
  403994:	b.eq	403b10 <ferror@plt+0x2120>  // b.none
  403998:	cmp	w1, #0x6, lsl #12
  40399c:	b.eq	403b00 <ferror@plt+0x2110>  // b.none
  4039a0:	cmp	w1, #0xc, lsl #12
  4039a4:	b.eq	403b20 <ferror@plt+0x2130>  // b.none
  4039a8:	cmp	w1, #0x1, lsl #12
  4039ac:	b.eq	403b30 <ferror@plt+0x2140>  // b.none
  4039b0:	cmp	w1, #0x8, lsl #12
  4039b4:	b.eq	403b40 <ferror@plt+0x2150>  // b.none
  4039b8:	mov	x4, x6
  4039bc:	mov	x6, x7
  4039c0:	mov	x7, x8
  4039c4:	mov	x8, x9
  4039c8:	mov	x9, x10
  4039cc:	mov	x10, x11
  4039d0:	mov	x11, x12
  4039d4:	mov	x12, x13
  4039d8:	mov	x13, x14
  4039dc:	mov	x14, x0
  4039e0:	b	4039f0 <ferror@plt+0x2000>
  4039e4:	mov	x4, x0
  4039e8:	mov	w1, #0x6c                  	// #108
  4039ec:	strb	w1, [x4], #10
  4039f0:	tst	x2, #0x100
  4039f4:	mov	w5, #0x2d                  	// #45
  4039f8:	mov	w3, #0x72                  	// #114
  4039fc:	csel	w3, w3, w5, ne  // ne = any
  403a00:	tst	x2, #0x80
  403a04:	strb	w3, [x14]
  403a08:	mov	w3, #0x77                  	// #119
  403a0c:	csel	w3, w3, w5, ne  // ne = any
  403a10:	strb	w3, [x13]
  403a14:	and	w1, w2, #0x40
  403a18:	tbz	w2, #11, 403ab8 <ferror@plt+0x20c8>
  403a1c:	cmp	w1, #0x0
  403a20:	mov	w3, #0x53                  	// #83
  403a24:	mov	w1, #0x73                  	// #115
  403a28:	csel	w1, w1, w3, ne  // ne = any
  403a2c:	tst	x2, #0x20
  403a30:	strb	w1, [x12]
  403a34:	mov	w5, #0x2d                  	// #45
  403a38:	mov	w3, #0x72                  	// #114
  403a3c:	csel	w3, w3, w5, ne  // ne = any
  403a40:	tst	x2, #0x10
  403a44:	strb	w3, [x11]
  403a48:	mov	w3, #0x77                  	// #119
  403a4c:	csel	w3, w3, w5, ne  // ne = any
  403a50:	strb	w3, [x10]
  403a54:	and	w1, w2, #0x8
  403a58:	tbz	w2, #10, 403ae0 <ferror@plt+0x20f0>
  403a5c:	cmp	w1, #0x0
  403a60:	mov	w3, #0x53                  	// #83
  403a64:	mov	w1, #0x73                  	// #115
  403a68:	csel	w1, w1, w3, ne  // ne = any
  403a6c:	tst	x2, #0x4
  403a70:	strb	w1, [x9]
  403a74:	mov	w5, #0x2d                  	// #45
  403a78:	mov	w3, #0x72                  	// #114
  403a7c:	csel	w3, w3, w5, ne  // ne = any
  403a80:	tst	x2, #0x2
  403a84:	strb	w3, [x8]
  403a88:	mov	w3, #0x77                  	// #119
  403a8c:	csel	w3, w3, w5, ne  // ne = any
  403a90:	strb	w3, [x7]
  403a94:	and	w1, w2, #0x1
  403a98:	tbz	w2, #9, 403ac8 <ferror@plt+0x20d8>
  403a9c:	cmp	w1, #0x0
  403aa0:	mov	w2, #0x54                  	// #84
  403aa4:	mov	w1, #0x74                  	// #116
  403aa8:	csel	w1, w1, w2, ne  // ne = any
  403aac:	strb	w1, [x6]
  403ab0:	strb	wzr, [x4]
  403ab4:	ret
  403ab8:	cmp	w1, #0x0
  403abc:	mov	w1, #0x78                  	// #120
  403ac0:	csel	w1, w1, w5, ne  // ne = any
  403ac4:	b	403a2c <ferror@plt+0x203c>
  403ac8:	cmp	w1, #0x0
  403acc:	mov	w1, #0x78                  	// #120
  403ad0:	csel	w1, w1, w5, ne  // ne = any
  403ad4:	strb	w1, [x6]
  403ad8:	strb	wzr, [x4]
  403adc:	ret
  403ae0:	cmp	w1, #0x0
  403ae4:	mov	w1, #0x78                  	// #120
  403ae8:	csel	w1, w1, w5, ne  // ne = any
  403aec:	b	403a6c <ferror@plt+0x207c>
  403af0:	mov	x4, x0
  403af4:	mov	w1, #0x64                  	// #100
  403af8:	strb	w1, [x4], #10
  403afc:	b	4039f0 <ferror@plt+0x2000>
  403b00:	mov	x4, x0
  403b04:	mov	w1, #0x62                  	// #98
  403b08:	strb	w1, [x4], #10
  403b0c:	b	4039f0 <ferror@plt+0x2000>
  403b10:	mov	x4, x0
  403b14:	mov	w1, #0x63                  	// #99
  403b18:	strb	w1, [x4], #10
  403b1c:	b	4039f0 <ferror@plt+0x2000>
  403b20:	mov	x4, x0
  403b24:	mov	w1, #0x73                  	// #115
  403b28:	strb	w1, [x4], #10
  403b2c:	b	4039f0 <ferror@plt+0x2000>
  403b30:	mov	x4, x0
  403b34:	mov	w1, #0x70                  	// #112
  403b38:	strb	w1, [x4], #10
  403b3c:	b	4039f0 <ferror@plt+0x2000>
  403b40:	mov	x4, x0
  403b44:	mov	w1, #0x2d                  	// #45
  403b48:	strb	w1, [x4], #10
  403b4c:	b	4039f0 <ferror@plt+0x2000>
  403b50:	stp	x29, x30, [sp, #-96]!
  403b54:	mov	x29, sp
  403b58:	stp	x19, x20, [sp, #16]
  403b5c:	stp	x21, x22, [sp, #32]
  403b60:	add	x21, sp, #0x38
  403b64:	mov	x4, x21
  403b68:	tbz	w0, #1, 403b78 <ferror@plt+0x2188>
  403b6c:	add	x4, x21, #0x1
  403b70:	mov	w2, #0x20                  	// #32
  403b74:	strb	w2, [sp, #56]
  403b78:	mov	w2, #0xa                   	// #10
  403b7c:	mov	x5, #0x1                   	// #1
  403b80:	lsl	x3, x5, x2
  403b84:	cmp	x1, x3
  403b88:	b.cc	403c9c <ferror@plt+0x22ac>  // b.lo, b.ul, b.last
  403b8c:	add	w2, w2, #0xa
  403b90:	cmp	w2, #0x46
  403b94:	b.ne	403b80 <ferror@plt+0x2190>  // b.any
  403b98:	mov	w19, #0x3c                  	// #60
  403b9c:	mov	w8, #0xcccd                	// #52429
  403ba0:	adrp	x6, 405000 <ferror@plt+0x3610>
  403ba4:	movk	w8, #0xcccc, lsl #16
  403ba8:	add	x6, x6, #0x918
  403bac:	mov	x5, #0xffffffffffffffff    	// #-1
  403bb0:	and	w7, w0, #0x1
  403bb4:	umull	x8, w19, w8
  403bb8:	lsl	x5, x5, x19
  403bbc:	lsr	x19, x1, x19
  403bc0:	bic	x5, x1, x5
  403bc4:	mov	w3, w19
  403bc8:	lsr	x8, x8, #35
  403bcc:	ldrsb	w1, [x6, w8, sxtw]
  403bd0:	strb	w1, [x4]
  403bd4:	cmp	w1, #0x42
  403bd8:	add	x1, x4, #0x1
  403bdc:	csel	w7, w7, wzr, ne  // ne = any
  403be0:	cbz	w7, 403bf0 <ferror@plt+0x2200>
  403be4:	add	x1, x4, #0x3
  403be8:	mov	w6, #0x4269                	// #17001
  403bec:	sturh	w6, [x4, #1]
  403bf0:	strb	wzr, [x1]
  403bf4:	cbz	x5, 403cb0 <ferror@plt+0x22c0>
  403bf8:	sub	w2, w2, #0x14
  403bfc:	lsr	x2, x5, x2
  403c00:	tbz	w0, #2, 403ce4 <ferror@plt+0x22f4>
  403c04:	add	x2, x2, #0x5
  403c08:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403c0c:	movk	x0, #0xcccd
  403c10:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403c14:	movk	x4, #0x1999, lsl #48
  403c18:	umulh	x20, x2, x0
  403c1c:	lsr	x20, x20, #3
  403c20:	mul	x1, x20, x0
  403c24:	umulh	x0, x20, x0
  403c28:	ror	x1, x1, #1
  403c2c:	lsr	x0, x0, #3
  403c30:	cmp	x1, x4
  403c34:	csel	x20, x20, x0, hi  // hi = pmore
  403c38:	cbz	x20, 403cb0 <ferror@plt+0x22c0>
  403c3c:	bl	401710 <localeconv@plt>
  403c40:	cbz	x0, 403d14 <ferror@plt+0x2324>
  403c44:	ldr	x4, [x0]
  403c48:	cbz	x4, 403d14 <ferror@plt+0x2324>
  403c4c:	ldrsb	w1, [x4]
  403c50:	adrp	x0, 405000 <ferror@plt+0x3610>
  403c54:	add	x0, x0, #0x910
  403c58:	cmp	w1, #0x0
  403c5c:	csel	x4, x0, x4, eq  // eq = none
  403c60:	mov	x6, x21
  403c64:	mov	x5, x20
  403c68:	mov	w3, w19
  403c6c:	adrp	x2, 405000 <ferror@plt+0x3610>
  403c70:	add	x2, x2, #0x920
  403c74:	add	x22, sp, #0x40
  403c78:	mov	x1, #0x20                  	// #32
  403c7c:	mov	x0, x22
  403c80:	bl	401700 <snprintf@plt>
  403c84:	mov	x0, x22
  403c88:	bl	4017d0 <strdup@plt>
  403c8c:	ldp	x19, x20, [sp, #16]
  403c90:	ldp	x21, x22, [sp, #32]
  403c94:	ldp	x29, x30, [sp], #96
  403c98:	ret
  403c9c:	subs	w19, w2, #0xa
  403ca0:	b.ne	403b9c <ferror@plt+0x21ac>  // b.any
  403ca4:	mov	w3, w1
  403ca8:	mov	w0, #0x42                  	// #66
  403cac:	strh	w0, [x4]
  403cb0:	mov	x4, x21
  403cb4:	adrp	x2, 405000 <ferror@plt+0x3610>
  403cb8:	add	x2, x2, #0x930
  403cbc:	add	x22, sp, #0x40
  403cc0:	mov	x1, #0x20                  	// #32
  403cc4:	mov	x0, x22
  403cc8:	bl	401700 <snprintf@plt>
  403ccc:	mov	x0, x22
  403cd0:	bl	4017d0 <strdup@plt>
  403cd4:	ldp	x19, x20, [sp, #16]
  403cd8:	ldp	x21, x22, [sp, #32]
  403cdc:	ldp	x29, x30, [sp], #96
  403ce0:	ret
  403ce4:	add	x2, x2, #0x32
  403ce8:	mov	x5, #0xf5c3                	// #62915
  403cec:	movk	x5, #0x5c28, lsl #16
  403cf0:	lsr	x20, x2, #2
  403cf4:	movk	x5, #0xc28f, lsl #32
  403cf8:	movk	x5, #0x28f5, lsl #48
  403cfc:	umulh	x20, x20, x5
  403d00:	lsr	x20, x20, #2
  403d04:	cmp	x20, #0xa
  403d08:	b.ne	403c38 <ferror@plt+0x2248>  // b.any
  403d0c:	add	w3, w19, #0x1
  403d10:	b	403cb0 <ferror@plt+0x22c0>
  403d14:	adrp	x4, 405000 <ferror@plt+0x3610>
  403d18:	add	x4, x4, #0x910
  403d1c:	b	403c60 <ferror@plt+0x2270>
  403d20:	cbz	x0, 403e1c <ferror@plt+0x242c>
  403d24:	stp	x29, x30, [sp, #-64]!
  403d28:	mov	x29, sp
  403d2c:	stp	x19, x20, [sp, #16]
  403d30:	mov	x20, x0
  403d34:	ldrsb	w4, [x0]
  403d38:	cbz	w4, 403e0c <ferror@plt+0x241c>
  403d3c:	cmp	x1, #0x0
  403d40:	stp	x21, x22, [sp, #32]
  403d44:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403d48:	stp	x23, x24, [sp, #48]
  403d4c:	mov	x21, x2
  403d50:	mov	x23, x1
  403d54:	mov	x22, x3
  403d58:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403d5c:	b.eq	403e04 <ferror@plt+0x2414>  // b.none
  403d60:	mov	x19, #0x0                   	// #0
  403d64:	nop
  403d68:	cmp	w4, #0x2c
  403d6c:	ldrsb	w4, [x20, #1]
  403d70:	b.eq	403d9c <ferror@plt+0x23ac>  // b.none
  403d74:	cbz	w4, 403da4 <ferror@plt+0x23b4>
  403d78:	add	x20, x20, #0x1
  403d7c:	cmp	x21, x19
  403d80:	b.hi	403d68 <ferror@plt+0x2378>  // b.pmore
  403d84:	mov	w0, #0xfffffffe            	// #-2
  403d88:	ldp	x19, x20, [sp, #16]
  403d8c:	ldp	x21, x22, [sp, #32]
  403d90:	ldp	x23, x24, [sp, #48]
  403d94:	ldp	x29, x30, [sp], #64
  403d98:	ret
  403d9c:	mov	x24, x20
  403da0:	cbnz	w4, 403da8 <ferror@plt+0x23b8>
  403da4:	add	x24, x20, #0x1
  403da8:	cmp	x0, x24
  403dac:	b.cs	403e04 <ferror@plt+0x2414>  // b.hs, b.nlast
  403db0:	sub	x1, x24, x0
  403db4:	blr	x22
  403db8:	cmn	w0, #0x1
  403dbc:	b.eq	403e04 <ferror@plt+0x2414>  // b.none
  403dc0:	str	w0, [x23, x19, lsl #2]
  403dc4:	add	x19, x19, #0x1
  403dc8:	ldrsb	w0, [x24]
  403dcc:	cbz	w0, 403dec <ferror@plt+0x23fc>
  403dd0:	mov	x0, x20
  403dd4:	ldrsb	w4, [x0, #1]!
  403dd8:	cbz	w4, 403dec <ferror@plt+0x23fc>
  403ddc:	cmp	x21, x19
  403de0:	b.ls	403d84 <ferror@plt+0x2394>  // b.plast
  403de4:	mov	x20, x0
  403de8:	b	403d68 <ferror@plt+0x2378>
  403dec:	mov	w0, w19
  403df0:	ldp	x19, x20, [sp, #16]
  403df4:	ldp	x21, x22, [sp, #32]
  403df8:	ldp	x23, x24, [sp, #48]
  403dfc:	ldp	x29, x30, [sp], #64
  403e00:	ret
  403e04:	ldp	x21, x22, [sp, #32]
  403e08:	ldp	x23, x24, [sp, #48]
  403e0c:	mov	w0, #0xffffffff            	// #-1
  403e10:	ldp	x19, x20, [sp, #16]
  403e14:	ldp	x29, x30, [sp], #64
  403e18:	ret
  403e1c:	mov	w0, #0xffffffff            	// #-1
  403e20:	ret
  403e24:	nop
  403e28:	cbz	x0, 403ea4 <ferror@plt+0x24b4>
  403e2c:	stp	x29, x30, [sp, #-32]!
  403e30:	mov	x29, sp
  403e34:	str	x19, [sp, #16]
  403e38:	mov	x19, x3
  403e3c:	mov	x3, x4
  403e40:	cmp	x19, #0x0
  403e44:	ldrsb	w4, [x0]
  403e48:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403e4c:	b.eq	403e9c <ferror@plt+0x24ac>  // b.none
  403e50:	ldr	x5, [x19]
  403e54:	cmp	x5, x2
  403e58:	b.hi	403e9c <ferror@plt+0x24ac>  // b.pmore
  403e5c:	cmp	w4, #0x2b
  403e60:	b.eq	403e8c <ferror@plt+0x249c>  // b.none
  403e64:	str	xzr, [x19]
  403e68:	bl	403d20 <ferror@plt+0x2330>
  403e6c:	cmp	w0, #0x0
  403e70:	b.le	403e80 <ferror@plt+0x2490>
  403e74:	ldr	x1, [x19]
  403e78:	add	x1, x1, w0, sxtw
  403e7c:	str	x1, [x19]
  403e80:	ldr	x19, [sp, #16]
  403e84:	ldp	x29, x30, [sp], #32
  403e88:	ret
  403e8c:	add	x0, x0, #0x1
  403e90:	add	x1, x1, x5, lsl #2
  403e94:	sub	x2, x2, x5
  403e98:	b	403e68 <ferror@plt+0x2478>
  403e9c:	mov	w0, #0xffffffff            	// #-1
  403ea0:	b	403e80 <ferror@plt+0x2490>
  403ea4:	mov	w0, #0xffffffff            	// #-1
  403ea8:	ret
  403eac:	nop
  403eb0:	cmp	x2, #0x0
  403eb4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403eb8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403ebc:	b.eq	403f98 <ferror@plt+0x25a8>  // b.none
  403ec0:	stp	x29, x30, [sp, #-64]!
  403ec4:	mov	x29, sp
  403ec8:	stp	x19, x20, [sp, #16]
  403ecc:	mov	x20, x2
  403ed0:	mov	x19, x0
  403ed4:	stp	x21, x22, [sp, #32]
  403ed8:	mov	w21, #0x1                   	// #1
  403edc:	str	x23, [sp, #48]
  403ee0:	mov	x23, x1
  403ee4:	ldrsb	w3, [x0]
  403ee8:	cbz	w3, 403f80 <ferror@plt+0x2590>
  403eec:	nop
  403ef0:	cmp	w3, #0x2c
  403ef4:	ldrsb	w3, [x19, #1]
  403ef8:	b.eq	403f10 <ferror@plt+0x2520>  // b.none
  403efc:	cbz	w3, 403f5c <ferror@plt+0x256c>
  403f00:	add	x19, x19, #0x1
  403f04:	cmp	w3, #0x2c
  403f08:	ldrsb	w3, [x19, #1]
  403f0c:	b.ne	403efc <ferror@plt+0x250c>  // b.any
  403f10:	mov	x22, x19
  403f14:	cbz	w3, 403f5c <ferror@plt+0x256c>
  403f18:	cmp	x0, x22
  403f1c:	b.cs	403f68 <ferror@plt+0x2578>  // b.hs, b.nlast
  403f20:	sub	x1, x22, x0
  403f24:	blr	x20
  403f28:	tbnz	w0, #31, 403f6c <ferror@plt+0x257c>
  403f2c:	asr	w2, w0, #3
  403f30:	and	w0, w0, #0x7
  403f34:	lsl	w0, w21, w0
  403f38:	ldrb	w1, [x23, w2, sxtw]
  403f3c:	orr	w0, w0, w1
  403f40:	strb	w0, [x23, w2, sxtw]
  403f44:	ldrsb	w0, [x22]
  403f48:	cbz	w0, 403f80 <ferror@plt+0x2590>
  403f4c:	ldrsb	w3, [x19, #1]!
  403f50:	cbz	w3, 403f80 <ferror@plt+0x2590>
  403f54:	mov	x0, x19
  403f58:	b	403ef0 <ferror@plt+0x2500>
  403f5c:	add	x22, x19, #0x1
  403f60:	cmp	x0, x22
  403f64:	b.cc	403f20 <ferror@plt+0x2530>  // b.lo, b.ul, b.last
  403f68:	mov	w0, #0xffffffff            	// #-1
  403f6c:	ldp	x19, x20, [sp, #16]
  403f70:	ldp	x21, x22, [sp, #32]
  403f74:	ldr	x23, [sp, #48]
  403f78:	ldp	x29, x30, [sp], #64
  403f7c:	ret
  403f80:	mov	w0, #0x0                   	// #0
  403f84:	ldp	x19, x20, [sp, #16]
  403f88:	ldp	x21, x22, [sp, #32]
  403f8c:	ldr	x23, [sp, #48]
  403f90:	ldp	x29, x30, [sp], #64
  403f94:	ret
  403f98:	mov	w0, #0xffffffea            	// #-22
  403f9c:	ret
  403fa0:	cmp	x2, #0x0
  403fa4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403fa8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403fac:	b.eq	40406c <ferror@plt+0x267c>  // b.none
  403fb0:	stp	x29, x30, [sp, #-48]!
  403fb4:	mov	x29, sp
  403fb8:	stp	x19, x20, [sp, #16]
  403fbc:	mov	x19, x0
  403fc0:	stp	x21, x22, [sp, #32]
  403fc4:	mov	x21, x2
  403fc8:	mov	x22, x1
  403fcc:	ldrsb	w3, [x0]
  403fd0:	cbz	w3, 404058 <ferror@plt+0x2668>
  403fd4:	nop
  403fd8:	cmp	w3, #0x2c
  403fdc:	ldrsb	w3, [x19, #1]
  403fe0:	b.eq	403ff8 <ferror@plt+0x2608>  // b.none
  403fe4:	cbz	w3, 404038 <ferror@plt+0x2648>
  403fe8:	add	x19, x19, #0x1
  403fec:	cmp	w3, #0x2c
  403ff0:	ldrsb	w3, [x19, #1]
  403ff4:	b.ne	403fe4 <ferror@plt+0x25f4>  // b.any
  403ff8:	mov	x20, x19
  403ffc:	cbz	w3, 404038 <ferror@plt+0x2648>
  404000:	cmp	x0, x20
  404004:	b.cs	404044 <ferror@plt+0x2654>  // b.hs, b.nlast
  404008:	sub	x1, x20, x0
  40400c:	blr	x21
  404010:	tbnz	x0, #63, 404048 <ferror@plt+0x2658>
  404014:	ldr	x2, [x22]
  404018:	orr	x0, x2, x0
  40401c:	str	x0, [x22]
  404020:	ldrsb	w0, [x20]
  404024:	cbz	w0, 404058 <ferror@plt+0x2668>
  404028:	ldrsb	w3, [x19, #1]!
  40402c:	cbz	w3, 404058 <ferror@plt+0x2668>
  404030:	mov	x0, x19
  404034:	b	403fd8 <ferror@plt+0x25e8>
  404038:	add	x20, x19, #0x1
  40403c:	cmp	x0, x20
  404040:	b.cc	404008 <ferror@plt+0x2618>  // b.lo, b.ul, b.last
  404044:	mov	w0, #0xffffffff            	// #-1
  404048:	ldp	x19, x20, [sp, #16]
  40404c:	ldp	x21, x22, [sp, #32]
  404050:	ldp	x29, x30, [sp], #48
  404054:	ret
  404058:	mov	w0, #0x0                   	// #0
  40405c:	ldp	x19, x20, [sp, #16]
  404060:	ldp	x21, x22, [sp, #32]
  404064:	ldp	x29, x30, [sp], #48
  404068:	ret
  40406c:	mov	w0, #0xffffffea            	// #-22
  404070:	ret
  404074:	nop
  404078:	stp	x29, x30, [sp, #-80]!
  40407c:	mov	x29, sp
  404080:	str	xzr, [sp, #72]
  404084:	cbz	x0, 404118 <ferror@plt+0x2728>
  404088:	stp	x19, x20, [sp, #16]
  40408c:	mov	x19, x0
  404090:	mov	x20, x2
  404094:	stp	x21, x22, [sp, #32]
  404098:	mov	w21, w3
  40409c:	stp	x23, x24, [sp, #48]
  4040a0:	mov	x23, x1
  4040a4:	str	w3, [x1]
  4040a8:	str	w3, [x2]
  4040ac:	bl	401990 <__errno_location@plt>
  4040b0:	str	wzr, [x0]
  4040b4:	mov	x22, x0
  4040b8:	ldrsb	w0, [x19]
  4040bc:	cmp	w0, #0x3a
  4040c0:	b.eq	404124 <ferror@plt+0x2734>  // b.none
  4040c4:	add	x24, sp, #0x48
  4040c8:	mov	x0, x19
  4040cc:	mov	x1, x24
  4040d0:	mov	w2, #0xa                   	// #10
  4040d4:	bl	401890 <strtol@plt>
  4040d8:	str	w0, [x23]
  4040dc:	str	w0, [x20]
  4040e0:	ldr	w0, [x22]
  4040e4:	cbnz	w0, 40415c <ferror@plt+0x276c>
  4040e8:	ldr	x2, [sp, #72]
  4040ec:	cmp	x2, #0x0
  4040f0:	ccmp	x2, x19, #0x4, ne  // ne = any
  4040f4:	b.eq	40415c <ferror@plt+0x276c>  // b.none
  4040f8:	ldrsb	w3, [x2]
  4040fc:	cmp	w3, #0x3a
  404100:	b.eq	404170 <ferror@plt+0x2780>  // b.none
  404104:	cmp	w3, #0x2d
  404108:	b.eq	40418c <ferror@plt+0x279c>  // b.none
  40410c:	ldp	x19, x20, [sp, #16]
  404110:	ldp	x21, x22, [sp, #32]
  404114:	ldp	x23, x24, [sp, #48]
  404118:	mov	w0, #0x0                   	// #0
  40411c:	ldp	x29, x30, [sp], #80
  404120:	ret
  404124:	add	x19, x19, #0x1
  404128:	add	x1, sp, #0x48
  40412c:	mov	x0, x19
  404130:	mov	w2, #0xa                   	// #10
  404134:	bl	401890 <strtol@plt>
  404138:	str	w0, [x20]
  40413c:	ldr	w0, [x22]
  404140:	cbnz	w0, 40415c <ferror@plt+0x276c>
  404144:	ldr	x0, [sp, #72]
  404148:	cbz	x0, 40415c <ferror@plt+0x276c>
  40414c:	ldrsb	w1, [x0]
  404150:	cmp	w1, #0x0
  404154:	ccmp	x0, x19, #0x4, eq  // eq = none
  404158:	b.ne	40410c <ferror@plt+0x271c>  // b.any
  40415c:	mov	w0, #0xffffffff            	// #-1
  404160:	ldp	x19, x20, [sp, #16]
  404164:	ldp	x21, x22, [sp, #32]
  404168:	ldp	x23, x24, [sp, #48]
  40416c:	b	40411c <ferror@plt+0x272c>
  404170:	ldrsb	w1, [x2, #1]
  404174:	cbnz	w1, 40418c <ferror@plt+0x279c>
  404178:	ldp	x23, x24, [sp, #48]
  40417c:	str	w21, [x20]
  404180:	ldp	x19, x20, [sp, #16]
  404184:	ldp	x21, x22, [sp, #32]
  404188:	b	40411c <ferror@plt+0x272c>
  40418c:	str	wzr, [x22]
  404190:	add	x19, x2, #0x1
  404194:	mov	x1, x24
  404198:	mov	x0, x19
  40419c:	mov	w2, #0xa                   	// #10
  4041a0:	str	xzr, [sp, #72]
  4041a4:	bl	401890 <strtol@plt>
  4041a8:	str	w0, [x20]
  4041ac:	ldr	w0, [x22]
  4041b0:	cbz	w0, 404144 <ferror@plt+0x2754>
  4041b4:	b	40415c <ferror@plt+0x276c>
  4041b8:	cmp	x1, #0x0
  4041bc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4041c0:	b.eq	404294 <ferror@plt+0x28a4>  // b.none
  4041c4:	stp	x29, x30, [sp, #-80]!
  4041c8:	mov	x29, sp
  4041cc:	stp	x19, x20, [sp, #16]
  4041d0:	mov	x19, x1
  4041d4:	stp	x21, x22, [sp, #32]
  4041d8:	add	x22, sp, #0x48
  4041dc:	str	x23, [sp, #48]
  4041e0:	add	x23, sp, #0x40
  4041e4:	b	404208 <ferror@plt+0x2818>
  4041e8:	cmp	x20, #0x0
  4041ec:	add	x19, x3, x4
  4041f0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4041f4:	ccmp	x21, x4, #0x0, ne  // ne = any
  4041f8:	b.ne	40427c <ferror@plt+0x288c>  // b.any
  4041fc:	bl	401760 <strncmp@plt>
  404200:	cbnz	w0, 40427c <ferror@plt+0x288c>
  404204:	add	x0, x20, x21
  404208:	mov	x1, x23
  40420c:	bl	402bb0 <ferror@plt+0x11c0>
  404210:	mov	x1, x22
  404214:	mov	x20, x0
  404218:	mov	x0, x19
  40421c:	bl	402bb0 <ferror@plt+0x11c0>
  404220:	ldp	x21, x4, [sp, #64]
  404224:	mov	x3, x0
  404228:	mov	x1, x3
  40422c:	mov	x0, x20
  404230:	mov	x2, x21
  404234:	adds	x5, x21, x4
  404238:	b.eq	404264 <ferror@plt+0x2874>  // b.none
  40423c:	cmp	x5, #0x1
  404240:	b.ne	4041e8 <ferror@plt+0x27f8>  // b.any
  404244:	cbz	x20, 404254 <ferror@plt+0x2864>
  404248:	ldrsb	w5, [x20]
  40424c:	cmp	w5, #0x2f
  404250:	b.eq	404264 <ferror@plt+0x2874>  // b.none
  404254:	cbz	x3, 40427c <ferror@plt+0x288c>
  404258:	ldrsb	w5, [x3]
  40425c:	cmp	w5, #0x2f
  404260:	b.ne	4041e8 <ferror@plt+0x27f8>  // b.any
  404264:	mov	w0, #0x1                   	// #1
  404268:	ldp	x19, x20, [sp, #16]
  40426c:	ldp	x21, x22, [sp, #32]
  404270:	ldr	x23, [sp, #48]
  404274:	ldp	x29, x30, [sp], #80
  404278:	ret
  40427c:	mov	w0, #0x0                   	// #0
  404280:	ldp	x19, x20, [sp, #16]
  404284:	ldp	x21, x22, [sp, #32]
  404288:	ldr	x23, [sp, #48]
  40428c:	ldp	x29, x30, [sp], #80
  404290:	ret
  404294:	mov	w0, #0x0                   	// #0
  404298:	ret
  40429c:	nop
  4042a0:	stp	x29, x30, [sp, #-64]!
  4042a4:	mov	x29, sp
  4042a8:	stp	x19, x20, [sp, #16]
  4042ac:	mov	x19, x1
  4042b0:	orr	x1, x0, x1
  4042b4:	cbz	x1, 404334 <ferror@plt+0x2944>
  4042b8:	stp	x21, x22, [sp, #32]
  4042bc:	mov	x20, x0
  4042c0:	mov	x21, x2
  4042c4:	cbz	x0, 404348 <ferror@plt+0x2958>
  4042c8:	cbz	x19, 404360 <ferror@plt+0x2970>
  4042cc:	stp	x23, x24, [sp, #48]
  4042d0:	bl	401650 <strlen@plt>
  4042d4:	mov	x23, x0
  4042d8:	mvn	x0, x0
  4042dc:	mov	x22, #0x0                   	// #0
  4042e0:	cmp	x21, x0
  4042e4:	b.hi	40431c <ferror@plt+0x292c>  // b.pmore
  4042e8:	add	x24, x21, x23
  4042ec:	add	x0, x24, #0x1
  4042f0:	bl	401740 <malloc@plt>
  4042f4:	mov	x22, x0
  4042f8:	cbz	x0, 40431c <ferror@plt+0x292c>
  4042fc:	mov	x1, x20
  404300:	mov	x2, x23
  404304:	bl	401620 <memcpy@plt>
  404308:	mov	x2, x21
  40430c:	mov	x1, x19
  404310:	add	x0, x22, x23
  404314:	bl	401620 <memcpy@plt>
  404318:	strb	wzr, [x22, x24]
  40431c:	mov	x0, x22
  404320:	ldp	x19, x20, [sp, #16]
  404324:	ldp	x21, x22, [sp, #32]
  404328:	ldp	x23, x24, [sp, #48]
  40432c:	ldp	x29, x30, [sp], #64
  404330:	ret
  404334:	ldp	x19, x20, [sp, #16]
  404338:	adrp	x0, 404000 <ferror@plt+0x2610>
  40433c:	ldp	x29, x30, [sp], #64
  404340:	add	x0, x0, #0x828
  404344:	b	4017d0 <strdup@plt>
  404348:	mov	x0, x19
  40434c:	mov	x1, x2
  404350:	ldp	x19, x20, [sp, #16]
  404354:	ldp	x21, x22, [sp, #32]
  404358:	ldp	x29, x30, [sp], #64
  40435c:	b	4018d0 <strndup@plt>
  404360:	ldp	x19, x20, [sp, #16]
  404364:	ldp	x21, x22, [sp, #32]
  404368:	ldp	x29, x30, [sp], #64
  40436c:	b	4017d0 <strdup@plt>
  404370:	stp	x29, x30, [sp, #-32]!
  404374:	mov	x2, #0x0                   	// #0
  404378:	mov	x29, sp
  40437c:	stp	x19, x20, [sp, #16]
  404380:	mov	x20, x0
  404384:	mov	x19, x1
  404388:	cbz	x1, 404398 <ferror@plt+0x29a8>
  40438c:	mov	x0, x1
  404390:	bl	401650 <strlen@plt>
  404394:	mov	x2, x0
  404398:	mov	x1, x19
  40439c:	mov	x0, x20
  4043a0:	ldp	x19, x20, [sp, #16]
  4043a4:	ldp	x29, x30, [sp], #32
  4043a8:	b	4042a0 <ferror@plt+0x28b0>
  4043ac:	nop
  4043b0:	stp	x29, x30, [sp, #-288]!
  4043b4:	mov	w9, #0xffffffd0            	// #-48
  4043b8:	mov	w8, #0xffffff80            	// #-128
  4043bc:	mov	x29, sp
  4043c0:	add	x10, sp, #0xf0
  4043c4:	add	x11, sp, #0x120
  4043c8:	stp	x11, x11, [sp, #80]
  4043cc:	str	x10, [sp, #96]
  4043d0:	stp	w9, w8, [sp, #104]
  4043d4:	ldp	x10, x11, [sp, #80]
  4043d8:	str	x19, [sp, #16]
  4043dc:	ldp	x8, x9, [sp, #96]
  4043e0:	mov	x19, x0
  4043e4:	add	x0, sp, #0x48
  4043e8:	stp	x10, x11, [sp, #32]
  4043ec:	stp	x8, x9, [sp, #48]
  4043f0:	str	q0, [sp, #112]
  4043f4:	str	q1, [sp, #128]
  4043f8:	str	q2, [sp, #144]
  4043fc:	str	q3, [sp, #160]
  404400:	str	q4, [sp, #176]
  404404:	str	q5, [sp, #192]
  404408:	str	q6, [sp, #208]
  40440c:	str	q7, [sp, #224]
  404410:	stp	x2, x3, [sp, #240]
  404414:	add	x2, sp, #0x20
  404418:	stp	x4, x5, [sp, #256]
  40441c:	stp	x6, x7, [sp, #272]
  404420:	bl	4018c0 <vasprintf@plt>
  404424:	tbnz	w0, #31, 404454 <ferror@plt+0x2a64>
  404428:	ldr	x1, [sp, #72]
  40442c:	sxtw	x2, w0
  404430:	mov	x0, x19
  404434:	bl	4042a0 <ferror@plt+0x28b0>
  404438:	mov	x19, x0
  40443c:	ldr	x0, [sp, #72]
  404440:	bl	4018a0 <free@plt>
  404444:	mov	x0, x19
  404448:	ldr	x19, [sp, #16]
  40444c:	ldp	x29, x30, [sp], #288
  404450:	ret
  404454:	mov	x19, #0x0                   	// #0
  404458:	mov	x0, x19
  40445c:	ldr	x19, [sp, #16]
  404460:	ldp	x29, x30, [sp], #288
  404464:	ret
  404468:	stp	x29, x30, [sp, #-80]!
  40446c:	mov	x29, sp
  404470:	stp	x21, x22, [sp, #32]
  404474:	ldr	x21, [x0]
  404478:	stp	x19, x20, [sp, #16]
  40447c:	mov	x19, x0
  404480:	ldrsb	w0, [x21]
  404484:	cbz	w0, 4045c8 <ferror@plt+0x2bd8>
  404488:	mov	x0, x21
  40448c:	mov	x22, x2
  404490:	stp	x23, x24, [sp, #48]
  404494:	mov	x24, x1
  404498:	mov	w23, w3
  40449c:	mov	x1, x2
  4044a0:	bl	4018e0 <strspn@plt>
  4044a4:	add	x20, x21, x0
  4044a8:	ldrsb	w21, [x21, x0]
  4044ac:	cbz	w21, 40458c <ferror@plt+0x2b9c>
  4044b0:	cbz	w23, 404534 <ferror@plt+0x2b44>
  4044b4:	adrp	x0, 405000 <ferror@plt+0x3610>
  4044b8:	mov	w1, w21
  4044bc:	add	x0, x0, #0x938
  4044c0:	bl	4018f0 <strchr@plt>
  4044c4:	cbz	x0, 404564 <ferror@plt+0x2b74>
  4044c8:	add	x1, sp, #0x48
  4044cc:	add	x23, x20, #0x1
  4044d0:	mov	x0, x23
  4044d4:	strb	w21, [sp, #72]
  4044d8:	strb	wzr, [sp, #73]
  4044dc:	bl	402c38 <ferror@plt+0x1248>
  4044e0:	add	x1, x20, x0
  4044e4:	str	x0, [x24]
  4044e8:	ldrsb	w1, [x1, #1]
  4044ec:	cmp	w1, #0x0
  4044f0:	ccmp	w21, w1, #0x0, ne  // ne = any
  4044f4:	b.ne	40458c <ferror@plt+0x2b9c>  // b.any
  4044f8:	add	x0, x0, #0x2
  4044fc:	add	x21, x20, x0
  404500:	ldrsb	w1, [x20, x0]
  404504:	cbz	w1, 404514 <ferror@plt+0x2b24>
  404508:	mov	x0, x22
  40450c:	bl	4018f0 <strchr@plt>
  404510:	cbz	x0, 40458c <ferror@plt+0x2b9c>
  404514:	mov	x20, x23
  404518:	ldp	x23, x24, [sp, #48]
  40451c:	str	x21, [x19]
  404520:	mov	x0, x20
  404524:	ldp	x19, x20, [sp, #16]
  404528:	ldp	x21, x22, [sp, #32]
  40452c:	ldp	x29, x30, [sp], #80
  404530:	ret
  404534:	mov	x1, x22
  404538:	mov	x0, x20
  40453c:	bl	401960 <strcspn@plt>
  404540:	str	x0, [x24]
  404544:	add	x0, x20, x0
  404548:	ldp	x23, x24, [sp, #48]
  40454c:	str	x0, [x19]
  404550:	mov	x0, x20
  404554:	ldp	x19, x20, [sp, #16]
  404558:	ldp	x21, x22, [sp, #32]
  40455c:	ldp	x29, x30, [sp], #80
  404560:	ret
  404564:	mov	x1, x22
  404568:	mov	x0, x20
  40456c:	bl	402c38 <ferror@plt+0x1248>
  404570:	str	x0, [x24]
  404574:	add	x21, x20, x0
  404578:	ldrsb	w1, [x20, x0]
  40457c:	cbz	w1, 4045ac <ferror@plt+0x2bbc>
  404580:	mov	x0, x22
  404584:	bl	4018f0 <strchr@plt>
  404588:	cbnz	x0, 4045ac <ferror@plt+0x2bbc>
  40458c:	ldp	x23, x24, [sp, #48]
  404590:	str	x20, [x19]
  404594:	mov	x20, #0x0                   	// #0
  404598:	mov	x0, x20
  40459c:	ldp	x19, x20, [sp, #16]
  4045a0:	ldp	x21, x22, [sp, #32]
  4045a4:	ldp	x29, x30, [sp], #80
  4045a8:	ret
  4045ac:	ldp	x23, x24, [sp, #48]
  4045b0:	str	x21, [x19]
  4045b4:	mov	x0, x20
  4045b8:	ldp	x19, x20, [sp, #16]
  4045bc:	ldp	x21, x22, [sp, #32]
  4045c0:	ldp	x29, x30, [sp], #80
  4045c4:	ret
  4045c8:	mov	x20, #0x0                   	// #0
  4045cc:	mov	x0, x20
  4045d0:	ldp	x19, x20, [sp, #16]
  4045d4:	ldp	x21, x22, [sp, #32]
  4045d8:	ldp	x29, x30, [sp], #80
  4045dc:	ret
  4045e0:	stp	x29, x30, [sp, #-32]!
  4045e4:	mov	x29, sp
  4045e8:	str	x19, [sp, #16]
  4045ec:	mov	x19, x0
  4045f0:	b	4045fc <ferror@plt+0x2c0c>
  4045f4:	cmp	w0, #0xa
  4045f8:	b.eq	40461c <ferror@plt+0x2c2c>  // b.none
  4045fc:	mov	x0, x19
  404600:	bl	401790 <fgetc@plt>
  404604:	cmn	w0, #0x1
  404608:	b.ne	4045f4 <ferror@plt+0x2c04>  // b.any
  40460c:	mov	w0, #0x1                   	// #1
  404610:	ldr	x19, [sp, #16]
  404614:	ldp	x29, x30, [sp], #32
  404618:	ret
  40461c:	mov	w0, #0x0                   	// #0
  404620:	ldr	x19, [sp, #16]
  404624:	ldp	x29, x30, [sp], #32
  404628:	ret
  40462c:	nop
  404630:	stp	x29, x30, [sp, #-64]!
  404634:	mov	x29, sp
  404638:	stp	x19, x20, [sp, #16]
  40463c:	adrp	x20, 416000 <ferror@plt+0x14610>
  404640:	add	x20, x20, #0xde0
  404644:	stp	x21, x22, [sp, #32]
  404648:	adrp	x21, 416000 <ferror@plt+0x14610>
  40464c:	add	x21, x21, #0xdd8
  404650:	sub	x20, x20, x21
  404654:	mov	w22, w0
  404658:	stp	x23, x24, [sp, #48]
  40465c:	mov	x23, x1
  404660:	mov	x24, x2
  404664:	bl	4015e0 <memcpy@plt-0x40>
  404668:	cmp	xzr, x20, asr #3
  40466c:	b.eq	404698 <ferror@plt+0x2ca8>  // b.none
  404670:	asr	x20, x20, #3
  404674:	mov	x19, #0x0                   	// #0
  404678:	ldr	x3, [x21, x19, lsl #3]
  40467c:	mov	x2, x24
  404680:	add	x19, x19, #0x1
  404684:	mov	x1, x23
  404688:	mov	w0, w22
  40468c:	blr	x3
  404690:	cmp	x20, x19
  404694:	b.ne	404678 <ferror@plt+0x2c88>  // b.any
  404698:	ldp	x19, x20, [sp, #16]
  40469c:	ldp	x21, x22, [sp, #32]
  4046a0:	ldp	x23, x24, [sp, #48]
  4046a4:	ldp	x29, x30, [sp], #64
  4046a8:	ret
  4046ac:	nop
  4046b0:	ret
  4046b4:	nop
  4046b8:	adrp	x2, 417000 <ferror@plt+0x15610>
  4046bc:	mov	x1, #0x0                   	// #0
  4046c0:	ldr	x2, [x2, #504]
  4046c4:	b	4016d0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004046c8 <.fini>:
  4046c8:	stp	x29, x30, [sp, #-16]!
  4046cc:	mov	x29, sp
  4046d0:	ldp	x29, x30, [sp], #16
  4046d4:	ret
