read_verilog ../top_single_port.v
proc
memory

design -reset
read_verilog ../top.v
synth -top top
write_verilog synth.v
