
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v' to AST representation.
Generating RTLIL representation for module `\C_LSTM_stage_3_18_10_64_2048_3_16_1'.
Generating RTLIL representation for module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64'.
Generating RTLIL representation for module `\idft_16_top_18'.
Generating RTLIL representation for module `\codeBlock99168_18'.
Generating RTLIL representation for module `\subfxp_18_1'.
Generating RTLIL representation for module `\addfxp_18_1'.
Generating RTLIL representation for module `\shiftRegFIFO_2_1'.
Generating RTLIL representation for module `\codeBlock98050_18'.
Generating RTLIL representation for module `\multfix_alt_dsp_18'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_36_0'.
Generating RTLIL representation for module `\shiftRegFIFO_5_1'.
Generating RTLIL representation for module `\shift_register_group_18_16_1'.
Generating RTLIL representation for module `\shift_register_unit_18_1'.
Generating RTLIL representation for module `\sum_complex_vector_unit_18_18_16_64'.
Generating RTLIL representation for module `\c_matrix_vec_mult_core_18_10_16_3_1'.
Generating RTLIL representation for module `\elementwise_add_core_18_18_9'.
Generating RTLIL representation for module `\elementwise_sub_core_18_18_9'.
Generating RTLIL representation for module `\elementwise_mult_core_18_1810_9_1'.
Generating RTLIL representation for module `\fp_rounding_unit_1_37_10'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_18_1'.
Generating RTLIL representation for module `\dft_16_top_18'.
Generating RTLIL representation for module `\codeBlock89324_18'.
Generating RTLIL representation for module `\codeBlock88206_18'.
Generating RTLIL representation for module `\shift_register_group_18_910'.
Generating RTLIL representation for module `\shift_register_unit_18_10'.
Generating RTLIL representation for module `\stage3_parameter_buffer_18_3_16_64_2048'.
Generating RTLIL representation for module `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0'.
Generating RTLIL representation for module `\single_port_ram'.
Generating RTLIL representation for module `\weight_buffer_18_9_3_64_2048_Wym_real_half_0'.
Generating RTLIL representation for module `\counter_31_3'.
Generating RTLIL representation for module `\counter_63_1'.
Generating RTLIL representation for module `\shift_register_unit_18_3'.
Generating RTLIL representation for module `\shift_register_group_18_16_3'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   1 design levels: shift_register_group_18_16_3
root of   0 design levels: shift_register_unit_18_3
root of   0 design levels: counter_63_1        
root of   0 design levels: counter_31_3        
root of   1 design levels: weight_buffer_18_9_3_64_2048_Wym_real_half_0
root of   0 design levels: single_port_ram     
root of   1 design levels: weight_buffer_18_9_3_64_2048_Wym_imag_half_0
root of   2 design levels: stage3_parameter_buffer_18_3_16_64_2048
root of   0 design levels: shift_register_unit_18_10
root of   1 design levels: shift_register_group_18_910
root of   2 design levels: codeBlock88206_18   
root of   1 design levels: codeBlock89324_18   
root of   3 design levels: dft_16_top_18       
root of   0 design levels: dsp_signed_mult_18x18_unit_18_18_1
root of   0 design levels: fp_rounding_unit_1_37_10
root of   1 design levels: elementwise_mult_core_18_1810_9_1
root of   0 design levels: elementwise_sub_core_18_18_9
root of   0 design levels: elementwise_add_core_18_18_9
root of   4 design levels: c_matrix_vec_mult_core_18_10_16_3_1
root of   0 design levels: sum_complex_vector_unit_18_18_16_64
root of   0 design levels: shift_register_unit_18_1
root of   1 design levels: shift_register_group_18_16_1
root of   0 design levels: shiftRegFIFO_5_1    
root of   0 design levels: dsp_signed_mult_18x18_unit_18_36_0
root of   1 design levels: multfix_alt_dsp_18  
root of   2 design levels: codeBlock98050_18   
root of   0 design levels: shiftRegFIFO_2_1    
root of   0 design levels: addfxp_18_1         
root of   0 design levels: subfxp_18_1         
root of   1 design levels: codeBlock99168_18   
root of   3 design levels: idft_16_top_18      
root of   5 design levels: multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64
root of   6 design levels: C_LSTM_stage_3_18_10_64_2048_3_16_1
Automatically selected C_LSTM_stage_3_18_10_64_2048_3_16_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \C_LSTM_stage_3_18_10_64_2048_3_16_1
Used module:     \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64
Used module:         \idft_16_top_18
Used module:             \codeBlock99168_18
Used module:                 \subfxp_18_1
Used module:                 \addfxp_18_1
Used module:                 \shiftRegFIFO_2_1
Used module:             \codeBlock98050_18
Used module:                 \multfix_alt_dsp_18
Used module:                     \dsp_signed_mult_18x18_unit_18_36_0
Used module:                 \shiftRegFIFO_5_1
Used module:         \shift_register_group_18_16_1
Used module:             \shift_register_unit_18_1
Used module:         \sum_complex_vector_unit_18_18_16_64
Used module:         \c_matrix_vec_mult_core_18_10_16_3_1
Used module:             \elementwise_add_core_18_18_9
Used module:             \elementwise_sub_core_18_18_9
Used module:             \elementwise_mult_core_18_1810_9_1
Used module:                 \fp_rounding_unit_1_37_10
Used module:                 \dsp_signed_mult_18x18_unit_18_18_1
Used module:             \dft_16_top_18
Used module:                 \codeBlock89324_18
Used module:                 \codeBlock88206_18
Used module:             \shift_register_group_18_910
Used module:                 \shift_register_unit_18_10
Used module:     \stage3_parameter_buffer_18_3_16_64_2048
Used module:         \weight_buffer_18_9_3_64_2048_Wym_imag_half_0
Used module:             \single_port_ram
Used module:         \weight_buffer_18_9_3_64_2048_Wym_real_half_0
Used module:         \counter_31_3
Used module:         \counter_63_1
Used module:     \shift_register_unit_18_3
Used module:     \shift_register_group_18_16_3
Parameter \DATA_WIDTH = 162
Parameter \ADDR_WIDTH = 11

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\single_port_ram'.
Parameter \DATA_WIDTH = 162
Parameter \ADDR_WIDTH = 11
Generating RTLIL representation for module `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram'.
Parameter \DATA_WIDTH = 162
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram'.
Parameter \DATA_WIDTH = 162
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram'.
Parameter \DATA_WIDTH = 162
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram'.
Parameter \DATA_WIDTH = 162
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram'.
Parameter \DATA_WIDTH = 162
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram'.

2.4. Analyzing design hierarchy..
Top module:  \C_LSTM_stage_3_18_10_64_2048_3_16_1
Used module:     \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64
Used module:         \idft_16_top_18
Used module:             \codeBlock99168_18
Used module:                 \subfxp_18_1
Used module:                 \addfxp_18_1
Used module:                 \shiftRegFIFO_2_1
Used module:             \codeBlock98050_18
Used module:                 \multfix_alt_dsp_18
Used module:                     \dsp_signed_mult_18x18_unit_18_36_0
Used module:                 \shiftRegFIFO_5_1
Used module:         \shift_register_group_18_16_1
Used module:             \shift_register_unit_18_1
Used module:         \sum_complex_vector_unit_18_18_16_64
Used module:         \c_matrix_vec_mult_core_18_10_16_3_1
Used module:             \elementwise_add_core_18_18_9
Used module:             \elementwise_sub_core_18_18_9
Used module:             \elementwise_mult_core_18_1810_9_1
Used module:                 \fp_rounding_unit_1_37_10
Used module:                 \dsp_signed_mult_18x18_unit_18_18_1
Used module:             \dft_16_top_18
Used module:                 \codeBlock89324_18
Used module:                 \codeBlock88206_18
Used module:             \shift_register_group_18_910
Used module:                 \shift_register_unit_18_10
Used module:     \stage3_parameter_buffer_18_3_16_64_2048
Used module:         \weight_buffer_18_9_3_64_2048_Wym_imag_half_0
Used module:             $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram
Used module:         \weight_buffer_18_9_3_64_2048_Wym_real_half_0
Used module:         \counter_31_3
Used module:         \counter_63_1
Used module:     \shift_register_unit_18_3
Used module:     \shift_register_group_18_16_3

2.5. Analyzing design hierarchy..
Top module:  \C_LSTM_stage_3_18_10_64_2048_3_16_1
Used module:     \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64
Used module:         \idft_16_top_18
Used module:             \codeBlock99168_18
Used module:                 \subfxp_18_1
Used module:                 \addfxp_18_1
Used module:                 \shiftRegFIFO_2_1
Used module:             \codeBlock98050_18
Used module:                 \multfix_alt_dsp_18
Used module:                     \dsp_signed_mult_18x18_unit_18_36_0
Used module:                 \shiftRegFIFO_5_1
Used module:         \shift_register_group_18_16_1
Used module:             \shift_register_unit_18_1
Used module:         \sum_complex_vector_unit_18_18_16_64
Used module:         \c_matrix_vec_mult_core_18_10_16_3_1
Used module:             \elementwise_add_core_18_18_9
Used module:             \elementwise_sub_core_18_18_9
Used module:             \elementwise_mult_core_18_1810_9_1
Used module:                 \fp_rounding_unit_1_37_10
Used module:                 \dsp_signed_mult_18x18_unit_18_18_1
Used module:             \dft_16_top_18
Used module:                 \codeBlock89324_18
Used module:                 \codeBlock88206_18
Used module:             \shift_register_group_18_910
Used module:                 \shift_register_unit_18_10
Used module:     \stage3_parameter_buffer_18_3_16_64_2048
Used module:         \weight_buffer_18_9_3_64_2048_Wym_imag_half_0
Used module:             $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram
Used module:         \weight_buffer_18_9_3_64_2048_Wym_real_half_0
Used module:         \counter_31_3
Used module:         \counter_63_1
Used module:     \shift_register_unit_18_3
Used module:     \shift_register_group_18_16_3
Removing unused module `\single_port_ram'.
Removed 1 unused modules.
Warning: Resizing cell port stage3_parameter_buffer_18_3_16_64_2048.weight_buffer_18_9_3_64_2048_Wym_imag_half_0_inst_imag.index from 14 bits to 11 bits.
Warning: Resizing cell port stage3_parameter_buffer_18_3_16_64_2048.weight_buffer_18_9_3_64_2048_Wym_real_half_0_inst_real.index from 14 bits to 11 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X31 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X29 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X27 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X25 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X23 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X21 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X19 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X17 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X15 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X13 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X11 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X9 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X7 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X5 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X3 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X1 from 32 bits to 18 bits.
Warning: Resizing cell port C_LSTM_stage_3_18_10_64_2048_3_16_1.shift_register_unit_18_3_valid_holder.out from 1 bits to 18 bits.
Warning: Resizing cell port C_LSTM_stage_3_18_10_64_2048_3_16_1.shift_register_unit_18_3_valid_holder.in from 1 bits to 18 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8551$245 in module shift_register_unit_18_3.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8527$241 in module counter_63_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8507$237 in module counter_31_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8374$247 in module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8063$214 in module shift_register_unit_18_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209 in module codeBlock88206_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198 in module codeBlock89324_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6624$197 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6603$194 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6564$190 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6554$189 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187 in module elementwise_mult_core_18_1810_9_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176 in module elementwise_sub_core_18_18_9.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165 in module elementwise_add_core_18_18_9.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139 in module c_matrix_vec_mult_core_18_10_16_3_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79 in module sum_complex_vector_unit_18_18_16_64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3546$78 in module shift_register_unit_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3353$77 in module shiftRegFIFO_5_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3325$76 in module dsp_signed_mult_18x18_unit_18_36_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68 in module codeBlock98050_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2705$58 in module shiftRegFIFO_2_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52 in module codeBlock99168_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2 in module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:384$1 in module C_LSTM_stage_3_18_10_64_2048_3_16_1.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 12 redundant assignments.
Promoted 21 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\shift_register_unit_18_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8551$245'.
     1/3: $0\shift_registers_2[17:0]
     2/3: $0\shift_registers_1[17:0]
     3/3: $0\shift_registers_0[17:0]
Creating decoders for process `\counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8527$241'.
     1/1: $0\count[13:0]
Creating decoders for process `\counter_31_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8507$237'.
     1/1: $0\count[13:0]
Creating decoders for process `\weight_buffer_18_9_3_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8426$233'.
Creating decoders for process `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8374$247'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8376$246_EN[161:0]$253
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8376$246_DATA[161:0]$252
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8376$246_ADDR[10:0]$251
     4/4: $0\out[161:0]
Creating decoders for process `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8281$220'.
Creating decoders for process `\stage3_parameter_buffer_18_3_16_64_2048.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8171$217'.
Creating decoders for process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8063$214'.
     1/10: $0\shift_registers_9[17:0]
     2/10: $0\shift_registers_8[17:0]
     3/10: $0\shift_registers_7[17:0]
     4/10: $0\shift_registers_6[17:0]
     5/10: $0\shift_registers_5[17:0]
     6/10: $0\shift_registers_4[17:0]
     7/10: $0\shift_registers_3[17:0]
     8/10: $0\shift_registers_2[17:0]
     9/10: $0\shift_registers_1[17:0]
    10/10: $0\shift_registers_0[17:0]
Creating decoders for process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
     1/81: $0\next[0:0]
     2/81: $0\tm71[17:0]
     3/81: $0\tm68[17:0]
     4/81: $0\tm65[17:0]
     5/81: $0\tm62[17:0]
     6/81: $0\tm59[17:0]
     7/81: $0\tm56[17:0]
     8/81: $0\tm53[17:0]
     9/81: $0\tm50[17:0]
    10/81: $0\tm47[17:0]
    11/81: $0\tm44[17:0]
    12/81: $0\tm41[17:0]
    13/81: $0\tm38[17:0]
    14/81: $0\tm35[17:0]
    15/81: $0\tm32[17:0]
    16/81: $0\tm29[17:0]
    17/81: $0\tm26[17:0]
    18/81: $0\tm70[17:0]
    19/81: $0\tm67[17:0]
    20/81: $0\tm64[17:0]
    21/81: $0\tm61[17:0]
    22/81: $0\tm58[17:0]
    23/81: $0\tm55[17:0]
    24/81: $0\tm52[17:0]
    25/81: $0\tm49[17:0]
    26/81: $0\tm46[17:0]
    27/81: $0\tm43[17:0]
    28/81: $0\tm40[17:0]
    29/81: $0\tm37[17:0]
    30/81: $0\tm34[17:0]
    31/81: $0\tm31[17:0]
    32/81: $0\tm28[17:0]
    33/81: $0\tm25[17:0]
    34/81: $0\tm69[17:0]
    35/81: $0\tm66[17:0]
    36/81: $0\tm63[17:0]
    37/81: $0\tm60[17:0]
    38/81: $0\tm57[17:0]
    39/81: $0\tm54[17:0]
    40/81: $0\tm51[17:0]
    41/81: $0\tm48[17:0]
    42/81: $0\tm45[17:0]
    43/81: $0\tm42[17:0]
    44/81: $0\tm39[17:0]
    45/81: $0\tm36[17:0]
    46/81: $0\tm33[17:0]
    47/81: $0\tm30[17:0]
    48/81: $0\tm27[17:0]
    49/81: $0\tm24[17:0]
    50/81: $0\X31[17:0]
    51/81: $0\X30[17:0]
    52/81: $0\X29[17:0]
    53/81: $0\X28[17:0]
    54/81: $0\X27[17:0]
    55/81: $0\X26[17:0]
    56/81: $0\X25[17:0]
    57/81: $0\X24[17:0]
    58/81: $0\X23[17:0]
    59/81: $0\X22[17:0]
    60/81: $0\X21[17:0]
    61/81: $0\X20[17:0]
    62/81: $0\X19[17:0]
    63/81: $0\X18[17:0]
    64/81: $0\X17[17:0]
    65/81: $0\X16[17:0]
    66/81: $0\X15[17:0]
    67/81: $0\X14[17:0]
    68/81: $0\X13[17:0]
    69/81: $0\X12[17:0]
    70/81: $0\X11[17:0]
    71/81: $0\X10[17:0]
    72/81: $0\X9[17:0]
    73/81: $0\X8[17:0]
    74/81: $0\X7[17:0]
    75/81: $0\X6[17:0]
    76/81: $0\X5[17:0]
    77/81: $0\X4[17:0]
    78/81: $0\X3[17:0]
    79/81: $0\X2[17:0]
    80/81: $0\X1[17:0]
    81/81: $0\X0[17:0]
Creating decoders for process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
     1/33: $0\next[0:0]
     2/33: $0\X31[17:0]
     3/33: $0\X30[17:0]
     4/33: $0\X29[17:0]
     5/33: $0\X28[17:0]
     6/33: $0\X27[17:0]
     7/33: $0\X26[17:0]
     8/33: $0\X25[17:0]
     9/33: $0\X24[17:0]
    10/33: $0\X23[17:0]
    11/33: $0\X22[17:0]
    12/33: $0\X21[17:0]
    13/33: $0\X20[17:0]
    14/33: $0\X19[17:0]
    15/33: $0\X18[17:0]
    16/33: $0\X17[17:0]
    17/33: $0\X16[17:0]
    18/33: $0\X15[17:0]
    19/33: $0\X14[17:0]
    20/33: $0\X13[17:0]
    21/33: $0\X12[17:0]
    22/33: $0\X11[17:0]
    23/33: $0\X10[17:0]
    24/33: $0\X9[17:0]
    25/33: $0\X8[17:0]
    26/33: $0\X7[17:0]
    27/33: $0\X6[17:0]
    28/33: $0\X5[17:0]
    29/33: $0\X4[17:0]
    30/33: $0\X3[17:0]
    31/33: $0\X2[17:0]
    32/33: $0\X1[17:0]
    33/33: $0\X0[17:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6624$197'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6603$194'.
     1/6: $0\reg_by[17:0]
     2/6: $0\reg_bx[17:0]
     3/6: $0\reg_ay[17:0]
     4/6: $0\reg_ax[17:0]
     5/6: $0\reg_resb[36:0]
     6/6: $0\reg_resa[36:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6564$190'.
     1/6: $0\out_reg[36:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[36:0]
     6/6: $0\floor[36:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6554$189'.
     1/1: $1\rounded_result[36:0]
Creating decoders for process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
     1/19: $0\valid_A_B[0:0]
     2/19: $0\reg_B_8[17:0]
     3/19: $0\reg_A_8[17:0]
     4/19: $0\reg_B_7[17:0]
     5/19: $0\reg_A_7[17:0]
     6/19: $0\reg_B_6[17:0]
     7/19: $0\reg_A_6[17:0]
     8/19: $0\reg_B_5[17:0]
     9/19: $0\reg_A_5[17:0]
    10/19: $0\reg_B_4[17:0]
    11/19: $0\reg_A_4[17:0]
    12/19: $0\reg_B_3[17:0]
    13/19: $0\reg_A_3[17:0]
    14/19: $0\reg_B_2[17:0]
    15/19: $0\reg_A_2[17:0]
    16/19: $0\reg_B_1[17:0]
    17/19: $0\reg_A_1[17:0]
    18/19: $0\reg_B_0[17:0]
    19/19: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
     1/29: $0\valid_C[0:0]
     2/29: $0\valid_A_B[0:0]
     3/29: $0\reg_C_8[17:0]
     4/29: $0\reg_B_8[17:0]
     5/29: $0\reg_A_8[17:0]
     6/29: $0\reg_C_7[17:0]
     7/29: $0\reg_B_7[17:0]
     8/29: $0\reg_A_7[17:0]
     9/29: $0\reg_C_6[17:0]
    10/29: $0\reg_B_6[17:0]
    11/29: $0\reg_A_6[17:0]
    12/29: $0\reg_C_5[17:0]
    13/29: $0\reg_B_5[17:0]
    14/29: $0\reg_A_5[17:0]
    15/29: $0\reg_C_4[17:0]
    16/29: $0\reg_B_4[17:0]
    17/29: $0\reg_A_4[17:0]
    18/29: $0\reg_C_3[17:0]
    19/29: $0\reg_B_3[17:0]
    20/29: $0\reg_A_3[17:0]
    21/29: $0\reg_C_2[17:0]
    22/29: $0\reg_B_2[17:0]
    23/29: $0\reg_A_2[17:0]
    24/29: $0\reg_C_1[17:0]
    25/29: $0\reg_B_1[17:0]
    26/29: $0\reg_A_1[17:0]
    27/29: $0\reg_C_0[17:0]
    28/29: $0\reg_B_0[17:0]
    29/29: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
     1/29: $0\valid_C[0:0]
     2/29: $0\valid_A_B[0:0]
     3/29: $0\reg_C_8[17:0]
     4/29: $0\reg_B_8[17:0]
     5/29: $0\reg_A_8[17:0]
     6/29: $0\reg_C_7[17:0]
     7/29: $0\reg_B_7[17:0]
     8/29: $0\reg_A_7[17:0]
     9/29: $0\reg_C_6[17:0]
    10/29: $0\reg_B_6[17:0]
    11/29: $0\reg_A_6[17:0]
    12/29: $0\reg_C_5[17:0]
    13/29: $0\reg_B_5[17:0]
    14/29: $0\reg_A_5[17:0]
    15/29: $0\reg_C_4[17:0]
    16/29: $0\reg_B_4[17:0]
    17/29: $0\reg_A_4[17:0]
    18/29: $0\reg_C_3[17:0]
    19/29: $0\reg_B_3[17:0]
    20/29: $0\reg_A_3[17:0]
    21/29: $0\reg_C_2[17:0]
    22/29: $0\reg_B_2[17:0]
    23/29: $0\reg_A_2[17:0]
    24/29: $0\reg_C_1[17:0]
    25/29: $0\reg_B_1[17:0]
    26/29: $0\reg_A_1[17:0]
    27/29: $0\reg_C_0[17:0]
    28/29: $0\reg_B_0[17:0]
    29/29: $0\reg_A_0[17:0]
Creating decoders for process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
     1/186: $0\reg_o_ready[0:0]
     2/186: $0\fft_valid[0:0]
     3/186: $0\reg_Y_imag_2_15[17:0]
     4/186: $0\reg_Y_real_2_15[17:0]
     5/186: $0\reg_Y_imag_2_14[17:0]
     6/186: $0\reg_Y_real_2_14[17:0]
     7/186: $0\reg_Y_imag_2_13[17:0]
     8/186: $0\reg_Y_real_2_13[17:0]
     9/186: $0\reg_Y_imag_2_12[17:0]
    10/186: $0\reg_Y_real_2_12[17:0]
    11/186: $0\reg_Y_imag_2_11[17:0]
    12/186: $0\reg_Y_real_2_11[17:0]
    13/186: $0\reg_Y_imag_2_10[17:0]
    14/186: $0\reg_Y_real_2_10[17:0]
    15/186: $0\reg_Y_imag_2_9[17:0]
    16/186: $0\reg_Y_real_2_9[17:0]
    17/186: $0\reg_Y_imag_2_8[17:0]
    18/186: $0\reg_Y_real_2_8[17:0]
    19/186: $0\reg_Y_imag_2_7[17:0]
    20/186: $0\reg_Y_real_2_7[17:0]
    21/186: $0\reg_Y_imag_2_6[17:0]
    22/186: $0\reg_Y_real_2_6[17:0]
    23/186: $0\reg_Y_imag_2_5[17:0]
    24/186: $0\reg_Y_real_2_5[17:0]
    25/186: $0\reg_Y_imag_2_4[17:0]
    26/186: $0\reg_Y_real_2_4[17:0]
    27/186: $0\reg_Y_imag_2_3[17:0]
    28/186: $0\reg_Y_real_2_3[17:0]
    29/186: $0\reg_Y_imag_2_2[17:0]
    30/186: $0\reg_Y_real_2_2[17:0]
    31/186: $0\reg_Y_imag_2_1[17:0]
    32/186: $0\reg_Y_real_2_1[17:0]
    33/186: $0\reg_Y_imag_2_0[17:0]
    34/186: $0\reg_Y_real_2_0[17:0]
    35/186: $0\reg_Y_imag_1_15[17:0]
    36/186: $0\reg_Y_real_1_15[17:0]
    37/186: $0\reg_Y_imag_1_14[17:0]
    38/186: $0\reg_Y_real_1_14[17:0]
    39/186: $0\reg_Y_imag_1_13[17:0]
    40/186: $0\reg_Y_real_1_13[17:0]
    41/186: $0\reg_Y_imag_1_12[17:0]
    42/186: $0\reg_Y_real_1_12[17:0]
    43/186: $0\reg_Y_imag_1_11[17:0]
    44/186: $0\reg_Y_real_1_11[17:0]
    45/186: $0\reg_Y_imag_1_10[17:0]
    46/186: $0\reg_Y_real_1_10[17:0]
    47/186: $0\reg_Y_imag_1_9[17:0]
    48/186: $0\reg_Y_real_1_9[17:0]
    49/186: $0\reg_Y_imag_1_8[17:0]
    50/186: $0\reg_Y_real_1_8[17:0]
    51/186: $0\reg_Y_imag_1_7[17:0]
    52/186: $0\reg_Y_real_1_7[17:0]
    53/186: $0\reg_Y_imag_1_6[17:0]
    54/186: $0\reg_Y_real_1_6[17:0]
    55/186: $0\reg_Y_imag_1_5[17:0]
    56/186: $0\reg_Y_real_1_5[17:0]
    57/186: $0\reg_Y_imag_1_4[17:0]
    58/186: $0\reg_Y_real_1_4[17:0]
    59/186: $0\reg_Y_imag_1_3[17:0]
    60/186: $0\reg_Y_real_1_3[17:0]
    61/186: $0\reg_Y_imag_1_2[17:0]
    62/186: $0\reg_Y_real_1_2[17:0]
    63/186: $0\reg_Y_imag_1_1[17:0]
    64/186: $0\reg_Y_real_1_1[17:0]
    65/186: $0\reg_Y_imag_1_0[17:0]
    66/186: $0\reg_Y_real_1_0[17:0]
    67/186: $0\reg_Y_imag_0_15[17:0]
    68/186: $0\reg_Y_real_0_15[17:0]
    69/186: $0\reg_Y_imag_0_14[17:0]
    70/186: $0\reg_Y_real_0_14[17:0]
    71/186: $0\reg_Y_imag_0_13[17:0]
    72/186: $0\reg_Y_real_0_13[17:0]
    73/186: $0\reg_Y_imag_0_12[17:0]
    74/186: $0\reg_Y_real_0_12[17:0]
    75/186: $0\reg_Y_imag_0_11[17:0]
    76/186: $0\reg_Y_real_0_11[17:0]
    77/186: $0\reg_Y_imag_0_10[17:0]
    78/186: $0\reg_Y_real_0_10[17:0]
    79/186: $0\reg_Y_imag_0_9[17:0]
    80/186: $0\reg_Y_real_0_9[17:0]
    81/186: $0\reg_Y_imag_0_8[17:0]
    82/186: $0\reg_Y_real_0_8[17:0]
    83/186: $0\reg_Y_imag_0_7[17:0]
    84/186: $0\reg_Y_real_0_7[17:0]
    85/186: $0\reg_Y_imag_0_6[17:0]
    86/186: $0\reg_Y_real_0_6[17:0]
    87/186: $0\reg_Y_imag_0_5[17:0]
    88/186: $0\reg_Y_real_0_5[17:0]
    89/186: $0\reg_Y_imag_0_4[17:0]
    90/186: $0\reg_Y_real_0_4[17:0]
    91/186: $0\reg_Y_imag_0_3[17:0]
    92/186: $0\reg_Y_real_0_3[17:0]
    93/186: $0\reg_Y_imag_0_2[17:0]
    94/186: $0\reg_Y_real_0_2[17:0]
    95/186: $0\reg_Y_imag_0_1[17:0]
    96/186: $0\reg_Y_real_0_1[17:0]
    97/186: $0\reg_Y_imag_0_0[17:0]
    98/186: $0\reg_Y_real_0_0[17:0]
    99/186: $0\reg_W_imag_2_8[17:0]
   100/186: $0\reg_W_real_2_8[17:0]
   101/186: $0\reg_W_imag_2_7[17:0]
   102/186: $0\reg_W_real_2_7[17:0]
   103/186: $0\reg_W_imag_2_6[17:0]
   104/186: $0\reg_W_real_2_6[17:0]
   105/186: $0\reg_W_imag_2_5[17:0]
   106/186: $0\reg_W_real_2_5[17:0]
   107/186: $0\reg_W_imag_2_4[17:0]
   108/186: $0\reg_W_real_2_4[17:0]
   109/186: $0\reg_W_imag_2_3[17:0]
   110/186: $0\reg_W_real_2_3[17:0]
   111/186: $0\reg_W_imag_2_2[17:0]
   112/186: $0\reg_W_real_2_2[17:0]
   113/186: $0\reg_W_imag_2_1[17:0]
   114/186: $0\reg_W_real_2_1[17:0]
   115/186: $0\reg_W_imag_2_0[17:0]
   116/186: $0\reg_W_real_2_0[17:0]
   117/186: $0\reg_W_imag_1_8[17:0]
   118/186: $0\reg_W_real_1_8[17:0]
   119/186: $0\reg_W_imag_1_7[17:0]
   120/186: $0\reg_W_real_1_7[17:0]
   121/186: $0\reg_W_imag_1_6[17:0]
   122/186: $0\reg_W_real_1_6[17:0]
   123/186: $0\reg_W_imag_1_5[17:0]
   124/186: $0\reg_W_real_1_5[17:0]
   125/186: $0\reg_W_imag_1_4[17:0]
   126/186: $0\reg_W_real_1_4[17:0]
   127/186: $0\reg_W_imag_1_3[17:0]
   128/186: $0\reg_W_real_1_3[17:0]
   129/186: $0\reg_W_imag_1_2[17:0]
   130/186: $0\reg_W_real_1_2[17:0]
   131/186: $0\reg_W_imag_1_1[17:0]
   132/186: $0\reg_W_real_1_1[17:0]
   133/186: $0\reg_W_imag_1_0[17:0]
   134/186: $0\reg_W_real_1_0[17:0]
   135/186: $0\reg_W_imag_0_8[17:0]
   136/186: $0\reg_W_real_0_8[17:0]
   137/186: $0\reg_W_imag_0_7[17:0]
   138/186: $0\reg_W_real_0_7[17:0]
   139/186: $0\reg_W_imag_0_6[17:0]
   140/186: $0\reg_W_real_0_6[17:0]
   141/186: $0\reg_W_imag_0_5[17:0]
   142/186: $0\reg_W_real_0_5[17:0]
   143/186: $0\reg_W_imag_0_4[17:0]
   144/186: $0\reg_W_real_0_4[17:0]
   145/186: $0\reg_W_imag_0_3[17:0]
   146/186: $0\reg_W_real_0_3[17:0]
   147/186: $0\reg_W_imag_0_2[17:0]
   148/186: $0\reg_W_real_0_2[17:0]
   149/186: $0\reg_W_imag_0_1[17:0]
   150/186: $0\reg_W_real_0_1[17:0]
   151/186: $0\reg_W_imag_0_0[17:0]
   152/186: $0\reg_W_real_0_0[17:0]
   153/186: $0\reg_X_2_15[17:0]
   154/186: $0\reg_X_15[17:0]
   155/186: $0\reg_X_2_14[17:0]
   156/186: $0\reg_X_14[17:0]
   157/186: $0\reg_X_2_13[17:0]
   158/186: $0\reg_X_13[17:0]
   159/186: $0\reg_X_2_12[17:0]
   160/186: $0\reg_X_12[17:0]
   161/186: $0\reg_X_2_11[17:0]
   162/186: $0\reg_X_11[17:0]
   163/186: $0\reg_X_2_10[17:0]
   164/186: $0\reg_X_10[17:0]
   165/186: $0\reg_X_2_9[17:0]
   166/186: $0\reg_X_9[17:0]
   167/186: $0\reg_X_2_8[17:0]
   168/186: $0\reg_X_8[17:0]
   169/186: $0\reg_X_2_7[17:0]
   170/186: $0\reg_X_7[17:0]
   171/186: $0\reg_X_2_6[17:0]
   172/186: $0\reg_X_6[17:0]
   173/186: $0\reg_X_2_5[17:0]
   174/186: $0\reg_X_5[17:0]
   175/186: $0\reg_X_2_4[17:0]
   176/186: $0\reg_X_4[17:0]
   177/186: $0\reg_X_2_3[17:0]
   178/186: $0\reg_X_3[17:0]
   179/186: $0\reg_X_2_2[17:0]
   180/186: $0\reg_X_2[17:0]
   181/186: $0\reg_X_2_1[17:0]
   182/186: $0\reg_X_1[17:0]
   183/186: $0\reg_X_2_0[17:0]
   184/186: $0\reg_X_0[17:0]
   185/186: $0\reg_o_valid[0:0]
   186/186: $0\reg_i_valid[0:0]
Creating decoders for process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
     1/34: $0\counter[13:0]
     2/34: $0\sum_imag_15[17:0]
     3/34: $0\sum_real_15[17:0]
     4/34: $0\sum_imag_14[17:0]
     5/34: $0\sum_real_14[17:0]
     6/34: $0\sum_imag_13[17:0]
     7/34: $0\sum_real_13[17:0]
     8/34: $0\sum_imag_12[17:0]
     9/34: $0\sum_real_12[17:0]
    10/34: $0\sum_imag_11[17:0]
    11/34: $0\sum_real_11[17:0]
    12/34: $0\sum_imag_10[17:0]
    13/34: $0\sum_real_10[17:0]
    14/34: $0\sum_imag_9[17:0]
    15/34: $0\sum_real_9[17:0]
    16/34: $0\sum_imag_8[17:0]
    17/34: $0\sum_real_8[17:0]
    18/34: $0\sum_imag_7[17:0]
    19/34: $0\sum_real_7[17:0]
    20/34: $0\sum_imag_6[17:0]
    21/34: $0\sum_real_6[17:0]
    22/34: $0\sum_imag_5[17:0]
    23/34: $0\sum_real_5[17:0]
    24/34: $0\sum_imag_4[17:0]
    25/34: $0\sum_real_4[17:0]
    26/34: $0\sum_imag_3[17:0]
    27/34: $0\sum_real_3[17:0]
    28/34: $0\sum_imag_2[17:0]
    29/34: $0\sum_real_2[17:0]
    30/34: $0\sum_imag_1[17:0]
    31/34: $0\sum_real_1[17:0]
    32/34: $0\sum_imag_0[17:0]
    33/34: $0\sum_real_0[17:0]
    34/34: $0\reg_i_valid[0:0]
Creating decoders for process `\shift_register_unit_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3546$78'.
     1/1: $0\shift_registers_0[17:0]
Creating decoders for process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3353$77'.
     1/5: $0\mem_4[0:0]
     2/5: $0\mem_3[0:0]
     3/5: $0\mem_2[0:0]
     4/5: $0\mem_1[0:0]
     5/5: $0\mem_0[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3325$76'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3318$73'.
Creating decoders for process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
     1/81: $0\next[0:0]
     2/81: $0\tm71[17:0]
     3/81: $0\tm68[17:0]
     4/81: $0\tm65[17:0]
     5/81: $0\tm62[17:0]
     6/81: $0\tm59[17:0]
     7/81: $0\tm56[17:0]
     8/81: $0\tm53[17:0]
     9/81: $0\tm50[17:0]
    10/81: $0\tm47[17:0]
    11/81: $0\tm44[17:0]
    12/81: $0\tm41[17:0]
    13/81: $0\tm38[17:0]
    14/81: $0\tm35[17:0]
    15/81: $0\tm32[17:0]
    16/81: $0\tm29[17:0]
    17/81: $0\tm26[17:0]
    18/81: $0\tm70[17:0]
    19/81: $0\tm67[17:0]
    20/81: $0\tm64[17:0]
    21/81: $0\tm61[17:0]
    22/81: $0\tm58[17:0]
    23/81: $0\tm55[17:0]
    24/81: $0\tm52[17:0]
    25/81: $0\tm49[17:0]
    26/81: $0\tm46[17:0]
    27/81: $0\tm43[17:0]
    28/81: $0\tm40[17:0]
    29/81: $0\tm37[17:0]
    30/81: $0\tm34[17:0]
    31/81: $0\tm31[17:0]
    32/81: $0\tm28[17:0]
    33/81: $0\tm25[17:0]
    34/81: $0\tm69[17:0]
    35/81: $0\tm66[17:0]
    36/81: $0\tm63[17:0]
    37/81: $0\tm60[17:0]
    38/81: $0\tm57[17:0]
    39/81: $0\tm54[17:0]
    40/81: $0\tm51[17:0]
    41/81: $0\tm48[17:0]
    42/81: $0\tm45[17:0]
    43/81: $0\tm42[17:0]
    44/81: $0\tm39[17:0]
    45/81: $0\tm36[17:0]
    46/81: $0\tm33[17:0]
    47/81: $0\tm30[17:0]
    48/81: $0\tm27[17:0]
    49/81: $0\tm24[17:0]
    50/81: $0\X31[17:0]
    51/81: $0\X30[17:0]
    52/81: $0\X29[17:0]
    53/81: $0\X28[17:0]
    54/81: $0\X27[17:0]
    55/81: $0\X26[17:0]
    56/81: $0\X25[17:0]
    57/81: $0\X24[17:0]
    58/81: $0\X23[17:0]
    59/81: $0\X22[17:0]
    60/81: $0\X21[17:0]
    61/81: $0\X20[17:0]
    62/81: $0\X19[17:0]
    63/81: $0\X18[17:0]
    64/81: $0\X17[17:0]
    65/81: $0\X16[17:0]
    66/81: $0\X15[17:0]
    67/81: $0\X14[17:0]
    68/81: $0\X13[17:0]
    69/81: $0\X12[17:0]
    70/81: $0\X11[17:0]
    71/81: $0\X10[17:0]
    72/81: $0\X9[17:0]
    73/81: $0\X8[17:0]
    74/81: $0\X7[17:0]
    75/81: $0\X6[17:0]
    76/81: $0\X5[17:0]
    77/81: $0\X4[17:0]
    78/81: $0\X3[17:0]
    79/81: $0\X2[17:0]
    80/81: $0\X1[17:0]
    81/81: $0\X0[17:0]
Creating decoders for process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2705$58'.
     1/2: $0\mem_1[0:0]
     2/2: $0\mem_0[0:0]
Creating decoders for process `\addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2689$56'.
Creating decoders for process `\subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2674$54'.
Creating decoders for process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
     1/33: $0\next[0:0]
     2/33: $0\X31[17:0]
     3/33: $0\X30[17:0]
     4/33: $0\X29[17:0]
     5/33: $0\X28[17:0]
     6/33: $0\X27[17:0]
     7/33: $0\X26[17:0]
     8/33: $0\X25[17:0]
     9/33: $0\X24[17:0]
    10/33: $0\X23[17:0]
    11/33: $0\X22[17:0]
    12/33: $0\X21[17:0]
    13/33: $0\X20[17:0]
    14/33: $0\X19[17:0]
    15/33: $0\X18[17:0]
    16/33: $0\X17[17:0]
    17/33: $0\X16[17:0]
    18/33: $0\X15[17:0]
    19/33: $0\X14[17:0]
    20/33: $0\X13[17:0]
    21/33: $0\X12[17:0]
    22/33: $0\X11[17:0]
    23/33: $0\X10[17:0]
    24/33: $0\X9[17:0]
    25/33: $0\X8[17:0]
    26/33: $0\X7[17:0]
    27/33: $0\X6[17:0]
    28/33: $0\X5[17:0]
    29/33: $0\X4[17:0]
    30/33: $0\X3[17:0]
    31/33: $0\X2[17:0]
    32/33: $0\X1[17:0]
    33/33: $0\X0[17:0]
Creating decoders for process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
     1/50: $0\reg_o_valid[0:0]
     2/50: $0\reg_Y_2_15[17:0]
     3/50: $0\reg_Y_2_14[17:0]
     4/50: $0\reg_Y_2_13[17:0]
     5/50: $0\reg_Y_2_12[17:0]
     6/50: $0\reg_Y_2_11[17:0]
     7/50: $0\reg_Y_2_10[17:0]
     8/50: $0\reg_Y_2_9[17:0]
     9/50: $0\reg_Y_2_8[17:0]
    10/50: $0\reg_Y_2_7[17:0]
    11/50: $0\reg_Y_2_6[17:0]
    12/50: $0\reg_Y_2_5[17:0]
    13/50: $0\reg_Y_2_4[17:0]
    14/50: $0\reg_Y_2_3[17:0]
    15/50: $0\reg_Y_2_2[17:0]
    16/50: $0\reg_Y_2_1[17:0]
    17/50: $0\reg_Y_2_0[17:0]
    18/50: $0\reg_Y_1_15[17:0]
    19/50: $0\reg_Y_1_14[17:0]
    20/50: $0\reg_Y_1_13[17:0]
    21/50: $0\reg_Y_1_12[17:0]
    22/50: $0\reg_Y_1_11[17:0]
    23/50: $0\reg_Y_1_10[17:0]
    24/50: $0\reg_Y_1_9[17:0]
    25/50: $0\reg_Y_1_8[17:0]
    26/50: $0\reg_Y_1_7[17:0]
    27/50: $0\reg_Y_1_6[17:0]
    28/50: $0\reg_Y_1_5[17:0]
    29/50: $0\reg_Y_1_4[17:0]
    30/50: $0\reg_Y_1_3[17:0]
    31/50: $0\reg_Y_1_2[17:0]
    32/50: $0\reg_Y_1_1[17:0]
    33/50: $0\reg_Y_1_0[17:0]
    34/50: $0\reg_Y_0_15[17:0]
    35/50: $0\reg_Y_0_14[17:0]
    36/50: $0\reg_Y_0_13[17:0]
    37/50: $0\reg_Y_0_12[17:0]
    38/50: $0\reg_Y_0_11[17:0]
    39/50: $0\reg_Y_0_10[17:0]
    40/50: $0\reg_Y_0_9[17:0]
    41/50: $0\reg_Y_0_8[17:0]
    42/50: $0\reg_Y_0_7[17:0]
    43/50: $0\reg_Y_0_6[17:0]
    44/50: $0\reg_Y_0_5[17:0]
    45/50: $0\reg_Y_0_4[17:0]
    46/50: $0\reg_Y_0_3[17:0]
    47/50: $0\reg_Y_0_2[17:0]
    48/50: $0\reg_Y_0_1[17:0]
    49/50: $0\reg_Y_0_0[17:0]
    50/50: $0\idft_out_valid[0:0]
Creating decoders for process `\C_LSTM_stage_3_18_10_64_2048_3_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:384$1'.
     1/1: $0\reg_i_ready[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\stage3_parameter_buffer_18_3_16_64_2048.\weight_index' from process `\stage3_parameter_buffer_18_3_16_64_2048.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8171$217'.
No latch inferred for signal `\fp_rounding_unit_1_37_10.\rounded_result' from process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6554$189'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\shift_register_unit_18_3.\shift_registers_0' using process `\shift_register_unit_18_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8551$245'.
  created $dff cell `$procdff$3055' with positive edge clock.
Creating register for signal `\shift_register_unit_18_3.\shift_registers_1' using process `\shift_register_unit_18_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8551$245'.
  created $dff cell `$procdff$3056' with positive edge clock.
Creating register for signal `\shift_register_unit_18_3.\shift_registers_2' using process `\shift_register_unit_18_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8551$245'.
  created $dff cell `$procdff$3057' with positive edge clock.
Creating register for signal `\counter_63_1.\count' using process `\counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8527$241'.
  created $dff cell `$procdff$3058' with positive edge clock.
Creating register for signal `\counter_31_3.\count' using process `\counter_31_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8507$237'.
  created $dff cell `$procdff$3059' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_3_64_2048_Wym_real_half_0.\addrs_0' using process `\weight_buffer_18_9_3_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8426$233'.
  created $dff cell `$procdff$3060' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_3_64_2048_Wym_real_half_0.\addrs_base_0' using process `\weight_buffer_18_9_3_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8426$233'.
  created $dff cell `$procdff$3061' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_3_64_2048_Wym_real_half_0.\addrs_1' using process `\weight_buffer_18_9_3_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8426$233'.
  created $dff cell `$procdff$3062' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_3_64_2048_Wym_real_half_0.\addrs_base_1' using process `\weight_buffer_18_9_3_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8426$233'.
  created $dff cell `$procdff$3063' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_3_64_2048_Wym_real_half_0.\addrs_2' using process `\weight_buffer_18_9_3_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8426$233'.
  created $dff cell `$procdff$3064' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_3_64_2048_Wym_real_half_0.\addrs_base_2' using process `\weight_buffer_18_9_3_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8426$233'.
  created $dff cell `$procdff$3065' with positive edge clock.
Creating register for signal `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.\out' using process `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8374$247'.
  created $dff cell `$procdff$3066' with positive edge clock.
Creating register for signal `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8376$246_ADDR' using process `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8374$247'.
  created $dff cell `$procdff$3067' with positive edge clock.
Creating register for signal `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8376$246_DATA' using process `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8374$247'.
  created $dff cell `$procdff$3068' with positive edge clock.
Creating register for signal `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8376$246_EN' using process `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8374$247'.
  created $dff cell `$procdff$3069' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0.\addrs_0' using process `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8281$220'.
  created $dff cell `$procdff$3070' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0.\addrs_base_0' using process `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8281$220'.
  created $dff cell `$procdff$3071' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0.\addrs_1' using process `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8281$220'.
  created $dff cell `$procdff$3072' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0.\addrs_base_1' using process `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8281$220'.
  created $dff cell `$procdff$3073' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0.\addrs_2' using process `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8281$220'.
  created $dff cell `$procdff$3074' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0.\addrs_base_2' using process `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8281$220'.
  created $dff cell `$procdff$3075' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_0' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8063$214'.
  created $dff cell `$procdff$3076' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_1' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8063$214'.
  created $dff cell `$procdff$3077' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_2' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8063$214'.
  created $dff cell `$procdff$3078' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_3' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8063$214'.
  created $dff cell `$procdff$3079' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_4' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8063$214'.
  created $dff cell `$procdff$3080' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_5' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8063$214'.
  created $dff cell `$procdff$3081' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_6' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8063$214'.
  created $dff cell `$procdff$3082' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_7' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8063$214'.
  created $dff cell `$procdff$3083' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_8' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8063$214'.
  created $dff cell `$procdff$3084' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_9' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8063$214'.
  created $dff cell `$procdff$3085' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\next' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3086' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X0' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3087' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X1' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3088' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X2' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3089' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X3' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3090' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X4' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3091' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X5' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3092' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X6' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3093' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X7' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3094' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X8' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3095' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X9' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3096' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X10' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3097' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X11' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3098' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X12' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3099' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X13' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3100' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X14' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3101' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X15' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3102' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X16' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3103' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X17' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3104' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X18' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3105' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X19' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3106' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X20' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3107' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X21' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3108' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X22' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3109' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X23' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3110' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X24' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3111' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X25' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3112' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X26' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3113' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X27' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3114' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X28' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3115' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X29' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3116' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X30' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3117' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X31' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3118' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm24' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3119' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm27' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3120' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm30' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3121' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm33' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3122' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm36' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3123' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm39' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3124' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm42' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3125' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm45' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3126' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm48' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3127' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm51' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3128' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm54' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3129' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm57' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3130' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm60' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3131' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm63' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3132' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm66' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3133' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm69' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3134' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm25' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3135' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm28' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3136' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm31' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3137' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm34' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3138' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm37' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3139' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm40' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3140' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm43' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3141' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm46' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3142' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm49' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3143' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm52' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3144' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm55' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3145' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm58' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3146' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm61' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3147' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm64' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3148' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm67' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3149' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm70' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3150' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm26' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3151' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm29' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3152' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm32' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3153' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm35' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3154' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm38' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3155' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm41' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3156' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm44' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3157' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm47' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3158' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm50' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3159' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm53' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3160' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm56' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3161' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm59' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3162' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm62' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3163' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm65' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3164' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm68' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3165' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm71' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
  created $dff cell `$procdff$3166' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\next' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3167' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X0' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3168' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X1' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3169' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X2' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3170' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X3' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3171' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X4' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3172' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X5' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3173' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X6' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3174' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X7' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3175' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X8' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3176' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X9' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3177' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X10' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3178' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X11' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3179' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X12' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3180' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X13' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3181' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X14' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3182' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X15' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3183' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X16' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3184' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X17' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3185' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X18' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3186' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X19' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3187' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X20' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3188' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X21' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3189' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X22' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3190' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X23' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3191' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X24' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3192' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X25' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3193' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X26' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3194' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X27' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3195' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X28' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3196' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X29' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3197' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X30' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3198' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X31' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
  created $dff cell `$procdff$3199' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6624$197'.
  created $dff cell `$procdff$3200' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6624$197'.
  created $dff cell `$procdff$3201' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6624$197'.
  created $dff cell `$procdff$3202' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6603$194'.
  created $dff cell `$procdff$3203' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6603$194'.
  created $dff cell `$procdff$3204' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ax' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6603$194'.
  created $dff cell `$procdff$3205' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ay' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6603$194'.
  created $dff cell `$procdff$3206' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_bx' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6603$194'.
  created $dff cell `$procdff$3207' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_by' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6603$194'.
  created $dff cell `$procdff$3208' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6564$190'.
  created $dff cell `$procdff$3209' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6564$190'.
  created $dff cell `$procdff$3210' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\is_ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6564$190'.
  created $dff cell `$procdff$3211' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor_ceil_valid' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6564$190'.
  created $dff cell `$procdff$3212' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\valid_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6564$190'.
  created $dff cell `$procdff$3213' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\out_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6564$190'.
  created $dff cell `$procdff$3214' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_0' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3215' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_0' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3216' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_1' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3217' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_1' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3218' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_2' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3219' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_2' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3220' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_3' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3221' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_3' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3222' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_4' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3223' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_4' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3224' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_5' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3225' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_5' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3226' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_6' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3227' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_6' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3228' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_7' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3229' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_7' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3230' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_8' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3231' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_8' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3232' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\valid_A_B' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
  created $dff cell `$procdff$3233' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3234' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3235' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3236' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3237' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3238' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3239' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3240' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3241' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3242' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3243' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3244' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3245' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3246' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3247' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3248' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3249' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3250' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3251' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3252' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3253' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3254' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3255' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3256' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3257' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3258' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3259' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3260' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\valid_A_B' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3261' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\valid_C' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
  created $dff cell `$procdff$3262' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3263' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3264' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3265' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3266' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3267' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3268' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3269' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3270' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3271' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3272' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3273' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3274' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3275' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3276' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3277' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3278' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3279' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3280' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3281' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3282' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3283' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3284' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3285' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3286' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3287' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3288' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3289' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\valid_A_B' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3290' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\valid_C' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
  created $dff cell `$procdff$3291' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_i_valid' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3292' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_o_valid' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3293' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3294' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3295' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3296' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3297' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3298' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3299' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3300' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3301' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3302' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3303' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3304' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3305' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3306' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3307' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3308' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3309' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3310' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3311' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3312' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3313' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3314' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3315' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3316' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3317' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3318' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3319' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3320' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3321' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3322' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3323' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3324' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3325' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3326' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3327' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3328' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3329' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3330' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3331' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3332' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3333' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3334' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3335' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3336' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3337' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3338' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3339' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3340' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3341' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3342' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3343' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3344' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3345' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3346' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3347' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3348' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3349' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3350' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3351' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3352' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3353' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3354' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3355' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3356' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3357' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3358' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3359' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3360' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3361' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3362' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3363' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3364' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3365' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3366' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3367' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3368' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3369' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3370' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3371' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3372' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3373' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3374' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3375' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3376' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3377' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3378' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3379' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3380' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3381' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3382' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3383' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3384' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3385' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3386' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3387' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3388' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3389' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3390' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3391' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3392' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3393' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3394' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3395' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3396' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3397' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3398' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3399' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3400' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3401' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3402' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3403' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3404' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3405' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3406' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3407' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3408' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3409' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3410' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3411' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3412' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3413' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3414' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3415' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3416' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3417' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3418' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3419' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3420' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3421' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3422' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3423' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3424' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3425' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3426' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3427' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3428' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3429' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3430' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3431' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3432' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3433' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3434' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3435' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3436' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3437' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3438' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3439' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3440' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3441' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3442' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3443' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3444' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3445' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3446' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3447' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3448' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3449' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3450' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3451' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3452' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3453' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3454' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3455' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3456' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3457' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3458' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3459' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3460' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3461' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3462' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3463' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3464' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3465' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3466' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3467' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3468' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3469' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3470' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3471' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3472' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3473' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3474' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3475' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\fft_valid' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3476' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_o_ready' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
  created $dff cell `$procdff$3477' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\reg_i_valid' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3478' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_0' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3479' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_0' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3480' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_1' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3481' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_1' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3482' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_2' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3483' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_2' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3484' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_3' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3485' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_3' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3486' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_4' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3487' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_4' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3488' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_5' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3489' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_5' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3490' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_6' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3491' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_6' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3492' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_7' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3493' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_7' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3494' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_8' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3495' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_8' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3496' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_9' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3497' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_9' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3498' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_10' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3499' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_10' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3500' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_11' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3501' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_11' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3502' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_12' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3503' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_12' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3504' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_13' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3505' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_13' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3506' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_14' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3507' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_14' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3508' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_15' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3509' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_15' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3510' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\counter' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
  created $dff cell `$procdff$3511' with positive edge clock.
Creating register for signal `\shift_register_unit_18_1.\shift_registers_0' using process `\shift_register_unit_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3546$78'.
  created $dff cell `$procdff$3512' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_0' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3353$77'.
  created $dff cell `$procdff$3513' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_1' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3353$77'.
  created $dff cell `$procdff$3514' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_2' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3353$77'.
  created $dff cell `$procdff$3515' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_3' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3353$77'.
  created $dff cell `$procdff$3516' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_4' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3353$77'.
  created $dff cell `$procdff$3517' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3325$76'.
  created $dff cell `$procdff$3518' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3325$76'.
  created $dff cell `$procdff$3519' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3325$76'.
  created $dff cell `$procdff$3520' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3318$73'.
  created $dff cell `$procdff$3521' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3318$73'.
  created $dff cell `$procdff$3522' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\next' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3523' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X0' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3524' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X1' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3525' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X2' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3526' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X3' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3527' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X4' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3528' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X5' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3529' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X6' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3530' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X7' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3531' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X8' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3532' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X9' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3533' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X10' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3534' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X11' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3535' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X12' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3536' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X13' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3537' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X14' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3538' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X15' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3539' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X16' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3540' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X17' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3541' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X18' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3542' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X19' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3543' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X20' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3544' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X21' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3545' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X22' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3546' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X23' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3547' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X24' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3548' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X25' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3549' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X26' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3550' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X27' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3551' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X28' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3552' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X29' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3553' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X30' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3554' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X31' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3555' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm24' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3556' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm27' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3557' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm30' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3558' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm33' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3559' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm36' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3560' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm39' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3561' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm42' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3562' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm45' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3563' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm48' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3564' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm51' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3565' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm54' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3566' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm57' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3567' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm60' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3568' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm63' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3569' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm66' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3570' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm69' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3571' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm25' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3572' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm28' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3573' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm31' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3574' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm34' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3575' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm37' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3576' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm40' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3577' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm43' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3578' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm46' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3579' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm49' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3580' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm52' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3581' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm55' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3582' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm58' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3583' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm61' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3584' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm64' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3585' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm67' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3586' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm70' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3587' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm26' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3588' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm29' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3589' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm32' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3590' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm35' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3591' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm38' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3592' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm41' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3593' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm44' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3594' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm47' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3595' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm50' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3596' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm53' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3597' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm56' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3598' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm59' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3599' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm62' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3600' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm65' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3601' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm68' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3602' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm71' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
  created $dff cell `$procdff$3603' with positive edge clock.
Creating register for signal `\shiftRegFIFO_2_1.\mem_0' using process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2705$58'.
  created $dff cell `$procdff$3604' with positive edge clock.
Creating register for signal `\shiftRegFIFO_2_1.\mem_1' using process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2705$58'.
  created $dff cell `$procdff$3605' with positive edge clock.
Creating register for signal `\addfxp_18_1.\res_0' using process `\addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2689$56'.
  created $dff cell `$procdff$3606' with positive edge clock.
Creating register for signal `\subfxp_18_1.\res_0' using process `\subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2674$54'.
  created $dff cell `$procdff$3607' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\next' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3608' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X0' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3609' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X1' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3610' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X2' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3611' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X3' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3612' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X4' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3613' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X5' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3614' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X6' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3615' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X7' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3616' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X8' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3617' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X9' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3618' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X10' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3619' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X11' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3620' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X12' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3621' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X13' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3622' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X14' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3623' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X15' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3624' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X16' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3625' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X17' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3626' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X18' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3627' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X19' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3628' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X20' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3629' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X21' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3630' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X22' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3631' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X23' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3632' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X24' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3633' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X25' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3634' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X26' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3635' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X27' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3636' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X28' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3637' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X29' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3638' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X30' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3639' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X31' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
  created $dff cell `$procdff$3640' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\idft_out_valid' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3641' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_0' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3642' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_1' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3643' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_2' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3644' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_3' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3645' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_4' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3646' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_5' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3647' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_6' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3648' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_7' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3649' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_8' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3650' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_9' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3651' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_10' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3652' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_11' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3653' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_12' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3654' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_13' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3655' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_14' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3656' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_0_15' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3657' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_0' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3658' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_1' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3659' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_2' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3660' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_3' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3661' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_4' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3662' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_5' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3663' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_6' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3664' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_7' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3665' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_8' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3666' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_9' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3667' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_10' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3668' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_11' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3669' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_12' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3670' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_13' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3671' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_14' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3672' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_1_15' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3673' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_0' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3674' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_1' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3675' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_2' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3676' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_3' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3677' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_4' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3678' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_5' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3679' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_6' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3680' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_7' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3681' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_8' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3682' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_9' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3683' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_10' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3684' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_11' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3685' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_12' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3686' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_13' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3687' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_14' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3688' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_Y_2_15' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3689' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.\reg_o_valid' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
  created $dff cell `$procdff$3690' with positive edge clock.
Creating register for signal `\C_LSTM_stage_3_18_10_64_2048_3_16_1.\reg_i_ready' using process `\C_LSTM_stage_3_18_10_64_2048_3_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:384$1'.
  created $dff cell `$procdff$3691' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\shift_register_unit_18_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8551$245'.
Removing empty process `shift_register_unit_18_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8551$245'.
Found and cleaned up 3 empty switches in `\counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8527$241'.
Removing empty process `counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8527$241'.
Found and cleaned up 3 empty switches in `\counter_31_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8507$237'.
Removing empty process `counter_31_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8507$237'.
Removing empty process `weight_buffer_18_9_3_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8426$233'.
Found and cleaned up 1 empty switch in `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8374$247'.
Removing empty process `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8374$247'.
Removing empty process `weight_buffer_18_9_3_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8281$220'.
Removing empty process `stage3_parameter_buffer_18_3_16_64_2048.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8171$217'.
Found and cleaned up 2 empty switches in `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8063$214'.
Removing empty process `shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8063$214'.
Found and cleaned up 1 empty switch in `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
Removing empty process `codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7859$209'.
Found and cleaned up 1 empty switch in `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
Removing empty process `codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7356$198'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6624$197'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6624$197'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6603$194'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6603$194'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6564$190'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6564$190'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6554$189'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6554$189'.
Found and cleaned up 2 empty switches in `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
Removing empty process `elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6480$187'.
Found and cleaned up 2 empty switches in `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
Removing empty process `elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6137$176'.
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
Removing empty process `elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5992$165'.
Found and cleaned up 2 empty switches in `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
Removing empty process `c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5446$139'.
Found and cleaned up 5 empty switches in `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
Removing empty process `sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3666$79'.
Found and cleaned up 2 empty switches in `\shift_register_unit_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3546$78'.
Removing empty process `shift_register_unit_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3546$78'.
Found and cleaned up 1 empty switch in `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3353$77'.
Removing empty process `shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3353$77'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3325$76'.
Removing empty process `dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3325$76'.
Removing empty process `dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3318$73'.
Found and cleaned up 1 empty switch in `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
Removing empty process `codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3178$68'.
Found and cleaned up 1 empty switch in `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2705$58'.
Removing empty process `shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2705$58'.
Removing empty process `addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2689$56'.
Removing empty process `subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2674$54'.
Found and cleaned up 1 empty switch in `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
Removing empty process `codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:2623$52'.
Found and cleaned up 2 empty switches in `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
Removing empty process `multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:1749$2'.
Found and cleaned up 1 empty switch in `\C_LSTM_stage_3_18_10_64_2048_3_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:384$1'.
Removing empty process `C_LSTM_stage_3_18_10_64_2048_3_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:384$1'.
Cleaned up 44 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_group_18_16_3.
Optimizing module shift_register_unit_18_3.
Optimizing module counter_63_1.
Optimizing module counter_31_3.
Optimizing module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Optimizing module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.
Optimizing module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Optimizing module stage3_parameter_buffer_18_3_16_64_2048.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_group_18_910.
Optimizing module codeBlock88206_18.
<suppressed ~1 debug messages>
Optimizing module codeBlock89324_18.
<suppressed ~1 debug messages>
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module fp_rounding_unit_1_37_10.
<suppressed ~2 debug messages>
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.
Optimizing module sum_complex_vector_unit_18_18_16_64.
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module multfix_alt_dsp_18.
Optimizing module codeBlock98050_18.
<suppressed ~1 debug messages>
Optimizing module shiftRegFIFO_2_1.
Optimizing module addfxp_18_1.
Optimizing module subfxp_18_1.
Optimizing module codeBlock99168_18.
<suppressed ~1 debug messages>
Optimizing module idft_16_top_18.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
<suppressed ~48 debug messages>
Optimizing module C_LSTM_stage_3_18_10_64_2048_3_16_1.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_group_18_16_3.
Optimizing module shift_register_unit_18_3.
Optimizing module counter_63_1.
Optimizing module counter_31_3.
Optimizing module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Optimizing module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.
Optimizing module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Optimizing module stage3_parameter_buffer_18_3_16_64_2048.
<suppressed ~2 debug messages>
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_group_18_910.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.
Optimizing module sum_complex_vector_unit_18_18_16_64.
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module multfix_alt_dsp_18.
Optimizing module codeBlock98050_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module addfxp_18_1.
Optimizing module subfxp_18_1.
Optimizing module codeBlock99168_18.
Optimizing module idft_16_top_18.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Optimizing module C_LSTM_stage_3_18_10_64_2048_3_16_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_group_18_16_3'.
Finding identical cells in module `\shift_register_unit_18_3'.
Finding identical cells in module `\counter_63_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\counter_31_3'.
<suppressed ~3 debug messages>
Finding identical cells in module `\weight_buffer_18_9_3_64_2048_Wym_real_half_0'.
Finding identical cells in module `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram'.
Finding identical cells in module `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0'.
Finding identical cells in module `\stage3_parameter_buffer_18_3_16_64_2048'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_3_1'.
Finding identical cells in module `\sum_complex_vector_unit_18_18_16_64'.
<suppressed ~6 debug messages>
Finding identical cells in module `\shift_register_unit_18_1'.
Finding identical cells in module `\shift_register_group_18_16_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\idft_16_top_18'.
Finding identical cells in module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64'.
Finding identical cells in module `\C_LSTM_stage_3_18_10_64_2048_3_16_1'.
Removed a total of 4 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \shift_register_group_18_16_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_63_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_31_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_buffer_18_9_3_64_2048_Wym_real_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_buffer_18_9_3_64_2048_Wym_imag_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage3_parameter_buffer_18_3_16_64_2048..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sum_complex_vector_unit_18_18_16_64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_unit_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_group_18_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock98050_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock99168_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \idft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \C_LSTM_stage_3_18_10_64_2048_3_16_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~621 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \shift_register_group_18_16_3.
  Optimizing cells in module \shift_register_unit_18_3.
  Optimizing cells in module \counter_63_1.
  Optimizing cells in module \counter_31_3.
  Optimizing cells in module \weight_buffer_18_9_3_64_2048_Wym_real_half_0.
  Optimizing cells in module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.
    Consolidated identical input bits for $mux cell $procmux$288:
      Old ports: A=162'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=162'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$288_Y
      New ports: A=1'0, B=1'1, Y=$procmux$288_Y [0]
      New connections: $procmux$288_Y [161:1] = { $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] $procmux$288_Y [0] }
  Optimizing cells in module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.
  Optimizing cells in module \weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
  Optimizing cells in module \stage3_parameter_buffer_18_3_16_64_2048.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_3_1.
  Optimizing cells in module \sum_complex_vector_unit_18_18_16_64.
  Optimizing cells in module \shift_register_unit_18_1.
  Optimizing cells in module \shift_register_group_18_16_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \codeBlock98050_18.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \subfxp_18_1.
  Optimizing cells in module \codeBlock99168_18.
  Optimizing cells in module \idft_16_top_18.
  Optimizing cells in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
  Optimizing cells in module \C_LSTM_stage_3_18_10_64_2048_3_16_1.
Performed a total of 1 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_group_18_16_3'.
Finding identical cells in module `\shift_register_unit_18_3'.
Finding identical cells in module `\counter_63_1'.
Finding identical cells in module `\counter_31_3'.
Finding identical cells in module `\weight_buffer_18_9_3_64_2048_Wym_real_half_0'.
Finding identical cells in module `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram'.
Finding identical cells in module `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0'.
Finding identical cells in module `\stage3_parameter_buffer_18_3_16_64_2048'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_3_1'.
Finding identical cells in module `\sum_complex_vector_unit_18_18_16_64'.
Finding identical cells in module `\shift_register_unit_18_1'.
Finding identical cells in module `\shift_register_group_18_16_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\idft_16_top_18'.
Finding identical cells in module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64'.
Finding identical cells in module `\C_LSTM_stage_3_18_10_64_2048_3_16_1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$3055 ($dff) from module shift_register_unit_18_3 (D = $procmux$266_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3693 ($sdff) from module shift_register_unit_18_3 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$3056 ($dff) from module shift_register_unit_18_3 (D = $procmux$261_Y, Q = \shift_registers_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3695 ($sdff) from module shift_register_unit_18_3 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$3057 ($dff) from module shift_register_unit_18_3 (D = $procmux$256_Y, Q = \shift_registers_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3697 ($sdff) from module shift_register_unit_18_3 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$3058 ($dff) from module counter_63_1 (D = $procmux$274_Y, Q = \count, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3699 ($sdff) from module counter_63_1 (D = $procmux$272_Y, Q = \count).
Adding SRST signal on $procdff$3059 ($dff) from module counter_31_3 (D = $procmux$282_Y, Q = \count, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3701 ($sdff) from module counter_31_3 (D = $procmux$280_Y, Q = \count).
Setting constant 0-bit at position 0 on $procdff$3061 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 1 on $procdff$3061 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 2 on $procdff$3061 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 3 on $procdff$3061 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 4 on $procdff$3061 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 5 on $procdff$3061 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 6 on $procdff$3061 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 7 on $procdff$3061 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 8 on $procdff$3061 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 9 on $procdff$3061 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 10 on $procdff$3061 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 0 on $procdff$3063 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 1 on $procdff$3063 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 2 on $procdff$3063 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 3 on $procdff$3063 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 4 on $procdff$3063 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 5 on $procdff$3063 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 1-bit at position 6 on $procdff$3063 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 7 on $procdff$3063 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 8 on $procdff$3063 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 9 on $procdff$3063 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 10 on $procdff$3063 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 0 on $procdff$3065 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 1 on $procdff$3065 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 2 on $procdff$3065 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 3 on $procdff$3065 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 4 on $procdff$3065 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 5 on $procdff$3065 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 6 on $procdff$3065 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 1-bit at position 7 on $procdff$3065 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 8 on $procdff$3065 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 9 on $procdff$3065 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 10 on $procdff$3065 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Adding EN signal on $procdff$3066 ($dff) from module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:8379$254_DATA, Q = \out).
Setting constant 0-bit at position 0 on $procdff$3071 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 1 on $procdff$3071 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 2 on $procdff$3071 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 3 on $procdff$3071 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 4 on $procdff$3071 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 5 on $procdff$3071 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 6 on $procdff$3071 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 7 on $procdff$3071 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 8 on $procdff$3071 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 9 on $procdff$3071 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 10 on $procdff$3071 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 0 on $procdff$3073 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 1 on $procdff$3073 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 2 on $procdff$3073 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 3 on $procdff$3073 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 4 on $procdff$3073 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 5 on $procdff$3073 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 1-bit at position 6 on $procdff$3073 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 7 on $procdff$3073 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 8 on $procdff$3073 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 9 on $procdff$3073 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 10 on $procdff$3073 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 0 on $procdff$3075 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 1 on $procdff$3075 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 2 on $procdff$3075 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 3 on $procdff$3075 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 4 on $procdff$3075 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 5 on $procdff$3075 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 6 on $procdff$3075 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 1-bit at position 7 on $procdff$3075 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 8 on $procdff$3075 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 9 on $procdff$3075 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 10 on $procdff$3075 ($dff) from module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Adding SRST signal on $procdff$3076 ($dff) from module shift_register_unit_18_10 (D = $procmux$344_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3704 ($sdff) from module shift_register_unit_18_10 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$3077 ($dff) from module shift_register_unit_18_10 (D = $procmux$339_Y, Q = \shift_registers_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3706 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$3078 ($dff) from module shift_register_unit_18_10 (D = $procmux$334_Y, Q = \shift_registers_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3708 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$3079 ($dff) from module shift_register_unit_18_10 (D = $procmux$329_Y, Q = \shift_registers_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3710 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_2, Q = \shift_registers_3).
Adding SRST signal on $procdff$3080 ($dff) from module shift_register_unit_18_10 (D = $procmux$324_Y, Q = \shift_registers_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3712 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_3, Q = \shift_registers_4).
Adding SRST signal on $procdff$3081 ($dff) from module shift_register_unit_18_10 (D = $procmux$319_Y, Q = \shift_registers_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3714 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_4, Q = \shift_registers_5).
Adding SRST signal on $procdff$3082 ($dff) from module shift_register_unit_18_10 (D = $procmux$314_Y, Q = \shift_registers_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3716 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_5, Q = \shift_registers_6).
Adding SRST signal on $procdff$3083 ($dff) from module shift_register_unit_18_10 (D = $procmux$309_Y, Q = \shift_registers_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3718 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_6, Q = \shift_registers_7).
Adding SRST signal on $procdff$3084 ($dff) from module shift_register_unit_18_10 (D = $procmux$304_Y, Q = \shift_registers_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3720 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_7, Q = \shift_registers_8).
Adding SRST signal on $procdff$3085 ($dff) from module shift_register_unit_18_10 (D = $procmux$299_Y, Q = \shift_registers_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3722 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_8, Q = \shift_registers_9).
Adding EN signal on $procdff$3166 ($dff) from module codeBlock88206_18 (D = \tm70, Q = \tm71).
Adding SRST signal on $procdff$3086 ($dff) from module codeBlock88206_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$3087 ($dff) from module codeBlock88206_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$3088 ($dff) from module codeBlock88206_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$3089 ($dff) from module codeBlock88206_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$3090 ($dff) from module codeBlock88206_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$3091 ($dff) from module codeBlock88206_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$3092 ($dff) from module codeBlock88206_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$3093 ($dff) from module codeBlock88206_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$3094 ($dff) from module codeBlock88206_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$3095 ($dff) from module codeBlock88206_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$3096 ($dff) from module codeBlock88206_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$3097 ($dff) from module codeBlock88206_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$3098 ($dff) from module codeBlock88206_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$3099 ($dff) from module codeBlock88206_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$3100 ($dff) from module codeBlock88206_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$3101 ($dff) from module codeBlock88206_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$3102 ($dff) from module codeBlock88206_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$3103 ($dff) from module codeBlock88206_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$3104 ($dff) from module codeBlock88206_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$3105 ($dff) from module codeBlock88206_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$3106 ($dff) from module codeBlock88206_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$3107 ($dff) from module codeBlock88206_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$3108 ($dff) from module codeBlock88206_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$3109 ($dff) from module codeBlock88206_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$3110 ($dff) from module codeBlock88206_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$3111 ($dff) from module codeBlock88206_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$3112 ($dff) from module codeBlock88206_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$3113 ($dff) from module codeBlock88206_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$3114 ($dff) from module codeBlock88206_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$3115 ($dff) from module codeBlock88206_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$3116 ($dff) from module codeBlock88206_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$3117 ($dff) from module codeBlock88206_18 (D = \X30_in, Q = \X30).
Adding EN signal on $procdff$3118 ($dff) from module codeBlock88206_18 (D = \X31_in, Q = \X31).
Adding EN signal on $procdff$3119 ($dff) from module codeBlock88206_18 (D = \t922, Q = \tm24).
Adding EN signal on $procdff$3120 ($dff) from module codeBlock88206_18 (D = \t923, Q = \tm27).
Adding EN signal on $procdff$3121 ($dff) from module codeBlock88206_18 (D = \t924, Q = \tm30).
Adding EN signal on $procdff$3122 ($dff) from module codeBlock88206_18 (D = \t925, Q = \tm33).
Adding EN signal on $procdff$3123 ($dff) from module codeBlock88206_18 (D = \t926, Q = \tm36).
Adding EN signal on $procdff$3124 ($dff) from module codeBlock88206_18 (D = \t927, Q = \tm39).
Adding EN signal on $procdff$3125 ($dff) from module codeBlock88206_18 (D = \t928, Q = \tm42).
Adding EN signal on $procdff$3126 ($dff) from module codeBlock88206_18 (D = \t929, Q = \tm45).
Adding EN signal on $procdff$3127 ($dff) from module codeBlock88206_18 (D = \t938, Q = \tm48).
Adding EN signal on $procdff$3128 ($dff) from module codeBlock88206_18 (D = \t939, Q = \tm51).
Adding EN signal on $procdff$3129 ($dff) from module codeBlock88206_18 (D = \t960, Q = \tm54).
Adding EN signal on $procdff$3130 ($dff) from module codeBlock88206_18 (D = \t961, Q = \tm57).
Adding EN signal on $procdff$3131 ($dff) from module codeBlock88206_18 (D = \t963, Q = \tm60).
Adding EN signal on $procdff$3132 ($dff) from module codeBlock88206_18 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:7909$213_Y [17:0], Q = \tm63).
Adding EN signal on $procdff$3133 ($dff) from module codeBlock88206_18 (D = \t980, Q = \tm66).
Adding EN signal on $procdff$3134 ($dff) from module codeBlock88206_18 (D = \t981, Q = \tm69).
Adding EN signal on $procdff$3135 ($dff) from module codeBlock88206_18 (D = \tm24, Q = \tm25).
Adding EN signal on $procdff$3136 ($dff) from module codeBlock88206_18 (D = \tm27, Q = \tm28).
Adding EN signal on $procdff$3137 ($dff) from module codeBlock88206_18 (D = \tm30, Q = \tm31).
Adding EN signal on $procdff$3138 ($dff) from module codeBlock88206_18 (D = \tm33, Q = \tm34).
Adding EN signal on $procdff$3139 ($dff) from module codeBlock88206_18 (D = \tm36, Q = \tm37).
Adding EN signal on $procdff$3140 ($dff) from module codeBlock88206_18 (D = \tm39, Q = \tm40).
Adding EN signal on $procdff$3141 ($dff) from module codeBlock88206_18 (D = \tm42, Q = \tm43).
Adding EN signal on $procdff$3142 ($dff) from module codeBlock88206_18 (D = \tm45, Q = \tm46).
Adding EN signal on $procdff$3143 ($dff) from module codeBlock88206_18 (D = \tm48, Q = \tm49).
Adding EN signal on $procdff$3144 ($dff) from module codeBlock88206_18 (D = \tm51, Q = \tm52).
Adding EN signal on $procdff$3145 ($dff) from module codeBlock88206_18 (D = \tm54, Q = \tm55).
Adding EN signal on $procdff$3146 ($dff) from module codeBlock88206_18 (D = \tm57, Q = \tm58).
Adding EN signal on $procdff$3147 ($dff) from module codeBlock88206_18 (D = \tm60, Q = \tm61).
Adding EN signal on $procdff$3148 ($dff) from module codeBlock88206_18 (D = \tm63, Q = \tm64).
Adding EN signal on $procdff$3149 ($dff) from module codeBlock88206_18 (D = \tm66, Q = \tm67).
Adding EN signal on $procdff$3150 ($dff) from module codeBlock88206_18 (D = \tm69, Q = \tm70).
Adding EN signal on $procdff$3151 ($dff) from module codeBlock88206_18 (D = \tm25, Q = \tm26).
Adding EN signal on $procdff$3152 ($dff) from module codeBlock88206_18 (D = \tm28, Q = \tm29).
Adding EN signal on $procdff$3153 ($dff) from module codeBlock88206_18 (D = \tm31, Q = \tm32).
Adding EN signal on $procdff$3154 ($dff) from module codeBlock88206_18 (D = \tm34, Q = \tm35).
Adding EN signal on $procdff$3155 ($dff) from module codeBlock88206_18 (D = \tm37, Q = \tm38).
Adding EN signal on $procdff$3156 ($dff) from module codeBlock88206_18 (D = \tm40, Q = \tm41).
Adding EN signal on $procdff$3157 ($dff) from module codeBlock88206_18 (D = \tm43, Q = \tm44).
Adding EN signal on $procdff$3158 ($dff) from module codeBlock88206_18 (D = \tm46, Q = \tm47).
Adding EN signal on $procdff$3159 ($dff) from module codeBlock88206_18 (D = \tm49, Q = \tm50).
Adding EN signal on $procdff$3160 ($dff) from module codeBlock88206_18 (D = \tm52, Q = \tm53).
Adding EN signal on $procdff$3161 ($dff) from module codeBlock88206_18 (D = \tm55, Q = \tm56).
Adding EN signal on $procdff$3162 ($dff) from module codeBlock88206_18 (D = \tm58, Q = \tm59).
Adding EN signal on $procdff$3163 ($dff) from module codeBlock88206_18 (D = \tm61, Q = \tm62).
Adding EN signal on $procdff$3164 ($dff) from module codeBlock88206_18 (D = \tm64, Q = \tm65).
Adding EN signal on $procdff$3165 ($dff) from module codeBlock88206_18 (D = \tm67, Q = \tm68).
Adding EN signal on $procdff$3199 ($dff) from module codeBlock89324_18 (D = \X31_in, Q = \X31).
Adding SRST signal on $procdff$3167 ($dff) from module codeBlock89324_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$3168 ($dff) from module codeBlock89324_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$3169 ($dff) from module codeBlock89324_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$3170 ($dff) from module codeBlock89324_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$3171 ($dff) from module codeBlock89324_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$3172 ($dff) from module codeBlock89324_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$3173 ($dff) from module codeBlock89324_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$3174 ($dff) from module codeBlock89324_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$3175 ($dff) from module codeBlock89324_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$3176 ($dff) from module codeBlock89324_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$3177 ($dff) from module codeBlock89324_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$3178 ($dff) from module codeBlock89324_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$3179 ($dff) from module codeBlock89324_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$3180 ($dff) from module codeBlock89324_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$3181 ($dff) from module codeBlock89324_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$3182 ($dff) from module codeBlock89324_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$3183 ($dff) from module codeBlock89324_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$3184 ($dff) from module codeBlock89324_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$3185 ($dff) from module codeBlock89324_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$3186 ($dff) from module codeBlock89324_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$3187 ($dff) from module codeBlock89324_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$3188 ($dff) from module codeBlock89324_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$3189 ($dff) from module codeBlock89324_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$3190 ($dff) from module codeBlock89324_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$3191 ($dff) from module codeBlock89324_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$3192 ($dff) from module codeBlock89324_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$3193 ($dff) from module codeBlock89324_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$3194 ($dff) from module codeBlock89324_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$3195 ($dff) from module codeBlock89324_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$3196 ($dff) from module codeBlock89324_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$3197 ($dff) from module codeBlock89324_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$3198 ($dff) from module codeBlock89324_18 (D = \X30_in, Q = \X30).
Adding SRST signal on $procdff$3200 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$701_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3838 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$3201 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$696_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3840 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$3202 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$691_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3842 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$3203 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$731_Y, Q = \reg_resa, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3844 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6616$195_Y, Q = \reg_resa).
Adding SRST signal on $procdff$3204 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$726_Y, Q = \reg_resb, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3846 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6617$196_Y, Q = \reg_resb).
Adding SRST signal on $procdff$3205 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$721_Y, Q = \reg_ax, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3848 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ax, Q = \reg_ax).
Adding SRST signal on $procdff$3206 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$716_Y, Q = \reg_ay, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3850 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ay, Q = \reg_ay).
Adding SRST signal on $procdff$3207 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$711_Y, Q = \reg_bx, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3852 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \bx, Q = \reg_bx).
Adding SRST signal on $procdff$3208 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$706_Y, Q = \reg_by, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3854 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \by, Q = \reg_by).
Adding SRST signal on $procdff$3214 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$736_Y, Q = \out_reg, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3856 ($sdff) from module fp_rounding_unit_1_37_10 (D = $procmux$767_Y, Q = \out_reg).
Adding SRST signal on $procdff$3213 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$741_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3858 ($sdff) from module fp_rounding_unit_1_37_10 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$3209 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$761_Y, Q = \floor, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3860 ($sdff) from module fp_rounding_unit_1_37_10 (D = { 10'0000000000 \in [36:10] }, Q = \floor).
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$3861 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$3861 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$3861 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$3861 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$3861 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$3861 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$3861 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$3861 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$3861 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$3861 ($sdffe) from module fp_rounding_unit_1_37_10.
Adding SRST signal on $procdff$3210 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$756_Y, Q = \ceil, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3863 ($sdff) from module fp_rounding_unit_1_37_10 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6575$193_Y, Q = \ceil).
Adding SRST signal on $procdff$3211 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$751_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3865 ($sdff) from module fp_rounding_unit_1_37_10 (D = \in [9], Q = \is_ceil).
Adding SRST signal on $procdff$3212 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$746_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3867 ($sdff) from module fp_rounding_unit_1_37_10 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$3215 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$859_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3869 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$3216 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$854_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3871 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$3217 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$849_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3873 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$3218 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$844_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3875 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$3219 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$839_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3877 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$3220 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$834_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3879 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$3221 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$829_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3881 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$3222 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$824_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3883 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$3223 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$819_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3885 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$3224 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$814_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3887 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$3225 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$809_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3889 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$3226 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$804_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3891 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$3227 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$799_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3893 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$3228 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$794_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3895 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$3229 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$789_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3897 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$3230 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$784_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3899 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$3231 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$779_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3901 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$3232 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$774_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3903 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$3233 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$769_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3905 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$3234 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1004_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3907 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$3235 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$999_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3909 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$3236 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$994_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3911 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6171$177_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$3237 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$989_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3913 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$3238 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$984_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3915 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$3239 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$979_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3917 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6174$178_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$3240 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$974_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3919 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$3241 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$969_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3921 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$3242 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$964_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3923 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6177$179_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$3243 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$959_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3925 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$3244 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$954_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3927 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$3245 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$949_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3929 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6180$180_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$3246 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$944_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3931 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$3247 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$939_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3933 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$3248 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$934_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3935 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6183$181_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$3249 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$929_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3937 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$3250 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$924_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3939 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$3251 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$919_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3941 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6186$182_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$3252 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$914_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3943 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$3253 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$909_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3945 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$3254 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$904_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3947 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6189$183_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$3255 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$899_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3949 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$3256 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$894_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3951 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$3257 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$889_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3953 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6192$184_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$3258 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$884_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3955 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$3259 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$879_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3957 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$3260 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$874_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3959 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6195$185_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$3261 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$869_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3961 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$3262 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$864_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3963 ($sdff) from module elementwise_sub_core_18_18_9 (D = \valid_A_B, Q = \valid_C).
Adding SRST signal on $procdff$3263 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1149_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3965 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$3264 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1144_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3967 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$3265 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1139_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3969 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6026$166_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$3266 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1134_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3971 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$3267 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1129_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3973 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$3268 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1124_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3975 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6029$167_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$3269 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1119_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3977 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$3270 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1114_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3979 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$3271 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1109_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3981 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6032$168_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$3272 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1104_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3983 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$3273 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1099_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3985 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$3274 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1094_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3987 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6035$169_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$3275 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1089_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3989 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$3276 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1084_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3991 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$3277 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1079_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3993 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6038$170_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$3278 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1074_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3995 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$3279 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1069_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3997 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$3280 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1064_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3999 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6041$171_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$3281 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1059_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4001 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$3282 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1054_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4003 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$3283 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1049_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4005 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6044$172_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$3284 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1044_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4007 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$3285 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1039_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4009 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$3286 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1034_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4011 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6047$173_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$3287 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1029_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4013 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$3288 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1024_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4015 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$3289 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1019_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4017 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:6050$174_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$3290 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1014_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4019 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$3291 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1009_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4021 ($sdff) from module elementwise_add_core_18_18_9 (D = \valid_A_B, Q = \valid_C).
Adding SRST signal on $procdff$3292 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2079_Y, Q = \reg_i_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4023 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_valid, Q = \reg_i_valid).
Adding SRST signal on $procdff$3293 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2074_Y, Q = \reg_o_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4025 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5637$140_Y, Q = \reg_o_valid).
Adding SRST signal on $procdff$3294 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2069_Y, Q = \reg_X_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4027 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_0, Q = \reg_X_0).
Adding SRST signal on $procdff$3295 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2064_Y, Q = \reg_X_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4029 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_0, Q = \reg_X_2_0).
Adding SRST signal on $procdff$3296 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2059_Y, Q = \reg_X_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4031 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_1, Q = \reg_X_1).
Adding SRST signal on $procdff$3297 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2054_Y, Q = \reg_X_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4033 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_1, Q = \reg_X_2_1).
Adding SRST signal on $procdff$3298 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2049_Y, Q = \reg_X_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4035 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_2, Q = \reg_X_2).
Adding SRST signal on $procdff$3299 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2044_Y, Q = \reg_X_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4037 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_2, Q = \reg_X_2_2).
Adding SRST signal on $procdff$3300 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2039_Y, Q = \reg_X_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4039 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_3, Q = \reg_X_3).
Adding SRST signal on $procdff$3301 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2034_Y, Q = \reg_X_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4041 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_3, Q = \reg_X_2_3).
Adding SRST signal on $procdff$3302 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2029_Y, Q = \reg_X_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4043 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_4, Q = \reg_X_4).
Adding SRST signal on $procdff$3303 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2024_Y, Q = \reg_X_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4045 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_4, Q = \reg_X_2_4).
Adding SRST signal on $procdff$3304 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2019_Y, Q = \reg_X_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4047 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_5, Q = \reg_X_5).
Adding SRST signal on $procdff$3305 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2014_Y, Q = \reg_X_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4049 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_5, Q = \reg_X_2_5).
Adding SRST signal on $procdff$3306 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2009_Y, Q = \reg_X_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4051 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_6, Q = \reg_X_6).
Adding SRST signal on $procdff$3307 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2004_Y, Q = \reg_X_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4053 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_6, Q = \reg_X_2_6).
Adding SRST signal on $procdff$3308 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1999_Y, Q = \reg_X_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4055 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_7, Q = \reg_X_7).
Adding SRST signal on $procdff$3309 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1994_Y, Q = \reg_X_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4057 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_7, Q = \reg_X_2_7).
Adding SRST signal on $procdff$3310 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1989_Y, Q = \reg_X_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4059 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_8, Q = \reg_X_8).
Adding SRST signal on $procdff$3311 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1984_Y, Q = \reg_X_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4061 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_8, Q = \reg_X_2_8).
Adding SRST signal on $procdff$3312 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1979_Y, Q = \reg_X_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4063 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_9, Q = \reg_X_9).
Adding SRST signal on $procdff$3313 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1974_Y, Q = \reg_X_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4065 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_9, Q = \reg_X_2_9).
Adding SRST signal on $procdff$3314 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1969_Y, Q = \reg_X_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4067 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_10, Q = \reg_X_10).
Adding SRST signal on $procdff$3315 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1964_Y, Q = \reg_X_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4069 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_10, Q = \reg_X_2_10).
Adding SRST signal on $procdff$3316 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1959_Y, Q = \reg_X_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4071 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_11, Q = \reg_X_11).
Adding SRST signal on $procdff$3317 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1954_Y, Q = \reg_X_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4073 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_11, Q = \reg_X_2_11).
Adding SRST signal on $procdff$3318 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1949_Y, Q = \reg_X_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4075 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_12, Q = \reg_X_12).
Adding SRST signal on $procdff$3319 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1944_Y, Q = \reg_X_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4077 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_12, Q = \reg_X_2_12).
Adding SRST signal on $procdff$3320 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1939_Y, Q = \reg_X_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4079 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_13, Q = \reg_X_13).
Adding SRST signal on $procdff$3321 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1934_Y, Q = \reg_X_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4081 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_13, Q = \reg_X_2_13).
Adding SRST signal on $procdff$3322 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1929_Y, Q = \reg_X_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4083 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_14, Q = \reg_X_14).
Adding SRST signal on $procdff$3323 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1924_Y, Q = \reg_X_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4085 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_14, Q = \reg_X_2_14).
Adding SRST signal on $procdff$3324 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1919_Y, Q = \reg_X_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4087 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_15, Q = \reg_X_15).
Adding SRST signal on $procdff$3325 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1914_Y, Q = \reg_X_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4089 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_15, Q = \reg_X_2_15).
Adding SRST signal on $procdff$3326 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1909_Y, Q = \reg_W_real_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4091 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_0, Q = \reg_W_real_0_0).
Adding SRST signal on $procdff$3327 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1904_Y, Q = \reg_W_imag_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4093 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_0, Q = \reg_W_imag_0_0).
Adding SRST signal on $procdff$3328 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1899_Y, Q = \reg_W_real_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4095 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_1, Q = \reg_W_real_0_1).
Adding SRST signal on $procdff$3329 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1894_Y, Q = \reg_W_imag_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4097 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_1, Q = \reg_W_imag_0_1).
Adding SRST signal on $procdff$3330 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1889_Y, Q = \reg_W_real_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4099 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_2, Q = \reg_W_real_0_2).
Adding SRST signal on $procdff$3331 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1884_Y, Q = \reg_W_imag_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4101 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_2, Q = \reg_W_imag_0_2).
Adding SRST signal on $procdff$3332 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1879_Y, Q = \reg_W_real_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4103 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_3, Q = \reg_W_real_0_3).
Adding SRST signal on $procdff$3333 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1874_Y, Q = \reg_W_imag_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4105 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_3, Q = \reg_W_imag_0_3).
Adding SRST signal on $procdff$3334 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1869_Y, Q = \reg_W_real_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4107 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_4, Q = \reg_W_real_0_4).
Adding SRST signal on $procdff$3335 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1864_Y, Q = \reg_W_imag_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4109 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_4, Q = \reg_W_imag_0_4).
Adding SRST signal on $procdff$3336 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1859_Y, Q = \reg_W_real_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4111 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_5, Q = \reg_W_real_0_5).
Adding SRST signal on $procdff$3337 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1854_Y, Q = \reg_W_imag_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4113 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_5, Q = \reg_W_imag_0_5).
Adding SRST signal on $procdff$3338 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1849_Y, Q = \reg_W_real_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4115 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_6, Q = \reg_W_real_0_6).
Adding SRST signal on $procdff$3339 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1844_Y, Q = \reg_W_imag_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4117 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_6, Q = \reg_W_imag_0_6).
Adding SRST signal on $procdff$3340 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1839_Y, Q = \reg_W_real_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4119 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_7, Q = \reg_W_real_0_7).
Adding SRST signal on $procdff$3341 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1834_Y, Q = \reg_W_imag_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4121 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_7, Q = \reg_W_imag_0_7).
Adding SRST signal on $procdff$3342 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1829_Y, Q = \reg_W_real_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4123 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_8, Q = \reg_W_real_0_8).
Adding SRST signal on $procdff$3343 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1824_Y, Q = \reg_W_imag_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4125 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_8, Q = \reg_W_imag_0_8).
Adding SRST signal on $procdff$3344 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1819_Y, Q = \reg_W_real_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4127 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_0, Q = \reg_W_real_1_0).
Adding SRST signal on $procdff$3345 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1814_Y, Q = \reg_W_imag_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4129 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_0, Q = \reg_W_imag_1_0).
Adding SRST signal on $procdff$3346 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1809_Y, Q = \reg_W_real_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4131 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_1, Q = \reg_W_real_1_1).
Adding SRST signal on $procdff$3347 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1804_Y, Q = \reg_W_imag_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4133 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_1, Q = \reg_W_imag_1_1).
Adding SRST signal on $procdff$3348 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1799_Y, Q = \reg_W_real_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4135 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_2, Q = \reg_W_real_1_2).
Adding SRST signal on $procdff$3349 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1794_Y, Q = \reg_W_imag_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4137 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_2, Q = \reg_W_imag_1_2).
Adding SRST signal on $procdff$3350 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1789_Y, Q = \reg_W_real_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4139 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_3, Q = \reg_W_real_1_3).
Adding SRST signal on $procdff$3351 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1784_Y, Q = \reg_W_imag_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4141 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_3, Q = \reg_W_imag_1_3).
Adding SRST signal on $procdff$3352 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1779_Y, Q = \reg_W_real_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4143 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_4, Q = \reg_W_real_1_4).
Adding SRST signal on $procdff$3353 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1774_Y, Q = \reg_W_imag_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4145 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_4, Q = \reg_W_imag_1_4).
Adding SRST signal on $procdff$3354 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1769_Y, Q = \reg_W_real_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4147 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_5, Q = \reg_W_real_1_5).
Adding SRST signal on $procdff$3355 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1764_Y, Q = \reg_W_imag_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4149 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_5, Q = \reg_W_imag_1_5).
Adding SRST signal on $procdff$3356 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1759_Y, Q = \reg_W_real_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4151 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_6, Q = \reg_W_real_1_6).
Adding SRST signal on $procdff$3357 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1754_Y, Q = \reg_W_imag_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4153 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_6, Q = \reg_W_imag_1_6).
Adding SRST signal on $procdff$3358 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1749_Y, Q = \reg_W_real_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4155 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_7, Q = \reg_W_real_1_7).
Adding SRST signal on $procdff$3359 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1744_Y, Q = \reg_W_imag_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4157 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_7, Q = \reg_W_imag_1_7).
Adding SRST signal on $procdff$3360 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1739_Y, Q = \reg_W_real_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4159 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_8, Q = \reg_W_real_1_8).
Adding SRST signal on $procdff$3361 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1734_Y, Q = \reg_W_imag_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4161 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_8, Q = \reg_W_imag_1_8).
Adding SRST signal on $procdff$3362 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1729_Y, Q = \reg_W_real_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4163 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_0, Q = \reg_W_real_2_0).
Adding SRST signal on $procdff$3363 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1724_Y, Q = \reg_W_imag_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4165 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_0, Q = \reg_W_imag_2_0).
Adding SRST signal on $procdff$3364 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1719_Y, Q = \reg_W_real_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4167 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_1, Q = \reg_W_real_2_1).
Adding SRST signal on $procdff$3365 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1714_Y, Q = \reg_W_imag_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4169 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_1, Q = \reg_W_imag_2_1).
Adding SRST signal on $procdff$3366 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1709_Y, Q = \reg_W_real_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4171 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_2, Q = \reg_W_real_2_2).
Adding SRST signal on $procdff$3367 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1704_Y, Q = \reg_W_imag_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4173 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_2, Q = \reg_W_imag_2_2).
Adding SRST signal on $procdff$3368 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1699_Y, Q = \reg_W_real_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4175 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_3, Q = \reg_W_real_2_3).
Adding SRST signal on $procdff$3369 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1694_Y, Q = \reg_W_imag_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4177 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_3, Q = \reg_W_imag_2_3).
Adding SRST signal on $procdff$3370 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1689_Y, Q = \reg_W_real_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4179 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_4, Q = \reg_W_real_2_4).
Adding SRST signal on $procdff$3371 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1684_Y, Q = \reg_W_imag_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4181 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_4, Q = \reg_W_imag_2_4).
Adding SRST signal on $procdff$3372 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1679_Y, Q = \reg_W_real_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4183 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_5, Q = \reg_W_real_2_5).
Adding SRST signal on $procdff$3373 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1674_Y, Q = \reg_W_imag_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4185 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_5, Q = \reg_W_imag_2_5).
Adding SRST signal on $procdff$3374 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1669_Y, Q = \reg_W_real_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4187 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_6, Q = \reg_W_real_2_6).
Adding SRST signal on $procdff$3375 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1664_Y, Q = \reg_W_imag_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4189 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_6, Q = \reg_W_imag_2_6).
Adding SRST signal on $procdff$3376 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1659_Y, Q = \reg_W_real_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4191 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_7, Q = \reg_W_real_2_7).
Adding SRST signal on $procdff$3377 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1654_Y, Q = \reg_W_imag_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4193 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_7, Q = \reg_W_imag_2_7).
Adding SRST signal on $procdff$3378 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1649_Y, Q = \reg_W_real_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4195 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_8, Q = \reg_W_real_2_8).
Adding SRST signal on $procdff$3379 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1644_Y, Q = \reg_W_imag_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4197 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_8, Q = \reg_W_imag_2_8).
Adding SRST signal on $procdff$3380 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1639_Y, Q = \reg_Y_real_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4199 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_0, Q = \reg_Y_real_0_0).
Adding SRST signal on $procdff$3381 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1634_Y, Q = \reg_Y_imag_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4201 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_0, Q = \reg_Y_imag_0_0).
Adding SRST signal on $procdff$3382 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1629_Y, Q = \reg_Y_real_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4203 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_1, Q = \reg_Y_real_0_1).
Adding SRST signal on $procdff$3383 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1624_Y, Q = \reg_Y_imag_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4205 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_1, Q = \reg_Y_imag_0_1).
Adding SRST signal on $procdff$3384 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1619_Y, Q = \reg_Y_real_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4207 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_2, Q = \reg_Y_real_0_2).
Adding SRST signal on $procdff$3385 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1614_Y, Q = \reg_Y_imag_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4209 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_2, Q = \reg_Y_imag_0_2).
Adding SRST signal on $procdff$3386 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1609_Y, Q = \reg_Y_real_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4211 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_3, Q = \reg_Y_real_0_3).
Adding SRST signal on $procdff$3387 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1604_Y, Q = \reg_Y_imag_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4213 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_3, Q = \reg_Y_imag_0_3).
Adding SRST signal on $procdff$3388 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1599_Y, Q = \reg_Y_real_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4215 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_4, Q = \reg_Y_real_0_4).
Adding SRST signal on $procdff$3389 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1594_Y, Q = \reg_Y_imag_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4217 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_4, Q = \reg_Y_imag_0_4).
Adding SRST signal on $procdff$3390 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1589_Y, Q = \reg_Y_real_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4219 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_5, Q = \reg_Y_real_0_5).
Adding SRST signal on $procdff$3391 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1584_Y, Q = \reg_Y_imag_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4221 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_5, Q = \reg_Y_imag_0_5).
Adding SRST signal on $procdff$3392 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1579_Y, Q = \reg_Y_real_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4223 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_6, Q = \reg_Y_real_0_6).
Adding SRST signal on $procdff$3393 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1574_Y, Q = \reg_Y_imag_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4225 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_6, Q = \reg_Y_imag_0_6).
Adding SRST signal on $procdff$3394 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1569_Y, Q = \reg_Y_real_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4227 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_7, Q = \reg_Y_real_0_7).
Adding SRST signal on $procdff$3395 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1564_Y, Q = \reg_Y_imag_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4229 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_7, Q = \reg_Y_imag_0_7).
Adding SRST signal on $procdff$3396 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1559_Y, Q = \reg_Y_real_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4231 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_8, Q = \reg_Y_real_0_8).
Adding SRST signal on $procdff$3397 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1554_Y, Q = \reg_Y_imag_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4233 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_8, Q = \reg_Y_imag_0_8).
Adding SRST signal on $procdff$3398 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1549_Y, Q = \reg_Y_real_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4235 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_7, Q = \reg_Y_real_0_9).
Adding SRST signal on $procdff$3399 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1544_Y, Q = \reg_Y_imag_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4237 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5744$143_Y, Q = \reg_Y_imag_0_9).
Adding SRST signal on $procdff$3400 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1539_Y, Q = \reg_Y_real_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4239 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_6, Q = \reg_Y_real_0_10).
Adding SRST signal on $procdff$3401 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1534_Y, Q = \reg_Y_imag_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4241 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5746$144_Y, Q = \reg_Y_imag_0_10).
Adding SRST signal on $procdff$3402 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1529_Y, Q = \reg_Y_real_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4243 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_5, Q = \reg_Y_real_0_11).
Adding SRST signal on $procdff$3403 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1524_Y, Q = \reg_Y_imag_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4245 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5748$145_Y, Q = \reg_Y_imag_0_11).
Adding SRST signal on $procdff$3404 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1519_Y, Q = \reg_Y_real_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4247 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_4, Q = \reg_Y_real_0_12).
Adding SRST signal on $procdff$3405 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1514_Y, Q = \reg_Y_imag_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4249 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5750$146_Y, Q = \reg_Y_imag_0_12).
Adding SRST signal on $procdff$3406 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1509_Y, Q = \reg_Y_real_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4251 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_3, Q = \reg_Y_real_0_13).
Adding SRST signal on $procdff$3407 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1504_Y, Q = \reg_Y_imag_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4253 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5752$147_Y, Q = \reg_Y_imag_0_13).
Adding SRST signal on $procdff$3408 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1499_Y, Q = \reg_Y_real_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4255 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_2, Q = \reg_Y_real_0_14).
Adding SRST signal on $procdff$3409 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1494_Y, Q = \reg_Y_imag_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4257 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5754$148_Y, Q = \reg_Y_imag_0_14).
Adding SRST signal on $procdff$3410 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1489_Y, Q = \reg_Y_real_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4259 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_1, Q = \reg_Y_real_0_15).
Adding SRST signal on $procdff$3411 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1484_Y, Q = \reg_Y_imag_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4261 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5756$149_Y, Q = \reg_Y_imag_0_15).
Adding SRST signal on $procdff$3412 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1479_Y, Q = \reg_Y_real_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4263 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_0, Q = \reg_Y_real_1_0).
Adding SRST signal on $procdff$3413 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1474_Y, Q = \reg_Y_imag_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4265 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_0, Q = \reg_Y_imag_1_0).
Adding SRST signal on $procdff$3414 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1469_Y, Q = \reg_Y_real_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4267 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_1, Q = \reg_Y_real_1_1).
Adding SRST signal on $procdff$3415 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1464_Y, Q = \reg_Y_imag_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4269 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_1, Q = \reg_Y_imag_1_1).
Adding SRST signal on $procdff$3416 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1459_Y, Q = \reg_Y_real_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4271 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_2, Q = \reg_Y_real_1_2).
Adding SRST signal on $procdff$3417 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1454_Y, Q = \reg_Y_imag_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4273 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_2, Q = \reg_Y_imag_1_2).
Adding SRST signal on $procdff$3418 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1449_Y, Q = \reg_Y_real_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4275 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_3, Q = \reg_Y_real_1_3).
Adding SRST signal on $procdff$3419 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1444_Y, Q = \reg_Y_imag_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4277 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_3, Q = \reg_Y_imag_1_3).
Adding SRST signal on $procdff$3420 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1439_Y, Q = \reg_Y_real_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4279 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_4, Q = \reg_Y_real_1_4).
Adding SRST signal on $procdff$3421 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1434_Y, Q = \reg_Y_imag_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4281 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_4, Q = \reg_Y_imag_1_4).
Adding SRST signal on $procdff$3422 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1429_Y, Q = \reg_Y_real_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4283 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_5, Q = \reg_Y_real_1_5).
Adding SRST signal on $procdff$3423 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1424_Y, Q = \reg_Y_imag_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4285 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_5, Q = \reg_Y_imag_1_5).
Adding SRST signal on $procdff$3424 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1419_Y, Q = \reg_Y_real_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4287 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_6, Q = \reg_Y_real_1_6).
Adding SRST signal on $procdff$3425 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1414_Y, Q = \reg_Y_imag_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4289 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_6, Q = \reg_Y_imag_1_6).
Adding SRST signal on $procdff$3426 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1409_Y, Q = \reg_Y_real_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4291 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_7, Q = \reg_Y_real_1_7).
Adding SRST signal on $procdff$3427 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1404_Y, Q = \reg_Y_imag_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4293 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_7, Q = \reg_Y_imag_1_7).
Adding SRST signal on $procdff$3428 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1399_Y, Q = \reg_Y_real_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4295 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_8, Q = \reg_Y_real_1_8).
Adding SRST signal on $procdff$3429 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1394_Y, Q = \reg_Y_imag_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4297 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_8, Q = \reg_Y_imag_1_8).
Adding SRST signal on $procdff$3430 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1389_Y, Q = \reg_Y_real_1_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4299 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_7, Q = \reg_Y_real_1_9).
Adding SRST signal on $procdff$3431 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1384_Y, Q = \reg_Y_imag_1_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4301 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5776$150_Y, Q = \reg_Y_imag_1_9).
Adding SRST signal on $procdff$3432 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1379_Y, Q = \reg_Y_real_1_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4303 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_6, Q = \reg_Y_real_1_10).
Adding SRST signal on $procdff$3433 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1374_Y, Q = \reg_Y_imag_1_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4305 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5778$151_Y, Q = \reg_Y_imag_1_10).
Adding SRST signal on $procdff$3434 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1369_Y, Q = \reg_Y_real_1_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4307 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_5, Q = \reg_Y_real_1_11).
Adding SRST signal on $procdff$3435 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1364_Y, Q = \reg_Y_imag_1_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4309 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5780$152_Y, Q = \reg_Y_imag_1_11).
Adding SRST signal on $procdff$3436 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1359_Y, Q = \reg_Y_real_1_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4311 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_4, Q = \reg_Y_real_1_12).
Adding SRST signal on $procdff$3437 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1354_Y, Q = \reg_Y_imag_1_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4313 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5782$153_Y, Q = \reg_Y_imag_1_12).
Adding SRST signal on $procdff$3438 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1349_Y, Q = \reg_Y_real_1_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4315 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_3, Q = \reg_Y_real_1_13).
Adding SRST signal on $procdff$3439 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1344_Y, Q = \reg_Y_imag_1_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4317 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5784$154_Y, Q = \reg_Y_imag_1_13).
Adding SRST signal on $procdff$3440 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1339_Y, Q = \reg_Y_real_1_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4319 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_2, Q = \reg_Y_real_1_14).
Adding SRST signal on $procdff$3441 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1334_Y, Q = \reg_Y_imag_1_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4321 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5786$155_Y, Q = \reg_Y_imag_1_14).
Adding SRST signal on $procdff$3442 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1329_Y, Q = \reg_Y_real_1_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4323 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_1, Q = \reg_Y_real_1_15).
Adding SRST signal on $procdff$3443 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1324_Y, Q = \reg_Y_imag_1_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4325 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5788$156_Y, Q = \reg_Y_imag_1_15).
Adding SRST signal on $procdff$3444 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1319_Y, Q = \reg_Y_real_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4327 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_0, Q = \reg_Y_real_2_0).
Adding SRST signal on $procdff$3445 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1314_Y, Q = \reg_Y_imag_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4329 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_0, Q = \reg_Y_imag_2_0).
Adding SRST signal on $procdff$3446 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1309_Y, Q = \reg_Y_real_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4331 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_1, Q = \reg_Y_real_2_1).
Adding SRST signal on $procdff$3447 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1304_Y, Q = \reg_Y_imag_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4333 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_1, Q = \reg_Y_imag_2_1).
Adding SRST signal on $procdff$3448 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1299_Y, Q = \reg_Y_real_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4335 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_2, Q = \reg_Y_real_2_2).
Adding SRST signal on $procdff$3449 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1294_Y, Q = \reg_Y_imag_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4337 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_2, Q = \reg_Y_imag_2_2).
Adding SRST signal on $procdff$3450 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1289_Y, Q = \reg_Y_real_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4339 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_3, Q = \reg_Y_real_2_3).
Adding SRST signal on $procdff$3451 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1284_Y, Q = \reg_Y_imag_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4341 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_3, Q = \reg_Y_imag_2_3).
Adding SRST signal on $procdff$3452 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1279_Y, Q = \reg_Y_real_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4343 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_4, Q = \reg_Y_real_2_4).
Adding SRST signal on $procdff$3453 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1274_Y, Q = \reg_Y_imag_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4345 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_4, Q = \reg_Y_imag_2_4).
Adding SRST signal on $procdff$3454 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1269_Y, Q = \reg_Y_real_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4347 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_5, Q = \reg_Y_real_2_5).
Adding SRST signal on $procdff$3455 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1264_Y, Q = \reg_Y_imag_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4349 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_5, Q = \reg_Y_imag_2_5).
Adding SRST signal on $procdff$3456 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1259_Y, Q = \reg_Y_real_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4351 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_6, Q = \reg_Y_real_2_6).
Adding SRST signal on $procdff$3457 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1254_Y, Q = \reg_Y_imag_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4353 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_6, Q = \reg_Y_imag_2_6).
Adding SRST signal on $procdff$3458 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1249_Y, Q = \reg_Y_real_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4355 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_7, Q = \reg_Y_real_2_7).
Adding SRST signal on $procdff$3459 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1244_Y, Q = \reg_Y_imag_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4357 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_7, Q = \reg_Y_imag_2_7).
Adding SRST signal on $procdff$3460 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1239_Y, Q = \reg_Y_real_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4359 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_8, Q = \reg_Y_real_2_8).
Adding SRST signal on $procdff$3461 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1234_Y, Q = \reg_Y_imag_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4361 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_8, Q = \reg_Y_imag_2_8).
Adding SRST signal on $procdff$3462 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1229_Y, Q = \reg_Y_real_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4363 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_7, Q = \reg_Y_real_2_9).
Adding SRST signal on $procdff$3463 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1224_Y, Q = \reg_Y_imag_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4365 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5808$157_Y, Q = \reg_Y_imag_2_9).
Adding SRST signal on $procdff$3464 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1219_Y, Q = \reg_Y_real_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4367 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_6, Q = \reg_Y_real_2_10).
Adding SRST signal on $procdff$3465 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1214_Y, Q = \reg_Y_imag_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4369 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5810$158_Y, Q = \reg_Y_imag_2_10).
Adding SRST signal on $procdff$3466 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1209_Y, Q = \reg_Y_real_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4371 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_5, Q = \reg_Y_real_2_11).
Adding SRST signal on $procdff$3467 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1204_Y, Q = \reg_Y_imag_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4373 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5812$159_Y, Q = \reg_Y_imag_2_11).
Adding SRST signal on $procdff$3468 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1199_Y, Q = \reg_Y_real_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4375 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_4, Q = \reg_Y_real_2_12).
Adding SRST signal on $procdff$3469 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1194_Y, Q = \reg_Y_imag_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4377 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5814$160_Y, Q = \reg_Y_imag_2_12).
Adding SRST signal on $procdff$3470 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1189_Y, Q = \reg_Y_real_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4379 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_3, Q = \reg_Y_real_2_13).
Adding SRST signal on $procdff$3471 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1184_Y, Q = \reg_Y_imag_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4381 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5816$161_Y, Q = \reg_Y_imag_2_13).
Adding SRST signal on $procdff$3472 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1179_Y, Q = \reg_Y_real_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4383 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_2, Q = \reg_Y_real_2_14).
Adding SRST signal on $procdff$3473 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1174_Y, Q = \reg_Y_imag_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4385 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5818$162_Y, Q = \reg_Y_imag_2_14).
Adding SRST signal on $procdff$3474 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1169_Y, Q = \reg_Y_real_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4387 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_1, Q = \reg_Y_real_2_15).
Adding SRST signal on $procdff$3475 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1164_Y, Q = \reg_Y_imag_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4389 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5820$163_Y, Q = \reg_Y_imag_2_15).
Adding SRST signal on $procdff$3476 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1159_Y, Q = \fft_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4391 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_fft_next, Q = \fft_valid).
Adding SRST signal on $procdff$3477 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1154_Y, Q = \reg_o_ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4393 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:5638$142_Y, Q = \reg_o_ready).
Adding SRST signal on $procdff$3510 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2099_Y, Q = \sum_imag_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4395 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2095_Y, Q = \sum_imag_15).
Adding SRST signal on $procdff$3511 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2089_Y, Q = \counter, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4399 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2085_Y, Q = \counter).
Adding SRST signal on $procdff$3478 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2414_Y, Q = \reg_i_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4403 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = \i_valid, Q = \reg_i_valid).
Adding SRST signal on $procdff$3479 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2409_Y, Q = \sum_real_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4405 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2405_Y, Q = \sum_real_0).
Adding SRST signal on $procdff$3480 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2399_Y, Q = \sum_imag_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4409 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2395_Y, Q = \sum_imag_0).
Adding SRST signal on $procdff$3481 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2389_Y, Q = \sum_real_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4413 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2385_Y, Q = \sum_real_1).
Adding SRST signal on $procdff$3482 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2379_Y, Q = \sum_imag_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4417 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2375_Y, Q = \sum_imag_1).
Adding SRST signal on $procdff$3483 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2369_Y, Q = \sum_real_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4421 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2365_Y, Q = \sum_real_2).
Adding SRST signal on $procdff$3484 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2359_Y, Q = \sum_imag_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4425 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2355_Y, Q = \sum_imag_2).
Adding SRST signal on $procdff$3485 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2349_Y, Q = \sum_real_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4429 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2345_Y, Q = \sum_real_3).
Adding SRST signal on $procdff$3486 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2339_Y, Q = \sum_imag_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4433 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2335_Y, Q = \sum_imag_3).
Adding SRST signal on $procdff$3487 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2329_Y, Q = \sum_real_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4437 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2325_Y, Q = \sum_real_4).
Adding SRST signal on $procdff$3488 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2319_Y, Q = \sum_imag_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4441 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2315_Y, Q = \sum_imag_4).
Adding SRST signal on $procdff$3489 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2309_Y, Q = \sum_real_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4445 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2305_Y, Q = \sum_real_5).
Adding SRST signal on $procdff$3490 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2299_Y, Q = \sum_imag_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4449 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2295_Y, Q = \sum_imag_5).
Adding SRST signal on $procdff$3491 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2289_Y, Q = \sum_real_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4453 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2285_Y, Q = \sum_real_6).
Adding SRST signal on $procdff$3492 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2279_Y, Q = \sum_imag_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4457 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2275_Y, Q = \sum_imag_6).
Adding SRST signal on $procdff$3493 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2269_Y, Q = \sum_real_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4461 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2265_Y, Q = \sum_real_7).
Adding SRST signal on $procdff$3494 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2259_Y, Q = \sum_imag_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4465 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2255_Y, Q = \sum_imag_7).
Adding SRST signal on $procdff$3495 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2249_Y, Q = \sum_real_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4469 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2245_Y, Q = \sum_real_8).
Adding SRST signal on $procdff$3496 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2239_Y, Q = \sum_imag_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4473 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2235_Y, Q = \sum_imag_8).
Adding SRST signal on $procdff$3497 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2229_Y, Q = \sum_real_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4477 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2225_Y, Q = \sum_real_9).
Adding SRST signal on $procdff$3498 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2219_Y, Q = \sum_imag_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4481 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2215_Y, Q = \sum_imag_9).
Adding SRST signal on $procdff$3499 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2209_Y, Q = \sum_real_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4485 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2205_Y, Q = \sum_real_10).
Adding SRST signal on $procdff$3500 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2199_Y, Q = \sum_imag_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4489 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2195_Y, Q = \sum_imag_10).
Adding SRST signal on $procdff$3501 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2189_Y, Q = \sum_real_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4493 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2185_Y, Q = \sum_real_11).
Adding SRST signal on $procdff$3502 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2179_Y, Q = \sum_imag_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4497 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2175_Y, Q = \sum_imag_11).
Adding SRST signal on $procdff$3503 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2169_Y, Q = \sum_real_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4501 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2165_Y, Q = \sum_real_12).
Adding SRST signal on $procdff$3504 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2159_Y, Q = \sum_imag_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4505 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2155_Y, Q = \sum_imag_12).
Adding SRST signal on $procdff$3505 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2149_Y, Q = \sum_real_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4509 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2145_Y, Q = \sum_real_13).
Adding SRST signal on $procdff$3506 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2139_Y, Q = \sum_imag_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4513 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2135_Y, Q = \sum_imag_13).
Adding SRST signal on $procdff$3507 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2129_Y, Q = \sum_real_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4517 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2125_Y, Q = \sum_real_14).
Adding SRST signal on $procdff$3508 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2119_Y, Q = \sum_imag_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4521 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2115_Y, Q = \sum_imag_14).
Adding SRST signal on $procdff$3509 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2109_Y, Q = \sum_real_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4525 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$2105_Y, Q = \sum_real_15).
Adding SRST signal on $procdff$3512 ($dff) from module shift_register_unit_18_1 (D = $procmux$2419_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4529 ($sdff) from module shift_register_unit_18_1 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$3513 ($dff) from module shiftRegFIFO_5_1 (D = \X, Q = \mem_0, rval = 1'0).
Adding SRST signal on $procdff$3514 ($dff) from module shiftRegFIFO_5_1 (D = \mem_0, Q = \mem_1, rval = 1'0).
Adding SRST signal on $procdff$3515 ($dff) from module shiftRegFIFO_5_1 (D = \mem_1, Q = \mem_2, rval = 1'0).
Adding SRST signal on $procdff$3516 ($dff) from module shiftRegFIFO_5_1 (D = \mem_2, Q = \mem_3, rval = 1'0).
Adding SRST signal on $procdff$3517 ($dff) from module shiftRegFIFO_5_1 (D = \mem_3, Q = \mem_4, rval = 1'0).
Adding SRST signal on $procdff$3518 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$2449_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4536 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$3519 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$2444_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4538 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$3520 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$2439_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4540 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \result_valid, Q = \output_valid).
Adding EN signal on $procdff$3603 ($dff) from module codeBlock98050_18 (D = \tm70, Q = \tm71).
Adding SRST signal on $procdff$3523 ($dff) from module codeBlock98050_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$3524 ($dff) from module codeBlock98050_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$3525 ($dff) from module codeBlock98050_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$3526 ($dff) from module codeBlock98050_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$3527 ($dff) from module codeBlock98050_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$3528 ($dff) from module codeBlock98050_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$3529 ($dff) from module codeBlock98050_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$3530 ($dff) from module codeBlock98050_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$3531 ($dff) from module codeBlock98050_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$3532 ($dff) from module codeBlock98050_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$3533 ($dff) from module codeBlock98050_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$3534 ($dff) from module codeBlock98050_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$3535 ($dff) from module codeBlock98050_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$3536 ($dff) from module codeBlock98050_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$3537 ($dff) from module codeBlock98050_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$3538 ($dff) from module codeBlock98050_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$3539 ($dff) from module codeBlock98050_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$3540 ($dff) from module codeBlock98050_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$3541 ($dff) from module codeBlock98050_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$3542 ($dff) from module codeBlock98050_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$3543 ($dff) from module codeBlock98050_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$3544 ($dff) from module codeBlock98050_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$3545 ($dff) from module codeBlock98050_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$3546 ($dff) from module codeBlock98050_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$3547 ($dff) from module codeBlock98050_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$3548 ($dff) from module codeBlock98050_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$3549 ($dff) from module codeBlock98050_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$3550 ($dff) from module codeBlock98050_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$3551 ($dff) from module codeBlock98050_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$3552 ($dff) from module codeBlock98050_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$3553 ($dff) from module codeBlock98050_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$3554 ($dff) from module codeBlock98050_18 (D = \X30_in, Q = \X30).
Adding EN signal on $procdff$3555 ($dff) from module codeBlock98050_18 (D = \X31_in, Q = \X31).
Adding EN signal on $procdff$3556 ($dff) from module codeBlock98050_18 (D = \t922, Q = \tm24).
Adding EN signal on $procdff$3557 ($dff) from module codeBlock98050_18 (D = \t923, Q = \tm27).
Adding EN signal on $procdff$3558 ($dff) from module codeBlock98050_18 (D = \t924, Q = \tm30).
Adding EN signal on $procdff$3559 ($dff) from module codeBlock98050_18 (D = \t925, Q = \tm33).
Adding EN signal on $procdff$3560 ($dff) from module codeBlock98050_18 (D = \t926, Q = \tm36).
Adding EN signal on $procdff$3561 ($dff) from module codeBlock98050_18 (D = \t927, Q = \tm39).
Adding EN signal on $procdff$3562 ($dff) from module codeBlock98050_18 (D = \t928, Q = \tm42).
Adding EN signal on $procdff$3563 ($dff) from module codeBlock98050_18 (D = \t929, Q = \tm45).
Adding EN signal on $procdff$3564 ($dff) from module codeBlock98050_18 (D = \t938, Q = \tm48).
Adding EN signal on $procdff$3565 ($dff) from module codeBlock98050_18 (D = \t939, Q = \tm51).
Adding EN signal on $procdff$3566 ($dff) from module codeBlock98050_18 (D = \t960, Q = \tm54).
Adding EN signal on $procdff$3567 ($dff) from module codeBlock98050_18 (D = \t961, Q = \tm57).
Adding EN signal on $procdff$3568 ($dff) from module codeBlock98050_18 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v:3227$72_Y [17:0], Q = \tm60).
Adding EN signal on $procdff$3569 ($dff) from module codeBlock98050_18 (D = \t962, Q = \tm63).
Adding EN signal on $procdff$3570 ($dff) from module codeBlock98050_18 (D = \t980, Q = \tm66).
Adding EN signal on $procdff$3571 ($dff) from module codeBlock98050_18 (D = \t981, Q = \tm69).
Adding EN signal on $procdff$3572 ($dff) from module codeBlock98050_18 (D = \tm24, Q = \tm25).
Adding EN signal on $procdff$3573 ($dff) from module codeBlock98050_18 (D = \tm27, Q = \tm28).
Adding EN signal on $procdff$3574 ($dff) from module codeBlock98050_18 (D = \tm30, Q = \tm31).
Adding EN signal on $procdff$3575 ($dff) from module codeBlock98050_18 (D = \tm33, Q = \tm34).
Adding EN signal on $procdff$3576 ($dff) from module codeBlock98050_18 (D = \tm36, Q = \tm37).
Adding EN signal on $procdff$3577 ($dff) from module codeBlock98050_18 (D = \tm39, Q = \tm40).
Adding EN signal on $procdff$3578 ($dff) from module codeBlock98050_18 (D = \tm42, Q = \tm43).
Adding EN signal on $procdff$3579 ($dff) from module codeBlock98050_18 (D = \tm45, Q = \tm46).
Adding EN signal on $procdff$3580 ($dff) from module codeBlock98050_18 (D = \tm48, Q = \tm49).
Adding EN signal on $procdff$3581 ($dff) from module codeBlock98050_18 (D = \tm51, Q = \tm52).
Adding EN signal on $procdff$3582 ($dff) from module codeBlock98050_18 (D = \tm54, Q = \tm55).
Adding EN signal on $procdff$3583 ($dff) from module codeBlock98050_18 (D = \tm57, Q = \tm58).
Adding EN signal on $procdff$3584 ($dff) from module codeBlock98050_18 (D = \tm60, Q = \tm61).
Adding EN signal on $procdff$3585 ($dff) from module codeBlock98050_18 (D = \tm63, Q = \tm64).
Adding EN signal on $procdff$3586 ($dff) from module codeBlock98050_18 (D = \tm66, Q = \tm67).
Adding EN signal on $procdff$3587 ($dff) from module codeBlock98050_18 (D = \tm69, Q = \tm70).
Adding EN signal on $procdff$3588 ($dff) from module codeBlock98050_18 (D = \tm25, Q = \tm26).
Adding EN signal on $procdff$3589 ($dff) from module codeBlock98050_18 (D = \tm28, Q = \tm29).
Adding EN signal on $procdff$3590 ($dff) from module codeBlock98050_18 (D = \tm31, Q = \tm32).
Adding EN signal on $procdff$3591 ($dff) from module codeBlock98050_18 (D = \tm34, Q = \tm35).
Adding EN signal on $procdff$3592 ($dff) from module codeBlock98050_18 (D = \tm37, Q = \tm38).
Adding EN signal on $procdff$3593 ($dff) from module codeBlock98050_18 (D = \tm40, Q = \tm41).
Adding EN signal on $procdff$3594 ($dff) from module codeBlock98050_18 (D = \tm43, Q = \tm44).
Adding EN signal on $procdff$3595 ($dff) from module codeBlock98050_18 (D = \tm46, Q = \tm47).
Adding EN signal on $procdff$3596 ($dff) from module codeBlock98050_18 (D = \tm49, Q = \tm50).
Adding EN signal on $procdff$3597 ($dff) from module codeBlock98050_18 (D = \tm52, Q = \tm53).
Adding EN signal on $procdff$3598 ($dff) from module codeBlock98050_18 (D = \tm55, Q = \tm56).
Adding EN signal on $procdff$3599 ($dff) from module codeBlock98050_18 (D = \tm58, Q = \tm59).
Adding EN signal on $procdff$3600 ($dff) from module codeBlock98050_18 (D = \tm61, Q = \tm62).
Adding EN signal on $procdff$3601 ($dff) from module codeBlock98050_18 (D = \tm64, Q = \tm65).
Adding EN signal on $procdff$3602 ($dff) from module codeBlock98050_18 (D = \tm67, Q = \tm68).
Adding SRST signal on $procdff$3604 ($dff) from module shiftRegFIFO_2_1 (D = \X, Q = \mem_0, rval = 1'0).
Adding SRST signal on $procdff$3605 ($dff) from module shiftRegFIFO_2_1 (D = \mem_0, Q = \mem_1, rval = 1'0).
Adding EN signal on $procdff$3640 ($dff) from module codeBlock99168_18 (D = \X31_in, Q = \X31).
Adding SRST signal on $procdff$3608 ($dff) from module codeBlock99168_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$3609 ($dff) from module codeBlock99168_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$3610 ($dff) from module codeBlock99168_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$3611 ($dff) from module codeBlock99168_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$3612 ($dff) from module codeBlock99168_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$3613 ($dff) from module codeBlock99168_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$3614 ($dff) from module codeBlock99168_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$3615 ($dff) from module codeBlock99168_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$3616 ($dff) from module codeBlock99168_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$3617 ($dff) from module codeBlock99168_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$3618 ($dff) from module codeBlock99168_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$3619 ($dff) from module codeBlock99168_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$3620 ($dff) from module codeBlock99168_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$3621 ($dff) from module codeBlock99168_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$3622 ($dff) from module codeBlock99168_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$3623 ($dff) from module codeBlock99168_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$3624 ($dff) from module codeBlock99168_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$3625 ($dff) from module codeBlock99168_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$3626 ($dff) from module codeBlock99168_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$3627 ($dff) from module codeBlock99168_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$3628 ($dff) from module codeBlock99168_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$3629 ($dff) from module codeBlock99168_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$3630 ($dff) from module codeBlock99168_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$3631 ($dff) from module codeBlock99168_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$3632 ($dff) from module codeBlock99168_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$3633 ($dff) from module codeBlock99168_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$3634 ($dff) from module codeBlock99168_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$3635 ($dff) from module codeBlock99168_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$3636 ($dff) from module codeBlock99168_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$3637 ($dff) from module codeBlock99168_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$3638 ($dff) from module codeBlock99168_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$3639 ($dff) from module codeBlock99168_18 (D = \X30_in, Q = \X30).
Adding SRST signal on $procdff$3690 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2802_Y, Q = \reg_o_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4658 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = \idft_out_valid, Q = \reg_o_valid).
Adding SRST signal on $procdff$3689 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2807_Y, Q = \reg_Y_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4660 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_15 [17:4] }, Q = \reg_Y_2_15).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4661 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4661 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4661 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4661 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3688 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2812_Y, Q = \reg_Y_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4663 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_14 [17:4] }, Q = \reg_Y_2_14).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4664 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4664 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4664 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4664 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3687 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2817_Y, Q = \reg_Y_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4666 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_13 [17:4] }, Q = \reg_Y_2_13).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4667 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4667 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4667 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4667 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3686 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2822_Y, Q = \reg_Y_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4669 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_12 [17:4] }, Q = \reg_Y_2_12).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4670 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4670 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4670 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4670 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3685 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2827_Y, Q = \reg_Y_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4672 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_11 [17:4] }, Q = \reg_Y_2_11).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4673 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4673 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4673 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4673 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3684 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2832_Y, Q = \reg_Y_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4675 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_10 [17:4] }, Q = \reg_Y_2_10).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4676 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4676 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4676 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4676 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3683 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2837_Y, Q = \reg_Y_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4678 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_9 [17:4] }, Q = \reg_Y_2_9).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4679 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4679 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4679 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4679 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3682 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2842_Y, Q = \reg_Y_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4681 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_8 [17:4] }, Q = \reg_Y_2_8).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4682 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4682 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4682 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4682 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3681 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2847_Y, Q = \reg_Y_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4684 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_7 [17:4] }, Q = \reg_Y_2_7).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4685 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4685 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4685 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4685 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3680 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2852_Y, Q = \reg_Y_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4687 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_6 [17:4] }, Q = \reg_Y_2_6).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4688 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4688 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4688 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4688 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3679 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2857_Y, Q = \reg_Y_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4690 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_5 [17:4] }, Q = \reg_Y_2_5).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4691 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4691 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4691 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4691 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3678 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2862_Y, Q = \reg_Y_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4693 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_4 [17:4] }, Q = \reg_Y_2_4).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4694 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4694 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4694 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4694 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3677 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2867_Y, Q = \reg_Y_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4696 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_3 [17:4] }, Q = \reg_Y_2_3).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4697 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4697 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4697 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4697 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3676 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2872_Y, Q = \reg_Y_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4699 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_2 [17:4] }, Q = \reg_Y_2_2).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4700 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4700 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4700 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4700 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3675 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2877_Y, Q = \reg_Y_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4702 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_1 [17:4] }, Q = \reg_Y_2_1).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4703 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4703 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4703 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4703 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3674 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2882_Y, Q = \reg_Y_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4705 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_2_0 [17:4] }, Q = \reg_Y_2_0).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4706 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4706 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4706 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4706 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3673 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2887_Y, Q = \reg_Y_1_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4708 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_15 [17:4] }, Q = \reg_Y_1_15).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4709 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4709 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4709 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4709 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3672 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2892_Y, Q = \reg_Y_1_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4711 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_14 [17:4] }, Q = \reg_Y_1_14).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4712 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4712 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4712 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4712 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3671 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2897_Y, Q = \reg_Y_1_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4714 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_13 [17:4] }, Q = \reg_Y_1_13).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4715 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4715 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4715 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4715 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3670 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2902_Y, Q = \reg_Y_1_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4717 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_12 [17:4] }, Q = \reg_Y_1_12).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4718 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4718 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4718 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4718 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3669 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2907_Y, Q = \reg_Y_1_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4720 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_11 [17:4] }, Q = \reg_Y_1_11).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4721 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4721 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4721 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4721 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3668 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2912_Y, Q = \reg_Y_1_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4723 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_10 [17:4] }, Q = \reg_Y_1_10).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4724 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4724 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4724 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4724 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3667 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2917_Y, Q = \reg_Y_1_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4726 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_9 [17:4] }, Q = \reg_Y_1_9).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4727 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4727 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4727 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4727 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3666 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2922_Y, Q = \reg_Y_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4729 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_8 [17:4] }, Q = \reg_Y_1_8).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4730 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4730 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4730 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4730 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3665 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2927_Y, Q = \reg_Y_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4732 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_7 [17:4] }, Q = \reg_Y_1_7).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4733 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4733 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4733 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4733 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3664 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2932_Y, Q = \reg_Y_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4735 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_6 [17:4] }, Q = \reg_Y_1_6).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4736 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4736 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4736 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4736 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3663 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2937_Y, Q = \reg_Y_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4738 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_5 [17:4] }, Q = \reg_Y_1_5).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4739 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4739 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4739 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4739 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3662 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2942_Y, Q = \reg_Y_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4741 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_4 [17:4] }, Q = \reg_Y_1_4).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4742 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4742 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4742 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4742 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3661 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2947_Y, Q = \reg_Y_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4744 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_3 [17:4] }, Q = \reg_Y_1_3).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4745 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4745 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4745 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4745 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3660 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2952_Y, Q = \reg_Y_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4747 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_2 [17:4] }, Q = \reg_Y_1_2).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4748 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4748 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4748 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4748 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3659 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2957_Y, Q = \reg_Y_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4750 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_1 [17:4] }, Q = \reg_Y_1_1).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4751 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4751 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4751 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4751 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3658 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2962_Y, Q = \reg_Y_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4753 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_1_0 [17:4] }, Q = \reg_Y_1_0).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4754 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4754 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4754 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4754 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3657 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2967_Y, Q = \reg_Y_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4756 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_15 [17:4] }, Q = \reg_Y_0_15).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4757 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4757 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4757 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4757 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3656 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2972_Y, Q = \reg_Y_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4759 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_14 [17:4] }, Q = \reg_Y_0_14).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4760 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4760 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4760 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4760 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3655 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2977_Y, Q = \reg_Y_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4762 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_13 [17:4] }, Q = \reg_Y_0_13).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4763 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4763 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4763 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4763 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3654 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2982_Y, Q = \reg_Y_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4765 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_12 [17:4] }, Q = \reg_Y_0_12).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4766 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4766 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4766 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4766 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3653 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2987_Y, Q = \reg_Y_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4768 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_11 [17:4] }, Q = \reg_Y_0_11).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4769 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4769 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4769 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4769 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3652 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2992_Y, Q = \reg_Y_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4771 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_10 [17:4] }, Q = \reg_Y_0_10).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4772 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4772 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4772 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4772 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3651 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$2997_Y, Q = \reg_Y_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4774 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_9 [17:4] }, Q = \reg_Y_0_9).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4775 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4775 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4775 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4775 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3650 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$3002_Y, Q = \reg_Y_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4777 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_8 [17:4] }, Q = \reg_Y_0_8).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4778 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4778 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4778 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4778 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3649 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$3007_Y, Q = \reg_Y_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4780 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_7 [17:4] }, Q = \reg_Y_0_7).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4781 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4781 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4781 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4781 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3648 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$3012_Y, Q = \reg_Y_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4783 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_6 [17:4] }, Q = \reg_Y_0_6).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4784 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4784 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4784 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4784 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3647 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$3017_Y, Q = \reg_Y_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4786 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_5 [17:4] }, Q = \reg_Y_0_5).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4787 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4787 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4787 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4787 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3646 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$3022_Y, Q = \reg_Y_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4789 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_4 [17:4] }, Q = \reg_Y_0_4).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4790 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4790 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4790 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4790 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3645 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$3027_Y, Q = \reg_Y_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4792 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_3 [17:4] }, Q = \reg_Y_0_3).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4793 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4793 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4793 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4793 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3644 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$3032_Y, Q = \reg_Y_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4795 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_2 [17:4] }, Q = \reg_Y_0_2).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4796 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4796 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4796 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4796 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3643 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$3037_Y, Q = \reg_Y_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4798 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_1 [17:4] }, Q = \reg_Y_0_1).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4799 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4799 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4799 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4799 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3641 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$3047_Y, Q = \idft_out_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4801 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = \idft_next_out_0, Q = \idft_out_valid).
Adding SRST signal on $procdff$3642 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = $procmux$3042_Y, Q = \reg_Y_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4803 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 (D = { 4'0000 \out_Y_idft_0_0 [17:4] }, Q = \reg_Y_0_0).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4804 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4804 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4804 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4804 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Adding SRST signal on $procdff$3691 ($dff) from module C_LSTM_stage_3_18_10_64_2048_3_16_1 (D = \i_ready, Q = \reg_i_ready, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shift_register_group_18_16_3..
Finding unused cells or wires in module \shift_register_unit_18_3..
Finding unused cells or wires in module \counter_63_1..
Finding unused cells or wires in module \counter_31_3..
Finding unused cells or wires in module \weight_buffer_18_9_3_64_2048_Wym_real_half_0..
Finding unused cells or wires in module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram..
Finding unused cells or wires in module \weight_buffer_18_9_3_64_2048_Wym_imag_half_0..
Finding unused cells or wires in module \stage3_parameter_buffer_18_3_16_64_2048..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_3_1..
Finding unused cells or wires in module \sum_complex_vector_unit_18_18_16_64..
Finding unused cells or wires in module \shift_register_unit_18_1..
Finding unused cells or wires in module \shift_register_group_18_16_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \codeBlock98050_18..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \subfxp_18_1..
Finding unused cells or wires in module \codeBlock99168_18..
Finding unused cells or wires in module \idft_16_top_18..
Finding unused cells or wires in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64..
Finding unused cells or wires in module \C_LSTM_stage_3_18_10_64_2048_3_16_1..
Removed 1035 unused cells and 2847 unused wires.
<suppressed ~1070 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.
Optimizing module C_LSTM_stage_3_18_10_64_2048_3_16_1.
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module codeBlock98050_18.
Optimizing module codeBlock99168_18.
Optimizing module counter_31_3.
Optimizing module counter_63_1.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module idft_16_top_18.
Optimizing module multfix_alt_dsp_18.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shift_register_group_18_16_3.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_unit_18_3.
Optimizing module stage3_parameter_buffer_18_3_16_64_2048.
Optimizing module subfxp_18_1.
Optimizing module sum_complex_vector_unit_18_18_16_64.
Optimizing module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
<suppressed ~1 debug messages>
Optimizing module weight_buffer_18_9_3_64_2048_Wym_real_half_0.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \C_LSTM_stage_3_18_10_64_2048_3_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_3_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock98050_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock99168_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \counter_31_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_63_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \idft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_16_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage3_parameter_buffer_18_3_16_64_2048..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sum_complex_vector_unit_18_18_16_64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_buffer_18_9_3_64_2048_Wym_imag_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_buffer_18_9_3_64_2048_Wym_real_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.
  Optimizing cells in module \C_LSTM_stage_3_18_10_64_2048_3_16_1.
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_3_1.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \codeBlock98050_18.
  Optimizing cells in module \codeBlock99168_18.
  Optimizing cells in module \counter_31_3.
  Optimizing cells in module \counter_63_1.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \idft_16_top_18.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shift_register_group_18_16_1.
  Optimizing cells in module \shift_register_group_18_16_3.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \shift_register_unit_18_1.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \shift_register_unit_18_3.
  Optimizing cells in module \stage3_parameter_buffer_18_3_16_64_2048.
  Optimizing cells in module \subfxp_18_1.
  Optimizing cells in module \sum_complex_vector_unit_18_18_16_64.
  Optimizing cells in module \weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
  Optimizing cells in module \weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram'.
Finding identical cells in module `\C_LSTM_stage_3_18_10_64_2048_3_16_1'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_3_1'.
<suppressed ~63 debug messages>
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\counter_31_3'.
Finding identical cells in module `\counter_63_1'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\idft_16_top_18'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shift_register_group_18_16_1'.
Finding identical cells in module `\shift_register_group_18_16_3'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\shift_register_unit_18_1'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_unit_18_3'.
Finding identical cells in module `\stage3_parameter_buffer_18_3_16_64_2048'.
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\sum_complex_vector_unit_18_18_16_64'.
<suppressed ~96 debug messages>
Finding identical cells in module `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0'.
Finding identical cells in module `\weight_buffer_18_9_3_64_2048_Wym_real_half_0'.
Removed a total of 53 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram..
Finding unused cells or wires in module \C_LSTM_stage_3_18_10_64_2048_3_16_1..
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_3_1..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \codeBlock98050_18..
Finding unused cells or wires in module \codeBlock99168_18..
Finding unused cells or wires in module \counter_31_3..
Finding unused cells or wires in module \counter_63_1..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \idft_16_top_18..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shift_register_group_18_16_1..
Finding unused cells or wires in module \shift_register_group_18_16_3..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \shift_register_unit_18_1..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \shift_register_unit_18_3..
Finding unused cells or wires in module \stage3_parameter_buffer_18_3_16_64_2048..
Finding unused cells or wires in module \subfxp_18_1..
Finding unused cells or wires in module \sum_complex_vector_unit_18_18_16_64..
Finding unused cells or wires in module \weight_buffer_18_9_3_64_2048_Wym_imag_half_0..
Finding unused cells or wires in module \weight_buffer_18_9_3_64_2048_Wym_real_half_0..
Removed 0 unused cells and 34 unused wires.
<suppressed ~5 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.
Optimizing module C_LSTM_stage_3_18_10_64_2048_3_16_1.
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module codeBlock98050_18.
Optimizing module codeBlock99168_18.
Optimizing module counter_31_3.
Optimizing module counter_63_1.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module idft_16_top_18.
Optimizing module multfix_alt_dsp_18.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shift_register_group_18_16_3.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_unit_18_3.
Optimizing module stage3_parameter_buffer_18_3_16_64_2048.
Optimizing module subfxp_18_1.
Optimizing module sum_complex_vector_unit_18_18_16_64.
Optimizing module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Optimizing module weight_buffer_18_9_3_64_2048_Wym_real_half_0.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \C_LSTM_stage_3_18_10_64_2048_3_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_3_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock98050_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock99168_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \counter_31_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_63_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \idft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_16_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage3_parameter_buffer_18_3_16_64_2048..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sum_complex_vector_unit_18_18_16_64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_buffer_18_9_3_64_2048_Wym_imag_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_buffer_18_9_3_64_2048_Wym_real_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.
  Optimizing cells in module \C_LSTM_stage_3_18_10_64_2048_3_16_1.
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_3_1.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \codeBlock98050_18.
  Optimizing cells in module \codeBlock99168_18.
  Optimizing cells in module \counter_31_3.
  Optimizing cells in module \counter_63_1.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \idft_16_top_18.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shift_register_group_18_16_1.
  Optimizing cells in module \shift_register_group_18_16_3.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \shift_register_unit_18_1.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \shift_register_unit_18_3.
  Optimizing cells in module \stage3_parameter_buffer_18_3_16_64_2048.
  Optimizing cells in module \subfxp_18_1.
  Optimizing cells in module \sum_complex_vector_unit_18_18_16_64.
  Optimizing cells in module \weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
  Optimizing cells in module \weight_buffer_18_9_3_64_2048_Wym_real_half_0.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram'.
Finding identical cells in module `\C_LSTM_stage_3_18_10_64_2048_3_16_1'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_3_1'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\counter_31_3'.
Finding identical cells in module `\counter_63_1'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\idft_16_top_18'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shift_register_group_18_16_1'.
Finding identical cells in module `\shift_register_group_18_16_3'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\shift_register_unit_18_1'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_unit_18_3'.
Finding identical cells in module `\stage3_parameter_buffer_18_3_16_64_2048'.
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\sum_complex_vector_unit_18_18_16_64'.
Finding identical cells in module `\weight_buffer_18_9_3_64_2048_Wym_imag_half_0'.
Finding identical cells in module `\weight_buffer_18_9_3_64_2048_Wym_real_half_0'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram..
Finding unused cells or wires in module \C_LSTM_stage_3_18_10_64_2048_3_16_1..
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_3_1..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \codeBlock98050_18..
Finding unused cells or wires in module \codeBlock99168_18..
Finding unused cells or wires in module \counter_31_3..
Finding unused cells or wires in module \counter_63_1..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \idft_16_top_18..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shift_register_group_18_16_1..
Finding unused cells or wires in module \shift_register_group_18_16_3..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \shift_register_unit_18_1..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \shift_register_unit_18_3..
Finding unused cells or wires in module \stage3_parameter_buffer_18_3_16_64_2048..
Finding unused cells or wires in module \subfxp_18_1..
Finding unused cells or wires in module \sum_complex_vector_unit_18_18_16_64..
Finding unused cells or wires in module \weight_buffer_18_9_3_64_2048_Wym_imag_half_0..
Finding unused cells or wires in module \weight_buffer_18_9_3_64_2048_Wym_real_half_0..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram.
Optimizing module C_LSTM_stage_3_18_10_64_2048_3_16_1.
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module codeBlock98050_18.
Optimizing module codeBlock99168_18.
Optimizing module counter_31_3.
Optimizing module counter_63_1.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module idft_16_top_18.
Optimizing module multfix_alt_dsp_18.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shift_register_group_18_16_3.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_unit_18_3.
Optimizing module stage3_parameter_buffer_18_3_16_64_2048.
Optimizing module subfxp_18_1.
Optimizing module sum_complex_vector_unit_18_18_16_64.
Optimizing module weight_buffer_18_9_3_64_2048_Wym_imag_half_0.
Optimizing module weight_buffer_18_9_3_64_2048_Wym_real_half_0.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            834
   Number of public wires:           5
   Number of public wire bits:     337
   Number of memories:               1
   Number of memory bits:         1782
   Number of processes:              0
   Number of cells:                  6
     $dffe                         162
     $mux                          174

=== C_LSTM_stage_3_18_10_64_2048_3_16_1 ===

   Number of wires:                144
   Number of wire bits:           2438
   Number of public wires:         143
   Number of public wire bits:    2421
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           1

=== addfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== c_matrix_vec_mult_core_18_10_16_3_1 ===

   Number of wires:                710
   Number of wire bits:          12117
   Number of public wires:         686
   Number of public wire bits:   11736
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                221
     $and                            9
     $neg                          378
     $not                            1
     $sdffe                       2902

=== codeBlock88206_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                          128
     $dffe                        1440
     $not                          128
     $sdff                           1

=== codeBlock89324_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                         576
     $sdff                           1

=== codeBlock98050_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                          128
     $dffe                        1440
     $not                          128
     $sdff                           1

=== codeBlock99168_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                         576
     $sdff                           1

=== counter_31_3 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== counter_63_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== dft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                           74
     $sdffe                        149

=== dsp_signed_mult_18x18_unit_18_36_0 ===

   Number of wires:                 18
   Number of wire bits:            296
   Number of public wires:          16
   Number of public wire bits:     224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                           72
     $mul                           72
     $sdffe                          3

=== elementwise_add_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add                          162
     $and                            1
     $sdffe                        488

=== elementwise_mult_core_18_1810_9_1 ===

   Number of wires:                 99
   Number of wire bits:           1665
   Number of public wires:          99
   Number of public wire bits:    1665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and                            1
     $sdffe                        325

=== elementwise_sub_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and                            1
     $sdffe                        488
     $sub                          162

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           37
     $mux                           37
     $sdffe                        104

=== idft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== multfix_alt_dsp_18 ===

   Number of wires:                 12
   Number of wire bits:            218
   Number of public wires:          12
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 ===

   Number of wires:                519
   Number of wire bits:           9053
   Number of public wires:         519
   Number of public wire bits:    9053
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $and                            1
     $sdffe                        674

=== shiftRegFIFO_2_1 ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           2

=== shiftRegFIFO_5_1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           5

=== shift_register_group_18_16_1 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16

=== shift_register_group_18_16_3 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16

=== shift_register_group_18_910 ===

   Number of wires:                 21
   Number of wire bits:            327
   Number of public wires:          21
   Number of public wire bits:     327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9

=== shift_register_unit_18_1 ===

   Number of wires:                  6
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe                         18

=== shift_register_unit_18_10 ===

   Number of wires:                 15
   Number of wire bits:            219
   Number of public wires:          15
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $sdffe                        180

=== shift_register_unit_18_3 ===

   Number of wires:                  8
   Number of wire bits:             93
   Number of public wires:           8
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe                         54

=== stage3_parameter_buffer_18_3_16_64_2048 ===

   Number of wires:                 63
   Number of wire bits:           1051
   Number of public wires:          61
   Number of public wire bits:    1018
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           32
     $and                            1
     $eq                            14

=== subfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== sum_complex_vector_unit_18_18_16_64 ===

   Number of wires:                171
   Number of wire bits:           2948
   Number of public wires:         104
   Number of public wire bits:    1749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add                          608
     $and                            1
     $eq                            14
     $mux                          590
     $reduce_and                     2
     $sdffe                        591

=== weight_buffer_18_9_3_64_2048_Wym_imag_half_0 ===

   Number of wires:                 41
   Number of wire bits:           1073
   Number of public wires:          39
   Number of public wire bits:    1051
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           22
     $dff                           33

=== weight_buffer_18_9_3_64_2048_Wym_real_half_0 ===

   Number of wires:                 41
   Number of wire bits:           1073
   Number of public wires:          39
   Number of public wire bits:    1051
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           22
     $dff                           33

=== design hierarchy ===

   C_LSTM_stage_3_18_10_64_2048_3_16_1      1
     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64      0
       c_matrix_vec_mult_core_18_10_16_3_1      0
         dft_16_top_18               0
           codeBlock88206_18         0
             addfxp_18_1             0
             multfix_alt_dsp_18      0
               dsp_signed_mult_18x18_unit_18_36_0      0
             shiftRegFIFO_5_1        0
             subfxp_18_1             0
           codeBlock89324_18         0
             addfxp_18_1             0
             shiftRegFIFO_2_1        0
             subfxp_18_1             0
         elementwise_add_core_18_18_9      0
         elementwise_mult_core_18_1810_9_1      0
           dsp_signed_mult_18x18_unit_18_18_1      0
           fp_rounding_unit_1_37_10      0
         elementwise_sub_core_18_18_9      0
         shift_register_group_18_910      0
           shift_register_unit_18_10      0
       idft_16_top_18                0
         codeBlock98050_18           0
           addfxp_18_1               0
           multfix_alt_dsp_18        0
             dsp_signed_mult_18x18_unit_18_36_0      0
           shiftRegFIFO_5_1          0
           subfxp_18_1               0
         codeBlock99168_18           0
           addfxp_18_1               0
           shiftRegFIFO_2_1          0
           subfxp_18_1               0
       shift_register_group_18_16_1      0
         shift_register_unit_18_1      0
       sum_complex_vector_unit_18_18_16_64      0
     shift_register_group_18_16_3      0
       shift_register_unit_18_3      0
     shift_register_unit_18_3        0
     stage3_parameter_buffer_18_3_16_64_2048      0
       counter_31_3                  0
       counter_63_1                  0
       weight_buffer_18_9_3_64_2048_Wym_imag_half_0      0
         $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram      0
       weight_buffer_18_9_3_64_2048_Wym_real_half_0      0
         $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram      0

   Number of wires:                144
   Number of wire bits:           2438
   Number of public wires:         143
   Number of public wire bits:    2421
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           1

Warnings: 20 unique messages, 20 total
End of script. Logfile hash: 7b3fc1c586, CPU: user 2.23s system 0.02s, MEM: 52.97 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 27% 3x opt_clean (0 sec), 19% 3x opt_dff (0 sec), ...
