###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4588   # Number of WRITE/WRITEP commands
num_reads_done                 =       348567   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       302220   # Number of read row buffer hits
num_read_cmds                  =       348568   # Number of READ/READP commands
num_writes_done                =         4589   # Number of read requests issued
num_write_row_hits             =         2573   # Number of write row buffer hits
num_act_cmds                   =        48452   # Number of ACT commands
num_pre_cmds                   =        48433   # Number of PRE commands
num_ondemand_pres              =        28978   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8996811   # Cyles of rank active rank.0
rank_active_cycles.1           =      8493279   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1003189   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1506721   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       321392   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1773   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          623   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          854   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1717   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3173   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6066   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          861   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           80   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          133   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16486   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           16   # Write cmd latency (cycles)
write_latency[80-99]           =           33   # Write cmd latency (cycles)
write_latency[100-119]         =           39   # Write cmd latency (cycles)
write_latency[120-139]         =           53   # Write cmd latency (cycles)
write_latency[140-159]         =           52   # Write cmd latency (cycles)
write_latency[160-179]         =           76   # Write cmd latency (cycles)
write_latency[180-199]         =           94   # Write cmd latency (cycles)
write_latency[200-]            =         4221   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       183155   # Read request latency (cycles)
read_latency[40-59]            =        64641   # Read request latency (cycles)
read_latency[60-79]            =        34261   # Read request latency (cycles)
read_latency[80-99]            =        11786   # Read request latency (cycles)
read_latency[100-119]          =         8532   # Read request latency (cycles)
read_latency[120-139]          =         8136   # Read request latency (cycles)
read_latency[140-159]          =         4655   # Read request latency (cycles)
read_latency[160-179]          =         3486   # Read request latency (cycles)
read_latency[180-199]          =         2764   # Read request latency (cycles)
read_latency[200-]             =        27151   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.29033e+07   # Write energy
read_energy                    =  1.40543e+09   # Read energy
act_energy                     =  1.32565e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.81531e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.23226e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.61401e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.29981e+09   # Active standby energy rank.1
average_read_latency           =      77.5411   # Average read request latency (cycles)
average_interarrival           =      28.3157   # Average request interarrival latency (cycles)
total_energy                   =  1.43841e+10   # Total energy (pJ)
average_power                  =      1438.41   # Average power (mW)
average_bandwidth              =       3.0136   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         6149   # Number of WRITE/WRITEP commands
num_reads_done                 =       358288   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       308409   # Number of read row buffer hits
num_read_cmds                  =       358287   # Number of READ/READP commands
num_writes_done                =         6152   # Number of read requests issued
num_write_row_hits             =         3494   # Number of write row buffer hits
num_act_cmds                   =        52667   # Number of ACT commands
num_pre_cmds                   =        52643   # Number of PRE commands
num_ondemand_pres              =        34281   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8708958   # Cyles of rank active rank.0
rank_active_cycles.1           =      8600622   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1291042   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1399378   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       332513   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1886   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          625   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          854   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1742   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3207   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6124   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          825   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           70   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          141   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16453   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =           28   # Write cmd latency (cycles)
write_latency[80-99]           =           46   # Write cmd latency (cycles)
write_latency[100-119]         =           52   # Write cmd latency (cycles)
write_latency[120-139]         =           87   # Write cmd latency (cycles)
write_latency[140-159]         =           91   # Write cmd latency (cycles)
write_latency[160-179]         =          104   # Write cmd latency (cycles)
write_latency[180-199]         =          120   # Write cmd latency (cycles)
write_latency[200-]            =         5620   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       186431   # Read request latency (cycles)
read_latency[40-59]            =        65247   # Read request latency (cycles)
read_latency[60-79]            =        39854   # Read request latency (cycles)
read_latency[80-99]            =        13085   # Read request latency (cycles)
read_latency[100-119]          =         9992   # Read request latency (cycles)
read_latency[120-139]          =         8434   # Read request latency (cycles)
read_latency[140-159]          =         4603   # Read request latency (cycles)
read_latency[160-179]          =         3443   # Read request latency (cycles)
read_latency[180-199]          =         2742   # Read request latency (cycles)
read_latency[200-]             =        24456   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.06958e+07   # Write energy
read_energy                    =  1.44461e+09   # Read energy
act_energy                     =  1.44097e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    6.197e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.71701e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.43439e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.36679e+09   # Active standby energy rank.1
average_read_latency           =      73.5048   # Average read request latency (cycles)
average_interarrival           =      27.4391   # Average request interarrival latency (cycles)
total_energy                   =  1.44166e+10   # Total energy (pJ)
average_power                  =      1441.66   # Average power (mW)
average_bandwidth              =      3.10989   # Average bandwidth
