User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/WriteEDP/SRAM/4096KB/4096KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 4MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write energy-delay-product ...

=============
CONFIGURATION
=============
Bank Organization: 64 x 8
 - Row Activation   : 1 / 64
 - Column Activation: 8 / 8
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 64 Rows x 256 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 8
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 2.825mm x 1.002mm = 2.830mm^2
 |--- Mat Area      = 44.144um x 125.192um = 5526.472um^2   (83.797%)
 |--- Subarray Area = 22.072um x 60.298um = 1330.902um^2   (86.991%)
 - Area Efficiency = 83.797%
Timing:
 -  Read Latency = 1.883ns
 |--- H-Tree Latency = 1.362ns
 |--- Mat Latency    = 521.055ps
    |--- Predecoder Latency = 135.932ps
    |--- Subarray Latency   = 385.123ps
       |--- Row Decoder Latency = 204.822ps
       |--- Bitline Latency     = 127.883ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 48.430ps
       |--- Precharge Latency   = 173.954ps
 - Write Latency = 1.202ns
 |--- H-Tree Latency = 681.218ps
 |--- Mat Latency    = 521.055ps
    |--- Predecoder Latency = 135.932ps
    |--- Subarray Latency   = 385.123ps
       |--- Row Decoder Latency = 204.822ps
       |--- Charge Latency      = 114.159ps
 - Read Bandwidth  = 45.165GB/s
 - Write Bandwidth = 41.545GB/s
Power:
 -  Read Dynamic Energy = 79.862pJ
 |--- H-Tree Dynamic Energy = 63.405pJ
 |--- Mat Dynamic Energy    = 2.057pJ per mat
    |--- Predecoder Dynamic Energy = 0.043pJ
    |--- Subarray Dynamic Energy   = 0.503pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.029pJ
       |--- Mux Decoder Dynamic Energy = 0.068pJ
       |--- Senseamp Dynamic Energy    = 0.012pJ
       |--- Mux Dynamic Energy         = 0.012pJ
       |--- Precharge Dynamic Energy   = 0.103pJ
 - Write Dynamic Energy = 67.355pJ
 |--- H-Tree Dynamic Energy = 63.405pJ
 |--- Mat Dynamic Energy    = 0.494pJ per mat
    |--- Predecoder Dynamic Energy = 0.043pJ
    |--- Subarray Dynamic Energy   = 0.113pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.029pJ
       |--- Mux Decoder Dynamic Energy = 0.068pJ
       |--- Mux Dynamic Energy         = 0.012pJ
 - Leakage Power = 404.056uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 789.172nW per mat

Finished!
