{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 17:14:05 2021 " "Info: Processing started: Thu Sep 30 17:14:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HK1_1718 -c HK1_1718 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HK1_1718 -c HK1_1718" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hk1_1718.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hk1_1718.v" { { "Info" "ISGN_ENTITY_NAME" "1 HK1_1718 " "Info: Found entity 1: HK1_1718" {  } { { "HK1_1718.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/BTVN_2/HK1_1718/HK1_1718.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HK1_1718 " "Info: Elaborating entity \"HK1_1718\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 HK1_1718.v(7) " "Warning (10230): Verilog HDL assignment warning at HK1_1718.v(7): truncated value with size 2 to match size of target (1)" {  } { { "HK1_1718.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/BTVN_2/HK1_1718/HK1_1718.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 HK1_1718.v(9) " "Warning (10230): Verilog HDL assignment warning at HK1_1718.v(9): truncated value with size 2 to match size of target (1)" {  } { { "HK1_1718.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/BTVN_2/HK1_1718/HK1_1718.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "pulse_cnt HK1_1718.v(9) " "Warning (10855): Verilog HDL warning at HK1_1718.v(9): initial value for variable pulse_cnt should be constant" {  } { { "HK1_1718.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/BTVN_2/HK1_1718/HK1_1718.v" 9 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 HK1_1718.v(17) " "Warning (10230): Verilog HDL assignment warning at HK1_1718.v(17): truncated value with size 2 to match size of target (1)" {  } { { "HK1_1718.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/BTVN_2/HK1_1718/HK1_1718.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 HK1_1718.v(22) " "Warning (10230): Verilog HDL assignment warning at HK1_1718.v(22): truncated value with size 32 to match size of target (1)" {  } { { "HK1_1718.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/BTVN_2/HK1_1718/HK1_1718.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 HK1_1718.v(23) " "Warning (10230): Verilog HDL assignment warning at HK1_1718.v(23): truncated value with size 32 to match size of target (16)" {  } { { "HK1_1718.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/BTVN_2/HK1_1718/HK1_1718.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 HK1_1718.v(25) " "Warning (10230): Verilog HDL assignment warning at HK1_1718.v(25): truncated value with size 32 to match size of target (16)" {  } { { "HK1_1718.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/BTVN_2/HK1_1718/HK1_1718.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "HK1_1718.v(12) " "Info (10264): Verilog HDL Case Statement information at HK1_1718.v(12): all case item expressions in this case statement are onehot" {  } { { "HK1_1718.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/BTVN_2/HK1_1718/HK1_1718.v" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MODE\[1\] " "Warning (15610): No output dependent on input pin \"MODE\[1\]\"" {  } { { "HK1_1718.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/BTVN_2/HK1_1718/HK1_1718.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Info: Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Info: Implemented 36 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 17:14:06 2021 " "Info: Processing ended: Thu Sep 30 17:14:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
