<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 139 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>
defines: 
time_elapsed: 0.952s
ram usage: 38940 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpn18al2z1/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:1</a>: No timescale set for &#34;itf&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:6</a>: No timescale set for &#34;dtype&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:6</a>: Compile module &#34;work@dtype&#34;.

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:1</a>: Compile interface &#34;work@itf&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:6</a>: Top level module &#34;work@dtype&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpn18al2z1/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_dtype
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpn18al2z1/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpn18al2z1/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@dtype)
 |vpiName:work@dtype
 |uhdmallPackages:
 \_package: builtin, parent:work@dtype
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallInterfaces:
 \_interface: work@itf, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>, line:1, parent:work@dtype
   |vpiDefName:work@itf
   |vpiFullName:work@itf
   |vpiModport:
   \_modport: (flop)
     |vpiName:flop
     |vpiIODecl:
     \_io_decl: (c)
       |vpiName:c
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (d)
       |vpiName:d
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (q)
       |vpiName:q
       |vpiDirection:2
   |vpiNet:
   \_logic_net: (c), line:2
     |vpiName:c
     |vpiFullName:work@itf.c
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (q), line:2
     |vpiName:q
     |vpiFullName:work@itf.q
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (d), line:2
     |vpiName:d
     |vpiFullName:work@itf.d
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@dtype, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>, line:6, parent:work@dtype
   |vpiDefName:work@dtype
   |vpiFullName:work@dtype
   |vpiProcess:
   \_always: , line:7
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:7
       |vpiCondition:
       \_operation: , line:7
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (ch.c), line:7
           |vpiName:ch.c
           |vpiFullName:work@dtype.ch.c
       |vpiStmt:
       \_assignment: , line:7
         |vpiOpType:82
         |vpiLhs:
         \_ref_obj: (ch.q), line:7
           |vpiName:ch.q
           |vpiFullName:work@dtype.ch.q
         |vpiRhs:
         \_ref_obj: (ch.d), line:7
           |vpiName:ch.d
           |vpiFullName:work@dtype.ch.d
   |vpiPort:
   \_port: (ch), line:6
     |vpiName:ch
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_modport: (flop)
   |vpiNet:
   \_logic_net: (ch), line:6
     |vpiName:ch
     |vpiFullName:work@dtype.ch
 |uhdmtopModules:
 \_module: work@dtype (work@dtype), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>, line:6
   |vpiDefName:work@dtype
   |vpiName:work@dtype
   |vpiPort:
   \_port: (ch), line:6, parent:work@dtype
     |vpiName:ch
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_modport: (flop)
         |vpiName:flop
         |vpiIODecl:
         \_io_decl: (c)
           |vpiName:c
           |vpiDirection:1
           |vpiExpr:
           \_logic_net: (c), line:2
             |vpiName:c
             |vpiNetType:36
         |vpiIODecl:
         \_io_decl: (d)
           |vpiName:d
           |vpiDirection:1
           |vpiExpr:
           \_logic_net: (d), line:2
             |vpiName:d
             |vpiNetType:36
         |vpiIODecl:
         \_io_decl: (q)
           |vpiName:q
           |vpiDirection:2
           |vpiExpr:
           \_logic_net: (q), line:2
             |vpiName:q
             |vpiNetType:36
         |vpiInterface:
         \_interface: work@itf (ch), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>, line:6
           |vpiDefName:work@itf
           |vpiName:ch
           |vpiModport:
           \_modport: (flop)
   |vpiNet:
   \_logic_net: (ch), line:6, parent:work@dtype
     |vpiName:ch
     |vpiFullName:work@dtype.ch
Object: \work_dtype of type 3000
Object: \work_itf of type 601
Object: \c of type 36
Object: \q of type 36
Object: \d of type 36
Object: \flop of type 606
Object: \c of type 28
Object: \d of type 28
Object: \q of type 28
Object: \work_dtype of type 32
Object: \ch of type 44
Object: \ch of type 36
Object: \work_dtype of type 32
Object: \ch of type 44
VPI ERROR: Bad usage of vpi_get_str
Segmentation fault

</pre>
</body>