#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Apr  9 14:29:43 2021
# Process ID: 18888
# Current directory: C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/MLP_samsung_Vivado/MLP_samsung_vivado'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chuaz/Desktop/Ultra96/FPGA/HLS/CNN_prototype/CNN_prototype'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.cache/ip 
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2624
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1334.566 ; gain = 73.363
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/.Xil/Vivado-18888-Fractalisk/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (1#1) [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/.Xil/Vivado-18888-Fractalisk/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:143]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:143]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:143]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:143]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:143]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:143]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 58 given [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:143]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_6' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/.Xil/Vivado-18888-Fractalisk/realtime/design_1_axi_smc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_6' (2#1) [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/.Xil/Vivado-18888-Fractalisk/realtime/design_1_axi_smc_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mlp_dance3_0_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/.Xil/Vivado-18888-Fractalisk/realtime/design_1_mlp_dance3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mlp_dance3_0_0' (3#1) [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/.Xil/Vivado-18888-Fractalisk/realtime/design_1_mlp_dance3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_4' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:430]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:725]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/.Xil/Vivado-18888-Fractalisk/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (4#1) [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/.Xil/Vivado-18888-Fractalisk/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:952]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:952]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:952]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 60 connections declared, but only 57 given [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:952]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (5#1) [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:725]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_4' (6#1) [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:430]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/.Xil/Vivado-18888-Fractalisk/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (7#1) [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/.Xil/Vivado-18888-Fractalisk/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:342]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:342]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:342]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:342]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:342]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/.Xil/Vivado-18888-Fractalisk/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (8#1) [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/.Xil/Vivado-18888-Fractalisk/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:349]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:349]
WARNING: [Synth 8-7071] port 'saxigp6_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:349]
WARNING: [Synth 8-7071] port 'saxigp6_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:349]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 82 connections declared, but only 78 given [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:349]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (9#1) [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (10#1) [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1389.133 ; gain = 127.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1407.062 ; gain = 145.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1407.062 ; gain = 145.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1407.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [c:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [c:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [c:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_6/design_1_axi_smc_6/design_1_axi_smc_6_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_6/design_1_axi_smc_6/design_1_axi_smc_6_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mlp_dance3_0_0/design_1_mlp_dance3_0_0/design_1_mlp_dance3_0_0_in_context.xdc] for cell 'design_1_i/mlp_dance3_0'
Finished Parsing XDC File [c:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mlp_dance3_0_0/design_1_mlp_dance3_0_0/design_1_mlp_dance3_0_0_in_context.xdc] for cell 'design_1_i/mlp_dance3_0'
Parsing XDC File [c:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1457.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1457.902 ; gain = 196.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1457.902 ; gain = 196.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mlp_dance3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1457.902 ; gain = 196.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1457.902 ; gain = 196.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1457.902 ; gain = 196.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2115.996 ; gain = 854.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2115.996 ; gain = 854.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2135.617 ; gain = 874.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2140.391 ; gain = 879.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2140.391 ; gain = 879.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2140.391 ; gain = 879.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2140.391 ; gain = 879.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2140.391 ; gain = 879.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2140.391 ; gain = 879.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_auto_pc_0           |         1|
|2     |design_1_axi_dma_0_0         |         1|
|3     |design_1_axi_smc_6           |         1|
|4     |design_1_mlp_dance3_0_0      |         1|
|5     |design_1_rst_ps8_0_100M_0    |         1|
|6     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_pc           |     1|
|2     |design_1_axi_dma_0         |     1|
|3     |design_1_axi_smc           |     1|
|4     |design_1_mlp_dance3_0      |     1|
|5     |design_1_rst_ps8_0_100M    |     1|
|6     |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2140.391 ; gain = 879.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2140.391 ; gain = 828.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2140.391 ; gain = 879.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2140.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2173.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2178.152 ; gain = 1162.836
INFO: [Common 17-1381] The checkpoint 'C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  9 14:30:33 2021...
