[View]
Entity=
Architecture=
TopLevelType=
[file:d:\cse_2_term__2\hardware design\project\mips32-singlecycle-processor\alu.vhdl]
File Time Lo=-597267988
File Time Hi=31104808
Enabled=1
State=Compiled
[file:d:\cse_2_term__2\hardware design\project\mips32-singlecycle-processor\adder.vhdl]
File Time Lo=-597232845
File Time Hi=31104808
Enabled=1
State=Compiled
[file:d:\cse_2_term__2\hardware design\project\mips32-singlecycle-processor\multiplexer.vhdl]
File Time Lo=-597149155
File Time Hi=31104808
Enabled=1
State=Compiled
[file:d:\cse_2_term__2\hardware design\project\mips32-singlecycle-processor\registerfiles.vhdl]
File Time Lo=1539921931
File Time Hi=31104809
Enabled=1
State=Compiled
[file:d:\cse_2_term__2\hardware design\project\mips32-singlecycle-processor\sign_extender.vhdl]
File Time Lo=-2079742587
File Time Hi=31104808
Enabled=1
State=Compiled
[file:d:\cse_2_term__2\hardware design\project\mips32-singlecycle-processor\datamemory.vhdl]
File Time Lo=-597267988
File Time Hi=31104808
Enabled=1
State=Compiled
[file:d:\cse_2_term__2\hardware design\project\mips32-singlecycle-processor\instructionmemory.vhdl]
File Time Lo=1614083907
File Time Hi=31104811
Enabled=1
State=Compiled
