{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540446953719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540446953729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 13:55:53 2018 " "Processing started: Thu Oct 25 13:55:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540446953729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446953729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off motor -c motor " "Command: quartus_map --read_settings_files=on --write_settings_files=off motor -c motor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446953729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540446954257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540446954257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/motor/src/pwm_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/motor/src/pwm_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_drive " "Found entity 1: pwm_drive" {  } { { "../src/pwm_drive.v" "" { Text "E:/study/fpga/motor/src/pwm_drive.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446961170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446961170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/motor/src/motor_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/motor/src/motor_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_top " "Found entity 1: motor_top" {  } { { "../src/motor_top.v" "" { Text "E:/study/fpga/motor/src/motor_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446961172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446961172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/motor/src/filter_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/motor/src/filter_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_signal " "Found entity 1: filter_signal" {  } { { "../src/filter_signal.v" "" { Text "E:/study/fpga/motor/src/filter_signal.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446961173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446961173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_CNT time_cnt feed.v(53) " "Verilog HDL Declaration information at feed.v(53): object \"TIME_CNT\" differs only in case from object \"time_cnt\" in the same scope" {  } { { "../src/feed.v" "" { Text "E:/study/fpga/motor/src/feed.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540446961175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/motor/src/feed.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/motor/src/feed.v" { { "Info" "ISGN_ENTITY_NAME" "1 feed " "Found entity 1: feed" {  } { { "../src/feed.v" "" { Text "E:/study/fpga/motor/src/feed.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446961175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446961175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/motor/src/angle_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/motor/src/angle_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 angle_cal " "Found entity 1: angle_cal" {  } { { "../src/angle_cal.v" "" { Text "E:/study/fpga/motor/src/angle_cal.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446961177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446961177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_test.v 1 1 " "Found 1 design units, including 1 entities, in source file motor_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_test " "Found entity 1: motor_test" {  } { { "motor_test.v" "" { Text "E:/study/fpga/motor/quartus/motor_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446961179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446961179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "motor_test " "Elaborating entity \"motor_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540446961210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_top motor_top:motor_topEx01 " "Elaborating entity \"motor_top\" for hierarchy \"motor_top:motor_topEx01\"" {  } { { "motor_test.v" "motor_topEx01" { Text "E:/study/fpga/motor/quartus/motor_test.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540446961218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_drive motor_top:motor_topEx01\|pwm_drive:pwm_driveEx01 " "Elaborating entity \"pwm_drive\" for hierarchy \"motor_top:motor_topEx01\|pwm_drive:pwm_driveEx01\"" {  } { { "../src/motor_top.v" "pwm_driveEx01" { Text "E:/study/fpga/motor/src/motor_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540446961229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_drive.v(97) " "Verilog HDL assignment warning at pwm_drive.v(97): truncated value with size 32 to match size of target (1)" {  } { { "../src/pwm_drive.v" "" { Text "E:/study/fpga/motor/src/pwm_drive.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540446961230 "|motor_test|motor_top:motor_topEx01|pwm_drive:pwm_driveEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_signal motor_top:motor_topEx01\|filter_signal:filter_signalEx01 " "Elaborating entity \"filter_signal\" for hierarchy \"motor_top:motor_topEx01\|filter_signal:filter_signalEx01\"" {  } { { "../src/motor_top.v" "filter_signalEx01" { Text "E:/study/fpga/motor/src/motor_top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540446961240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "angle_cal motor_top:motor_topEx01\|angle_cal:angle_calEx01 " "Elaborating entity \"angle_cal\" for hierarchy \"motor_top:motor_topEx01\|angle_cal:angle_calEx01\"" {  } { { "../src/motor_top.v" "angle_calEx01" { Text "E:/study/fpga/motor/src/motor_top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540446961250 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse_sig_rise angle_cal.v(34) " "Verilog HDL or VHDL warning at angle_cal.v(34): object \"pulse_sig_rise\" assigned a value but never read" {  } { { "../src/angle_cal.v" "" { Text "E:/study/fpga/motor/src/angle_cal.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540446961251 "|motor_test|motor_top:motor_topEx01|angle_cal:angle_calEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feed motor_top:motor_topEx01\|feed:feedEx01 " "Elaborating entity \"feed\" for hierarchy \"motor_top:motor_topEx01\|feed:feedEx01\"" {  } { { "../src/motor_top.v" "feedEx01" { Text "E:/study/fpga/motor/src/motor_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540446961267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bi24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bi24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bi24 " "Found entity 1: altsyncram_bi24" {  } { { "db/altsyncram_bi24.tdf" "" { Text "E:/study/fpga/motor/quartus/db/altsyncram_bi24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446963364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446963364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n0d " "Found entity 1: mux_n0d" {  } { { "db/mux_n0d.tdf" "" { Text "E:/study/fpga/motor/quartus/db/mux_n0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446963587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446963587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "E:/study/fpga/motor/quartus/db/decode_73g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446963675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446963675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vli.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vli.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vli " "Found entity 1: cntr_vli" {  } { { "db/cntr_vli.tdf" "" { Text "E:/study/fpga/motor/quartus/db/cntr_vli.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446963806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446963806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_okc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_okc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_okc " "Found entity 1: cmpr_okc" {  } { { "db/cmpr_okc.tdf" "" { Text "E:/study/fpga/motor/quartus/db/cmpr_okc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446963853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446963853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gdj " "Found entity 1: cntr_gdj" {  } { { "db/cntr_gdj.tdf" "" { Text "E:/study/fpga/motor/quartus/db/cntr_gdj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446963922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446963922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aki " "Found entity 1: cntr_aki" {  } { { "db/cntr_aki.tdf" "" { Text "E:/study/fpga/motor/quartus/db/cntr_aki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446964047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446964047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "E:/study/fpga/motor/quartus/db/cmpr_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446964092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446964092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "E:/study/fpga/motor/quartus/db/cntr_s6j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446964165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446964165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "E:/study/fpga/motor/quartus/db/cmpr_hkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446964211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446964211 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540446964677 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1540446964796 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.10.25.13:56:07 Progress: Loading sldabeb58d4/alt_sld_fab_wrapper_hw.tcl " "2018.10.25.13:56:07 Progress: Loading sldabeb58d4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446967514 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446969090 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446969190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446970243 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446970378 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446970509 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446970653 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446970659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446970665 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1540446971347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldabeb58d4/alt_sld_fab.v" "" { Text "E:/study/fpga/motor/quartus/db/ip/sldabeb58d4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446971523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446971523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/study/fpga/motor/quartus/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446971586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446971586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/study/fpga/motor/quartus/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446971588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446971588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/study/fpga/motor/quartus/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446971639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446971639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/study/fpga/motor/quartus/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446971704 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/study/fpga/motor/quartus/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446971704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446971704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/study/fpga/motor/quartus/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540446971757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446971757 ""}
{ "Info" "ISGN_PARTITION_HAS_PRE_SYN_NODE_PRESERVATION_CHANGED" "Top " "Partition \"Top\" has had preservation status for one or more Pre-Synthesis node(s) changed." { { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|filter_signalEx01\|data_out removed " "Node \"motor_topEx01\|filter_signalEx01\|data_out\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|feedEx01\|timeout_flag added " "Node \"motor_topEx01\|feedEx01\|timeout_flag\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|enable added " "Node \"motor_topEx01\|pwm_driveEx01\|enable\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[0\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[10\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[11\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[12\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[13\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[14\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[15\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[16\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[17\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[18\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[19\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[1\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[20\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[21\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[22\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[23\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[24\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[25\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[26\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[27\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[28\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[29\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[2\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[30\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[31\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[3\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[4\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[5\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[6\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[7\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[8\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|high_cnt\[9\] added " "Node \"motor_topEx01\|pwm_driveEx01\|high_cnt\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[0\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[10\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[11\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[12\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[13\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[14\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[15\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[16\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[17\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[18\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[19\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[1\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[20\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[21\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[22\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[23\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[24\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[25\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[26\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[27\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[28\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[29\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[2\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[30\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[31\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[3\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[4\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[5\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[6\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[7\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[8\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|low_cnt\[9\] added " "Node \"motor_topEx01\|pwm_driveEx01\|low_cnt\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[0\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[10\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[11\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[12\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[13\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[14\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[15\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[1\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[2\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[3\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[4\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[5\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[6\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[7\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[8\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|pwm_driveEx01\|state_cnt\[9\] added " "Node \"motor_topEx01\|pwm_driveEx01\|state_cnt\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|readhead_sig added " "Node \"motor_topEx01\|readhead_sig\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[0\] added " "Node \"motor_topEx01\|speed_cnt\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[10\] added " "Node \"motor_topEx01\|speed_cnt\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[11\] added " "Node \"motor_topEx01\|speed_cnt\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[12\] added " "Node \"motor_topEx01\|speed_cnt\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[13\] added " "Node \"motor_topEx01\|speed_cnt\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[14\] added " "Node \"motor_topEx01\|speed_cnt\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[15\] added " "Node \"motor_topEx01\|speed_cnt\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[16\] added " "Node \"motor_topEx01\|speed_cnt\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[17\] added " "Node \"motor_topEx01\|speed_cnt\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[18\] added " "Node \"motor_topEx01\|speed_cnt\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[19\] added " "Node \"motor_topEx01\|speed_cnt\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[1\] added " "Node \"motor_topEx01\|speed_cnt\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[20\] added " "Node \"motor_topEx01\|speed_cnt\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[21\] added " "Node \"motor_topEx01\|speed_cnt\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[22\] added " "Node \"motor_topEx01\|speed_cnt\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[23\] added " "Node \"motor_topEx01\|speed_cnt\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[24\] added " "Node \"motor_topEx01\|speed_cnt\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[25\] added " "Node \"motor_topEx01\|speed_cnt\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[26\] added " "Node \"motor_topEx01\|speed_cnt\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[27\] added " "Node \"motor_topEx01\|speed_cnt\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[28\] added " "Node \"motor_topEx01\|speed_cnt\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[29\] added " "Node \"motor_topEx01\|speed_cnt\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[2\] added " "Node \"motor_topEx01\|speed_cnt\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[30\] added " "Node \"motor_topEx01\|speed_cnt\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[31\] added " "Node \"motor_topEx01\|speed_cnt\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[3\] added " "Node \"motor_topEx01\|speed_cnt\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[4\] added " "Node \"motor_topEx01\|speed_cnt\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[5\] added " "Node \"motor_topEx01\|speed_cnt\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[6\] added " "Node \"motor_topEx01\|speed_cnt\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[7\] added " "Node \"motor_topEx01\|speed_cnt\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[8\] added " "Node \"motor_topEx01\|speed_cnt\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|speed_cnt\[9\] added " "Node \"motor_topEx01\|speed_cnt\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[0\] added " "Node \"motor_topEx01\|step_cnt\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[10\] added " "Node \"motor_topEx01\|step_cnt\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[11\] added " "Node \"motor_topEx01\|step_cnt\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[12\] added " "Node \"motor_topEx01\|step_cnt\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[13\] added " "Node \"motor_topEx01\|step_cnt\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[14\] added " "Node \"motor_topEx01\|step_cnt\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[15\] added " "Node \"motor_topEx01\|step_cnt\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[16\] added " "Node \"motor_topEx01\|step_cnt\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[17\] added " "Node \"motor_topEx01\|step_cnt\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[18\] added " "Node \"motor_topEx01\|step_cnt\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[19\] added " "Node \"motor_topEx01\|step_cnt\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[1\] added " "Node \"motor_topEx01\|step_cnt\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[20\] added " "Node \"motor_topEx01\|step_cnt\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[21\] added " "Node \"motor_topEx01\|step_cnt\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[22\] added " "Node \"motor_topEx01\|step_cnt\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[23\] added " "Node \"motor_topEx01\|step_cnt\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[24\] added " "Node \"motor_topEx01\|step_cnt\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[25\] added " "Node \"motor_topEx01\|step_cnt\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[26\] added " "Node \"motor_topEx01\|step_cnt\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[27\] added " "Node \"motor_topEx01\|step_cnt\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[28\] added " "Node \"motor_topEx01\|step_cnt\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[29\] added " "Node \"motor_topEx01\|step_cnt\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[2\] added " "Node \"motor_topEx01\|step_cnt\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[30\] added " "Node \"motor_topEx01\|step_cnt\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[31\] added " "Node \"motor_topEx01\|step_cnt\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[3\] added " "Node \"motor_topEx01\|step_cnt\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[4\] added " "Node \"motor_topEx01\|step_cnt\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[5\] added " "Node \"motor_topEx01\|step_cnt\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[6\] added " "Node \"motor_topEx01\|step_cnt\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[7\] added " "Node \"motor_topEx01\|step_cnt\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[8\] added " "Node \"motor_topEx01\|step_cnt\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|step_cnt\[9\] added " "Node \"motor_topEx01\|step_cnt\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[0\] added " "Node \"motor_topEx01\|sub_cnt\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[10\] added " "Node \"motor_topEx01\|sub_cnt\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[11\] added " "Node \"motor_topEx01\|sub_cnt\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[12\] added " "Node \"motor_topEx01\|sub_cnt\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[13\] added " "Node \"motor_topEx01\|sub_cnt\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[14\] added " "Node \"motor_topEx01\|sub_cnt\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[15\] added " "Node \"motor_topEx01\|sub_cnt\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[16\] added " "Node \"motor_topEx01\|sub_cnt\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[17\] added " "Node \"motor_topEx01\|sub_cnt\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[18\] added " "Node \"motor_topEx01\|sub_cnt\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[19\] added " "Node \"motor_topEx01\|sub_cnt\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[1\] added " "Node \"motor_topEx01\|sub_cnt\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[20\] added " "Node \"motor_topEx01\|sub_cnt\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[21\] added " "Node \"motor_topEx01\|sub_cnt\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[22\] added " "Node \"motor_topEx01\|sub_cnt\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[23\] added " "Node \"motor_topEx01\|sub_cnt\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[24\] added " "Node \"motor_topEx01\|sub_cnt\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[25\] added " "Node \"motor_topEx01\|sub_cnt\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[26\] added " "Node \"motor_topEx01\|sub_cnt\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[27\] added " "Node \"motor_topEx01\|sub_cnt\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[28\] added " "Node \"motor_topEx01\|sub_cnt\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[29\] added " "Node \"motor_topEx01\|sub_cnt\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[2\] added " "Node \"motor_topEx01\|sub_cnt\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[30\] added " "Node \"motor_topEx01\|sub_cnt\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[31\] added " "Node \"motor_topEx01\|sub_cnt\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[3\] added " "Node \"motor_topEx01\|sub_cnt\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[4\] added " "Node \"motor_topEx01\|sub_cnt\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[5\] added " "Node \"motor_topEx01\|sub_cnt\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[6\] added " "Node \"motor_topEx01\|sub_cnt\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[7\] added " "Node \"motor_topEx01\|sub_cnt\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[8\] added " "Node \"motor_topEx01\|sub_cnt\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "motor_topEx01\|sub_cnt\[9\] added " "Node \"motor_topEx01\|sub_cnt\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1540446972413 ""}  } {  } 0 13169 "Partition \"%1!s!\" has had preservation status for one or more Pre-Synthesis node(s) changed." 0 0 "Analysis & Synthesis" 0 -1 1540446972413 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1540446972417 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1540446972417 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1540446972417 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1540446972417 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "6 3 " "Using 6 processors to synthesize 3 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Analysis & Synthesis" 0 -1 1540446972980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 0 1540446974132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 1 1540446974139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 0 1540446974144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 13:56:14 2018 " "Processing started: Thu Oct 25 13:56:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 0 1540446974144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 0 1540446974144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top motor -c motor " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top motor -c motor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1540446974144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 1 1540446974150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 13:56:14 2018 " "Processing started: Thu Oct 25 13:56:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 1 1540446974150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 1 1540446974150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 motor -c motor " "Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 motor -c motor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 1 1540446974150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 2 1540446974189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 2 1540446974199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 13:56:14 2018 " "Processing started: Thu Oct 25 13:56:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 2 1540446974199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 2 1540446974199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub motor -c motor " "Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub motor -c motor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 2 1540446974199 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 2 1540446975409 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 2 1540446975431 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 2 1540446975431 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1540446975465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 2 1540446975551 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1540446975697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "267 " "Implemented 267 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 2 1540446975926 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 2 1540446975926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Implemented 160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 2 1540446975926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 2 1540446975926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 2 1540446975963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 13:56:15 2018 " "Processing ended: Thu Oct 25 13:56:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 2 1540446975963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 2 1540446975963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 2 1540446975963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 2 1540446975963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "786 " "Implemented 786 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1540446976246 ""} { "Info" "ICUT_CUT_TM_OPINS" "181 " "Implemented 181 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1540446976246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "603 " "Implemented 603 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1540446976246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1540446976246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1540446976299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 13:56:16 2018 " "Processing ended: Thu Oct 25 13:56:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1540446976299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1540446976299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1540446976299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1540446976299 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_signaltap:auto_signaltap_0 " "Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 1 1540446976467 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 1 1540446976547 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 1 1540446976548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1540446977083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4077 " "Implemented 4077 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "609 " "Implemented 609 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 1 1540446978276 ""} { "Info" "ICUT_CUT_TM_OPINS" "375 " "Implemented 375 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 1 1540446978276 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2913 " "Implemented 2913 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 1 1540446978276 ""} { "Info" "ICUT_CUT_TM_RAMS" "180 " "Implemented 180 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 1 1540446978276 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 1 1540446978276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 1 1540446978413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 13:56:18 2018 " "Processing ended: Thu Oct 25 13:56:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 1 1540446978413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 1 1540446978413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 1 1540446978413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 1 1540446978413 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Analysis & Synthesis" 0 -1 1540446978995 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/fpga/motor/quartus/output_files/motor.map.smsg " "Generated suppressed messages file E:/study/fpga/motor/quartus/output_files/motor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446979197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540446979890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 13:56:19 2018 " "Processing ended: Thu Oct 25 13:56:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540446979890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540446979890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540446979890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540446979890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1540446981227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540446981237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 13:56:20 2018 " "Processing started: Thu Oct 25 13:56:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540446981237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1540446981237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off motor -c motor --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off motor -c motor --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1540446981237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1540446981330 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1540446981415 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1540446981415 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1540446981415 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1540446981458 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1540446981487 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 393 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 393 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1540446981587 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1540446981588 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540446981642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1540446981642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3865 " "Implemented 3865 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540446982096 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540446982096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3676 " "Implemented 3676 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540446982096 ""} { "Info" "ICUT_CUT_TM_RAMS" "180 " "Implemented 180 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1540446982096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1540446982096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 2 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540446982257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 13:56:22 2018 " "Processing ended: Thu Oct 25 13:56:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540446982257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540446982257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540446982257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1540446982257 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540446983617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540446983626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 13:56:23 2018 " "Processing started: Thu Oct 25 13:56:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540446983626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1540446983626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off motor -c motor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off motor -c motor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1540446983626 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1540446983759 ""}
{ "Info" "0" "" "Project  = motor" {  } {  } 0 0 "Project  = motor" 0 0 "Fitter" 0 0 1540446983760 ""}
{ "Info" "0" "" "Revision = motor" {  } {  } 0 0 "Revision = motor" 0 0 "Fitter" 0 0 1540446983760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1540446983867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1540446983867 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "motor EP4CGX50CF23I7 " "Selected device EP4CGX50CF23I7 for design \"motor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540446983902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540446983942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540446983942 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540446984165 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C7 " "Device EP4CGX75CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540446984503 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23I7 " "Device EP4CGX75CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540446984503 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C7 " "Device EP4CGX50CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540446984503 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23C7 " "Device EP4CGX30CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540446984503 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23I7 " "Device EP4CGX30CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540446984503 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23C7 " "Device EP4CGX150CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540446984503 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23I7 " "Device EP4CGX150CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540446984503 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110CF23C7 " "Device EP4CGX110CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540446984503 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110CF23I7 " "Device EP4CGX110CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540446984503 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540446984503 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AB3 " "Pin ~ALTERA_NCEO~ is reserved at location AB3" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "E:/study/fpga/motor/quartus/" { { 0 { 0 ""} 0 12419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540446984511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/study/fpga/motor/quartus/" { { 0 { 0 ""} 0 12421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540446984511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/study/fpga/motor/quartus/" { { 0 { 0 ""} 0 12423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540446984511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "E:/study/fpga/motor/quartus/" { { 0 { 0 ""} 0 12425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540446984511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/study/fpga/motor/quartus/" { { 0 { 0 ""} 0 12427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540446984511 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1540446984511 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1540446984513 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1540446984775 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "clk clk(n) " "Pin \"clk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"clk(n)\"" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } { 0 "clk(n)" } } } } { "motor_test.v" "" { Text "E:/study/fpga/motor/quartus/motor_test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/study/fpga/motor/quartus/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { clk(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1540446985155 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1540446985155 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 4 " "No exact pin location assignment(s) for 1 pins of 4 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1540446985225 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540446985537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540446985537 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1540446985537 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1540446985537 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "motor.sdc " "Synopsys Design Constraints File file not found: 'motor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1540446985554 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register motor_top:motor_topEx01\|angle_cal:angle_calEx01\|step_cnt\[0\] clk " "Register motor_top:motor_topEx01\|angle_cal:angle_calEx01\|step_cnt\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1540446985563 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1540446985563 "|motor_test|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1540446985580 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1540446985581 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1540446985585 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540446985585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540446985585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540446985585 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1540446985585 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN K10 (CLKIO11, DIFFCLK_4p, REFCLK3p)) " "Automatically promoted node clk~input (placed in PIN K10 (CLKIO11, DIFFCLK_4p, REFCLK3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G23 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G23" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540446985823 ""}  } { { "motor_test.v" "" { Text "E:/study/fpga/motor/quartus/motor_test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/study/fpga/motor/quartus/" { { 0 { 0 ""} 0 12407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540446985823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540446985823 ""}  } { { "temporary_test_loc" "" { Generic "E:/study/fpga/motor/quartus/" { { 0 { 0 ""} 0 1751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540446985823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540446985823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/study/fpga/motor/quartus/" { { 0 { 0 ""} 0 6676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540446985823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/study/fpga/motor/quartus/" { { 0 { 0 ""} 0 6701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540446985823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/study/fpga/motor/quartus/" { { 0 { 0 ""} 0 2501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540446985823 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1540446985823 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/study/fpga/motor/quartus/" { { 0 { 0 ""} 0 4450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540446985823 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1540446986236 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540446986241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540446986241 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540446986247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540446986257 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1540446986266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1540446986266 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1540446986271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1540446986359 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1540446986364 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540446986364 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1540446986368 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1540446986368 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1540446986368 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540446986369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540446986369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 45 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540446986369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540446986369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540446986369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 43 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540446986369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 49 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540446986369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 49 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540446986369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 46 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540446986369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 2 0 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540446986369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 44 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540446986369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 0 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540446986369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 8 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540446986369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1540446986369 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1540446986369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540446986673 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1540446986681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540446987941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540446988379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540446988422 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540446989414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540446989414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540446989871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X35_Y34 X45_Y44 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X35_Y34 to location X45_Y44" {  } { { "loc" "" { Generic "E:/study/fpga/motor/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X35_Y34 to location X45_Y44"} { { 12 { 0 ""} 35 34 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1540446992187 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540446992187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1540446992478 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1540446992478 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540446992478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540446992481 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1540446992673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540446992708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540446993015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540446993017 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540446993467 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540446994143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/fpga/motor/quartus/output_files/motor.fit.smsg " "Generated suppressed messages file E:/study/fpga/motor/quartus/output_files/motor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540446994976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5967 " "Peak virtual memory: 5967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540446996024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 13:56:36 2018 " "Processing ended: Thu Oct 25 13:56:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540446996024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540446996024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540446996024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540446996024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1540446997260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540446997269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 13:56:37 2018 " "Processing started: Thu Oct 25 13:56:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540446997269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1540446997269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off motor -c motor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off motor -c motor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1540446997269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1540446997628 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1540446999689 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1540446999745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540447000001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 13:56:40 2018 " "Processing ended: Thu Oct 25 13:56:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540447000001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540447000001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540447000001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1540447000001 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1540447000674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1540447001344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540447001354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 13:56:41 2018 " "Processing started: Thu Oct 25 13:56:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540447001354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1540447001354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta motor -c motor " "Command: quartus_sta motor -c motor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1540447001354 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1540447001488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1540447001855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1540447001855 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447001896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447001896 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540447002289 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540447002289 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1540447002289 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1540447002289 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "motor.sdc " "Synopsys Design Constraints File file not found: 'motor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1540447002307 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register motor_top:motor_topEx01\|angle_cal:angle_calEx01\|step_cnt\[0\] clk " "Register motor_top:motor_topEx01\|angle_cal:angle_calEx01\|step_cnt\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1540447002316 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1540447002316 "|motor_test|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1540447002323 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540447002323 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1540447002328 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1540447002334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.904 " "Worst-case setup slack is 44.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.904               0.000 altera_reserved_tck  " "   44.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447002374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 altera_reserved_tck  " "    0.363               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447002382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 93.916 " "Worst-case recovery slack is 93.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.916               0.000 altera_reserved_tck  " "   93.916               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447002388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.243 " "Worst-case removal slack is 1.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.243               0.000 altera_reserved_tck  " "    1.243               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447002405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.703 " "Worst-case minimum pulse width slack is 49.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.703               0.000 altera_reserved_tck  " "   49.703               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447002409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447002409 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447002468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447002468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447002468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447002468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.915 ns " "Worst Case Available Settling Time: 342.915 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447002468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447002468 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540447002468 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1540447002479 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1540447002500 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1540447002934 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register motor_top:motor_topEx01\|angle_cal:angle_calEx01\|step_cnt\[0\] clk " "Register motor_top:motor_topEx01\|angle_cal:angle_calEx01\|step_cnt\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1540447003088 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1540447003088 "|motor_test|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540447003090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.458 " "Worst-case setup slack is 45.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.458               0.000 altera_reserved_tck  " "   45.458               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447003117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.333 " "Worst-case hold slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 altera_reserved_tck  " "    0.333               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447003126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.598 " "Worst-case recovery slack is 94.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.598               0.000 altera_reserved_tck  " "   94.598               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447003133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.097 " "Worst-case removal slack is 1.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.097               0.000 altera_reserved_tck  " "    1.097               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447003140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.693 " "Worst-case minimum pulse width slack is 49.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.693               0.000 altera_reserved_tck  " "   49.693               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447003145 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447003209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447003209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447003209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447003209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.658 ns " "Worst Case Available Settling Time: 343.658 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447003209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447003209 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540447003209 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1540447003216 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register motor_top:motor_topEx01\|angle_cal:angle_calEx01\|step_cnt\[0\] clk " "Register motor_top:motor_topEx01\|angle_cal:angle_calEx01\|step_cnt\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1540447003389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1540447003389 "|motor_test|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540447003391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.869 " "Worst-case setup slack is 47.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.869               0.000 altera_reserved_tck  " "   47.869               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447003405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 altera_reserved_tck  " "    0.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447003415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.871 " "Worst-case recovery slack is 96.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.871               0.000 altera_reserved_tck  " "   96.871               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447003422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.558 " "Worst-case removal slack is 0.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 altera_reserved_tck  " "    0.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447003430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.411 " "Worst-case minimum pulse width slack is 49.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.411               0.000 altera_reserved_tck  " "   49.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540447003435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540447003435 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447003502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447003502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447003502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447003502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.016 ns " "Worst Case Available Settling Time: 347.016 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447003502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540447003502 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540447003502 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1540447003879 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1540447003879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540447003964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 13:56:43 2018 " "Processing ended: Thu Oct 25 13:56:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540447003964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540447003964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540447003964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1540447003964 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus Prime Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1540447004669 ""}
