// Seed: 413122136
module module_0 (
    input wire id_0
    , id_7,
    output wand id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input tri1 id_5
);
  assign id_7 = id_7;
  uwire id_8 = id_0 & id_3 & 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output wand id_2,
    output wire id_3,
    input wor id_4,
    input wire id_5,
    input tri0 id_6,
    output wire id_7,
    output wand id_8,
    output supply1 id_9,
    input tri0 id_10,
    output uwire id_11,
    output wand id_12
);
  wand id_14 = id_5;
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_10,
      id_5,
      id_1,
      id_4
  );
  assign id_12 = 1 && id_4;
endmodule
