begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2014 Juergen Weiss<weiss@uni-mainz.de>  * Copyright (c) 2014 Ian Lepore<ian@freebsd.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/smp.h>
end_include

begin_include
include|#
directive|include
file|<machine/smp.h>
end_include

begin_include
include|#
directive|include
file|<machine/fdt.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr.h>
end_include

begin_define
define|#
directive|define
name|SCU_PHYSBASE
value|0x00a00000
end_define

begin_define
define|#
directive|define
name|SCU_SIZE
value|0x00001000
end_define

begin_define
define|#
directive|define
name|SCU_CONTROL_REG
value|0x00
end_define

begin_define
define|#
directive|define
name|SCU_CONTROL_ENABLE
value|(1<< 0)
end_define

begin_define
define|#
directive|define
name|SCU_CONFIG_REG
value|0x04
end_define

begin_define
define|#
directive|define
name|SCU_CONFIG_REG_NCPU_MASK
value|0x03
end_define

begin_define
define|#
directive|define
name|SCU_CPUPOWER_REG
value|0x08
end_define

begin_define
define|#
directive|define
name|SCU_INV_TAGS_REG
value|0x0c
end_define

begin_define
define|#
directive|define
name|SCU_DIAG_CONTROL
value|0x30
end_define

begin_define
define|#
directive|define
name|SCU_DIAG_DISABLE_MIGBIT
value|(1<< 0)
end_define

begin_define
define|#
directive|define
name|SCU_FILTER_START_REG
value|0x40
end_define

begin_define
define|#
directive|define
name|SCU_FILTER_END_REG
value|0x44
end_define

begin_define
define|#
directive|define
name|SCU_SECURE_ACCESS_REG
value|0x50
end_define

begin_define
define|#
directive|define
name|SCU_NONSECURE_ACCESS_REG
value|0x54
end_define

begin_define
define|#
directive|define
name|SRC_PHYSBASE
value|0x020d8000
end_define

begin_define
define|#
directive|define
name|SRC_SIZE
value|0x4000
end_define

begin_define
define|#
directive|define
name|SRC_CONTROL_REG
value|0x00
end_define

begin_define
define|#
directive|define
name|SRC_CONTROL_C1ENA_SHIFT
value|22
end_define

begin_comment
comment|/* Bit for Core 1 enable */
end_comment

begin_define
define|#
directive|define
name|SRC_CONTROL_C1RST_SHIFT
value|14
end_define

begin_comment
comment|/* Bit for Core 1 reset */
end_comment

begin_define
define|#
directive|define
name|SRC_GPR0_C1FUNC
value|0x20
end_define

begin_comment
comment|/* Register for Core 1 entry func */
end_comment

begin_define
define|#
directive|define
name|SRC_GPR1_C1ARG
value|0x24
end_define

begin_comment
comment|/* Register for Core 1 entry arg */
end_comment

begin_function
name|void
name|platform_mp_init_secondary
parameter_list|(
name|void
parameter_list|)
block|{
name|gic_init_secondary
argument_list|()
expr_stmt|;
block|}
end_function

begin_function
name|void
name|platform_mp_setmaxid
parameter_list|(
name|void
parameter_list|)
block|{
name|bus_space_handle_t
name|scu
decl_stmt|;
name|int
name|hwcpu
decl_stmt|,
name|ncpu
decl_stmt|;
name|uint32_t
name|val
decl_stmt|;
comment|/* If we've already set the global vars don't bother to do it again. */
if|if
condition|(
name|mp_ncpus
operator|!=
literal|0
condition|)
return|return;
if|if
condition|(
name|bus_space_map
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|SCU_PHYSBASE
argument_list|,
name|SCU_SIZE
argument_list|,
literal|0
argument_list|,
operator|&
name|scu
argument_list|)
operator|!=
literal|0
condition|)
name|panic
argument_list|(
literal|"Couldn't map the SCU\n"
argument_list|)
expr_stmt|;
name|val
operator|=
name|bus_space_read_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|scu
argument_list|,
name|SCU_CONFIG_REG
argument_list|)
expr_stmt|;
name|hwcpu
operator|=
operator|(
name|val
operator|&
name|SCU_CONFIG_REG_NCPU_MASK
operator|)
operator|+
literal|1
expr_stmt|;
name|bus_space_unmap
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|scu
argument_list|,
name|SCU_SIZE
argument_list|)
expr_stmt|;
name|ncpu
operator|=
name|hwcpu
expr_stmt|;
name|TUNABLE_INT_FETCH
argument_list|(
literal|"hw.ncpu"
argument_list|,
operator|&
name|ncpu
argument_list|)
expr_stmt|;
if|if
condition|(
name|ncpu
operator|<
literal|1
operator|||
name|ncpu
operator|>
name|hwcpu
condition|)
name|ncpu
operator|=
name|hwcpu
expr_stmt|;
name|mp_ncpus
operator|=
name|ncpu
expr_stmt|;
name|mp_maxid
operator|=
name|ncpu
operator|-
literal|1
expr_stmt|;
block|}
end_function

begin_function
name|int
name|platform_mp_probe
parameter_list|(
name|void
parameter_list|)
block|{
comment|/* I think platform_mp_setmaxid must get called first, but be safe. */
if|if
condition|(
name|mp_ncpus
operator|==
literal|0
condition|)
name|platform_mp_setmaxid
argument_list|()
expr_stmt|;
return|return
operator|(
name|mp_ncpus
operator|>
literal|1
operator|)
return|;
block|}
end_function

begin_function
name|void
name|platform_mp_start_ap
parameter_list|(
name|void
parameter_list|)
block|{
name|bus_space_handle_t
name|scu
decl_stmt|;
name|bus_space_handle_t
name|src
decl_stmt|;
name|uint32_t
name|val
decl_stmt|;
name|int
name|i
decl_stmt|;
if|if
condition|(
name|bus_space_map
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|SCU_PHYSBASE
argument_list|,
name|SCU_SIZE
argument_list|,
literal|0
argument_list|,
operator|&
name|scu
argument_list|)
operator|!=
literal|0
condition|)
name|panic
argument_list|(
literal|"Couldn't map the SCU\n"
argument_list|)
expr_stmt|;
if|if
condition|(
name|bus_space_map
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|SRC_PHYSBASE
argument_list|,
name|SRC_SIZE
argument_list|,
literal|0
argument_list|,
operator|&
name|src
argument_list|)
operator|!=
literal|0
condition|)
name|panic
argument_list|(
literal|"Couldn't map the system reset controller (SRC)\n"
argument_list|)
expr_stmt|;
comment|/* 	 * Invalidate SCU cache tags.  The 0x0000ffff constant invalidates all 	 * ways on all cores 0-3.  Per the ARM docs, it's harmless to write to 	 * the bits for cores that are not present. 	 */
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|scu
argument_list|,
name|SCU_INV_TAGS_REG
argument_list|,
literal|0x0000ffff
argument_list|)
expr_stmt|;
comment|/* 	 * Erratum ARM/MP: 764369 (problems with cache maintenance). 	 * Setting the "disable-migratory bit" in the undocumented SCU 	 * Diagnostic Control Register helps work around the problem. 	 */
name|val
operator|=
name|bus_space_read_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|scu
argument_list|,
name|SCU_DIAG_CONTROL
argument_list|)
expr_stmt|;
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|scu
argument_list|,
name|SCU_DIAG_CONTROL
argument_list|,
name|val
operator||
name|SCU_DIAG_DISABLE_MIGBIT
argument_list|)
expr_stmt|;
comment|/* 	 * Enable the SCU, then clean the cache on this core.  After these two 	 * operations the cache tag ram in the SCU is coherent with the contents 	 * of the cache on this core.  The other cores aren't running yet so 	 * their caches can't contain valid data yet, but we've initialized 	 * their SCU tag ram above, so they will be coherent from startup. 	 */
name|val
operator|=
name|bus_space_read_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|scu
argument_list|,
name|SCU_CONTROL_REG
argument_list|)
expr_stmt|;
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|scu
argument_list|,
name|SCU_CONTROL_REG
argument_list|,
name|val
operator||
name|SCU_CONTROL_ENABLE
argument_list|)
expr_stmt|;
name|cpu_idcache_wbinv_all
argument_list|()
expr_stmt|;
comment|/* 	 * For each AP core, set the entry point address and argument registers, 	 * and set the core-enable and core-reset bits in the control register. 	 */
name|val
operator|=
name|bus_space_read_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|src
argument_list|,
name|SRC_CONTROL_REG
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|1
init|;
name|i
operator|<
name|mp_ncpus
condition|;
name|i
operator|++
control|)
block|{
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|src
argument_list|,
name|SRC_GPR0_C1FUNC
operator|+
literal|8
operator|*
name|i
argument_list|,
name|pmap_kextract
argument_list|(
operator|(
name|vm_offset_t
operator|)
name|mpentry
argument_list|)
argument_list|)
expr_stmt|;
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|src
argument_list|,
name|SRC_GPR1_C1ARG
operator|+
literal|8
operator|*
name|i
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|val
operator||=
operator|(
operator|(
literal|1
operator|<<
operator|(
name|SRC_CONTROL_C1ENA_SHIFT
operator|-
literal|1
operator|+
name|i
operator|)
operator|)
operator||
operator|(
literal|1
operator|<<
operator|(
name|SRC_CONTROL_C1RST_SHIFT
operator|-
literal|1
operator|+
name|i
operator|)
operator|)
operator|)
expr_stmt|;
block|}
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|src
argument_list|,
literal|0
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|armv7_sev
argument_list|()
expr_stmt|;
name|bus_space_unmap
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|scu
argument_list|,
name|SCU_SIZE
argument_list|)
expr_stmt|;
name|bus_space_unmap
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|src
argument_list|,
name|SRC_SIZE
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|platform_ipi_send
parameter_list|(
name|cpuset_t
name|cpus
parameter_list|,
name|u_int
name|ipi
parameter_list|)
block|{
name|pic_ipi_send
argument_list|(
name|cpus
argument_list|,
name|ipi
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

