<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsInstructionSelector.cpp source code [llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsInstructionSelector.cpp.html'>MipsInstructionSelector.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MipsInstructionSelector.cpp ------------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the InstructionSelector class for</i></td></tr>
<tr><th id="10">10</th><td><i>/// Mips.</i></td></tr>
<tr><th id="11">11</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/MipsInstPrinter.h.html">"MCTargetDesc/MipsInstPrinter.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MipsMachineFunction.h.html">"MipsMachineFunction.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MipsRegisterBankInfo.h.html">"MipsRegisterBankInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MipsTargetMachine.h.html">"MipsTargetMachine.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h.html">"llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mips-isel"</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>namespace</b> {</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATE_BITSET" data-ref="_M/GET_GLOBALISEL_PREDICATE_BITSET">GET_GLOBALISEL_PREDICATE_BITSET</dfn></u></td></tr>
<tr><th id="28">28</th><td><u>#include <span class='error' title="&apos;MipsGenGlobalISel.inc&apos; file not found">"MipsGenGlobalISel.inc"</span></u></td></tr>
<tr><th id="29">29</th><td><u>#undef <a class="macro" href="#27" data-ref="_M/GET_GLOBALISEL_PREDICATE_BITSET">GET_GLOBALISEL_PREDICATE_BITSET</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MipsInstructionSelector" title='(anonymous namespace)::MipsInstructionSelector' data-ref="(anonymousnamespace)::MipsInstructionSelector">MipsInstructionSelector</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> {</td></tr>
<tr><th id="32">32</th><td><b>public</b>:</td></tr>
<tr><th id="33">33</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_123MipsInstructionSelectorC1ERKN4llvm17MipsTargetMachineERKNS1_13MipsSubtargetERKNS1_20MipsRegisterBankInfoE" title='(anonymous namespace)::MipsInstructionSelector::MipsInstructionSelector' data-type='void (anonymous namespace)::MipsInstructionSelector::MipsInstructionSelector(const llvm::MipsTargetMachine &amp; TM, const llvm::MipsSubtarget &amp; STI, const llvm::MipsRegisterBankInfo &amp; RBI)' data-ref="_ZN12_GLOBAL__N_123MipsInstructionSelectorC1ERKN4llvm17MipsTargetMachineERKNS1_13MipsSubtargetERKNS1_20MipsRegisterBankInfoE">MipsInstructionSelector</a>(<em>const</em> <a class="type" href="MipsTargetMachine.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine">MipsTargetMachine</a> &amp;<dfn class="local col4 decl" id="4TM" title='TM' data-type='const llvm::MipsTargetMachine &amp;' data-ref="4TM">TM</dfn>, <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col5 decl" id="5STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="5STI">STI</dfn>,</td></tr>
<tr><th id="34">34</th><td>                          <em>const</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo">MipsRegisterBankInfo</a> &amp;<dfn class="local col6 decl" id="6RBI" title='RBI' data-type='const llvm::MipsRegisterBankInfo &amp;' data-ref="6RBI">RBI</dfn>);</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::MipsInstructionSelector::select' data-type='bool (anonymous namespace)::MipsInstructionSelector::select(llvm::MachineInstr &amp; I, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">select</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="7I">I</dfn>, <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col8 decl" id="8CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="8CoverageInfo">CoverageInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="37">37</th><td>  <em>static</em> <em>const</em> <em>char</em> *<dfn class="tu decl def" id="_ZN12_GLOBAL__N_123MipsInstructionSelector7getNameEv" title='(anonymous namespace)::MipsInstructionSelector::getName' data-type='static const char * (anonymous namespace)::MipsInstructionSelector::getName()' data-ref="_ZN12_GLOBAL__N_123MipsInstructionSelector7getNameEv">getName</dfn>() { <b>return</b> <a class="macro" href="#21" title="&quot;mips-isel&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>; }</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>private</b>:</td></tr>
<tr><th id="40">40</th><td>  <em>bool</em> <dfn class="tu decl" id="_ZNK12_GLOBAL__N_123MipsInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::MipsInstructionSelector::selectImpl' data-type='bool (anonymous namespace)::MipsInstructionSelector::selectImpl(llvm::MachineInstr &amp; I, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_123MipsInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">selectImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="9I">I</dfn>, <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col0 decl" id="10CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="10CoverageInfo">CoverageInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="41">41</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_123MipsInstructionSelector19materialize32BitImmEjN4llvm5APIntERNS1_16MachineIRBuilderE" title='(anonymous namespace)::MipsInstructionSelector::materialize32BitImm' data-type='bool (anonymous namespace)::MipsInstructionSelector::materialize32BitImm(unsigned int DestReg, llvm::APInt Imm, llvm::MachineIRBuilder &amp; B) const' data-ref="_ZNK12_GLOBAL__N_123MipsInstructionSelector19materialize32BitImmEjN4llvm5APIntERNS1_16MachineIRBuilderE">materialize32BitImm</a>(<em>unsigned</em> <dfn class="local col1 decl" id="11DestReg" title='DestReg' data-type='unsigned int' data-ref="11DestReg">DestReg</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col2 decl" id="12Imm" title='Imm' data-type='llvm::APInt' data-ref="12Imm">Imm</dfn>,</td></tr>
<tr><th id="42">42</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="13B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="13B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="43">43</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_123MipsInstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::MipsInstructionSelector::selectCopy' data-type='bool (anonymous namespace)::MipsInstructionSelector::selectCopy(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_123MipsInstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectCopy</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="14I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="15MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="15MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <em>const</em> <a class="type" href="MipsTargetMachine.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine">MipsTargetMachine</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::MipsInstructionSelector::TM" title='(anonymous namespace)::MipsInstructionSelector::TM' data-type='const llvm::MipsTargetMachine &amp;' data-ref="(anonymousnamespace)::MipsInstructionSelector::TM">TM</dfn>;</td></tr>
<tr><th id="46">46</th><td>  <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::MipsInstructionSelector::STI" title='(anonymous namespace)::MipsInstructionSelector::STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="(anonymousnamespace)::MipsInstructionSelector::STI">STI</dfn>;</td></tr>
<tr><th id="47">47</th><td>  <em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::MipsInstructionSelector::TII" title='(anonymous namespace)::MipsInstructionSelector::TII' data-type='const llvm::MipsInstrInfo &amp;' data-ref="(anonymousnamespace)::MipsInstructionSelector::TII">TII</dfn>;</td></tr>
<tr><th id="48">48</th><td>  <em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo">MipsRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::MipsInstructionSelector::TRI" title='(anonymous namespace)::MipsInstructionSelector::TRI' data-type='const llvm::MipsRegisterInfo &amp;' data-ref="(anonymousnamespace)::MipsInstructionSelector::TRI">TRI</dfn>;</td></tr>
<tr><th id="49">49</th><td>  <em>const</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo">MipsRegisterBankInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::MipsInstructionSelector::RBI" title='(anonymous namespace)::MipsInstructionSelector::RBI' data-type='const llvm::MipsRegisterBankInfo &amp;' data-ref="(anonymousnamespace)::MipsInstructionSelector::RBI">RBI</dfn>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATES_DECL" data-ref="_M/GET_GLOBALISEL_PREDICATES_DECL">GET_GLOBALISEL_PREDICATES_DECL</dfn></u></td></tr>
<tr><th id="52">52</th><td><u>#include "MipsGenGlobalISel.inc"</u></td></tr>
<tr><th id="53">53</th><td><u>#undef <a class="macro" href="#51" data-ref="_M/GET_GLOBALISEL_PREDICATES_DECL">GET_GLOBALISEL_PREDICATES_DECL</a></u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_TEMPORARIES_DECL" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_DECL">GET_GLOBALISEL_TEMPORARIES_DECL</dfn></u></td></tr>
<tr><th id="56">56</th><td><u>#include "MipsGenGlobalISel.inc"</u></td></tr>
<tr><th id="57">57</th><td><u>#undef <a class="macro" href="#55" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_DECL">GET_GLOBALISEL_TEMPORARIES_DECL</a></u></td></tr>
<tr><th id="58">58</th><td>};</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_IMPL" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</dfn></u></td></tr>
<tr><th id="63">63</th><td><u>#include "MipsGenGlobalISel.inc"</u></td></tr>
<tr><th id="64">64</th><td><u>#undef <a class="macro" href="#62" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</a></u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><a class="tu type" href="#(anonymousnamespace)::MipsInstructionSelector" title='(anonymous namespace)::MipsInstructionSelector' data-ref="(anonymousnamespace)::MipsInstructionSelector">MipsInstructionSelector</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_123MipsInstructionSelectorC1ERKN4llvm17MipsTargetMachineERKNS1_13MipsSubtargetERKNS1_20MipsRegisterBankInfoE" title='(anonymous namespace)::MipsInstructionSelector::MipsInstructionSelector' data-type='void (anonymous namespace)::MipsInstructionSelector::MipsInstructionSelector(const llvm::MipsTargetMachine &amp; TM, const llvm::MipsSubtarget &amp; STI, const llvm::MipsRegisterBankInfo &amp; RBI)' data-ref="_ZN12_GLOBAL__N_123MipsInstructionSelectorC1ERKN4llvm17MipsTargetMachineERKNS1_13MipsSubtargetERKNS1_20MipsRegisterBankInfoE">MipsInstructionSelector</dfn>(</td></tr>
<tr><th id="67">67</th><td>    <em>const</em> <a class="type" href="MipsTargetMachine.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine">MipsTargetMachine</a> &amp;<dfn class="local col6 decl" id="16TM" title='TM' data-type='const llvm::MipsTargetMachine &amp;' data-ref="16TM">TM</dfn>, <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col7 decl" id="17STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="17STI">STI</dfn>,</td></tr>
<tr><th id="68">68</th><td>    <em>const</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo">MipsRegisterBankInfo</a> &amp;<dfn class="local col8 decl" id="18RBI" title='RBI' data-type='const llvm::MipsRegisterBankInfo &amp;' data-ref="18RBI">RBI</dfn>)</td></tr>
<tr><th id="69">69</th><td>    : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZN4llvm19InstructionSelectorC1Ev" title='llvm::InstructionSelector::InstructionSelector' data-ref="_ZN4llvm19InstructionSelectorC1Ev">(</a>), <a class="tu member" href="#(anonymousnamespace)::MipsInstructionSelector::TM" title='(anonymous namespace)::MipsInstructionSelector::TM' data-use='w' data-ref="(anonymousnamespace)::MipsInstructionSelector::TM">TM</a>(<a class="local col6 ref" href="#16TM" title='TM' data-ref="16TM">TM</a>), <a class="tu member" href="#(anonymousnamespace)::MipsInstructionSelector::STI" title='(anonymous namespace)::MipsInstructionSelector::STI' data-use='w' data-ref="(anonymousnamespace)::MipsInstructionSelector::STI">STI</a>(<a class="local col7 ref" href="#17STI" title='STI' data-ref="17STI">STI</a>), <a class="tu member" href="#(anonymousnamespace)::MipsInstructionSelector::TII" title='(anonymous namespace)::MipsInstructionSelector::TII' data-use='w' data-ref="(anonymousnamespace)::MipsInstructionSelector::TII">TII</a>(*<a class="local col7 ref" href="#17STI" title='STI' data-ref="17STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</a>()),</td></tr>
<tr><th id="70">70</th><td>      <a class="tu member" href="#(anonymousnamespace)::MipsInstructionSelector::TRI" title='(anonymous namespace)::MipsInstructionSelector::TRI' data-use='w' data-ref="(anonymousnamespace)::MipsInstructionSelector::TRI">TRI</a>(*<a class="local col7 ref" href="#17STI" title='STI' data-ref="17STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15getRegisterInfoEv" title='llvm::MipsSubtarget::getRegisterInfo' data-ref="_ZNK4llvm13MipsSubtarget15getRegisterInfoEv">getRegisterInfo</a>()), <a class="tu member" href="#(anonymousnamespace)::MipsInstructionSelector::RBI" title='(anonymous namespace)::MipsInstructionSelector::RBI' data-use='w' data-ref="(anonymousnamespace)::MipsInstructionSelector::RBI">RBI</a>(<a class="local col8 ref" href="#18RBI" title='RBI' data-ref="18RBI">RBI</a>),</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATES_INIT" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</dfn></u></td></tr>
<tr><th id="73">73</th><td><u>#include <span class='error' title="&apos;MipsGenGlobalISel.inc&apos; file not found">"MipsGenGlobalISel.inc"</span></u></td></tr>
<tr><th id="74">74</th><td><u>#undef <a class="macro" href="#72" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</a></u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_TEMPORARIES_INIT" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</dfn></u></td></tr>
<tr><th id="76">76</th><td><u>#include "MipsGenGlobalISel.inc"</u></td></tr>
<tr><th id="77">77</th><td><u>#undef <a class="macro" href="#75" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</a></u></td></tr>
<tr><th id="78">78</th><td>{</td></tr>
<tr><th id="79">79</th><td>}</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsInstructionSelector" title='(anonymous namespace)::MipsInstructionSelector' data-ref="(anonymousnamespace)::MipsInstructionSelector">MipsInstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_123MipsInstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::MipsInstructionSelector::selectCopy' data-type='bool (anonymous namespace)::MipsInstructionSelector::selectCopy(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_123MipsInstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="19I">I</dfn>,</td></tr>
<tr><th id="82">82</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="20MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="20MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="83">83</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="21DstReg" title='DstReg' data-type='unsigned int' data-ref="21DstReg">DstReg</dfn> = <a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="84">84</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#21DstReg" title='DstReg' data-ref="21DstReg">DstReg</a>))</td></tr>
<tr><th id="85">85</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col2 decl" id="22RegBank" title='RegBank' data-type='const llvm::RegisterBank *' data-ref="22RegBank">RegBank</dfn> = RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="88">88</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="23DstSize" title='DstSize' data-type='const unsigned int' data-ref="23DstSize">DstSize</dfn> = <a class="local col0 ref" href="#20MRI" title='MRI' data-ref="20MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#21DstReg" title='DstReg' data-ref="21DstReg">DstReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="24RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="24RC">RC</dfn> = &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="91">91</th><td>  <b>if</b> (RegBank-&gt;getID() == Mips::<span class='error' title="no member named &apos;FPRBRegBankID&apos; in namespace &apos;llvm::Mips&apos;">FPRBRegBankID</span>) {</td></tr>
<tr><th id="92">92</th><td>    <b>if</b> (<a class="local col3 ref" href="#23DstSize" title='DstSize' data-ref="23DstSize">DstSize</a> == <var>32</var>)</td></tr>
<tr><th id="93">93</th><td>      RC = &amp;Mips::<span class='error' title="no member named &apos;FGR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR32RegClass</span>;</td></tr>
<tr><th id="94">94</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#23DstSize" title='DstSize' data-ref="23DstSize">DstSize</a> == <var>64</var>)</td></tr>
<tr><th id="95">95</th><td>      RC = STI.isFP64bit() ? &amp;Mips::<span class='error' title="no member named &apos;FGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR64RegClass</span> : &amp;Mips::<span class='error' title="no member named &apos;AFGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">AFGR64RegClass</span>;</td></tr>
<tr><th id="96">96</th><td>    <b>else</b></td></tr>
<tr><th id="97">97</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported destination size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsInstructionSelector.cpp&quot;, 97)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported destination size"</q>);</td></tr>
<tr><th id="98">98</th><td>  }</td></tr>
<tr><th id="99">99</th><td>  <b>if</b> (!RBI.constrainGenericRegister(DstReg, *RC, MRI)) {</td></tr>
<tr><th id="100">100</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain &quot; &lt;&lt; TII.getName(I.getOpcode()) &lt;&lt; &quot; operand\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain "</q> &lt;&lt; TII.<span class='error' title="no member named &apos;getName&apos; in &apos;llvm::MipsInstrInfo&apos;">getName</span>(I.getOpcode())</td></tr>
<tr><th id="101">101</th><td>                      &lt;&lt; <q>" operand\n"</q>);</td></tr>
<tr><th id="102">102</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="103">103</th><td>  }</td></tr>
<tr><th id="104">104</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsInstructionSelector" title='(anonymous namespace)::MipsInstructionSelector' data-ref="(anonymousnamespace)::MipsInstructionSelector">MipsInstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_123MipsInstructionSelector19materialize32BitImmEjN4llvm5APIntERNS1_16MachineIRBuilderE" title='(anonymous namespace)::MipsInstructionSelector::materialize32BitImm' data-type='bool (anonymous namespace)::MipsInstructionSelector::materialize32BitImm(unsigned int DestReg, llvm::APInt Imm, llvm::MachineIRBuilder &amp; B) const' data-ref="_ZNK12_GLOBAL__N_123MipsInstructionSelector19materialize32BitImmEjN4llvm5APIntERNS1_16MachineIRBuilderE">materialize32BitImm</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="25DestReg" title='DestReg' data-type='unsigned int' data-ref="25DestReg">DestReg</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col6 decl" id="26Imm" title='Imm' data-type='llvm::APInt' data-ref="26Imm">Imm</dfn>,</td></tr>
<tr><th id="108">108</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="27B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="27B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="109">109</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Imm.getBitWidth() == 32 &amp;&amp; &quot;Unsupported immediate size.&quot;) ? void (0) : __assert_fail (&quot;Imm.getBitWidth() == 32 &amp;&amp; \&quot;Unsupported immediate size.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsInstructionSelector.cpp&quot;, 109, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#26Imm" title='Imm' data-ref="26Imm">Imm</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() == <var>32</var> &amp;&amp; <q>"Unsupported immediate size."</q>);</td></tr>
<tr><th id="110">110</th><td>  <i>// Ori zero extends immediate. Used for values with zeros in high 16 bits.</i></td></tr>
<tr><th id="111">111</th><td>  <b>if</b> (<a class="local col6 ref" href="#26Imm" title='Imm' data-ref="26Imm">Imm</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getHiBitsEj" title='llvm::APInt::getHiBits' data-ref="_ZNK4llvm5APInt9getHiBitsEj">getHiBits</a>(<var>16</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11isNullValueEv" title='llvm::APInt::isNullValue' data-ref="_ZNK4llvm5APInt11isNullValueEv">isNullValue</a>()) {</td></tr>
<tr><th id="112">112</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="28Inst" title='Inst' data-type='llvm::MachineInstr *' data-ref="28Inst">Inst</dfn> = B.buildInstr(Mips::<span class='error' title="no member named &apos;ORi&apos; in namespace &apos;llvm::Mips&apos;">ORi</span>, {DestReg}, {Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>})</td></tr>
<tr><th id="113">113</th><td>                             .addImm(Imm.getLoBits(<var>16</var>).getLimitedValue());</td></tr>
<tr><th id="114">114</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Inst, TII, TRI, RBI);</td></tr>
<tr><th id="115">115</th><td>  }</td></tr>
<tr><th id="116">116</th><td>  <i>// Lui places immediate in high 16 bits and sets low 16 bits to zero.</i></td></tr>
<tr><th id="117">117</th><td>  <b>if</b> (<a class="local col6 ref" href="#26Imm" title='Imm' data-ref="26Imm">Imm</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>16</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11isNullValueEv" title='llvm::APInt::isNullValue' data-ref="_ZNK4llvm5APInt11isNullValueEv">isNullValue</a>()) {</td></tr>
<tr><th id="118">118</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="29Inst" title='Inst' data-type='llvm::MachineInstr *' data-ref="29Inst">Inst</dfn> = B.buildInstr(Mips::<span class='error' title="no member named &apos;LUi&apos; in namespace &apos;llvm::Mips&apos;">LUi</span>, {DestReg}, {})</td></tr>
<tr><th id="119">119</th><td>                             .addImm(Imm.getHiBits(<var>16</var>).getLimitedValue());</td></tr>
<tr><th id="120">120</th><td>    <b>return</b> constrainSelectedInstRegOperands(*Inst, TII, TRI, RBI);</td></tr>
<tr><th id="121">121</th><td>  }</td></tr>
<tr><th id="122">122</th><td>  <i>// ADDiu sign extends immediate. Used for values with 1s in high 17 bits.</i></td></tr>
<tr><th id="123">123</th><td>  <b>if</b> (<a class="local col6 ref" href="#26Imm" title='Imm' data-ref="26Imm">Imm</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12isSignedIntNEj" title='llvm::APInt::isSignedIntN' data-ref="_ZNK4llvm5APInt12isSignedIntNEj">isSignedIntN</a>(<var>16</var>)) {</td></tr>
<tr><th id="124">124</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="30Inst" title='Inst' data-type='llvm::MachineInstr *' data-ref="30Inst">Inst</dfn> = B.buildInstr(Mips::<span class='error' title="no member named &apos;ADDiu&apos; in namespace &apos;llvm::Mips&apos;">ADDiu</span>, {DestReg}, {Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>})</td></tr>
<tr><th id="125">125</th><td>                             .addImm(Imm.getLoBits(<var>16</var>).getLimitedValue());</td></tr>
<tr><th id="126">126</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Inst, TII, TRI, RBI);</td></tr>
<tr><th id="127">127</th><td>  }</td></tr>
<tr><th id="128">128</th><td>  <i>// Values that cannot be materialized with single immediate instruction.</i></td></tr>
<tr><th id="129">129</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31LUiReg" title='LUiReg' data-type='unsigned int' data-ref="31LUiReg">LUiReg</dfn> = B.getMRI()-&gt;createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="130">130</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="32LUi" title='LUi' data-type='llvm::MachineInstr *' data-ref="32LUi">LUi</dfn> = B.buildInstr(<span class='error' title="no member named &apos;LUi&apos; in namespace &apos;llvm::Mips&apos;; did you mean simply &apos;LUi&apos;?">Mips</span>::LUi, {LUiReg}, {})</td></tr>
<tr><th id="131">131</th><td>                          .addImm(Imm.getHiBits(<var>16</var>).getLimitedValue());</td></tr>
<tr><th id="132">132</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="33ORi" title='ORi' data-type='llvm::MachineInstr *' data-ref="33ORi">ORi</dfn> = B.buildInstr(<span class='error' title="no member named &apos;ORi&apos; in namespace &apos;llvm::Mips&apos;; did you mean simply &apos;ORi&apos;?">Mips</span>::ORi, {DestReg}, {LUiReg})</td></tr>
<tr><th id="133">133</th><td>                          .addImm(Imm.getLoBits(<var>16</var>).getLimitedValue());</td></tr>
<tr><th id="134">134</th><td>  <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*LUi, TII, TRI, RBI))</td></tr>
<tr><th id="135">135</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="136">136</th><td>  <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*ORi, TII, TRI, RBI))</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="138">138</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i class="doc" data-doc="_ZL21selectLoadStoreOpCodejj">/// Returning Opc indicates that we failed to select MIPS instruction opcode.</i></td></tr>
<tr><th id="142">142</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL21selectLoadStoreOpCodejj" title='selectLoadStoreOpCode' data-type='unsigned int selectLoadStoreOpCode(unsigned int Opc, unsigned int MemSizeInBytes)' data-ref="_ZL21selectLoadStoreOpCodejj">selectLoadStoreOpCode</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="34Opc" title='Opc' data-type='unsigned int' data-ref="34Opc">Opc</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="35MemSizeInBytes" title='MemSizeInBytes' data-type='unsigned int' data-ref="35MemSizeInBytes">MemSizeInBytes</dfn>) {</td></tr>
<tr><th id="143">143</th><td>  <b>if</b> (<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>)</td></tr>
<tr><th id="144">144</th><td>    <b>switch</b> (<a class="local col5 ref" href="#35MemSizeInBytes" title='MemSizeInBytes' data-ref="35MemSizeInBytes">MemSizeInBytes</a>) {</td></tr>
<tr><th id="145">145</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="146">146</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;SW&apos; in namespace &apos;llvm::Mips&apos;">SW</span>;</td></tr>
<tr><th id="147">147</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="148">148</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;SH&apos; in namespace &apos;llvm::Mips&apos;">SH</span>;</td></tr>
<tr><th id="149">149</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="150">150</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;SB&apos; in namespace &apos;llvm::Mips&apos;">SB</span>;</td></tr>
<tr><th id="151">151</th><td>    <b>default</b>:</td></tr>
<tr><th id="152">152</th><td>      <b>return</b> <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc">Opc</a>;</td></tr>
<tr><th id="153">153</th><td>    }</td></tr>
<tr><th id="154">154</th><td>  <b>else</b></td></tr>
<tr><th id="155">155</th><td>    <i>// Unspecified extending load is selected into zeroExtending load.</i></td></tr>
<tr><th id="156">156</th><td>    <b>switch</b> (<a class="local col5 ref" href="#35MemSizeInBytes" title='MemSizeInBytes' data-ref="35MemSizeInBytes">MemSizeInBytes</a>) {</td></tr>
<tr><th id="157">157</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="158">158</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;LW&apos; in namespace &apos;llvm::Mips&apos;">LW</span>;</td></tr>
<tr><th id="159">159</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="160">160</th><td>      <b>return</b> Opc == TargetOpcode::G_SEXTLOAD ? Mips::<span class='error' title="no member named &apos;LH&apos; in namespace &apos;llvm::Mips&apos;">LH</span> : Mips::<span class='error' title="no member named &apos;LHu&apos; in namespace &apos;llvm::Mips&apos;">LHu</span>;</td></tr>
<tr><th id="161">161</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="162">162</th><td>      <b>return</b> Opc == TargetOpcode::G_SEXTLOAD ? Mips::<span class='error' title="no member named &apos;LB&apos; in namespace &apos;llvm::Mips&apos;">LB</span> : Mips::<span class='error' title="no member named &apos;LBu&apos; in namespace &apos;llvm::Mips&apos;">LBu</span>;</td></tr>
<tr><th id="163">163</th><td>    <b>default</b>:</td></tr>
<tr><th id="164">164</th><td>      <b>return</b> <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc">Opc</a>;</td></tr>
<tr><th id="165">165</th><td>    }</td></tr>
<tr><th id="166">166</th><td>}</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsInstructionSelector" title='(anonymous namespace)::MipsInstructionSelector' data-ref="(anonymousnamespace)::MipsInstructionSelector">MipsInstructionSelector</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::MipsInstructionSelector::select' data-type='bool (anonymous namespace)::MipsInstructionSelector::select(llvm::MachineInstr &amp; I, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">select</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="36I">I</dfn>,</td></tr>
<tr><th id="169">169</th><td>                                     <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col7 decl" id="37CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="37CoverageInfo">CoverageInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="38MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="38MBB">MBB</dfn> = *<a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="172">172</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="39MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="39MF">MF</dfn> = *<a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="173">173</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="40MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="40MRI">MRI</dfn> = <a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/CodeGen/TargetOpcodes.h.html#_ZN4llvm22isPreISelGenericOpcodeEj" title='llvm::isPreISelGenericOpcode' data-ref="_ZN4llvm22isPreISelGenericOpcodeEj">isPreISelGenericOpcode</a>(<a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="176">176</th><td>    <b>if</b> (<a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="177">177</th><td>      <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_123MipsInstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::MipsInstructionSelector::selectCopy' data-use='c' data-ref="_ZNK12_GLOBAL__N_123MipsInstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectCopy</a>(<span class='refarg'><a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a></span>, <span class='refarg'><a class="local col0 ref" href="#40MRI" title='MRI' data-ref="40MRI">MRI</a></span>);</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <b>if</b> (<a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace"><span class='error' title="no member named &apos;G_MUL&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;llvm::TargetOpcode::G_MUL&apos;?">Mips</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#211" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL">G_MUL</a></span>) {</td></tr>
<tr><th id="183">183</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="41Mul" title='Mul' data-type='llvm::MachineInstr *' data-ref="41Mul">Mul</dfn> = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;MUL&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;llvm::ISD::MUL&apos;?">Mips</span>::MUL))</td></tr>
<tr><th id="184">184</th><td>                            .add(I.getOperand(<var>0</var>))</td></tr>
<tr><th id="185">185</th><td>                            .add(I.getOperand(<var>1</var>))</td></tr>
<tr><th id="186">186</th><td>                            .add(I.getOperand(<var>2</var>));</td></tr>
<tr><th id="187">187</th><td>    <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Mul, TII, TRI, RBI))</td></tr>
<tr><th id="188">188</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="189">189</th><td>    <a class="local col1 ref" href="#41Mul" title='Mul' data-ref="41Mul">Mul</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>true</b>);</td></tr>
<tr><th id="190">190</th><td>    <a class="local col1 ref" href="#41Mul" title='Mul' data-ref="41Mul">Mul</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>true</b>);</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="193">193</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="194">194</th><td>  }</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_123MipsInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::MipsInstructionSelector::selectImpl' data-use='c' data-ref="_ZNK12_GLOBAL__N_123MipsInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a></span>, <span class='refarg'><a class="local col7 ref" href="#37CoverageInfo" title='CoverageInfo' data-ref="37CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="197">197</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr *' data-ref="42MI">MI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="200">200</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">TargetOpcode</span>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <b>switch</b> (<a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="203">203</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#418" title='llvm::TargetOpcode::G_UMULH' data-ref="llvm::TargetOpcode::G_UMULH">G_UMULH</a>: {</td></tr>
<tr><th id="204">204</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="43PseudoMULTuReg" title='PseudoMULTuReg' data-type='unsigned int' data-ref="43PseudoMULTuReg">PseudoMULTuReg</dfn> = MRI.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;ACC64RegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC64RegClass</span>);</td></tr>
<tr><th id="205">205</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="44PseudoMULTu" title='PseudoMULTu' data-type='llvm::MachineInstr *' data-ref="44PseudoMULTu">PseudoMULTu</dfn>, *<dfn class="local col5 decl" id="45PseudoMove" title='PseudoMove' data-type='llvm::MachineInstr *' data-ref="45PseudoMove">PseudoMove</dfn>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>    PseudoMULTu = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;PseudoMULTu&apos; in namespace &apos;llvm::Mips&apos;; did you mean simply &apos;PseudoMULTu&apos;?">Mips</span>::PseudoMULTu))</td></tr>
<tr><th id="208">208</th><td>                      .addDef(PseudoMULTuReg)</td></tr>
<tr><th id="209">209</th><td>                      .add(I.getOperand(<var>1</var>))</td></tr>
<tr><th id="210">210</th><td>                      .add(I.getOperand(<var>2</var>));</td></tr>
<tr><th id="211">211</th><td>    <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*PseudoMULTu, TII, TRI, RBI))</td></tr>
<tr><th id="212">212</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    PseudoMove = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;PseudoMFHI&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;PseudoMove&apos;?">Mips</span>::PseudoMFHI))</td></tr>
<tr><th id="215">215</th><td>                     .addDef(I.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="216">216</th><td>                     .addUse(PseudoMULTuReg);</td></tr>
<tr><th id="217">217</th><td>    <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*PseudoMove, TII, TRI, RBI))</td></tr>
<tr><th id="218">218</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>    <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="221">221</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="222">222</th><td>  }</td></tr>
<tr><th id="223">223</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#494" title='llvm::TargetOpcode::G_GEP' data-ref="llvm::TargetOpcode::G_GEP">G_GEP</a>: {</td></tr>
<tr><th id="224">224</th><td>    MI = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;ADDu&apos; in namespace &apos;llvm::Mips&apos;">ADDu</span>))</td></tr>
<tr><th id="225">225</th><td>             .add(I.getOperand(<var>0</var>))</td></tr>
<tr><th id="226">226</th><td>             .add(I.getOperand(<var>1</var>))</td></tr>
<tr><th id="227">227</th><td>             .add(I.getOperand(<var>2</var>));</td></tr>
<tr><th id="228">228</th><td>    <b>break</b>;</td></tr>
<tr><th id="229">229</th><td>  }</td></tr>
<tr><th id="230">230</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX">G_FRAME_INDEX</a>: {</td></tr>
<tr><th id="231">231</th><td>    MI = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;ADDiu&apos; in namespace &apos;llvm::Mips&apos;">ADDiu</span>))</td></tr>
<tr><th id="232">232</th><td>             .add(I.getOperand(<var>0</var>))</td></tr>
<tr><th id="233">233</th><td>             .add(I.getOperand(<var>1</var>))</td></tr>
<tr><th id="234">234</th><td>             .addImm(<var>0</var>);</td></tr>
<tr><th id="235">235</th><td>    <b>break</b>;</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#320" title='llvm::TargetOpcode::G_BRCOND' data-ref="llvm::TargetOpcode::G_BRCOND">G_BRCOND</a>: {</td></tr>
<tr><th id="238">238</th><td>    MI = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;BNE&apos; in namespace &apos;llvm::Mips&apos;">BNE</span>))</td></tr>
<tr><th id="239">239</th><td>             .add(I.getOperand(<var>0</var>))</td></tr>
<tr><th id="240">240</th><td>             .addUse(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>)</td></tr>
<tr><th id="241">241</th><td>             .add(I.getOperand(<var>1</var>));</td></tr>
<tr><th id="242">242</th><td>    <b>break</b>;</td></tr>
<tr><th id="243">243</th><td>  }</td></tr>
<tr><th id="244">244</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#238" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI">G_PHI</a>: {</td></tr>
<tr><th id="245">245</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="46DestReg" title='DestReg' data-type='const unsigned int' data-ref="46DestReg">DestReg</dfn> = <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="246">246</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="47DestRegBank" title='DestRegBank' data-type='const unsigned int' data-ref="47DestRegBank">DestRegBank</dfn> = RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DestReg, MRI, TRI)-&gt;getID();</td></tr>
<tr><th id="247">247</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="48OpSize" title='OpSize' data-type='const unsigned int' data-ref="48OpSize">OpSize</dfn> = <a class="local col0 ref" href="#40MRI" title='MRI' data-ref="40MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#46DestReg" title='DestReg' data-ref="46DestReg">DestReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>    <b>if</b> (DestRegBank != Mips::<span class='error' title="no member named &apos;GPRBRegBankID&apos; in namespace &apos;llvm::Mips&apos;">GPRBRegBankID</span> || OpSize != <var>32</var>)</td></tr>
<tr><th id="250">250</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="49DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="49DefRC">DefRC</dfn> = &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="253">253</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(TargetOpcode::PHI));</td></tr>
<tr><th id="254">254</th><td>    <b>return</b> RBI.constrainGenericRegister(DestReg, *DefRC, MRI);</td></tr>
<tr><th id="255">255</th><td>  }</td></tr>
<tr><th id="256">256</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>:</td></tr>
<tr><th id="257">257</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="258">258</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#295" title='llvm::TargetOpcode::G_ZEXTLOAD' data-ref="llvm::TargetOpcode::G_ZEXTLOAD">G_ZEXTLOAD</a>:</td></tr>
<tr><th id="259">259</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#292" title='llvm::TargetOpcode::G_SEXTLOAD' data-ref="llvm::TargetOpcode::G_SEXTLOAD">G_SEXTLOAD</a>: {</td></tr>
<tr><th id="260">260</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="50DestReg" title='DestReg' data-type='const unsigned int' data-ref="50DestReg">DestReg</dfn> = <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="261">261</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="51DestRegBank" title='DestRegBank' data-type='const unsigned int' data-ref="51DestRegBank">DestRegBank</dfn> = RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DestReg, MRI, TRI)-&gt;getID();</td></tr>
<tr><th id="262">262</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="52OpSize" title='OpSize' data-type='const unsigned int' data-ref="52OpSize">OpSize</dfn> = <a class="local col0 ref" href="#40MRI" title='MRI' data-ref="40MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#50DestReg" title='DestReg' data-ref="50DestReg">DestReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="263">263</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="53OpMemSizeInBytes" title='OpMemSizeInBytes' data-type='const unsigned int' data-ref="53OpMemSizeInBytes">OpMemSizeInBytes</dfn> = (*<a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>    <b>if</b> (DestRegBank != Mips::<span class='error' title="no member named &apos;GPRBRegBankID&apos; in namespace &apos;llvm::Mips&apos;">GPRBRegBankID</span> || OpSize != <var>32</var>)</td></tr>
<tr><th id="266">266</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="54NewOpc" title='NewOpc' data-type='const unsigned int' data-ref="54NewOpc">NewOpc</dfn> =</td></tr>
<tr><th id="269">269</th><td>        <a class="tu ref" href="#_ZL21selectLoadStoreOpCodejj" title='selectLoadStoreOpCode' data-use='c' data-ref="_ZL21selectLoadStoreOpCodejj">selectLoadStoreOpCode</a>(<a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col3 ref" href="#53OpMemSizeInBytes" title='OpMemSizeInBytes' data-ref="53OpMemSizeInBytes">OpMemSizeInBytes</a>);</td></tr>
<tr><th id="270">270</th><td>    <b>if</b> (<a class="local col4 ref" href="#54NewOpc" title='NewOpc' data-ref="54NewOpc">NewOpc</a> == <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="271">271</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>    MI = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(NewOpc))</td></tr>
<tr><th id="274">274</th><td>             .add(I.getOperand(<var>0</var>))</td></tr>
<tr><th id="275">275</th><td>             .add(I.getOperand(<var>1</var>))</td></tr>
<tr><th id="276">276</th><td>             .addImm(<var>0</var>)</td></tr>
<tr><th id="277">277</th><td>             .addMemOperand(*I.memoperands_begin());</td></tr>
<tr><th id="278">278</th><td>    <b>break</b>;</td></tr>
<tr><th id="279">279</th><td>  }</td></tr>
<tr><th id="280">280</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV">G_UDIV</a>:</td></tr>
<tr><th id="281">281</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#223" title='llvm::TargetOpcode::G_UREM' data-ref="llvm::TargetOpcode::G_UREM">G_UREM</a>:</td></tr>
<tr><th id="282">282</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#214" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV">G_SDIV</a>:</td></tr>
<tr><th id="283">283</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#220" title='llvm::TargetOpcode::G_SREM' data-ref="llvm::TargetOpcode::G_SREM">G_SREM</a>: {</td></tr>
<tr><th id="284">284</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="55HILOReg" title='HILOReg' data-type='unsigned int' data-ref="55HILOReg">HILOReg</dfn> = MRI.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;ACC64RegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC64RegClass</span>);</td></tr>
<tr><th id="285">285</th><td>    <em>bool</em> <dfn class="local col6 decl" id="56IsSigned" title='IsSigned' data-type='bool' data-ref="56IsSigned">IsSigned</dfn> = <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#220" title='llvm::TargetOpcode::G_SREM' data-ref="llvm::TargetOpcode::G_SREM">G_SREM</a> || <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#214" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV">G_SDIV</a>;</td></tr>
<tr><th id="286">286</th><td>    <em>bool</em> <dfn class="local col7 decl" id="57IsDiv" title='IsDiv' data-type='bool' data-ref="57IsDiv">IsDiv</dfn> = <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV">G_UDIV</a> || <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#214" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV">G_SDIV</a>;</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="58PseudoDIV" title='PseudoDIV' data-type='llvm::MachineInstr *' data-ref="58PseudoDIV">PseudoDIV</dfn>, *<dfn class="local col9 decl" id="59PseudoMove" title='PseudoMove' data-type='llvm::MachineInstr *' data-ref="59PseudoMove">PseudoMove</dfn>;</td></tr>
<tr><th id="289">289</th><td>    PseudoDIV = BuildMI(MBB, I, I.getDebugLoc(),</td></tr>
<tr><th id="290">290</th><td>                        TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(IsSigned ? <span class='error' title="no member named &apos;PseudoSDIV&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;PseudoDIV&apos;?">Mips</span>::PseudoSDIV : <span class='error' title="no member named &apos;PseudoUDIV&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;PseudoDIV&apos;?">Mips</span>::PseudoUDIV))</td></tr>
<tr><th id="291">291</th><td>                    .addDef(HILOReg)</td></tr>
<tr><th id="292">292</th><td>                    .add(I.getOperand(<var>1</var>))</td></tr>
<tr><th id="293">293</th><td>                    .add(I.getOperand(<var>2</var>));</td></tr>
<tr><th id="294">294</th><td>    <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*PseudoDIV, TII, TRI, RBI))</td></tr>
<tr><th id="295">295</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    PseudoMove = BuildMI(MBB, I, I.getDebugLoc(),</td></tr>
<tr><th id="298">298</th><td>                         TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(IsDiv ? Mips::<span class='error' title="no member named &apos;PseudoMFLO&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFLO</span> : Mips::<span class='error' title="no member named &apos;PseudoMFHI&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFHI</span>))</td></tr>
<tr><th id="299">299</th><td>                     .addDef(I.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="300">300</th><td>                     .addUse(HILOReg);</td></tr>
<tr><th id="301">301</th><td>    <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*PseudoMove, TII, TRI, RBI))</td></tr>
<tr><th id="302">302</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>    <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="305">305</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="306">306</th><td>  }</td></tr>
<tr><th id="307">307</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT">G_SELECT</a>: {</td></tr>
<tr><th id="308">308</th><td>    <i>// Handle operands with pointer type.</i></td></tr>
<tr><th id="309">309</th><td>    MI = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;MOVN_I_I&apos; in namespace &apos;llvm::Mips&apos;">MOVN_I_I</span>))</td></tr>
<tr><th id="310">310</th><td>             .add(I.getOperand(<var>0</var>))</td></tr>
<tr><th id="311">311</th><td>             .add(I.getOperand(<var>2</var>))</td></tr>
<tr><th id="312">312</th><td>             .add(I.getOperand(<var>1</var>))</td></tr>
<tr><th id="313">313</th><td>             .add(I.getOperand(<var>3</var>));</td></tr>
<tr><th id="314">314</th><td>    <b>break</b>;</td></tr>
<tr><th id="315">315</th><td>  }</td></tr>
<tr><th id="316">316</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>: {</td></tr>
<tr><th id="317">317</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col0 decl" id="60B" title='B' data-type='llvm::MachineIRBuilder' data-ref="60B">B</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>);</td></tr>
<tr><th id="318">318</th><td>    <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_123MipsInstructionSelector19materialize32BitImmEjN4llvm5APIntERNS1_16MachineIRBuilderE" title='(anonymous namespace)::MipsInstructionSelector::materialize32BitImm' data-use='c' data-ref="_ZNK12_GLOBAL__N_123MipsInstructionSelector19materialize32BitImmEjN4llvm5APIntERNS1_16MachineIRBuilderE">materialize32BitImm</a>(<a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="319">319</th><td>                             <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>(), <span class='refarg'><a class="local col0 ref" href="#60B" title='B' data-ref="60B">B</a></span>))</td></tr>
<tr><th id="320">320</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>    <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="323">323</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a>: {</td></tr>
<tr><th id="326">326</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col1 decl" id="61FPimm" title='FPimm' data-type='const llvm::APFloat &amp;' data-ref="61FPimm">FPimm</dfn> = <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>();</td></tr>
<tr><th id="327">327</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col2 decl" id="62APImm" title='APImm' data-type='llvm::APInt' data-ref="62APImm">APImm</dfn> = <a class="local col1 ref" href="#61FPimm" title='FPimm' data-ref="61FPimm">FPimm</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>();</td></tr>
<tr><th id="328">328</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="63Size" title='Size' data-type='unsigned int' data-ref="63Size">Size</dfn> = <a class="local col0 ref" href="#40MRI" title='MRI' data-ref="40MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>    <b>if</b> (<a class="local col3 ref" href="#63Size" title='Size' data-ref="63Size">Size</a> == <var>32</var>) {</td></tr>
<tr><th id="331">331</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="64GPRReg" title='GPRReg' data-type='unsigned int' data-ref="64GPRReg">GPRReg</dfn> = MRI.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="332">332</th><td>      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col5 decl" id="65B" title='B' data-type='llvm::MachineIRBuilder' data-ref="65B">B</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>);</td></tr>
<tr><th id="333">333</th><td>      <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_123MipsInstructionSelector19materialize32BitImmEjN4llvm5APIntERNS1_16MachineIRBuilderE" title='(anonymous namespace)::MipsInstructionSelector::materialize32BitImm' data-use='c' data-ref="_ZNK12_GLOBAL__N_123MipsInstructionSelector19materialize32BitImmEjN4llvm5APIntERNS1_16MachineIRBuilderE">materialize32BitImm</a>(<a class="local col4 ref" href="#64GPRReg" title='GPRReg' data-ref="64GPRReg">GPRReg</a>, <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col2 ref" href="#62APImm" title='APImm' data-ref="62APImm">APImm</a>, <span class='refarg'><a class="local col5 ref" href="#65B" title='B' data-ref="65B">B</a></span>))</td></tr>
<tr><th id="334">334</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="66MTC1" title='MTC1' data-type='llvm::MachineInstrBuilder' data-ref="66MTC1">MTC1</dfn> =</td></tr>
<tr><th id="337">337</th><td>          B.buildInstr(Mips::<span class='error' title="no member named &apos;MTC1&apos; in namespace &apos;llvm::Mips&apos;">MTC1</span>, {I.getOperand(<var>0</var>).getReg()}, {GPRReg});</td></tr>
<tr><th id="338">338</th><td>      <b>if</b> (!MTC1.constrainAllUses(<span class='error' title="no viable conversion from &apos;const llvm::MipsInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;">TII</span>, TRI, RBI))</td></tr>
<tr><th id="339">339</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="340">340</th><td>    }</td></tr>
<tr><th id="341">341</th><td>    <b>if</b> (<a class="local col3 ref" href="#63Size" title='Size' data-ref="63Size">Size</a> == <var>64</var>) {</td></tr>
<tr><th id="342">342</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="67GPRRegHigh" title='GPRRegHigh' data-type='unsigned int' data-ref="67GPRRegHigh">GPRRegHigh</dfn> = MRI.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="343">343</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="68GPRRegLow" title='GPRRegLow' data-type='unsigned int' data-ref="68GPRRegLow">GPRRegLow</dfn> = MRI.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="344">344</th><td>      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col9 decl" id="69B" title='B' data-type='llvm::MachineIRBuilder' data-ref="69B">B</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>);</td></tr>
<tr><th id="345">345</th><td>      <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_123MipsInstructionSelector19materialize32BitImmEjN4llvm5APIntERNS1_16MachineIRBuilderE" title='(anonymous namespace)::MipsInstructionSelector::materialize32BitImm' data-use='c' data-ref="_ZNK12_GLOBAL__N_123MipsInstructionSelector19materialize32BitImmEjN4llvm5APIntERNS1_16MachineIRBuilderE">materialize32BitImm</a>(<a class="local col7 ref" href="#67GPRRegHigh" title='GPRRegHigh' data-ref="67GPRRegHigh">GPRRegHigh</a>, <a class="local col2 ref" href="#62APImm" title='APImm' data-ref="62APImm">APImm</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getHiBitsEj" title='llvm::APInt::getHiBits' data-ref="_ZNK4llvm5APInt9getHiBitsEj">getHiBits</a>(<var>32</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt5truncEj" title='llvm::APInt::trunc' data-ref="_ZNK4llvm5APInt5truncEj">trunc</a>(<var>32</var>), <span class='refarg'><a class="local col9 ref" href="#69B" title='B' data-ref="69B">B</a></span>))</td></tr>
<tr><th id="346">346</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="347">347</th><td>      <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_123MipsInstructionSelector19materialize32BitImmEjN4llvm5APIntERNS1_16MachineIRBuilderE" title='(anonymous namespace)::MipsInstructionSelector::materialize32BitImm' data-use='c' data-ref="_ZNK12_GLOBAL__N_123MipsInstructionSelector19materialize32BitImmEjN4llvm5APIntERNS1_16MachineIRBuilderE">materialize32BitImm</a>(<a class="local col8 ref" href="#68GPRRegLow" title='GPRRegLow' data-ref="68GPRRegLow">GPRRegLow</a>, <a class="local col2 ref" href="#62APImm" title='APImm' data-ref="62APImm">APImm</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>32</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt5truncEj" title='llvm::APInt::trunc' data-ref="_ZNK4llvm5APInt5truncEj">trunc</a>(<var>32</var>), <span class='refarg'><a class="local col9 ref" href="#69B" title='B' data-ref="69B">B</a></span>))</td></tr>
<tr><th id="348">348</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="70PairF64" title='PairF64' data-type='llvm::MachineInstrBuilder' data-ref="70PairF64">PairF64</dfn> = B.buildInstr(</td></tr>
<tr><th id="351">351</th><td>          STI.isFP64bit() ? Mips::<span class='error' title="no member named &apos;BuildPairF64_64&apos; in namespace &apos;llvm::Mips&apos;">BuildPairF64_64</span> : Mips::<span class='error' title="no member named &apos;BuildPairF64&apos; in namespace &apos;llvm::Mips&apos;">BuildPairF64</span>,</td></tr>
<tr><th id="352">352</th><td>          {I.getOperand(<var>0</var>).getReg()}, {GPRRegLow, GPRRegHigh});</td></tr>
<tr><th id="353">353</th><td>      <b>if</b> (!PairF64.constrainAllUses(<span class='error' title="no viable conversion from &apos;const llvm::MipsInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;">TII</span>, TRI, RBI))</td></tr>
<tr><th id="354">354</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="355">355</th><td>    }</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>    <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#482" title='llvm::TargetOpcode::G_FABS' data-ref="llvm::TargetOpcode::G_FABS">G_FABS</a>: {</td></tr>
<tr><th id="361">361</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="71Size" title='Size' data-type='unsigned int' data-ref="71Size">Size</dfn> = <a class="local col0 ref" href="#40MRI" title='MRI' data-ref="40MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="362">362</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="72FABSOpcode" title='FABSOpcode' data-type='unsigned int' data-ref="72FABSOpcode">FABSOpcode</dfn> =</td></tr>
<tr><th id="363">363</th><td>        Size == <var>32</var> ? Mips::<span class='error' title="no member named &apos;FABS_S&apos; in namespace &apos;llvm::Mips&apos;">FABS_S</span></td></tr>
<tr><th id="364">364</th><td>                   : STI.isFP64bit() ? Mips::<span class='error' title="no member named &apos;FABS_D64&apos; in namespace &apos;llvm::Mips&apos;">FABS_D64</span> : Mips::<span class='error' title="no member named &apos;FABS_D32&apos; in namespace &apos;llvm::Mips&apos;">FABS_D32</span>;</td></tr>
<tr><th id="365">365</th><td>    MI = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(FABSOpcode))</td></tr>
<tr><th id="366">366</th><td>             .add(I.getOperand(<var>0</var>))</td></tr>
<tr><th id="367">367</th><td>             .add(I.getOperand(<var>1</var>));</td></tr>
<tr><th id="368">368</th><td>    <b>break</b>;</td></tr>
<tr><th id="369">369</th><td>  }</td></tr>
<tr><th id="370">370</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>: {</td></tr>
<tr><th id="371">371</th><td>    <em>const</em> <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col3 decl" id="73GVal" title='GVal' data-type='const llvm::GlobalValue *' data-ref="73GVal">GVal</dfn> = <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="372">372</th><td>    <b>if</b> (<a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>()) {</td></tr>
<tr><th id="373">373</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="74LWGOT" title='LWGOT' data-type='llvm::MachineInstr *' data-ref="74LWGOT">LWGOT</dfn> = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;LW&apos; in namespace &apos;llvm::Mips&apos;">LW</span>))</td></tr>
<tr><th id="374">374</th><td>                                .addDef(I.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="375">375</th><td>                                .addReg(MF.getInfo&lt;MipsFunctionInfo&gt;()</td></tr>
<tr><th id="376">376</th><td>                                            -&gt;getGlobalBaseRegForGlobalISel())</td></tr>
<tr><th id="377">377</th><td>                                .addGlobalAddress(GVal);</td></tr>
<tr><th id="378">378</th><td>      <i>// Global Values that don't have local linkage are handled differently</i></td></tr>
<tr><th id="379">379</th><td><i>      // when they are part of call sequence. MipsCallLowering::lowerCall</i></td></tr>
<tr><th id="380">380</th><td><i>      // creates G_GLOBAL_VALUE instruction as part of call sequence and adds</i></td></tr>
<tr><th id="381">381</th><td><i>      // MO_GOT_CALL flag when Callee doesn't have local linkage.</i></td></tr>
<tr><th id="382">382</th><td>      <b>if</b> (<a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() == <span class="namespace">MipsII::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_GOT_CALL" title='llvm::MipsII::TOF::MO_GOT_CALL' data-ref="llvm::MipsII::TOF::MO_GOT_CALL">MO_GOT_CALL</a>)</td></tr>
<tr><th id="383">383</th><td>        <a class="local col4 ref" href="#74LWGOT" title='LWGOT' data-ref="74LWGOT">LWGOT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<span class="namespace">MipsII::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_GOT_CALL" title='llvm::MipsII::TOF::MO_GOT_CALL' data-ref="llvm::MipsII::TOF::MO_GOT_CALL">MO_GOT_CALL</a>);</td></tr>
<tr><th id="384">384</th><td>      <b>else</b></td></tr>
<tr><th id="385">385</th><td>        <a class="local col4 ref" href="#74LWGOT" title='LWGOT' data-ref="74LWGOT">LWGOT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<span class="namespace">MipsII::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_GOT" title='llvm::MipsII::TOF::MO_GOT' data-ref="llvm::MipsII::TOF::MO_GOT">MO_GOT</a>);</td></tr>
<tr><th id="386">386</th><td>      <a class="local col4 ref" href="#74LWGOT" title='LWGOT' data-ref="74LWGOT">LWGOT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(</td></tr>
<tr><th id="387">387</th><td>          <span class='refarg'><a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF">MF</a></span>, <a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE" title='llvm::MachinePointerInfo::getGOT' data-ref="_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE">getGOT</a>(<span class='refarg'><a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF">MF</a></span>),</td></tr>
<tr><th id="388">388</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>, <var>4</var>, <var>4</var>));</td></tr>
<tr><th id="389">389</th><td>      <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*LWGOT, TII, TRI, RBI))</td></tr>
<tr><th id="390">390</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>      <b>if</b> (<a class="local col3 ref" href="#73GVal" title='GVal' data-ref="73GVal">GVal</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue15hasLocalLinkageEv" title='llvm::GlobalValue::hasLocalLinkage' data-ref="_ZNK4llvm11GlobalValue15hasLocalLinkageEv">hasLocalLinkage</a>()) {</td></tr>
<tr><th id="393">393</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="75LWGOTDef" title='LWGOTDef' data-type='unsigned int' data-ref="75LWGOTDef">LWGOTDef</dfn> = MRI.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="394">394</th><td>        <a class="local col4 ref" href="#74LWGOT" title='LWGOT' data-ref="74LWGOT">LWGOT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#75LWGOTDef" title='LWGOTDef' data-ref="75LWGOTDef">LWGOTDef</a>);</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="76ADDiu" title='ADDiu' data-type='llvm::MachineInstr *' data-ref="76ADDiu">ADDiu</dfn> =</td></tr>
<tr><th id="397">397</th><td>            BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;ADDiu&apos; in namespace &apos;llvm::Mips&apos;">ADDiu</span>))</td></tr>
<tr><th id="398">398</th><td>                .addDef(I.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="399">399</th><td>                .addReg(LWGOTDef)</td></tr>
<tr><th id="400">400</th><td>                .addGlobalAddress(GVal);</td></tr>
<tr><th id="401">401</th><td>        <a class="local col6 ref" href="#76ADDiu" title='ADDiu' data-ref="76ADDiu">ADDiu</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<span class="namespace">MipsII::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_ABS_LO" title='llvm::MipsII::TOF::MO_ABS_LO' data-ref="llvm::MipsII::TOF::MO_ABS_LO">MO_ABS_LO</a>);</td></tr>
<tr><th id="402">402</th><td>        <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*ADDiu, TII, TRI, RBI))</td></tr>
<tr><th id="403">403</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="404">404</th><td>      }</td></tr>
<tr><th id="405">405</th><td>    } <b>else</b> {</td></tr>
<tr><th id="406">406</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="77LUiReg" title='LUiReg' data-type='unsigned int' data-ref="77LUiReg">LUiReg</dfn> = MRI.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="78LUi" title='LUi' data-type='llvm::MachineInstr *' data-ref="78LUi">LUi</dfn> = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;LUi&apos; in namespace &apos;llvm::Mips&apos;">LUi</span>))</td></tr>
<tr><th id="409">409</th><td>                              .addDef(LUiReg)</td></tr>
<tr><th id="410">410</th><td>                              .addGlobalAddress(GVal);</td></tr>
<tr><th id="411">411</th><td>      <a class="local col8 ref" href="#78LUi" title='LUi' data-ref="78LUi">LUi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<span class="namespace">MipsII::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_ABS_HI" title='llvm::MipsII::TOF::MO_ABS_HI' data-ref="llvm::MipsII::TOF::MO_ABS_HI">MO_ABS_HI</a>);</td></tr>
<tr><th id="412">412</th><td>      <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*LUi, TII, TRI, RBI))</td></tr>
<tr><th id="413">413</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="79ADDiu" title='ADDiu' data-type='llvm::MachineInstr *' data-ref="79ADDiu">ADDiu</dfn> =</td></tr>
<tr><th id="416">416</th><td>          BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;ADDiu&apos; in namespace &apos;llvm::Mips&apos;">ADDiu</span>))</td></tr>
<tr><th id="417">417</th><td>              .addDef(I.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="418">418</th><td>              .addUse(LUiReg)</td></tr>
<tr><th id="419">419</th><td>              .addGlobalAddress(GVal);</td></tr>
<tr><th id="420">420</th><td>      <a class="local col9 ref" href="#79ADDiu" title='ADDiu' data-ref="79ADDiu">ADDiu</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<span class="namespace">MipsII::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_ABS_LO" title='llvm::MipsII::TOF::MO_ABS_LO' data-ref="llvm::MipsII::TOF::MO_ABS_LO">MO_ABS_LO</a>);</td></tr>
<tr><th id="421">421</th><td>      <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*ADDiu, TII, TRI, RBI))</td></tr>
<tr><th id="422">422</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="423">423</th><td>    }</td></tr>
<tr><th id="424">424</th><td>    <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="425">425</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="426">426</th><td>  }</td></tr>
<tr><th id="427">427</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#368" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP">G_ICMP</a>: {</td></tr>
<tr><th id="428">428</th><td>    <b>struct</b> <dfn class="local col0 type" id="80Instr" title='Instr' data-ref="80Instr">Instr</dfn> {</td></tr>
<tr><th id="429">429</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="81Opcode" title='Opcode' data-type='unsigned int' data-ref="81Opcode">Opcode</dfn>, <dfn class="local col2 decl" id="82Def" title='Def' data-type='unsigned int' data-ref="82Def">Def</dfn>, <dfn class="local col3 decl" id="83LHS" title='LHS' data-type='unsigned int' data-ref="83LHS">LHS</dfn>, <dfn class="local col4 decl" id="84RHS" title='RHS' data-type='unsigned int' data-ref="84RHS">RHS</dfn>;</td></tr>
<tr><th id="430">430</th><td>      Instr(<em>unsigned</em> <dfn class="local col5 decl" id="85Opcode" title='Opcode' data-type='unsigned int' data-ref="85Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="86Def" title='Def' data-type='unsigned int' data-ref="86Def">Def</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="87LHS" title='LHS' data-type='unsigned int' data-ref="87LHS">LHS</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="88RHS" title='RHS' data-type='unsigned int' data-ref="88RHS">RHS</dfn>)</td></tr>
<tr><th id="431">431</th><td>          : <a class="local col1 member" href="#81Opcode" title='Opcode' data-ref="81Opcode">Opcode</a>(<a class="local col5 ref" href="#85Opcode" title='Opcode' data-ref="85Opcode">Opcode</a>), <a class="local col2 member" href="#82Def" title='Def' data-ref="82Def">Def</a>(<a class="local col6 ref" href="#86Def" title='Def' data-ref="86Def">Def</a>), <a class="local col3 member" href="#83LHS" title='LHS' data-ref="83LHS">LHS</a>(<a class="local col7 ref" href="#87LHS" title='LHS' data-ref="87LHS">LHS</a>), <a class="local col4 member" href="#84RHS" title='RHS' data-ref="84RHS">RHS</a>(<a class="local col8 ref" href="#88RHS" title='RHS' data-ref="88RHS">RHS</a>){};</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>      <em>bool</em> <dfn class="local col9 decl" id="89hasImm" title='hasImm' data-type='bool (anonymous namespace)::MipsInstructionSelector::select(llvm::MachineInstr &amp;, llvm::CodeGenCoverage &amp;)::Instr::hasImm() const' data-ref="89hasImm">hasImm</dfn>() <em>const</em> {</td></tr>
<tr><th id="434">434</th><td>        <b>if</b> (Opcode == Mips::<span class='error' title="no member named &apos;SLTiu&apos; in namespace &apos;llvm::Mips&apos;">SLTiu</span> || Opcode == Mips::<span class='error' title="no member named &apos;XORi&apos; in namespace &apos;llvm::Mips&apos;">XORi</span>)</td></tr>
<tr><th id="435">435</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="436">436</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="437">437</th><td>      }</td></tr>
<tr><th id="438">438</th><td>    };</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<b>struct</b> <a class="local col0 type" href="#80Instr" title='Instr' data-ref="80Instr">Instr</a>, <var>2</var>&gt; <a class="tu ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="90Instructions" title='Instructions' data-type='SmallVector&lt;struct Instr, 2&gt;' data-ref="90Instructions">Instructions</dfn>;</td></tr>
<tr><th id="441">441</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="91ICMPReg" title='ICMPReg' data-type='unsigned int' data-ref="91ICMPReg">ICMPReg</dfn> = <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="442">442</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="92Temp" title='Temp' data-type='unsigned int' data-ref="92Temp">Temp</dfn> = MRI.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="443">443</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="93LHS" title='LHS' data-type='unsigned int' data-ref="93LHS">LHS</dfn> = <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="444">444</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="94RHS" title='RHS' data-type='unsigned int' data-ref="94RHS">RHS</dfn> = <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="445">445</th><td>    <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col5 decl" id="95Cond" title='Cond' data-type='CmpInst::Predicate' data-ref="95Cond">Cond</dfn> =</td></tr>
<tr><th id="446">446</th><td>        <b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>&gt;(<a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>());</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>    <b>switch</b> (<a class="local col5 ref" href="#95Cond" title='Cond' data-ref="95Cond">Cond</a>) {</td></tr>
<tr><th id="449">449</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_EQ" title='llvm::CmpInst::Predicate::ICMP_EQ' data-ref="llvm::CmpInst::Predicate::ICMP_EQ">ICMP_EQ</a>: <i>// LHS == RHS -&gt; (LHS ^ RHS) &lt; 1</i></td></tr>
<tr><th id="450">450</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;XOR&apos; in namespace &apos;llvm::Mips&apos;">XOR</span>, Temp, LHS, RHS);</td></tr>
<tr><th id="451">451</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;SLTiu&apos; in namespace &apos;llvm::Mips&apos;">SLTiu</span>, ICMPReg, Temp, <var>1</var>);</td></tr>
<tr><th id="452">452</th><td>      <b>break</b>;</td></tr>
<tr><th id="453">453</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_NE" title='llvm::CmpInst::Predicate::ICMP_NE' data-ref="llvm::CmpInst::Predicate::ICMP_NE">ICMP_NE</a>: <i>// LHS != RHS -&gt; 0 &lt; (LHS ^ RHS)</i></td></tr>
<tr><th id="454">454</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;XOR&apos; in namespace &apos;llvm::Mips&apos;">XOR</span>, Temp, LHS, RHS);</td></tr>
<tr><th id="455">455</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;SLTu&apos; in namespace &apos;llvm::Mips&apos;">SLTu</span>, ICMPReg, Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>, Temp);</td></tr>
<tr><th id="456">456</th><td>      <b>break</b>;</td></tr>
<tr><th id="457">457</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_UGT" title='llvm::CmpInst::Predicate::ICMP_UGT' data-ref="llvm::CmpInst::Predicate::ICMP_UGT">ICMP_UGT</a>: <i>// LHS &gt;  RHS -&gt; RHS &lt; LHS</i></td></tr>
<tr><th id="458">458</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;SLTu&apos; in namespace &apos;llvm::Mips&apos;">SLTu</span>, ICMPReg, RHS, LHS);</td></tr>
<tr><th id="459">459</th><td>      <b>break</b>;</td></tr>
<tr><th id="460">460</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_UGE" title='llvm::CmpInst::Predicate::ICMP_UGE' data-ref="llvm::CmpInst::Predicate::ICMP_UGE">ICMP_UGE</a>: <i>// LHS &gt;= RHS -&gt; !(LHS &lt; RHS)</i></td></tr>
<tr><th id="461">461</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;SLTu&apos; in namespace &apos;llvm::Mips&apos;">SLTu</span>, Temp, LHS, RHS);</td></tr>
<tr><th id="462">462</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;XORi&apos; in namespace &apos;llvm::Mips&apos;">XORi</span>, ICMPReg, Temp, <var>1</var>);</td></tr>
<tr><th id="463">463</th><td>      <b>break</b>;</td></tr>
<tr><th id="464">464</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_ULT" title='llvm::CmpInst::Predicate::ICMP_ULT' data-ref="llvm::CmpInst::Predicate::ICMP_ULT">ICMP_ULT</a>: <i>// LHS &lt;  RHS -&gt; LHS &lt; RHS</i></td></tr>
<tr><th id="465">465</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;SLTu&apos; in namespace &apos;llvm::Mips&apos;">SLTu</span>, ICMPReg, LHS, RHS);</td></tr>
<tr><th id="466">466</th><td>      <b>break</b>;</td></tr>
<tr><th id="467">467</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_ULE" title='llvm::CmpInst::Predicate::ICMP_ULE' data-ref="llvm::CmpInst::Predicate::ICMP_ULE">ICMP_ULE</a>: <i>// LHS &lt;= RHS -&gt; !(RHS &lt; LHS)</i></td></tr>
<tr><th id="468">468</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;SLTu&apos; in namespace &apos;llvm::Mips&apos;">SLTu</span>, Temp, RHS, LHS);</td></tr>
<tr><th id="469">469</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;XORi&apos; in namespace &apos;llvm::Mips&apos;">XORi</span>, ICMPReg, Temp, <var>1</var>);</td></tr>
<tr><th id="470">470</th><td>      <b>break</b>;</td></tr>
<tr><th id="471">471</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SGT" title='llvm::CmpInst::Predicate::ICMP_SGT' data-ref="llvm::CmpInst::Predicate::ICMP_SGT">ICMP_SGT</a>: <i>// LHS &gt;  RHS -&gt; RHS &lt; LHS</i></td></tr>
<tr><th id="472">472</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;SLT&apos; in namespace &apos;llvm::Mips&apos;">SLT</span>, ICMPReg, RHS, LHS);</td></tr>
<tr><th id="473">473</th><td>      <b>break</b>;</td></tr>
<tr><th id="474">474</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SGE" title='llvm::CmpInst::Predicate::ICMP_SGE' data-ref="llvm::CmpInst::Predicate::ICMP_SGE">ICMP_SGE</a>: <i>// LHS &gt;= RHS -&gt; !(LHS &lt; RHS)</i></td></tr>
<tr><th id="475">475</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;SLT&apos; in namespace &apos;llvm::Mips&apos;">SLT</span>, Temp, LHS, RHS);</td></tr>
<tr><th id="476">476</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;XORi&apos; in namespace &apos;llvm::Mips&apos;">XORi</span>, ICMPReg, Temp, <var>1</var>);</td></tr>
<tr><th id="477">477</th><td>      <b>break</b>;</td></tr>
<tr><th id="478">478</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SLT" title='llvm::CmpInst::Predicate::ICMP_SLT' data-ref="llvm::CmpInst::Predicate::ICMP_SLT">ICMP_SLT</a>: <i>// LHS &lt;  RHS -&gt; LHS &lt; RHS</i></td></tr>
<tr><th id="479">479</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;SLT&apos; in namespace &apos;llvm::Mips&apos;">SLT</span>, ICMPReg, LHS, RHS);</td></tr>
<tr><th id="480">480</th><td>      <b>break</b>;</td></tr>
<tr><th id="481">481</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SLE" title='llvm::CmpInst::Predicate::ICMP_SLE' data-ref="llvm::CmpInst::Predicate::ICMP_SLE">ICMP_SLE</a>: <i>// LHS &lt;= RHS -&gt; !(RHS &lt; LHS)</i></td></tr>
<tr><th id="482">482</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;SLT&apos; in namespace &apos;llvm::Mips&apos;">SLT</span>, Temp, RHS, LHS);</td></tr>
<tr><th id="483">483</th><td>      Instructions.emplace_back(Mips::<span class='error' title="no member named &apos;XORi&apos; in namespace &apos;llvm::Mips&apos;">XORi</span>, ICMPReg, Temp, <var>1</var>);</td></tr>
<tr><th id="484">484</th><td>      <b>break</b>;</td></tr>
<tr><th id="485">485</th><td>    <b>default</b>:</td></tr>
<tr><th id="486">486</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="487">487</th><td>    }</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col6 decl" id="96B" title='B' data-type='llvm::MachineIRBuilder' data-ref="96B">B</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>);</td></tr>
<tr><th id="490">490</th><td>    <b>for</b> (<em>const</em> <b>struct</b> <a class="local col0 type" href="#80Instr" title='Instr' data-ref="80Instr">Instr</a> &amp;<dfn class="local col7 decl" id="97Instruction" title='Instruction' data-type='const struct Instr &amp;' data-ref="97Instruction">Instruction</dfn> : <a class="local col0 ref" href="#90Instructions" title='Instructions' data-ref="90Instructions">Instructions</a>) {</td></tr>
<tr><th id="491">491</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="98MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="98MIB">MIB</dfn> = <a class="local col6 ref" href="#96B" title='B' data-ref="96B">B</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(</td></tr>
<tr><th id="492">492</th><td>          <a class="local col7 ref" href="#97Instruction" title='Instruction' data-ref="97Instruction">Instruction</a>.<a class="local col1 ref" href="#81Opcode" title='Opcode' data-ref="81Opcode">Opcode</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col7 ref" href="#97Instruction" title='Instruction' data-ref="97Instruction">Instruction</a>.<a class="local col2 ref" href="#82Def" title='Def' data-ref="82Def">Def</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col7 ref" href="#97Instruction" title='Instruction' data-ref="97Instruction">Instruction</a>.<a class="local col3 ref" href="#83LHS" title='LHS' data-ref="83LHS">LHS</a>});</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>      <b>if</b> (<a class="local col7 ref" href="#97Instruction" title='Instruction' data-ref="97Instruction">Instruction</a>.<a class="local col9 ref" href="#89hasImm" title='hasImm' data-ref="89hasImm">hasImm</a>())</td></tr>
<tr><th id="495">495</th><td>        <a class="local col8 ref" href="#98MIB" title='MIB' data-ref="98MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#97Instruction" title='Instruction' data-ref="97Instruction">Instruction</a>.<a class="local col4 ref" href="#84RHS" title='RHS' data-ref="84RHS">RHS</a>);</td></tr>
<tr><th id="496">496</th><td>      <b>else</b></td></tr>
<tr><th id="497">497</th><td>        <a class="local col8 ref" href="#98MIB" title='MIB' data-ref="98MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col7 ref" href="#97Instruction" title='Instruction' data-ref="97Instruction">Instruction</a>.<a class="local col4 ref" href="#84RHS" title='RHS' data-ref="84RHS">RHS</a>);</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>      <b>if</b> (!MIB.constrainAllUses(<span class='error' title="no viable conversion from &apos;const llvm::MipsInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;">TII</span>, TRI, RBI))</td></tr>
<tr><th id="500">500</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="501">501</th><td>    }</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>    <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="504">504</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="505">505</th><td>  }</td></tr>
<tr><th id="506">506</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP">G_FCMP</a>: {</td></tr>
<tr><th id="507">507</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="99MipsFCMPCondCode" title='MipsFCMPCondCode' data-type='unsigned int' data-ref="99MipsFCMPCondCode">MipsFCMPCondCode</dfn>;</td></tr>
<tr><th id="508">508</th><td>    <em>bool</em> <dfn class="local col0 decl" id="100isLogicallyNegated" title='isLogicallyNegated' data-type='bool' data-ref="100isLogicallyNegated">isLogicallyNegated</dfn>;</td></tr>
<tr><th id="509">509</th><td>    <b>switch</b> (<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col1 decl" id="101Cond" title='Cond' data-type='CmpInst::Predicate' data-ref="101Cond"><a class="local col1 ref" href="#101Cond" title='Cond' data-ref="101Cond">Cond</a></dfn> = <b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>&gt;(</td></tr>
<tr><th id="510">510</th><td>                <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>())) {</td></tr>
<tr><th id="511">511</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNO" title='llvm::CmpInst::Predicate::FCMP_UNO' data-ref="llvm::CmpInst::Predicate::FCMP_UNO">FCMP_UNO</a>: <i>// Unordered</i></td></tr>
<tr><th id="512">512</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ORD" title='llvm::CmpInst::Predicate::FCMP_ORD' data-ref="llvm::CmpInst::Predicate::FCMP_ORD">FCMP_ORD</a>: <i>// Ordered (OR)</i></td></tr>
<tr><th id="513">513</th><td>      <a class="local col9 ref" href="#99MipsFCMPCondCode" title='MipsFCMPCondCode' data-ref="99MipsFCMPCondCode">MipsFCMPCondCode</a> = <span class="namespace">Mips::</span><a class="enum" href="MCTargetDesc/MipsInstPrinter.h.html#llvm::Mips::CondCode::FCOND_UN" title='llvm::Mips::CondCode::FCOND_UN' data-ref="llvm::Mips::CondCode::FCOND_UN">FCOND_UN</a>;</td></tr>
<tr><th id="514">514</th><td>      <a class="local col0 ref" href="#100isLogicallyNegated" title='isLogicallyNegated' data-ref="100isLogicallyNegated">isLogicallyNegated</a> = <a class="local col1 ref" href="#101Cond" title='Cond' data-ref="101Cond">Cond</a> != <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNO" title='llvm::CmpInst::Predicate::FCMP_UNO' data-ref="llvm::CmpInst::Predicate::FCMP_UNO">FCMP_UNO</a>;</td></tr>
<tr><th id="515">515</th><td>      <b>break</b>;</td></tr>
<tr><th id="516">516</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OEQ" title='llvm::CmpInst::Predicate::FCMP_OEQ' data-ref="llvm::CmpInst::Predicate::FCMP_OEQ">FCMP_OEQ</a>: <i>// Equal</i></td></tr>
<tr><th id="517">517</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNE" title='llvm::CmpInst::Predicate::FCMP_UNE' data-ref="llvm::CmpInst::Predicate::FCMP_UNE">FCMP_UNE</a>: <i>// Not Equal (NEQ)</i></td></tr>
<tr><th id="518">518</th><td>      <a class="local col9 ref" href="#99MipsFCMPCondCode" title='MipsFCMPCondCode' data-ref="99MipsFCMPCondCode">MipsFCMPCondCode</a> = <span class="namespace">Mips::</span><a class="enum" href="MCTargetDesc/MipsInstPrinter.h.html#llvm::Mips::CondCode::FCOND_OEQ" title='llvm::Mips::CondCode::FCOND_OEQ' data-ref="llvm::Mips::CondCode::FCOND_OEQ">FCOND_OEQ</a>;</td></tr>
<tr><th id="519">519</th><td>      <a class="local col0 ref" href="#100isLogicallyNegated" title='isLogicallyNegated' data-ref="100isLogicallyNegated">isLogicallyNegated</a> = <a class="local col1 ref" href="#101Cond" title='Cond' data-ref="101Cond">Cond</a> != <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OEQ" title='llvm::CmpInst::Predicate::FCMP_OEQ' data-ref="llvm::CmpInst::Predicate::FCMP_OEQ">FCMP_OEQ</a>;</td></tr>
<tr><th id="520">520</th><td>      <b>break</b>;</td></tr>
<tr><th id="521">521</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UEQ" title='llvm::CmpInst::Predicate::FCMP_UEQ' data-ref="llvm::CmpInst::Predicate::FCMP_UEQ">FCMP_UEQ</a>: <i>// Unordered or Equal</i></td></tr>
<tr><th id="522">522</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ONE" title='llvm::CmpInst::Predicate::FCMP_ONE' data-ref="llvm::CmpInst::Predicate::FCMP_ONE">FCMP_ONE</a>: <i>// Ordered or Greater Than or Less Than (OGL)</i></td></tr>
<tr><th id="523">523</th><td>      <a class="local col9 ref" href="#99MipsFCMPCondCode" title='MipsFCMPCondCode' data-ref="99MipsFCMPCondCode">MipsFCMPCondCode</a> = <span class="namespace">Mips::</span><a class="enum" href="MCTargetDesc/MipsInstPrinter.h.html#llvm::Mips::CondCode::FCOND_UEQ" title='llvm::Mips::CondCode::FCOND_UEQ' data-ref="llvm::Mips::CondCode::FCOND_UEQ">FCOND_UEQ</a>;</td></tr>
<tr><th id="524">524</th><td>      <a class="local col0 ref" href="#100isLogicallyNegated" title='isLogicallyNegated' data-ref="100isLogicallyNegated">isLogicallyNegated</a> = <a class="local col1 ref" href="#101Cond" title='Cond' data-ref="101Cond">Cond</a> != <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UEQ" title='llvm::CmpInst::Predicate::FCMP_UEQ' data-ref="llvm::CmpInst::Predicate::FCMP_UEQ">FCMP_UEQ</a>;</td></tr>
<tr><th id="525">525</th><td>      <b>break</b>;</td></tr>
<tr><th id="526">526</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OLT" title='llvm::CmpInst::Predicate::FCMP_OLT' data-ref="llvm::CmpInst::Predicate::FCMP_OLT">FCMP_OLT</a>: <i>// Ordered or Less Than</i></td></tr>
<tr><th id="527">527</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UGE" title='llvm::CmpInst::Predicate::FCMP_UGE' data-ref="llvm::CmpInst::Predicate::FCMP_UGE">FCMP_UGE</a>: <i>// Unordered or Greater Than or Equal (UGE)</i></td></tr>
<tr><th id="528">528</th><td>      <a class="local col9 ref" href="#99MipsFCMPCondCode" title='MipsFCMPCondCode' data-ref="99MipsFCMPCondCode">MipsFCMPCondCode</a> = <span class="namespace">Mips::</span><a class="enum" href="MCTargetDesc/MipsInstPrinter.h.html#llvm::Mips::CondCode::FCOND_OLT" title='llvm::Mips::CondCode::FCOND_OLT' data-ref="llvm::Mips::CondCode::FCOND_OLT">FCOND_OLT</a>;</td></tr>
<tr><th id="529">529</th><td>      <a class="local col0 ref" href="#100isLogicallyNegated" title='isLogicallyNegated' data-ref="100isLogicallyNegated">isLogicallyNegated</a> = <a class="local col1 ref" href="#101Cond" title='Cond' data-ref="101Cond">Cond</a> != <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OLT" title='llvm::CmpInst::Predicate::FCMP_OLT' data-ref="llvm::CmpInst::Predicate::FCMP_OLT">FCMP_OLT</a>;</td></tr>
<tr><th id="530">530</th><td>      <b>break</b>;</td></tr>
<tr><th id="531">531</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ULT" title='llvm::CmpInst::Predicate::FCMP_ULT' data-ref="llvm::CmpInst::Predicate::FCMP_ULT">FCMP_ULT</a>: <i>// Unordered or Less Than</i></td></tr>
<tr><th id="532">532</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OGE" title='llvm::CmpInst::Predicate::FCMP_OGE' data-ref="llvm::CmpInst::Predicate::FCMP_OGE">FCMP_OGE</a>: <i>// Ordered or Greater Than or Equal (OGE)</i></td></tr>
<tr><th id="533">533</th><td>      <a class="local col9 ref" href="#99MipsFCMPCondCode" title='MipsFCMPCondCode' data-ref="99MipsFCMPCondCode">MipsFCMPCondCode</a> = <span class="namespace">Mips::</span><a class="enum" href="MCTargetDesc/MipsInstPrinter.h.html#llvm::Mips::CondCode::FCOND_ULT" title='llvm::Mips::CondCode::FCOND_ULT' data-ref="llvm::Mips::CondCode::FCOND_ULT">FCOND_ULT</a>;</td></tr>
<tr><th id="534">534</th><td>      <a class="local col0 ref" href="#100isLogicallyNegated" title='isLogicallyNegated' data-ref="100isLogicallyNegated">isLogicallyNegated</a> = <a class="local col1 ref" href="#101Cond" title='Cond' data-ref="101Cond">Cond</a> != <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ULT" title='llvm::CmpInst::Predicate::FCMP_ULT' data-ref="llvm::CmpInst::Predicate::FCMP_ULT">FCMP_ULT</a>;</td></tr>
<tr><th id="535">535</th><td>      <b>break</b>;</td></tr>
<tr><th id="536">536</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OLE" title='llvm::CmpInst::Predicate::FCMP_OLE' data-ref="llvm::CmpInst::Predicate::FCMP_OLE">FCMP_OLE</a>: <i>// Ordered or Less Than or Equal</i></td></tr>
<tr><th id="537">537</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UGT" title='llvm::CmpInst::Predicate::FCMP_UGT' data-ref="llvm::CmpInst::Predicate::FCMP_UGT">FCMP_UGT</a>: <i>// Unordered or Greater Than (UGT)</i></td></tr>
<tr><th id="538">538</th><td>      <a class="local col9 ref" href="#99MipsFCMPCondCode" title='MipsFCMPCondCode' data-ref="99MipsFCMPCondCode">MipsFCMPCondCode</a> = <span class="namespace">Mips::</span><a class="enum" href="MCTargetDesc/MipsInstPrinter.h.html#llvm::Mips::CondCode::FCOND_OLE" title='llvm::Mips::CondCode::FCOND_OLE' data-ref="llvm::Mips::CondCode::FCOND_OLE">FCOND_OLE</a>;</td></tr>
<tr><th id="539">539</th><td>      <a class="local col0 ref" href="#100isLogicallyNegated" title='isLogicallyNegated' data-ref="100isLogicallyNegated">isLogicallyNegated</a> = <a class="local col1 ref" href="#101Cond" title='Cond' data-ref="101Cond">Cond</a> != <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OLE" title='llvm::CmpInst::Predicate::FCMP_OLE' data-ref="llvm::CmpInst::Predicate::FCMP_OLE">FCMP_OLE</a>;</td></tr>
<tr><th id="540">540</th><td>      <b>break</b>;</td></tr>
<tr><th id="541">541</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ULE" title='llvm::CmpInst::Predicate::FCMP_ULE' data-ref="llvm::CmpInst::Predicate::FCMP_ULE">FCMP_ULE</a>: <i>// Unordered or Less Than or Equal</i></td></tr>
<tr><th id="542">542</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OGT" title='llvm::CmpInst::Predicate::FCMP_OGT' data-ref="llvm::CmpInst::Predicate::FCMP_OGT">FCMP_OGT</a>: <i>// Ordered or Greater Than (OGT)</i></td></tr>
<tr><th id="543">543</th><td>      <a class="local col9 ref" href="#99MipsFCMPCondCode" title='MipsFCMPCondCode' data-ref="99MipsFCMPCondCode">MipsFCMPCondCode</a> = <span class="namespace">Mips::</span><a class="enum" href="MCTargetDesc/MipsInstPrinter.h.html#llvm::Mips::CondCode::FCOND_ULE" title='llvm::Mips::CondCode::FCOND_ULE' data-ref="llvm::Mips::CondCode::FCOND_ULE">FCOND_ULE</a>;</td></tr>
<tr><th id="544">544</th><td>      <a class="local col0 ref" href="#100isLogicallyNegated" title='isLogicallyNegated' data-ref="100isLogicallyNegated">isLogicallyNegated</a> = <a class="local col1 ref" href="#101Cond" title='Cond' data-ref="101Cond">Cond</a> != <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ULE" title='llvm::CmpInst::Predicate::FCMP_ULE' data-ref="llvm::CmpInst::Predicate::FCMP_ULE">FCMP_ULE</a>;</td></tr>
<tr><th id="545">545</th><td>      <b>break</b>;</td></tr>
<tr><th id="546">546</th><td>    <b>default</b>:</td></tr>
<tr><th id="547">547</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="548">548</th><td>    }</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>    <i>// Default compare result in gpr register will be `true`.</i></td></tr>
<tr><th id="551">551</th><td><i>    // We will move `false` (MIPS::Zero) to gpr result when fcmp gives false</i></td></tr>
<tr><th id="552">552</th><td><i>    // using MOVF_I. When orignal predicate (Cond) is logically negated</i></td></tr>
<tr><th id="553">553</th><td><i>    // MipsFCMPCondCode, result is inverted i.e. MOVT_I is used.</i></td></tr>
<tr><th id="554">554</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="102MoveOpcode" title='MoveOpcode' data-type='unsigned int' data-ref="102MoveOpcode">MoveOpcode</dfn> = isLogicallyNegated ? Mips::<span class='error' title="no member named &apos;MOVT_I&apos; in namespace &apos;llvm::Mips&apos;">MOVT_I</span> : Mips::<span class='error' title="no member named &apos;MOVF_I&apos; in namespace &apos;llvm::Mips&apos;">MOVF_I</span>;</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="103TrueInReg" title='TrueInReg' data-type='unsigned int' data-ref="103TrueInReg">TrueInReg</dfn> = MRI.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="557">557</th><td>    BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;ADDiu&apos; in namespace &apos;llvm::Mips&apos;">ADDiu</span>))</td></tr>
<tr><th id="558">558</th><td>        .addDef(TrueInReg)</td></tr>
<tr><th id="559">559</th><td>        .addUse(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>)</td></tr>
<tr><th id="560">560</th><td>        .addImm(<var>1</var>);</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="104Size" title='Size' data-type='unsigned int' data-ref="104Size">Size</dfn> = <a class="local col0 ref" href="#40MRI" title='MRI' data-ref="40MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="563">563</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="105FCMPOpcode" title='FCMPOpcode' data-type='unsigned int' data-ref="105FCMPOpcode">FCMPOpcode</dfn> =</td></tr>
<tr><th id="564">564</th><td>        Size == <var>32</var> ? Mips::<span class='error' title="no member named &apos;FCMP_S32&apos; in namespace &apos;llvm::Mips&apos;">FCMP_S32</span></td></tr>
<tr><th id="565">565</th><td>                   : STI.isFP64bit() ? Mips::<span class='error' title="no member named &apos;FCMP_D64&apos; in namespace &apos;llvm::Mips&apos;">FCMP_D64</span> : Mips::<span class='error' title="no member named &apos;FCMP_D32&apos; in namespace &apos;llvm::Mips&apos;">FCMP_D32</span>;</td></tr>
<tr><th id="566">566</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="106FCMP" title='FCMP' data-type='llvm::MachineInstr *' data-ref="106FCMP">FCMP</dfn> = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(FCMPOpcode))</td></tr>
<tr><th id="567">567</th><td>                             .addUse(I.getOperand(<var>2</var>).getReg())</td></tr>
<tr><th id="568">568</th><td>                             .addUse(I.getOperand(<var>3</var>).getReg())</td></tr>
<tr><th id="569">569</th><td>                             .addImm(MipsFCMPCondCode);</td></tr>
<tr><th id="570">570</th><td>    <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*FCMP, TII, TRI, RBI))</td></tr>
<tr><th id="571">571</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="107Move" title='Move' data-type='llvm::MachineInstr *' data-ref="107Move">Move</dfn> = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(MoveOpcode))</td></tr>
<tr><th id="574">574</th><td>                             .addDef(I.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="575">575</th><td>                             .addUse(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>)</td></tr>
<tr><th id="576">576</th><td>                             .addUse(Mips::<span class='error' title="no member named &apos;FCC0&apos; in namespace &apos;llvm::Mips&apos;">FCC0</span>)</td></tr>
<tr><th id="577">577</th><td>                             .addUse(TrueInReg);</td></tr>
<tr><th id="578">578</th><td>    <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Move, TII, TRI, RBI))</td></tr>
<tr><th id="579">579</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>    <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="582">582</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="583">583</th><td>  }</td></tr>
<tr><th id="584">584</th><td>  <b>default</b>:</td></tr>
<tr><th id="585">585</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="586">586</th><td>  }</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="589">589</th><td>  <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*MI, TII, TRI, RBI);</td></tr>
<tr><th id="590">590</th><td>}</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="593">593</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> *<dfn class="decl def" id="_ZN4llvm29createMipsInstructionSelectorERKNS_17MipsTargetMachineERNS_13MipsSubtargetERNS_20MipsRegisterBankInfoE" title='llvm::createMipsInstructionSelector' data-ref="_ZN4llvm29createMipsInstructionSelectorERKNS_17MipsTargetMachineERNS_13MipsSubtargetERNS_20MipsRegisterBankInfoE">createMipsInstructionSelector</dfn>(<em>const</em> <a class="type" href="MipsTargetMachine.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine">MipsTargetMachine</a> &amp;<dfn class="local col8 decl" id="108TM" title='TM' data-type='const llvm::MipsTargetMachine &amp;' data-ref="108TM">TM</dfn>,</td></tr>
<tr><th id="594">594</th><td>                                                   <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col9 decl" id="109Subtarget" title='Subtarget' data-type='llvm::MipsSubtarget &amp;' data-ref="109Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="595">595</th><td>                                                   <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo">MipsRegisterBankInfo</a> &amp;<dfn class="local col0 decl" id="110RBI" title='RBI' data-type='llvm::MipsRegisterBankInfo &amp;' data-ref="110RBI">RBI</dfn>) {</td></tr>
<tr><th id="596">596</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::MipsInstructionSelector" title='(anonymous namespace)::MipsInstructionSelector' data-ref="(anonymousnamespace)::MipsInstructionSelector">MipsInstructionSelector</a><a class="tu ref" href="#_ZN12_GLOBAL__N_123MipsInstructionSelectorC1ERKN4llvm17MipsTargetMachineERKNS1_13MipsSubtargetERKNS1_20MipsRegisterBankInfoE" title='(anonymous namespace)::MipsInstructionSelector::MipsInstructionSelector' data-use='c' data-ref="_ZN12_GLOBAL__N_123MipsInstructionSelectorC1ERKN4llvm17MipsTargetMachineERKNS1_13MipsSubtargetERKNS1_20MipsRegisterBankInfoE">(</a><a class="local col8 ref" href="#108TM" title='TM' data-ref="108TM">TM</a>, <a class="local col9 ref" href="#109Subtarget" title='Subtarget' data-ref="109Subtarget">Subtarget</a>, <a class="local col0 ref" href="#110RBI" title='RBI' data-ref="110RBI">RBI</a>);</td></tr>
<tr><th id="597">597</th><td>}</td></tr>
<tr><th id="598">598</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="599">599</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
