/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [7:0] _03_;
  wire [13:0] _04_;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [26:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_22z;
  wire [30:0] celloutsig_0_23z;
  wire [27:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_34z;
  wire [12:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = !(celloutsig_1_3z ? celloutsig_1_8z : celloutsig_1_12z);
  assign celloutsig_1_18z = !(_01_ ? celloutsig_1_14z[0] : _00_);
  assign celloutsig_0_11z = !(celloutsig_0_5z ? celloutsig_0_2z[22] : _02_);
  assign celloutsig_0_12z = !(celloutsig_0_7z[1] ? celloutsig_0_4z[2] : celloutsig_0_9z);
  assign celloutsig_0_20z = !(celloutsig_0_7z[7] ? celloutsig_0_1z : celloutsig_0_2z[13]);
  assign celloutsig_1_6z = _00_ | ~(in_data[178]);
  assign celloutsig_0_13z = celloutsig_0_11z | ~(celloutsig_0_8z[6]);
  assign celloutsig_1_3z = ~(in_data[184] ^ in_data[147]);
  assign celloutsig_1_13z = ~(celloutsig_1_2z[3] ^ celloutsig_1_11z);
  assign celloutsig_0_17z = ~(celloutsig_0_4z[2] ^ celloutsig_0_14z);
  reg [13:0] _15_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _15_ <= 14'h0000;
    else _15_ <= in_data[70:57];
  assign { _04_[13:7], _02_, _04_[5:0] } = _15_;
  reg [7:0] _16_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 8'h00;
    else _16_ <= { in_data[102:96], celloutsig_1_0z };
  assign { _03_[7:5], _00_, _03_[3], _01_, _03_[1:0] } = _16_;
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_12z } / { 1'h1, celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_0_18z = { in_data[3:2], celloutsig_0_13z, celloutsig_0_14z } / { 1'h1, celloutsig_0_6z[3:2], celloutsig_0_13z };
  assign celloutsig_0_4z = celloutsig_0_2z[11:7] / { 1'h1, _04_[8:7], _02_, _04_[5] };
  assign celloutsig_0_22z = { celloutsig_0_4z, celloutsig_0_16z } / { 1'h1, celloutsig_0_7z[11:7] };
  assign celloutsig_0_2z = in_data[69:42] / { 1'h1, in_data[60:34] };
  assign celloutsig_1_0z = in_data[116:113] == in_data[135:132];
  assign celloutsig_1_12z = { celloutsig_1_9z[6:5], celloutsig_1_6z, 1'h1 } == { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_5z = in_data[47:45] == { _04_[2:1], celloutsig_0_3z };
  assign celloutsig_1_8z = { celloutsig_1_7z[7:1], celloutsig_1_2z, 1'h1, celloutsig_1_5z, _03_[7:5], _00_, _03_[3], _01_, _03_[1:0] } >= { _03_[6:5], _00_, _03_[3], _01_, celloutsig_1_6z, celloutsig_1_5z, 1'h1, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, 1'h1, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[87:70] > in_data[22:5];
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, _03_[7:5], _00_, _03_[3], _01_, _03_[1:0], celloutsig_1_3z, 1'h1, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } <= in_data[156:137];
  assign celloutsig_1_11z = celloutsig_1_10z[5:3] && celloutsig_1_7z[5:3];
  assign celloutsig_0_14z = { celloutsig_0_4z[2:0], celloutsig_0_6z } && { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_1_10z = { celloutsig_1_2z[1], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z } % { 1'h1, celloutsig_1_0z, _03_[7:5], _00_, _03_[3], _01_, _03_[1:0], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_15z = { in_data[62:47], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_5z } % { 1'h1, celloutsig_0_2z[25:14], _04_[13:7], _02_, _04_[5:0] };
  assign celloutsig_0_3z = ~^ { in_data[92:85], celloutsig_0_1z };
  assign celloutsig_0_16z = ~^ celloutsig_0_4z[3:0];
  assign celloutsig_0_9z = ^ { in_data[64:53], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_31z = ^ { celloutsig_0_19z[6:3], celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_34z = { celloutsig_0_15z[21:16], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_31z } << { in_data[7:3], celloutsig_0_18z };
  assign celloutsig_1_2z = { _03_[6:5], celloutsig_1_0z, celloutsig_1_0z } << { _03_[1:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[137:131], celloutsig_1_6z } << { _03_[6:5], _00_, _03_[3], celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_7z[7:2], celloutsig_1_5z } << { _03_[7:5], _00_, _03_[3], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_9z[4:0], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_16z } << { celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_6z = { in_data[22:18], celloutsig_0_1z } << { celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_7z = in_data[63:48] << celloutsig_0_2z[25:10];
  assign celloutsig_0_8z = in_data[89:83] << { celloutsig_0_7z[5], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_19z = celloutsig_0_2z[19:11] << { in_data[72:65], celloutsig_0_12z };
  assign celloutsig_0_23z = { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_3z } << { _04_[10:7], _02_, _04_[5:2], celloutsig_0_7z, celloutsig_0_22z };
  assign celloutsig_0_35z = { celloutsig_0_6z[0], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_19z } >>> celloutsig_0_23z[29:17];
  assign { _03_[4], _03_[2] } = { _00_, _01_ };
  assign _04_[6] = _02_;
  assign { out_data[128], out_data[110:96], out_data[40:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
