
---------- Begin Simulation Statistics ----------
final_tick                               156529500000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 197514                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694716                       # Number of bytes of host memory used
host_op_rate                                   197901                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   506.29                       # Real time elapsed on the host
host_tick_rate                              309166859                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.156529                       # Number of seconds simulated
sim_ticks                                156529500000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615960                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095609                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103688                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728208                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478325                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65360                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.565295                       # CPI: cycles per instruction
system.cpu.discardedOps                        190758                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610546                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403233                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001562                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        24294170                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.638857                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        156529500                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132235330                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        186151                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           95                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       520416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          377                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1042274                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            377                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 156529500000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30394                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48820                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27685                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79252                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30394                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       295797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 295797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20283648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20283648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109646                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109646    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109646                       # Request fanout histogram
system.membus.respLayer1.occupancy         1023380000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           576711000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 156529500000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            289794                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       534432                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           62863                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232065                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232064                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           420                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       289374                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1563291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1564132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    128902400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              128956288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76881                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6248960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           598740                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000790                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028096                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 598267     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    473      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             598740                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2984726000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2607194995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 156529500000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               412193                       # number of demand (read+write) hits
system.l2.demand_hits::total                   412208                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              412193                       # number of overall hits
system.l2.overall_hits::total                  412208                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             109246                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109651                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            109246                       # number of overall misses
system.l2.overall_misses::total                109651                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42663000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11904817000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11947480000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42663000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11904817000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11947480000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           521439                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               521859                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          521439                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              521859                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.209509                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210116                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.209509                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210116                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105340.740741                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108972.566501                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108959.152219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105340.740741                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108972.566501                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108959.152219                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48820                       # number of writebacks
system.l2.writebacks::total                     48820                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        109241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109646                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       109241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109646                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34563000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9719560000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9754123000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34563000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9719560000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9754123000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.209499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210107                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.209499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210107                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85340.740741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88973.553885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88960.135345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85340.740741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88973.553885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88960.135345                       # average overall mshr miss latency
system.l2.replacements                          76881                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       485612                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           485612                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       485612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       485612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            152813                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                152813                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79252                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8804557000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8804557000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.341508                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.341508                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111095.707364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111095.707364                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7219517000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7219517000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.341508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.341508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91095.707364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91095.707364                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42663000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42663000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105340.740741                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105340.740741                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34563000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34563000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85340.740741                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85340.740741                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        259380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            259380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29994                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29994                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3100260000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3100260000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       289374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        289374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.103651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103362.672535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103362.672535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2500043000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2500043000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83365.333956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83365.333956                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 156529500000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31948.485059                       # Cycle average of tags in use
system.l2.tags.total_refs                     1042173                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    109649                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.504628                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.771673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        57.018413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31890.694974                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974990                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32546                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2194007                       # Number of tag accesses
system.l2.tags.data_accesses                  2194007                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 156529500000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13982848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14034688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6248960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6248960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          109241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              109646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48820                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48820                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            331184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          89330433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              89661617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       331184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           331184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       39921932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39921932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       39921932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           331184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         89330433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            129583548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     97640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    218454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039701684750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5913                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5913                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              409081                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91804                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109646                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48820                       # Number of write requests accepted
system.mem_ctrls.readBursts                    219292                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97640                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6124                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3576862000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1096320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7688062000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16313.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35063.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   183808                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82957                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                219292                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97640                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  103538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    404.641660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   258.239929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   383.063417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1518      3.03%      3.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27337     54.54%     57.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2885      5.76%     63.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2675      5.34%     68.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1011      2.02%     70.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1099      2.19%     72.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          664      1.32%     74.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          700      1.40%     75.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12231     24.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50120                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.081008                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.301868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    137.091316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5893     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           12      0.20%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            6      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5913                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.509555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.482253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4442     75.12%     75.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              166      2.81%     77.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1238     20.94%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.08%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.44%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               32      0.54%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5913                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14032896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6247744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14034688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6248960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        89.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  156483585000                       # Total gap between requests
system.mem_ctrls.avgGap                     987489.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13981056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6247744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 331183.578814217180                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 89318984.600346907973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39914163.144966289401                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       218482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        97640                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25500000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7662562000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3652389327000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31481.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35071.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37406691.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            180392100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             95880675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           785014440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          255398940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12356107920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21895811280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41668750080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        77237355435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        493.436416                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 108086851750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5226780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43215868250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            177464700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94324725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           780530520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          254182680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12356107920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21634662930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41888664480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        77185937955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        493.107931                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 108661583000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5226780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42641137000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    156529500000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 156529500000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050567                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050567                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050567                       # number of overall hits
system.cpu.icache.overall_hits::total         8050567                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          420                       # number of overall misses
system.cpu.icache.overall_misses::total           420                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45112000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45112000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45112000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45112000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050987                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050987                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050987                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050987                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 107409.523810                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107409.523810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 107409.523810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107409.523810                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44272000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44272000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44272000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44272000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105409.523810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105409.523810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105409.523810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105409.523810                       # average overall mshr miss latency
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050567                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050567                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45112000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45112000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 107409.523810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107409.523810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44272000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44272000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105409.523810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105409.523810                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 156529500000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           353.649988                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19169.016667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   353.649988                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.345361                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.345361                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.409180                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32204368                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32204368                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 156529500000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156529500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 156529500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51505927                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51505927                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51506525                       # number of overall hits
system.cpu.dcache.overall_hits::total        51506525                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       548425                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         548425                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       556246                       # number of overall misses
system.cpu.dcache.overall_misses::total        556246                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25767501000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25767501000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25767501000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25767501000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52054352                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52054352                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52062771                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52062771                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010536                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010536                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010684                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010684                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46984.548480                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46984.548480                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46323.930419                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46323.930419                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       485612                       # number of writebacks
system.cpu.dcache.writebacks::total            485612                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        30941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30941                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30941                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       517484                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       517484                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       521439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       521439                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21811172000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21811172000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22166210000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22166210000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009941                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009941                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010016                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42148.495412                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42148.495412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42509.689532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42509.689532                       # average overall mshr miss latency
system.cpu.dcache.replacements                 520414                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40817026                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40817026                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       287234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        287234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9788629000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9788629000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41104260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41104260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34078.935641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34078.935641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1815                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1815                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       285419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       285419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9098230000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9098230000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31876.749621                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31876.749621                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10688901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10688901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       261191                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       261191                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15978872000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15978872000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023853                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023853                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61176.962453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61176.962453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12712942000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12712942000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54781.815440                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54781.815440                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    355038000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    355038000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89769.405815                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89769.405815                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 156529500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.801403                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028039                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            521438                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.777997                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.801403                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          574                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104647132                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104647132                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 156529500000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156529500000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
