--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/kkk/Apps/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 710908 paths analyzed, 914 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.309ns.
--------------------------------------------------------------------------------
Slack:                  5.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.253ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B1       net (fanout=1)        1.341   alu/n0030[2]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     14.253ns (6.219ns logic, 8.034ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  5.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.181ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M13      Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X9Y45.A2       net (fanout=1)        1.360   alu/n0030[13]
    SLICE_X9Y45.A        Tilo                  0.259   alu/Mmux_result213
                                                       alu/Mmux_result214
    SLICE_X8Y45.C5       net (fanout=1)        0.418   alu/Mmux_result213
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     14.181ns (6.224ns logic, 7.957ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  5.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.152ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M4       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B2       net (fanout=1)        1.240   alu/n0030[4]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     14.152ns (6.219ns logic, 7.933ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  5.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.048ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M3       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B3       net (fanout=1)        1.136   alu/n0030[3]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     14.048ns (6.219ns logic, 7.829ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  5.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.965ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M7       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.A1       net (fanout=1)        1.005   alu/n0030[7]
    SLICE_X8Y44.A        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result212
    SLICE_X8Y45.C3       net (fanout=1)        0.562   alu/Mmux_result211
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.965ns (6.219ns logic, 7.746ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  6.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.911ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M5       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.A2       net (fanout=1)        0.951   alu/n0030[5]
    SLICE_X8Y44.A        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result212
    SLICE_X8Y45.C3       net (fanout=1)        0.562   alu/Mmux_result211
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.911ns (6.219ns logic, 7.692ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  6.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.892ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M9       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.A4       net (fanout=1)        0.932   alu/n0030[9]
    SLICE_X8Y44.A        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result212
    SLICE_X8Y45.C3       net (fanout=1)        0.562   alu/Mmux_result211
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.892ns (6.219ns logic, 7.673ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  6.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.861ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y43.A6       net (fanout=2)        0.569   alu/n0030[0]
    SLICE_X7Y43.A        Tilo                  0.259   alu/Sh681
                                                       alu/Mmux_result218
    SLICE_X8Y45.D3       net (fanout=1)        0.863   alu/Mmux_result217
    SLICE_X8Y45.CMUX     Topdc                 0.456   alu/Mmux_result216
                                                       alu/Mmux_result220_F
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.861ns (6.250ns logic, 7.611ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  6.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_30 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.848ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_30 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.AQ      Tcko                  0.476   m/M_reg_q[33]
                                                       m/M_reg_q_30
    SLICE_X9Y52.B3       net (fanout=3)        1.492   m/M_reg_q[30]
    SLICE_X9Y52.B        Tilo                  0.259   m/Mmux_aout6
                                                       m/Mmux_aout61
    SLICE_X7Y50.A1       net (fanout=1)        1.030   m/Mmux_aout6
    SLICE_X7Y50.A        Tilo                  0.259   alu/Mmux_result7
                                                       m/Mmux_aout65
    SLICE_X7Y50.C2       net (fanout=5)        0.538   Mmux_aout64
    SLICE_X7Y50.C        Tilo                  0.259   alu/Mmux_result7
                                                       m/Mmux_aout66
    DSP48_X0Y11.B14      net (fanout=7)        0.843   M_m_aout[14]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B1       net (fanout=1)        1.341   alu/n0030[2]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.848ns (6.180ns logic, 7.668ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  6.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_198 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.820ns (Levels of Logic = 7)
  Clock Path Skew:      0.029ns (0.688 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_198 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y38.AQ       Tcko                  0.476   m/M_reg_q[201]
                                                       m/M_reg_q_198
    SLICE_X7Y36.A4       net (fanout=3)        1.084   m/M_reg_q[198]
    SLICE_X7Y36.A        Tilo                  0.259   m/Mmux_bout114
                                                       m/Mmux_aout134
    SLICE_X3Y36.B5       net (fanout=1)        0.883   m/Mmux_aout134
    SLICE_X3Y36.B        Tilo                  0.259   m/Mmux_aout132
                                                       m/Mmux_aout135
    SLICE_X3Y36.A5       net (fanout=5)        0.238   Mmux_aout135
    SLICE_X3Y36.A        Tilo                  0.259   m/Mmux_aout132
                                                       m/Mmux_aout136
    DSP48_X0Y11.B6       net (fanout=9)        1.670   M_m_aout[6]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B1       net (fanout=1)        1.341   alu/n0030[2]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.820ns (6.180ns logic, 7.640ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  6.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.757ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M6       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.A3       net (fanout=1)        0.797   alu/n0030[6]
    SLICE_X8Y44.A        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result212
    SLICE_X8Y45.C3       net (fanout=1)        0.562   alu/Mmux_result211
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.757ns (6.219ns logic, 7.538ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  6.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_30 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.776ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_30 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.AQ      Tcko                  0.476   m/M_reg_q[33]
                                                       m/M_reg_q_30
    SLICE_X9Y52.B3       net (fanout=3)        1.492   m/M_reg_q[30]
    SLICE_X9Y52.B        Tilo                  0.259   m/Mmux_aout6
                                                       m/Mmux_aout61
    SLICE_X7Y50.A1       net (fanout=1)        1.030   m/Mmux_aout6
    SLICE_X7Y50.A        Tilo                  0.259   alu/Mmux_result7
                                                       m/Mmux_aout65
    SLICE_X7Y50.C2       net (fanout=5)        0.538   Mmux_aout64
    SLICE_X7Y50.C        Tilo                  0.259   alu/Mmux_result7
                                                       m/Mmux_aout66
    DSP48_X0Y11.B14      net (fanout=7)        0.843   M_m_aout[14]
    DSP48_X0Y11.M13      Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X9Y45.A2       net (fanout=1)        1.360   alu/n0030[13]
    SLICE_X9Y45.A        Tilo                  0.259   alu/Mmux_result213
                                                       alu/Mmux_result214
    SLICE_X8Y45.C5       net (fanout=1)        0.418   alu/Mmux_result213
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.776ns (6.185ns logic, 7.591ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  6.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_48 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.682ns (Levels of Logic = 7)
  Clock Path Skew:      -0.087ns (0.629 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B1       net (fanout=1)        1.341   alu/n0030[2]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X11Y47.B3      net (fanout=15)       1.315   M_alu_result[0]
    SLICE_X11Y47.CLK     Tas                   0.373   m/M_reg_q[50]
                                                       m/Mmux_n047111
                                                       m/M_reg_q_48
    -------------------------------------------------  ---------------------------
    Total                                     13.682ns (6.243ns logic, 7.439ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack:                  6.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.735ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M15      Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y45.A3       net (fanout=2)        0.797   alu/n0030[15]
    SLICE_X8Y45.A        Tilo                  0.254   alu/Mmux_result216
                                                       alu/Mmux_result23
    SLICE_X8Y45.C1       net (fanout=1)        0.540   alu/Mmux_result22
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.735ns (6.219ns logic, 7.516ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  6.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_30 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.747ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_30 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.AQ      Tcko                  0.476   m/M_reg_q[33]
                                                       m/M_reg_q_30
    SLICE_X9Y52.B3       net (fanout=3)        1.492   m/M_reg_q[30]
    SLICE_X9Y52.B        Tilo                  0.259   m/Mmux_aout6
                                                       m/Mmux_aout61
    SLICE_X7Y50.A1       net (fanout=1)        1.030   m/Mmux_aout6
    SLICE_X7Y50.A        Tilo                  0.259   alu/Mmux_result7
                                                       m/Mmux_aout65
    SLICE_X7Y50.C2       net (fanout=5)        0.538   Mmux_aout64
    SLICE_X7Y50.C        Tilo                  0.259   alu/Mmux_result7
                                                       m/Mmux_aout66
    DSP48_X0Y11.B14      net (fanout=7)        0.843   M_m_aout[14]
    DSP48_X0Y11.M4       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B2       net (fanout=1)        1.240   alu/n0030[4]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.747ns (6.180ns logic, 7.567ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  6.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_44 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.692ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_44 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.AQ       Tcko                  0.430   m/M_reg_q[46]
                                                       m/M_reg_q_44
    SLICE_X2Y53.B1       net (fanout=3)        1.406   m/M_reg_q[44]
    SLICE_X2Y53.B        Tilo                  0.235   m/Mmux_aout42
                                                       m/Mmux_aout43
    SLICE_X0Y52.B5       net (fanout=1)        0.446   m/Mmux_aout42
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B1       net (fanout=1)        1.341   alu/n0030[2]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.692ns (6.100ns logic, 7.592ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  6.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_198 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.748ns (Levels of Logic = 7)
  Clock Path Skew:      0.029ns (0.688 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_198 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y38.AQ       Tcko                  0.476   m/M_reg_q[201]
                                                       m/M_reg_q_198
    SLICE_X7Y36.A4       net (fanout=3)        1.084   m/M_reg_q[198]
    SLICE_X7Y36.A        Tilo                  0.259   m/Mmux_bout114
                                                       m/Mmux_aout134
    SLICE_X3Y36.B5       net (fanout=1)        0.883   m/Mmux_aout134
    SLICE_X3Y36.B        Tilo                  0.259   m/Mmux_aout132
                                                       m/Mmux_aout135
    SLICE_X3Y36.A5       net (fanout=5)        0.238   Mmux_aout135
    SLICE_X3Y36.A        Tilo                  0.259   m/Mmux_aout132
                                                       m/Mmux_aout136
    DSP48_X0Y11.B6       net (fanout=9)        1.670   M_m_aout[6]
    DSP48_X0Y11.M13      Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X9Y45.A2       net (fanout=1)        1.360   alu/n0030[13]
    SLICE_X9Y45.A        Tilo                  0.259   alu/Mmux_result213
                                                       alu/Mmux_result214
    SLICE_X8Y45.C5       net (fanout=1)        0.418   alu/Mmux_result213
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.748ns (6.185ns logic, 7.563ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  6.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_48 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.610ns (Levels of Logic = 7)
  Clock Path Skew:      -0.087ns (0.629 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M13      Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X9Y45.A2       net (fanout=1)        1.360   alu/n0030[13]
    SLICE_X9Y45.A        Tilo                  0.259   alu/Mmux_result213
                                                       alu/Mmux_result214
    SLICE_X8Y45.C5       net (fanout=1)        0.418   alu/Mmux_result213
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X11Y47.B3      net (fanout=15)       1.315   M_alu_result[0]
    SLICE_X11Y47.CLK     Tas                   0.373   m/M_reg_q[50]
                                                       m/Mmux_n047111
                                                       m/M_reg_q_48
    -------------------------------------------------  ---------------------------
    Total                                     13.610ns (6.248ns logic, 7.362ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  6.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_60 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.668ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_60 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.BQ       Tcko                  0.525   m/M_reg_q[62]
                                                       m/M_reg_q_60
    SLICE_X0Y52.D3       net (fanout=3)        1.180   m/M_reg_q[60]
    SLICE_X0Y52.D        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout42
    SLICE_X0Y52.B1       net (fanout=1)        0.534   m/Mmux_aout41
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B1       net (fanout=1)        1.341   alu/n0030[2]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.668ns (6.214ns logic, 7.454ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  6.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_198 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.719ns (Levels of Logic = 7)
  Clock Path Skew:      0.029ns (0.688 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_198 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y38.AQ       Tcko                  0.476   m/M_reg_q[201]
                                                       m/M_reg_q_198
    SLICE_X7Y36.A4       net (fanout=3)        1.084   m/M_reg_q[198]
    SLICE_X7Y36.A        Tilo                  0.259   m/Mmux_bout114
                                                       m/Mmux_aout134
    SLICE_X3Y36.B5       net (fanout=1)        0.883   m/Mmux_aout134
    SLICE_X3Y36.B        Tilo                  0.259   m/Mmux_aout132
                                                       m/Mmux_aout135
    SLICE_X3Y36.A5       net (fanout=5)        0.238   Mmux_aout135
    SLICE_X3Y36.A        Tilo                  0.259   m/Mmux_aout132
                                                       m/Mmux_aout136
    DSP48_X0Y11.B6       net (fanout=9)        1.670   M_m_aout[6]
    DSP48_X0Y11.M4       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B2       net (fanout=1)        1.240   alu/n0030[4]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.719ns (6.180ns logic, 7.539ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  6.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.667ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M15      Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B4       net (fanout=2)        0.755   alu/n0030[15]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.667ns (6.219ns logic, 7.448ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  6.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_208 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.656ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_208
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B1       net (fanout=1)        1.341   alu/n0030[2]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X11Y51.C1      net (fanout=15)       1.289   M_alu_result[0]
    SLICE_X11Y51.CLK     Tas                   0.373   m/M_reg_q[209]
                                                       m/Mmux_n031111
                                                       m/M_reg_q_208
    -------------------------------------------------  ---------------------------
    Total                                     13.656ns (6.243ns logic, 7.413ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  6.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_48 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.581ns (Levels of Logic = 7)
  Clock Path Skew:      -0.087ns (0.629 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M4       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B2       net (fanout=1)        1.240   alu/n0030[4]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X11Y47.B3      net (fanout=15)       1.315   M_alu_result[0]
    SLICE_X11Y47.CLK     Tas                   0.373   m/M_reg_q[50]
                                                       m/Mmux_n047111
                                                       m/M_reg_q_48
    -------------------------------------------------  ---------------------------
    Total                                     13.581ns (6.243ns logic, 7.338ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  6.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_167 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.678ns (Levels of Logic = 7)
  Clock Path Skew:      0.026ns (0.688 - 0.662)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_167 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.BQ       Tcko                  0.525   m/M_reg_q[169]
                                                       m/M_reg_q_167
    SLICE_X2Y37.A1       net (fanout=3)        0.951   m/M_reg_q[167]
    SLICE_X2Y37.A        Tilo                  0.235   m/Mmux_aout143
                                                       m/Mmux_aout143
    SLICE_X2Y39.B2       net (fanout=1)        0.910   m/Mmux_aout143
    SLICE_X2Y39.B        Tilo                  0.235   m/Mmux_aout142
                                                       m/Mmux_aout145
    SLICE_X2Y39.A5       net (fanout=7)        0.202   Mmux_aout145
    SLICE_X2Y39.A        Tilo                  0.235   m/Mmux_aout142
                                                       m/Mmux_aout146
    DSP48_X0Y11.B7       net (fanout=7)        1.693   M_m_aout[7]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B1       net (fanout=1)        1.341   alu/n0030[2]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.678ns (6.157ns logic, 7.521ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  6.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_44 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.620ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_44 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.AQ       Tcko                  0.430   m/M_reg_q[46]
                                                       m/M_reg_q_44
    SLICE_X2Y53.B1       net (fanout=3)        1.406   m/M_reg_q[44]
    SLICE_X2Y53.B        Tilo                  0.235   m/Mmux_aout42
                                                       m/Mmux_aout43
    SLICE_X0Y52.B5       net (fanout=1)        0.446   m/Mmux_aout42
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M13      Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X9Y45.A2       net (fanout=1)        1.360   alu/n0030[13]
    SLICE_X9Y45.A        Tilo                  0.259   alu/Mmux_result213
                                                       alu/Mmux_result214
    SLICE_X8Y45.C5       net (fanout=1)        0.418   alu/Mmux_result213
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.620ns (6.105ns logic, 7.515ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  6.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_30 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.643ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_30 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.AQ      Tcko                  0.476   m/M_reg_q[33]
                                                       m/M_reg_q_30
    SLICE_X9Y52.B3       net (fanout=3)        1.492   m/M_reg_q[30]
    SLICE_X9Y52.B        Tilo                  0.259   m/Mmux_aout6
                                                       m/Mmux_aout61
    SLICE_X7Y50.A1       net (fanout=1)        1.030   m/Mmux_aout6
    SLICE_X7Y50.A        Tilo                  0.259   alu/Mmux_result7
                                                       m/Mmux_aout65
    SLICE_X7Y50.C2       net (fanout=5)        0.538   Mmux_aout64
    SLICE_X7Y50.C        Tilo                  0.259   alu/Mmux_result7
                                                       m/Mmux_aout66
    DSP48_X0Y11.B14      net (fanout=7)        0.843   M_m_aout[14]
    DSP48_X0Y11.M3       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B3       net (fanout=1)        1.136   alu/n0030[3]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.643ns (6.180ns logic, 7.463ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  6.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.619ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M11      Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X9Y45.A3       net (fanout=1)        0.798   alu/n0030[11]
    SLICE_X9Y45.A        Tilo                  0.259   alu/Mmux_result213
                                                       alu/Mmux_result214
    SLICE_X8Y45.C5       net (fanout=1)        0.418   alu/Mmux_result213
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.619ns (6.224ns logic, 7.395ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  6.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_60 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.596ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_60 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.BQ       Tcko                  0.525   m/M_reg_q[62]
                                                       m/M_reg_q_60
    SLICE_X0Y52.D3       net (fanout=3)        1.180   m/M_reg_q[60]
    SLICE_X0Y52.D        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout42
    SLICE_X0Y52.B1       net (fanout=1)        0.534   m/Mmux_aout41
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M13      Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X9Y45.A2       net (fanout=1)        1.360   alu/n0030[13]
    SLICE_X9Y45.A        Tilo                  0.259   alu/Mmux_result213
                                                       alu/Mmux_result214
    SLICE_X8Y45.C5       net (fanout=1)        0.418   alu/Mmux_result213
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.596ns (6.219ns logic, 7.377ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  6.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_44 (FF)
  Destination:          m/M_reg_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.591ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_44 to m/M_reg_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.AQ       Tcko                  0.430   m/M_reg_q[46]
                                                       m/M_reg_q_44
    SLICE_X2Y53.B1       net (fanout=3)        1.406   m/M_reg_q[44]
    SLICE_X2Y53.B        Tilo                  0.235   m/Mmux_aout42
                                                       m/Mmux_aout43
    SLICE_X0Y52.B5       net (fanout=1)        0.446   m/Mmux_aout42
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M4       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y44.B2       net (fanout=1)        1.240   alu/n0030[4]
    SLICE_X8Y44.B        Tilo                  0.254   alu/Sh691
                                                       alu/Mmux_result213
    SLICE_X8Y45.C4       net (fanout=1)        0.514   alu/Mmux_result212
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X10Y51.C1      net (fanout=15)       1.910   M_alu_result[0]
    SLICE_X10Y51.CLK     Tas                   0.349   m/M_reg_q[33]
                                                       m/Mmux_n048711
                                                       m/M_reg_q_32
    -------------------------------------------------  ---------------------------
    Total                                     13.591ns (6.100ns logic, 7.491ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  6.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/M_reg_q_76 (FF)
  Destination:          m/M_reg_q_208 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.584ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/M_reg_q_76 to m/M_reg_q_208
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   m/M_reg_q[78]
                                                       m/M_reg_q_76
    SLICE_X1Y51.A2       net (fanout=3)        1.587   m/M_reg_q[76]
    SLICE_X1Y51.A        Tilo                  0.259   m/Mmux_aout31
                                                       m/Mmux_aout44
    SLICE_X0Y52.B2       net (fanout=1)        0.707   m/Mmux_aout43
    SLICE_X0Y52.B        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout45
    SLICE_X0Y52.A5       net (fanout=5)        0.255   Mmux_aout44
    SLICE_X0Y52.A        Tilo                  0.254   m/Mmux_aout41
                                                       m/Mmux_aout46
    DSP48_X0Y11.B12      net (fanout=8)        1.720   M_m_aout[12]
    DSP48_X0Y11.M13      Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X9Y45.A2       net (fanout=1)        1.360   alu/n0030[13]
    SLICE_X9Y45.A        Tilo                  0.259   alu/Mmux_result213
                                                       alu/Mmux_result214
    SLICE_X8Y45.C5       net (fanout=1)        0.418   alu/Mmux_result213
    SLICE_X8Y45.CMUX     Tilo                  0.430   alu/Mmux_result216
                                                       alu/Mmux_result220_G
                                                       alu/Mmux_result220
    SLICE_X11Y51.C1      net (fanout=15)       1.289   M_alu_result[0]
    SLICE_X11Y51.CLK     Tas                   0.373   m/M_reg_q[209]
                                                       m/Mmux_n031111
                                                       m/M_reg_q_208
    -------------------------------------------------  ---------------------------
    Total                                     13.584ns (6.248ns logic, 7.336ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X0Y2.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[169]/CLK
  Logical resource: m/M_reg_q_166/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[169]/CLK
  Logical resource: m/M_reg_q_167/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[169]/CLK
  Logical resource: m/M_reg_q_168/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[169]/CLK
  Logical resource: m/M_reg_q_169/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[233]/CLK
  Logical resource: m/M_reg_q_230/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[233]/CLK
  Logical resource: m/M_reg_q_231/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[233]/CLK
  Logical resource: m/M_reg_q_232/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[233]/CLK
  Logical resource: m/M_reg_q_233/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[185]/CLK
  Logical resource: m/M_reg_q_182/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[185]/CLK
  Logical resource: m/M_reg_q_183/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[185]/CLK
  Logical resource: m/M_reg_q_184/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[185]/CLK
  Logical resource: m/M_reg_q_185/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[58]/CLK
  Logical resource: m/M_reg_q_55/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[58]/CLK
  Logical resource: m/M_reg_q_56/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[58]/CLK
  Logical resource: m/M_reg_q_57/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[58]/CLK
  Logical resource: m/M_reg_q_58/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[124]/CLK
  Logical resource: m/M_reg_q_121/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[124]/CLK
  Logical resource: m/M_reg_q_122/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[124]/CLK
  Logical resource: m/M_reg_q_123/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[124]/CLK
  Logical resource: m/M_reg_q_124/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[189]/CLK
  Logical resource: m/M_reg_q_186/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[189]/CLK
  Logical resource: m/M_reg_q_187/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[189]/CLK
  Logical resource: m/M_reg_q_188/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: m/M_reg_q[189]/CLK
  Logical resource: m/M_reg_q_189/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.309|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 710908 paths, 0 nets, and 2086 connections

Design statistics:
   Minimum period:  14.309ns{1}   (Maximum frequency:  69.886MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 26 08:30:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



