Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Sep 25 13:15:33 2023
| Host         : workstation running 64-bit unknown
| Command      : report_utilization -file bsp_sis8300ku_top_utilization_synth.rpt -pb bsp_sis8300ku_top_utilization_synth.pb
| Design       : bsp_sis8300ku_top
| Device       : xcku040ffva1156-1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 4692 |     0 |    242400 |  1.94 |
|   LUT as Logic             | 4691 |     0 |    242400 |  1.94 |
|   LUT as Memory            |    1 |     0 |    112800 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |    1 |     0 |           |       |
| CLB Registers              | 7627 |     0 |    484800 |  1.57 |
|   Register as Flip Flop    | 7467 |     0 |    484800 |  1.54 |
|   Register as Latch        |  160 |     0 |    484800 |  0.03 |
| CARRY8                     |  456 |     0 |     30300 |  1.50 |
| F7 Muxes                   |    5 |     0 |    121200 | <0.01 |
| F8 Muxes                   |    0 |     0 |     60600 |  0.00 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 10    |          Yes |           - |          Set |
| 339   |          Yes |           - |        Reset |
| 141   |          Yes |         Set |            - |
| 7137  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  7.5 |     0 |       600 |  1.25 |
|   RAMB36/FIFO*    |    4 |     0 |       600 |  0.67 |
|     FIFO36E2 only |    4 |       |           |       |
|   RAMB18          |    7 |     0 |      1200 |  0.58 |
|     FIFO18E2 only |    1 |       |           |       |
|     RAMB18E2 only |    6 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |      1920 |  0.31 |
|   DSP48E2 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |  297 |     0 |       520 | 57.12 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |       480 |  1.67 |
|   BUFGCE             |    8 |     0 |       240 |  3.33 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    2 |     0 |        10 | 20.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    1 |     0 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    0 |     0 |         4 |   0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |   0.00 |
| ICAPE3      |    1 |     0 |         2 |  50.00 |
| MASTER_JTAG |    0 |     0 |         1 |   0.00 |
| STARTUPE3   |    1 |     0 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


8. Primitives
-------------

+-------------+------+---------------------+
|   Ref Name  | Used | Functional Category |
+-------------+------+---------------------+
| FDRE        | 7137 |            Register |
| LUT6        | 1861 |                 CLB |
| LUT2        | 1590 |                 CLB |
| LUT3        |  847 |                 CLB |
| LUT4        |  754 |                 CLB |
| LUT5        |  646 |                 CLB |
| CARRY8      |  456 |                 CLB |
| FDCE        |  179 |            Register |
| LUT1        |  166 |                 CLB |
| LDCE        |  160 |            Register |
| FDSE        |  141 |            Register |
| IBUFCTRL    |  111 |              Others |
| DIFFINBUF   |   98 |                 I/O |
| ISERDESE3   |   85 |                 I/O |
| IDELAYE3    |   85 |                 I/O |
| OBUF        |   46 |                 I/O |
| OBUFDS      |   21 |                 I/O |
| OSERDESE3   |   18 |                 I/O |
| ODELAYE3    |   18 |                 I/O |
| INBUF       |   13 |                 I/O |
| FDPE        |   10 |            Register |
| BUFGCE      |    8 |               Clock |
| RAMB18E2    |    6 |           Block Ram |
| DSP48E2     |    6 |          Arithmetic |
| MUXF7       |    5 |                 CLB |
| OBUFT       |    4 |                 I/O |
| FIFO36E2    |    4 |           Block Ram |
| MMCME3_ADV  |    2 |               Clock |
| IDELAYCTRL  |    2 |                 I/O |
| STARTUPE3   |    1 |       Configuration |
| SRL16E      |    1 |                 CLB |
| ICAPE3      |    1 |       Configuration |
| IBUFDS_GTE3 |    1 |            Advanced |
| FIFO18E2    |    1 |           Block Ram |
+-------------+------+---------------------+


9. Black Boxes
--------------

+---------------------------------------------+------+
|                   Ref Name                  | Used |
+---------------------------------------------+------+
| sis8300ku_bsp_system_xdma_0_0               |    1 |
| sis8300ku_bsp_system_sys_reset_0_0          |    1 |
| sis8300ku_bsp_system_ddr4_0_0               |    1 |
| sis8300ku_bsp_system_axi_interconnect_reg_0 |    1 |
| sis8300ku_bsp_system_axi_interconnect_dma_0 |    1 |
| sis8300ku_bsp_system_axi_interconnect_ddr_0 |    1 |
+---------------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


