

================================================================
== Vitis HLS Report for 'tpgForeground_Pipeline_VITIS_LOOP_729_2'
================================================================
* Date:           Thu Nov 14 14:30:01 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.542 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65538|  10.668 ns|  0.350 ms|    2|  65538|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_729_2  |        0|    65536|         3|          1|          1|  0 ~ 65535|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     553|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        0|     -|       8|       1|    -|
|Multiplexer      |        -|     -|       -|     210|    -|
|Register         |        -|     -|     335|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     343|     764|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |whiYuv_2_U  |tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R  |        0|  8|   1|    0|     3|    8|     1|           24|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  8|   1|    0|     3|    8|     1|           24|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1867_fu_519_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln1871_fu_543_p2              |         +|   0|  0|  23|          16|          16|
    |boxBottom_fu_630_p2               |         +|   0|  0|  23|          16|          16|
    |boxRight_fu_625_p2                |         +|   0|  0|  23|          16|          16|
    |x_2_fu_445_p2                     |         +|   0|  0|  23|          16|           1|
    |sub_ln1869_fu_514_p2              |         -|   0|  0|  23|          16|          16|
    |sub_ln1873_fu_538_p2              |         -|   0|  0|  23|          16|          16|
    |and_ln1897_1_fu_673_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1897_2_fu_667_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1897_fu_679_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln1902_fu_685_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_225                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_298                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_371                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_388                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_423                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_684                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1839_fu_456_p2             |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln1844_fu_466_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1849_fu_477_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1856_fu_492_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1861_fu_503_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1887_1_fu_646_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1887_fu_635_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1892_1_fu_662_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1892_fu_651_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1918_fu_572_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln729_fu_440_p2              |      icmp|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln1839_fu_451_p2               |        or|   0|  0|  16|          16|          16|
    |or_ln1918_fu_577_p2               |        or|   0|  0|   2|           1|           1|
    |boxHCoord                         |    select|   0|  0|  16|           1|          16|
    |boxVCoord                         |    select|   0|  0|  16|           1|          16|
    |empty_fu_735_p3                   |    select|   0|  0|   8|           1|           8|
    |pixOut_13_fu_700_p3               |    select|   0|  0|   8|           1|           1|
    |pixOut_14_fu_707_p3               |    select|   0|  0|   8|           1|           1|
    |pixOut_15_fu_714_p3               |    select|   0|  0|   8|           1|           8|
    |pixOut_16_fu_721_p3               |    select|   0|  0|   8|           1|           8|
    |pixOut_8_fu_689_p3                |    select|   0|  0|   8|           1|           8|
    |select_ln1930_fu_582_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln1946_fu_728_p3           |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1887_fu_640_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln1892_fu_656_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 553|         330|         363|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_empty_66_phi_fu_322_p8        |  14|          3|    1|          3|
    |ap_phi_mux_empty_67_phi_fu_305_p8        |  14|          3|    1|          3|
    |ap_phi_mux_pix_3_phi_fu_368_p12          |   9|          2|    8|         16|
    |ap_phi_mux_pix_4_phi_fu_350_p12          |   9|          2|    8|         16|
    |ap_phi_mux_pix_phi_fu_388_p12            |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_phi_ln1930_reg_336  |  14|          3|    2|          6|
    |ap_phi_reg_pp0_iter2_pix_3_reg_364       |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_pix_4_reg_347       |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_pix_reg_384         |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter3_pix_3_reg_364       |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter3_pix_4_reg_347       |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter3_pix_reg_384         |  14|          3|    8|         24|
    |bckgndYUV_blk_n                          |   9|          2|    1|          2|
    |boxLeft_fu_140                           |   9|          2|   16|         32|
    |boxTop_fu_136                            |   9|          2|   16|         32|
    |ovrlayYUV_blk_n                          |   9|          2|    1|          2|
    |x_fu_132                                 |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 210|         46|  129|        286|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and10_i_read_reg_837                     |   1|   0|    1|          0|
    |and26_i_read_reg_849                     |   1|   0|    1|          0|
    |and4_i_read_reg_854                      |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln1930_reg_336  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_pix_3_reg_364       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_4_reg_347       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_reg_384         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_phi_ln1930_reg_336  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter2_pix_3_reg_364       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_pix_4_reg_347       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_pix_reg_384         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_pix_3_reg_364       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_pix_4_reg_347       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_pix_reg_384         |   8|   0|    8|          0|
    |boxColorG_1_read_reg_800                 |   8|   0|    8|          0|
    |boxLeft_fu_140                           |  16|   0|   16|          0|
    |boxLeft_load_reg_906                     |  16|   0|   16|          0|
    |boxSize_1_read_reg_827                   |  16|   0|   16|          0|
    |boxTop_fu_136                            |  16|   0|   16|          0|
    |boxTop_load_reg_901                      |  16|   0|   16|          0|
    |cmp101_i_read_reg_805                    |   1|   0|    1|          0|
    |color_read_reg_786                       |   8|   0|    8|          0|
    |crossHairX_1_read_reg_795                |  16|   0|   16|          0|
    |hDir                                     |   1|   0|    1|          0|
    |hMax_read_reg_810                        |  16|   0|   16|          0|
    |icmp_ln729_reg_916                       |   1|   0|    1|          0|
    |icmp_ln729_reg_916_pp0_iter2_reg         |   1|   0|    1|          0|
    |loopWidth_read_reg_876                   |  16|   0|   16|          0|
    |or_ln1918_reg_948                        |   1|   0|    1|          0|
    |or_ln1918_reg_948_pp0_iter2_reg          |   1|   0|    1|          0|
    |ovrlayId_load_read_reg_833               |   8|   0|    8|          0|
    |pixOut_7_read_reg_859                    |   8|   0|    8|          0|
    |pixOut_9_read_reg_870                    |   8|   0|    8|          0|
    |pixOut_read_reg_864                      |   8|   0|    8|          0|
    |tobool_read_reg_842                      |   1|   0|    1|          0|
    |trunc_ln729_reg_911                      |   1|   0|    1|          0|
    |vDir                                     |   1|   0|    1|          0|
    |vMax_read_reg_815                        |  16|   0|   16|          0|
    |x_1_reg_895                              |  16|   0|   16|          0|
    |x_fu_132                                 |  16|   0|   16|          0|
    |zext_ln1869_1_cast_reg_881               |   9|   0|   16|          7|
    |zext_ln1869_cast_reg_887                 |   8|   0|   16|          8|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 335|   0|  350|         15|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_729_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_729_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_729_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_729_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_729_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_729_2|  return value|
|bckgndYUV_dout              |   in|   24|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_num_data_valid    |   in|    5|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_fifo_cap          |   in|    5|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_empty_n           |   in|    1|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_read              |  out|    1|     ap_fifo|                                bckgndYUV|       pointer|
|ovrlayYUV_din               |  out|   24|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid    |   in|    5|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap          |   in|    5|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_full_n            |   in|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_write             |  out|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|boxHCoord_loc_0             |   in|   16|     ap_none|                          boxHCoord_loc_0|        scalar|
|boxVCoord_loc_0             |   in|   16|     ap_none|                          boxVCoord_loc_0|        scalar|
|loopWidth                   |   in|   16|   ap_stable|                                loopWidth|        scalar|
|pixOut_9                    |   in|    8|   ap_stable|                                 pixOut_9|        scalar|
|pixOut                      |   in|    8|   ap_stable|                                   pixOut|        scalar|
|pixOut_7                    |   in|    8|   ap_stable|                                 pixOut_7|        scalar|
|and4_i                      |   in|    1|   ap_stable|                                   and4_i|        scalar|
|and26_i                     |   in|    1|   ap_stable|                                  and26_i|        scalar|
|tobool                      |   in|    1|   ap_stable|                                   tobool|        scalar|
|and10_i                     |   in|    1|   ap_stable|                                  and10_i|        scalar|
|ovrlayId_load               |   in|    8|   ap_stable|                            ovrlayId_load|        scalar|
|boxSize_1                   |   in|   16|   ap_stable|                                boxSize_1|        scalar|
|y                           |   in|   16|     ap_none|                                        y|        scalar|
|zext_ln1869                 |   in|    8|   ap_stable|                              zext_ln1869|        scalar|
|vMax                        |   in|   16|   ap_stable|                                     vMax|        scalar|
|hMax                        |   in|   16|   ap_stable|                                     hMax|        scalar|
|zext_ln1869_1               |   in|    9|   ap_stable|                            zext_ln1869_1|        scalar|
|cmp101_i                    |   in|    1|   ap_stable|                                 cmp101_i|        scalar|
|boxColorG_1                 |   in|    8|   ap_stable|                              boxColorG_1|        scalar|
|crossHairX_1                |   in|   16|   ap_stable|                             crossHairX_1|        scalar|
|cmp2_i                      |   in|    1|     ap_none|                                   cmp2_i|        scalar|
|color                       |   in|    8|   ap_stable|                                    color|        scalar|
|boxHCoord_loc_1_out         |  out|   16|      ap_vld|                      boxHCoord_loc_1_out|       pointer|
|boxHCoord_loc_1_out_ap_vld  |  out|    1|      ap_vld|                      boxHCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out         |  out|   16|      ap_vld|                      boxVCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out_ap_vld  |  out|    1|      ap_vld|                      boxVCoord_loc_1_out|       pointer|
|boxHCoord                   |  out|   16|      ap_vld|                                boxHCoord|       pointer|
|boxHCoord_ap_vld            |  out|    1|      ap_vld|                                boxHCoord|       pointer|
|boxVCoord                   |  out|   16|      ap_vld|                                boxVCoord|       pointer|
|boxVCoord_ap_vld            |  out|    1|      ap_vld|                                boxVCoord|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%boxTop = alloca i32 1"   --->   Operation 7 'alloca' 'boxTop' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%boxLeft = alloca i32 1"   --->   Operation 8 'alloca' 'boxLeft' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color"   --->   Operation 9 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cmp2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp2_i"   --->   Operation 10 'read' 'cmp2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%crossHairX_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairX_1"   --->   Operation 11 'read' 'crossHairX_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%boxColorG_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorG_1"   --->   Operation 12 'read' 'boxColorG_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp101_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp101_i"   --->   Operation 13 'read' 'cmp101_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1869_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln1869_1"   --->   Operation 14 'read' 'zext_ln1869_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %hMax"   --->   Operation 15 'read' 'hMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%vMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %vMax"   --->   Operation 16 'read' 'vMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1869_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln1869"   --->   Operation 17 'read' 'zext_ln1869_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y"   --->   Operation 18 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%boxSize_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxSize_1"   --->   Operation 19 'read' 'boxSize_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ovrlayId_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ovrlayId_load"   --->   Operation 20 'read' 'ovrlayId_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%and10_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and10_i"   --->   Operation 21 'read' 'and10_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tobool_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tobool"   --->   Operation 22 'read' 'tobool_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%and26_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and26_i"   --->   Operation 23 'read' 'and26_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%and4_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and4_i"   --->   Operation 24 'read' 'and4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pixOut_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut_7"   --->   Operation 25 'read' 'pixOut_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pixOut_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut"   --->   Operation 26 'read' 'pixOut_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pixOut_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut_9"   --->   Operation 27 'read' 'pixOut_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth"   --->   Operation 28 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%boxVCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxVCoord_loc_0"   --->   Operation 29 'read' 'boxVCoord_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%boxHCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxHCoord_loc_0"   --->   Operation 30 'read' 'boxHCoord_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1869_1_cast = zext i9 %zext_ln1869_1_read"   --->   Operation 31 'zext' 'zext_ln1869_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1869_cast = zext i8 %zext_ln1869_read"   --->   Operation 32 'zext' 'zext_ln1869_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %bckgndYUV, void @empty_22, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_22, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 %boxHCoord_loc_0_read, i16 %boxLeft"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 %boxVCoord_loc_0_read, i16 %boxTop"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %x"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%x_1 = load i16 %x" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 39 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%boxTop_load = load i16 %boxTop" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 40 'load' 'boxTop_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%boxLeft_load = load i16 %boxLeft" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 41 'load' 'boxLeft_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln729 = trunc i16 %x_1" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 42 'trunc' 'trunc_ln729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.85ns)   --->   "%icmp_ln729 = icmp_eq  i16 %x_1, i16 %loopWidth_read" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 43 'icmp' 'icmp_ln729' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.85ns)   --->   "%x_2 = add i16 %x_1, i16 1" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 44 'add' 'x_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln729 = br i1 %icmp_ln729, void %for.body6.split, void %for.inc17.loopexit.exitStub" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 45 'br' 'br_ln729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1839)   --->   "%or_ln1839 = or i16 %x_1, i16 %y_read" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 46 'or' 'or_ln1839' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln1839 = icmp_eq  i16 %or_ln1839, i16 0" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 47 'icmp' 'icmp_ln1839' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1839 = br i1 %icmp_ln1839, void %if.end64.i, void %if.then.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 48 'br' 'br_ln1839' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%hDir_load = load i1 %hDir" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1842->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 49 'load' 'hDir_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln1842 = br i1 %hDir_load, void %if.then12.i, void %if.else.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1842->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 50 'br' 'br_ln1842' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.85ns)   --->   "%icmp_ln1844 = icmp_ugt  i16 %boxLeft_load, i16 %hMax_read" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1844->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 51 'icmp' 'icmp_ln1844' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln1844 = br i1 %icmp_ln1844, void %if.end22.i, void %if.then16.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1844->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 52 'br' 'br_ln1844' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln1845 = store i1 1, i1 %hDir" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1845->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 53 'store' 'store_ln1845' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load & icmp_ln1844)> <Delay = 0.42>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%br_ln1845 = br void %if.end22.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1845->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 54 'br' 'br_ln1845' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load & icmp_ln1844)> <Delay = 0.42>
ST_2 : Operation 55 [1/1] (0.85ns)   --->   "%icmp_ln1849 = icmp_ugt  i16 %zext_ln1869_1_cast, i16 %boxLeft_load" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1849->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 55 'icmp' 'icmp_ln1849' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%br_ln1849 = br i1 %icmp_ln1849, void %if.end22.i, void %if.then20.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1849->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 56 'br' 'br_ln1849' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load)> <Delay = 0.42>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln1850 = store i1 0, i1 %hDir" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1850->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 57 'store' 'store_ln1850' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load & icmp_ln1849)> <Delay = 0.42>
ST_2 : Operation 58 [1/1] (0.42ns)   --->   "%br_ln1850 = br void %if.end22.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1850->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 58 'br' 'br_ln1850' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load & icmp_ln1849)> <Delay = 0.42>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_67 = phi i1 0, void %if.then20.i, i1 1, void %if.then16.i, i1 0, void %if.then12.i, i1 1, void %if.else.i"   --->   Operation 59 'phi' 'empty_67' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%vDir_load = load i1 %vDir" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1854->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 60 'load' 'vDir_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1854 = br i1 %vDir_load, void %if.then25.i, void %if.else31.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1854->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 61 'br' 'br_ln1854' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.85ns)   --->   "%icmp_ln1856 = icmp_ugt  i16 %boxTop_load, i16 %vMax_read" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1856->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 62 'icmp' 'icmp_ln1856' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%br_ln1856 = br i1 %icmp_ln1856, void %if.end38.i, void %if.then29.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1856->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 63 'br' 'br_ln1856' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln1857 = store i1 1, i1 %vDir" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1857->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 64 'store' 'store_ln1857' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load & icmp_ln1856)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln1857 = br void %if.end38.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1857->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 65 'br' 'br_ln1857' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load & icmp_ln1856)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.85ns)   --->   "%icmp_ln1861 = icmp_ugt  i16 %zext_ln1869_1_cast, i16 %boxTop_load" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1861->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 66 'icmp' 'icmp_ln1861' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%br_ln1861 = br i1 %icmp_ln1861, void %if.end38.i, void %if.then36.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1861->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 67 'br' 'br_ln1861' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load)> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln1862 = store i1 0, i1 %vDir" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 68 'store' 'store_ln1862' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load & icmp_ln1861)> <Delay = 0.42>
ST_2 : Operation 69 [1/1] (0.42ns)   --->   "%br_ln1862 = br void %if.end38.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 69 'br' 'br_ln1862' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load & icmp_ln1861)> <Delay = 0.42>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln1870)   --->   "%empty_66 = phi i1 0, void %if.then36.i, i1 1, void %if.then29.i, i1 0, void %if.then25.i, i1 1, void %if.else31.i"   --->   Operation 70 'phi' 'empty_66' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.85ns)   --->   "%sub_ln1869 = sub i16 %boxLeft_load, i16 %zext_ln1869_cast" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1869->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 71 'sub' 'sub_ln1869' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.85ns)   --->   "%add_ln1867 = add i16 %boxLeft_load, i16 %zext_ln1869_cast" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 72 'add' 'add_ln1867' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.35ns)   --->   "%select_ln1866 = select i1 %empty_67, i16 %sub_ln1869, i16 %add_ln1867" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1866->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 73 'select' 'select_ln1866' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln1867 = store i16 %select_ln1866, i16 %boxHCoord" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 74 'store' 'store_ln1867' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.85ns)   --->   "%sub_ln1873 = sub i16 %boxTop_load, i16 %zext_ln1869_cast" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1873->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 75 'sub' 'sub_ln1873' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.85ns)   --->   "%add_ln1871 = add i16 %boxTop_load, i16 %zext_ln1869_cast" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 76 'add' 'add_ln1871' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln1870 = select i1 %empty_66, i16 %sub_ln1873, i16 %add_ln1871" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1870->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 77 'select' 'select_ln1870' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln1871 = store i16 %select_ln1870, i16 %boxVCoord" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 78 'store' 'store_ln1871' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln1877 = store i16 %select_ln1866, i16 %boxLeft" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1877->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 79 'store' 'store_ln1877' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.42>
ST_2 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln1877 = store i16 %select_ln1870, i16 %boxTop" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1877->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 80 'store' 'store_ln1877' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.42>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln1877 = br void %if.end64.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1877->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 81 'br' 'br_ln1877' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.85ns)   --->   "%icmp_ln1918 = icmp_eq  i16 %x_1, i16 %crossHairX_1_read" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:748]   --->   Operation 82 'icmp' 'icmp_ln1918' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.28ns)   --->   "%or_ln1918 = or i1 %cmp2_i_read, i1 %icmp_ln1918" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:748]   --->   Operation 83 'or' 'or_ln1918' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.75ns)   --->   "%switch_ln1929 = switch i8 %color_read, void %cond.false15.i, i8 0, void %sw.epilog_ifconv, i8 1, void %cond.end.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:748]   --->   Operation 84 'switch' 'switch_ln1929' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918)> <Delay = 0.75>
ST_2 : Operation 85 [1/1] (0.17ns)   --->   "%select_ln1930 = select i1 %trunc_ln729, i2 2, i2 1" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:748]   --->   Operation 85 'select' 'select_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0 & color_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.42ns)   --->   "%br_ln1930 = br void %cond.end.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:748]   --->   Operation 86 'br' 'br_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0 & color_read != 1)> <Delay = 0.42>
ST_2 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln729 = store i16 %x_2, i16 %x" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 87 'store' 'store_ln729' <Predicate = (!icmp_ln729)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.51>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln732 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_33" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:732]   --->   Operation 88 'specpipeline' 'specpipeline_ln732' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln718 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:718]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln718' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln729 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 90 'specloopname' 'specloopname_ln729' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.94ns)   --->   "%bckgndYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %bckgndYUV" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 91 'read' 'bckgndYUV_read' <Predicate = (!icmp_ln729)> <Delay = 1.94> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%pixIn = trunc i24 %bckgndYUV_read" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 92 'trunc' 'pixIn' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%pixIn_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %bckgndYUV_read, i32 8, i32 15" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 93 'partselect' 'pixIn_5' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%pixIn_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %bckgndYUV_read, i32 16, i32 23" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 94 'partselect' 'pixIn_6' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.75ns)   --->   "%switch_ln735 = switch i8 %ovrlayId_load_read, void %sw.epilog_ifconv, i8 2, void %sw.bb10, i8 1, void %sw.bb8" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:735]   --->   Operation 95 'switch' 'switch_ln735' <Predicate = (!icmp_ln729)> <Delay = 0.75>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%boxTop_1 = load i16 %boxTop" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 96 'load' 'boxTop_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%boxLeft_1 = load i16 %boxLeft" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 97 'load' 'boxLeft_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.85ns)   --->   "%boxRight = add i16 %boxSize_1_read, i16 %boxLeft_1" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1881->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 98 'add' 'boxRight' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.85ns)   --->   "%boxBottom = add i16 %boxSize_1_read, i16 %boxTop_1" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1883->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 99 'add' 'boxBottom' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.85ns)   --->   "%icmp_ln1887 = icmp_ult  i16 %y_read, i16 %boxTop_1" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 100 'icmp' 'icmp_ln1887' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%xor_ln1887 = xor i1 %icmp_ln1887, i1 1" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 101 'xor' 'xor_ln1887' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.85ns)   --->   "%icmp_ln1887_1 = icmp_ult  i16 %y_read, i16 %boxBottom" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 102 'icmp' 'icmp_ln1887_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.85ns)   --->   "%icmp_ln1892 = icmp_ult  i16 %x_1, i16 %boxLeft_1" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 103 'icmp' 'icmp_ln1892' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%xor_ln1892 = xor i1 %icmp_ln1892, i1 1" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 104 'xor' 'xor_ln1892' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.85ns)   --->   "%icmp_ln1892_1 = icmp_ult  i16 %x_1, i16 %boxRight" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 105 'icmp' 'icmp_ln1892_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%and_ln1897_2 = and i1 %icmp_ln1892_1, i1 %xor_ln1892" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 106 'and' 'and_ln1897_2' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%and_ln1897_1 = and i1 %xor_ln1887, i1 %icmp_ln1887_1" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 107 'and' 'and_ln1897_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln1897 = and i1 %and_ln1897_1, i1 %and_ln1897_2" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 108 'and' 'and_ln1897' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.52ns)   --->   "%br_ln1897 = br i1 %and_ln1897, void %sw.epilog_ifconv, void %if.then97.i" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 109 'br' 'br_ln1897' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.52>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node pixOut_8)   --->   "%and_ln1902 = and i1 %cmp101_i_read, i1 %trunc_ln729" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 110 'and' 'and_ln1902' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & and_ln1897)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.39ns) (out node of the LUT)   --->   "%pixOut_8 = select i1 %and_ln1902, i8 %pixOut_9_read, i8 %boxColorG_1_read" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 111 'select' 'pixOut_8' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & and_ln1897)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.52ns)   --->   "%br_ln1906 = br void %sw.epilog_ifconv" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1906->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 112 'br' 'br_ln1906' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & and_ln1897)> <Delay = 0.52>
ST_3 : Operation 113 [1/1] (0.52ns)   --->   "%br_ln1918 = br i1 %or_ln1918, void %sw.epilog_ifconv, void %if.then.i175" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:748]   --->   Operation 113 'br' 'br_ln1918' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2)> <Delay = 0.52>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%phi_ln1930 = phi i2 %select_ln1930, void %cond.false15.i, i2 1, void %if.then.i175" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:748]   --->   Operation 114 'phi' 'phi_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1930 = zext i2 %phi_ln1930" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:748]   --->   Operation 115 'zext' 'zext_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%whiYuv_2_addr = getelementptr i8 %whiYuv_2, i64 0, i64 %zext_ln1930" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:748]   --->   Operation 116 'getelementptr' 'whiYuv_2_addr' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (0.67ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:748]   --->   Operation 117 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln1867 = store i16 %boxLeft_load, i16 %boxHCoord_loc_1_out" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 132 'store' 'store_ln1867' <Predicate = (icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln1871 = store i16 %boxTop_load, i16 %boxVCoord_loc_1_out" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 133 'store' 'store_ln1871' <Predicate = (icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (icmp_ln729)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.54>
ST_4 : Operation 118 [1/2] (0.67ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:748]   --->   Operation 118 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_4 : Operation 119 [1/1] (0.52ns)   --->   "%br_ln1929 = br void %sw.epilog_ifconv" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:748]   --->   Operation 119 'br' 'br_ln1929' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.52>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%pix_4 = phi i8 %pixOut_9_read, void %if.then97.i, i8 %pixOut_read, void %cond.end.i, i8 %pixIn_6, void %for.body6.split, i8 %pixIn_6, void %if.end64.i, i8 %pixIn_6, void %sw.bb10, i8 %pixOut_read, void %if.then.i175"   --->   Operation 120 'phi' 'pix_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%pix_3 = phi i8 %pixOut_8, void %if.then97.i, i8 %whiYuv_2_load, void %cond.end.i, i8 %pixIn_5, void %for.body6.split, i8 %pixIn_5, void %if.end64.i, i8 %pixIn_5, void %sw.bb10, i8 240, void %if.then.i175"   --->   Operation 121 'phi' 'pix_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%pix = phi i8 %pixOut_7_read, void %if.then97.i, i8 240, void %cond.end.i, i8 %pixIn, void %for.body6.split, i8 %pixIn, void %if.end64.i, i8 %pixIn, void %sw.bb10, i8 240, void %if.then.i175"   --->   Operation 122 'phi' 'pix' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node pixOut_16)   --->   "%pixOut_13 = select i1 %and4_i_read, i8 0, i8 %pix" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1944->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:758]   --->   Operation 123 'select' 'pixOut_13' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node pixOut_15)   --->   "%pixOut_14 = select i1 %and26_i_read, i8 0, i8 %pix_4" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1948->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:758]   --->   Operation 124 'select' 'pixOut_14' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.39ns) (out node of the LUT)   --->   "%pixOut_15 = select i1 %tobool_read, i8 %pix_4, i8 %pixOut_14" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 125 'select' 'pixOut_15' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.39ns) (out node of the LUT)   --->   "%pixOut_16 = select i1 %tobool_read, i8 %pix, i8 %pixOut_13" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 126 'select' 'pixOut_16' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln1946 = select i1 %and10_i_read, i8 0, i8 %pix_3" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1946->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:758]   --->   Operation 127 'select' 'select_ln1946' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.39ns) (out node of the LUT)   --->   "%empty = select i1 %tobool_read, i8 %pix_3, i8 %select_ln1946" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:743]   --->   Operation 128 'select' 'empty' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %pixOut_15, i8 %empty, i8 %pixOut_16" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 129 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.94ns)   --->   "%write_ln763 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %ovrlayYUV, i24 %p_0" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 130 'write' 'write_ln763' <Predicate = true> <Delay = 1.94> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln729 = br void %for.body6" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 131 'br' 'br_ln729' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ boxHCoord_loc_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxVCoord_loc_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ pixOut_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ pixOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ pixOut_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ and4_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ and26_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ tobool]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ and10_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bckgndYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ovrlayId_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ boxSize_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1869]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ vMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ hMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ zext_ln1869_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cmp101_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ boxColorG_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ crossHairX_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cmp2_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ color]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ boxHCoord_loc_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxVCoord_loc_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxHCoord]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxVCoord]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vDir]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hDir]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ whiYuv_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                       (alloca           ) [ 01100]
boxTop                  (alloca           ) [ 01110]
boxLeft                 (alloca           ) [ 01110]
color_read              (read             ) [ 01111]
cmp2_i_read             (read             ) [ 01100]
crossHairX_1_read       (read             ) [ 01100]
boxColorG_1_read        (read             ) [ 01110]
cmp101_i_read           (read             ) [ 01110]
zext_ln1869_1_read      (read             ) [ 00000]
hMax_read               (read             ) [ 01100]
vMax_read               (read             ) [ 01100]
zext_ln1869_read        (read             ) [ 00000]
y_read                  (read             ) [ 01110]
boxSize_1_read          (read             ) [ 01110]
ovrlayId_load_read      (read             ) [ 01111]
and10_i_read            (read             ) [ 01111]
tobool_read             (read             ) [ 01111]
and26_i_read            (read             ) [ 01111]
and4_i_read             (read             ) [ 01111]
pixOut_7_read           (read             ) [ 01111]
pixOut_read             (read             ) [ 01111]
pixOut_9_read           (read             ) [ 01111]
loopWidth_read          (read             ) [ 01100]
boxVCoord_loc_0_read    (read             ) [ 00000]
boxHCoord_loc_0_read    (read             ) [ 00000]
zext_ln1869_1_cast      (zext             ) [ 01100]
zext_ln1869_cast        (zext             ) [ 01100]
specinterface_ln0       (specinterface    ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
store_ln0               (store            ) [ 00000]
store_ln0               (store            ) [ 00000]
store_ln0               (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
x_1                     (load             ) [ 01010]
boxTop_load             (load             ) [ 01010]
boxLeft_load            (load             ) [ 01010]
trunc_ln729             (trunc            ) [ 01010]
icmp_ln729              (icmp             ) [ 01111]
x_2                     (add              ) [ 00000]
br_ln729                (br               ) [ 00000]
or_ln1839               (or               ) [ 00000]
icmp_ln1839             (icmp             ) [ 01111]
br_ln1839               (br               ) [ 00000]
hDir_load               (load             ) [ 01111]
br_ln1842               (br               ) [ 00000]
icmp_ln1844             (icmp             ) [ 01111]
br_ln1844               (br               ) [ 00000]
store_ln1845            (store            ) [ 00000]
br_ln1845               (br               ) [ 00000]
icmp_ln1849             (icmp             ) [ 01111]
br_ln1849               (br               ) [ 00000]
store_ln1850            (store            ) [ 00000]
br_ln1850               (br               ) [ 00000]
empty_67                (phi              ) [ 00000]
vDir_load               (load             ) [ 01111]
br_ln1854               (br               ) [ 00000]
icmp_ln1856             (icmp             ) [ 01111]
br_ln1856               (br               ) [ 00000]
store_ln1857            (store            ) [ 00000]
br_ln1857               (br               ) [ 00000]
icmp_ln1861             (icmp             ) [ 01111]
br_ln1861               (br               ) [ 00000]
store_ln1862            (store            ) [ 00000]
br_ln1862               (br               ) [ 00000]
empty_66                (phi              ) [ 00000]
sub_ln1869              (sub              ) [ 00000]
add_ln1867              (add              ) [ 00000]
select_ln1866           (select           ) [ 00000]
store_ln1867            (store            ) [ 00000]
sub_ln1873              (sub              ) [ 00000]
add_ln1871              (add              ) [ 00000]
select_ln1870           (select           ) [ 00000]
store_ln1871            (store            ) [ 00000]
store_ln1877            (store            ) [ 00000]
store_ln1877            (store            ) [ 00000]
br_ln1877               (br               ) [ 00000]
icmp_ln1918             (icmp             ) [ 00000]
or_ln1918               (or               ) [ 01111]
switch_ln1929           (switch           ) [ 01111]
select_ln1930           (select           ) [ 01110]
br_ln1930               (br               ) [ 01110]
store_ln729             (store            ) [ 00000]
specpipeline_ln732      (specpipeline     ) [ 00000]
speclooptripcount_ln718 (speclooptripcount) [ 00000]
specloopname_ln729      (specloopname     ) [ 00000]
bckgndYUV_read          (read             ) [ 00000]
pixIn                   (trunc            ) [ 01111]
pixIn_5                 (partselect       ) [ 01111]
pixIn_6                 (partselect       ) [ 01111]
switch_ln735            (switch           ) [ 01111]
boxTop_1                (load             ) [ 00000]
boxLeft_1               (load             ) [ 00000]
boxRight                (add              ) [ 00000]
boxBottom               (add              ) [ 00000]
icmp_ln1887             (icmp             ) [ 00000]
xor_ln1887              (xor              ) [ 00000]
icmp_ln1887_1           (icmp             ) [ 00000]
icmp_ln1892             (icmp             ) [ 00000]
xor_ln1892              (xor              ) [ 00000]
icmp_ln1892_1           (icmp             ) [ 00000]
and_ln1897_2            (and              ) [ 00000]
and_ln1897_1            (and              ) [ 00000]
and_ln1897              (and              ) [ 01011]
br_ln1897               (br               ) [ 01111]
and_ln1902              (and              ) [ 00000]
pixOut_8                (select           ) [ 01111]
br_ln1906               (br               ) [ 01111]
br_ln1918               (br               ) [ 01111]
phi_ln1930              (phi              ) [ 01010]
zext_ln1930             (zext             ) [ 00000]
whiYuv_2_addr           (getelementptr    ) [ 01001]
whiYuv_2_load           (load             ) [ 00000]
br_ln1929               (br               ) [ 00000]
pix_4                   (phi              ) [ 01001]
pix_3                   (phi              ) [ 01001]
pix                     (phi              ) [ 01001]
pixOut_13               (select           ) [ 00000]
pixOut_14               (select           ) [ 00000]
pixOut_15               (select           ) [ 00000]
pixOut_16               (select           ) [ 00000]
select_ln1946           (select           ) [ 00000]
empty                   (select           ) [ 00000]
p_0                     (bitconcatenate   ) [ 00000]
write_ln763             (write            ) [ 00000]
br_ln729                (br               ) [ 00000]
store_ln1867            (store            ) [ 00000]
store_ln1871            (store            ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="boxHCoord_loc_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord_loc_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="boxVCoord_loc_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord_loc_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="loopWidth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pixOut_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixOut_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pixOut">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixOut"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pixOut_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixOut_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="and4_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and4_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="and26_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and26_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tobool">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tobool"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="and10_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and10_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bckgndYUV">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndYUV"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ovrlayId_load">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayId_load"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="boxSize_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="y">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="zext_ln1869">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1869"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="vMax">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vMax"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="hMax">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hMax"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="zext_ln1869_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1869_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cmp101_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp101_i"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="boxColorG_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="crossHairX_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cmp2_i">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp2_i"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="color">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="boxHCoord_loc_1_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord_loc_1_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="boxVCoord_loc_1_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord_loc_1_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="boxHCoord">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="boxVCoord">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="vDir">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vDir"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="hDir">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hDir"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="whiYuv_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="x_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="boxTop_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxTop/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="boxLeft_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxLeft/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="color_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="color_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="cmp2_i_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp2_i_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="crossHairX_1_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairX_1_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="boxColorG_1_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorG_1_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="cmp101_i_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp101_i_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln1869_1_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="9" slack="0"/>
<pin id="177" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1869_1_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="hMax_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hMax_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="vMax_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vMax_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln1869_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1869_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="y_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="boxSize_1_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxSize_1_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="ovrlayId_load_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ovrlayId_load_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="and10_i_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and10_i_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tobool_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tobool_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and26_i_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and26_i_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and4_i_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and4_i_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="pixOut_7_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixOut_7_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="pixOut_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixOut_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="pixOut_9_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixOut_9_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="loopWidth_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="boxVCoord_loc_0_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxVCoord_loc_0_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="boxHCoord_loc_0_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxHCoord_loc_0_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="bckgndYUV_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="24" slack="0"/>
<pin id="278" dir="0" index="1" bw="24" slack="0"/>
<pin id="279" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bckgndYUV_read/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="write_ln763_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="24" slack="0"/>
<pin id="285" dir="0" index="2" bw="24" slack="0"/>
<pin id="286" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln763/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="whiYuv_2_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="2" slack="0"/>
<pin id="293" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="whiYuv_2_addr/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="whiYuv_2_load/3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="empty_67_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_67 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="empty_67_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="4" bw="1" slack="0"/>
<pin id="311" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="6" bw="1" slack="0"/>
<pin id="313" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_67/2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="empty_66_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_66 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="empty_66_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="4" bw="1" slack="0"/>
<pin id="328" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="1" slack="0"/>
<pin id="330" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_66/2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="phi_ln1930_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="1"/>
<pin id="338" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln1930 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="phi_ln1930_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln1930/3 "/>
</bind>
</comp>

<comp id="347" class="1005" name="pix_4_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="349" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_4 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="pix_4_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="3"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="8" slack="3"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="4" bw="8" slack="1"/>
<pin id="356" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="6" bw="8" slack="1"/>
<pin id="358" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="8" bw="8" slack="1"/>
<pin id="360" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="10" bw="8" slack="3"/>
<pin id="362" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_4/4 "/>
</bind>
</comp>

<comp id="364" class="1005" name="pix_3_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="2"/>
<pin id="366" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix_3 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="pix_3_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="8" slack="0"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="4" bw="8" slack="1"/>
<pin id="374" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="6" bw="8" slack="1"/>
<pin id="376" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="8" bw="8" slack="1"/>
<pin id="378" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="10" bw="5" slack="2"/>
<pin id="380" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_3/4 "/>
</bind>
</comp>

<comp id="384" class="1005" name="pix_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="2"/>
<pin id="386" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="pix_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="3"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="5" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="4" bw="8" slack="1"/>
<pin id="394" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="6" bw="8" slack="1"/>
<pin id="396" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="8" bw="8" slack="1"/>
<pin id="398" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="10" bw="5" slack="2"/>
<pin id="400" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln1869_1_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="0"/>
<pin id="406" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1869_1_cast/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln1869_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1869_cast/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln0_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="0"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln0_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="0" index="1" bw="16" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln0_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="x_1_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="1"/>
<pin id="429" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="boxTop_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="1"/>
<pin id="432" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxTop_load/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="boxLeft_load_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="1"/>
<pin id="435" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxLeft_load/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln729_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln729/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln729_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="1"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln729/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="x_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="or_ln1839_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="0" index="1" bw="16" slack="1"/>
<pin id="454" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1839/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln1839_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1839/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="hDir_load_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hDir_load/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln1844_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="1"/>
<pin id="469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1844/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln1845_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1845/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln1849_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="1"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1849/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln1850_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1850/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="vDir_load_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vDir_load/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln1856_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="1"/>
<pin id="495" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1856/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln1857_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1857/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln1861_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="1"/>
<pin id="505" dir="0" index="1" bw="16" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1861/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="store_ln1862_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1862/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sub_ln1869_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="1"/>
<pin id="517" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1869/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln1867_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="1"/>
<pin id="522" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1867/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln1866_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="0"/>
<pin id="527" dir="0" index="2" bw="16" slack="0"/>
<pin id="528" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1866/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln1867_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="0"/>
<pin id="534" dir="0" index="1" bw="16" slack="0"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1867/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sub_ln1873_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="0" index="1" bw="8" slack="1"/>
<pin id="541" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1873/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln1871_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="1"/>
<pin id="546" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1871/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="select_ln1870_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="16" slack="0"/>
<pin id="551" dir="0" index="2" bw="16" slack="0"/>
<pin id="552" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1870/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln1871_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="0" index="1" bw="16" slack="0"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1871/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln1877_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="0" index="1" bw="16" slack="1"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1877/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln1877_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="0"/>
<pin id="569" dir="0" index="1" bw="16" slack="1"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1877/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln1918_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="0" index="1" bw="16" slack="1"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1918/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln1918_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1918/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln1930_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="0" index="2" bw="2" slack="0"/>
<pin id="586" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1930/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln729_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="0" index="1" bw="16" slack="1"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln729/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="pixIn_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="24" slack="0"/>
<pin id="597" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixIn/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="pixIn_5_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="24" slack="0"/>
<pin id="602" dir="0" index="2" bw="5" slack="0"/>
<pin id="603" dir="0" index="3" bw="5" slack="0"/>
<pin id="604" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixIn_5/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="pixIn_6_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="24" slack="0"/>
<pin id="612" dir="0" index="2" bw="6" slack="0"/>
<pin id="613" dir="0" index="3" bw="6" slack="0"/>
<pin id="614" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixIn_6/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="boxTop_1_load_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="2"/>
<pin id="621" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxTop_1/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="boxLeft_1_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="2"/>
<pin id="624" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxLeft_1/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="boxRight_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="2"/>
<pin id="627" dir="0" index="1" bw="16" slack="0"/>
<pin id="628" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="boxRight/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="boxBottom_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="2"/>
<pin id="632" dir="0" index="1" bw="16" slack="0"/>
<pin id="633" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="boxBottom/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="icmp_ln1887_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="2"/>
<pin id="637" dir="0" index="1" bw="16" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1887/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="xor_ln1887_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1887/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln1887_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="2"/>
<pin id="648" dir="0" index="1" bw="16" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1887_1/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln1892_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="1"/>
<pin id="653" dir="0" index="1" bw="16" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1892/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="xor_ln1892_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1892/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln1892_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="1"/>
<pin id="664" dir="0" index="1" bw="16" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1892_1/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="and_ln1897_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1897_2/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="and_ln1897_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1897_1/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="and_ln1897_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1897/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="and_ln1902_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="2"/>
<pin id="687" dir="0" index="1" bw="1" slack="1"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1902/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="pixOut_8_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="8" slack="2"/>
<pin id="692" dir="0" index="2" bw="8" slack="2"/>
<pin id="693" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_8/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln1930_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="2" slack="0"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1930/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="pixOut_13_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="3"/>
<pin id="702" dir="0" index="1" bw="8" slack="0"/>
<pin id="703" dir="0" index="2" bw="8" slack="0"/>
<pin id="704" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_13/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="pixOut_14_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="3"/>
<pin id="709" dir="0" index="1" bw="8" slack="0"/>
<pin id="710" dir="0" index="2" bw="8" slack="0"/>
<pin id="711" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_14/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="pixOut_15_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="3"/>
<pin id="716" dir="0" index="1" bw="8" slack="0"/>
<pin id="717" dir="0" index="2" bw="8" slack="0"/>
<pin id="718" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_15/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="pixOut_16_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="3"/>
<pin id="723" dir="0" index="1" bw="8" slack="0"/>
<pin id="724" dir="0" index="2" bw="8" slack="0"/>
<pin id="725" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_16/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="select_ln1946_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="3"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="0" index="2" bw="8" slack="0"/>
<pin id="732" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1946/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="empty_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="3"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="0" index="2" bw="8" slack="0"/>
<pin id="739" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_0_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="24" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="0"/>
<pin id="745" dir="0" index="2" bw="8" slack="0"/>
<pin id="746" dir="0" index="3" bw="8" slack="0"/>
<pin id="747" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="store_ln1867_store_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="1"/>
<pin id="755" dir="0" index="1" bw="16" slack="0"/>
<pin id="756" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1867/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="store_ln1871_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="1"/>
<pin id="760" dir="0" index="1" bw="16" slack="0"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1871/3 "/>
</bind>
</comp>

<comp id="763" class="1005" name="x_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="0"/>
<pin id="765" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="770" class="1005" name="boxTop_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="0"/>
<pin id="772" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxTop "/>
</bind>
</comp>

<comp id="778" class="1005" name="boxLeft_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="0"/>
<pin id="780" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxLeft "/>
</bind>
</comp>

<comp id="786" class="1005" name="color_read_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="1"/>
<pin id="788" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="color_read "/>
</bind>
</comp>

<comp id="790" class="1005" name="cmp2_i_read_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="1"/>
<pin id="792" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp2_i_read "/>
</bind>
</comp>

<comp id="795" class="1005" name="crossHairX_1_read_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="1"/>
<pin id="797" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="crossHairX_1_read "/>
</bind>
</comp>

<comp id="800" class="1005" name="boxColorG_1_read_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="2"/>
<pin id="802" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="boxColorG_1_read "/>
</bind>
</comp>

<comp id="805" class="1005" name="cmp101_i_read_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="2"/>
<pin id="807" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp101_i_read "/>
</bind>
</comp>

<comp id="810" class="1005" name="hMax_read_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="1"/>
<pin id="812" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="hMax_read "/>
</bind>
</comp>

<comp id="815" class="1005" name="vMax_read_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="1"/>
<pin id="817" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="vMax_read "/>
</bind>
</comp>

<comp id="820" class="1005" name="y_read_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="1"/>
<pin id="822" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="827" class="1005" name="boxSize_1_read_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="2"/>
<pin id="829" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="boxSize_1_read "/>
</bind>
</comp>

<comp id="833" class="1005" name="ovrlayId_load_read_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="1"/>
<pin id="835" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="ovrlayId_load_read "/>
</bind>
</comp>

<comp id="837" class="1005" name="and10_i_read_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="3"/>
<pin id="839" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and10_i_read "/>
</bind>
</comp>

<comp id="842" class="1005" name="tobool_read_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="3"/>
<pin id="844" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tobool_read "/>
</bind>
</comp>

<comp id="849" class="1005" name="and26_i_read_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="3"/>
<pin id="851" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and26_i_read "/>
</bind>
</comp>

<comp id="854" class="1005" name="and4_i_read_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="3"/>
<pin id="856" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and4_i_read "/>
</bind>
</comp>

<comp id="859" class="1005" name="pixOut_7_read_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="3"/>
<pin id="861" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixOut_7_read "/>
</bind>
</comp>

<comp id="864" class="1005" name="pixOut_read_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="3"/>
<pin id="866" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixOut_read "/>
</bind>
</comp>

<comp id="870" class="1005" name="pixOut_9_read_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="2"/>
<pin id="872" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixOut_9_read "/>
</bind>
</comp>

<comp id="876" class="1005" name="loopWidth_read_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="1"/>
<pin id="878" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopWidth_read "/>
</bind>
</comp>

<comp id="881" class="1005" name="zext_ln1869_1_cast_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="1"/>
<pin id="883" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1869_1_cast "/>
</bind>
</comp>

<comp id="887" class="1005" name="zext_ln1869_cast_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="1"/>
<pin id="889" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1869_cast "/>
</bind>
</comp>

<comp id="895" class="1005" name="x_1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="1"/>
<pin id="897" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="901" class="1005" name="boxTop_load_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="1"/>
<pin id="903" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boxTop_load "/>
</bind>
</comp>

<comp id="906" class="1005" name="boxLeft_load_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="1"/>
<pin id="908" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boxLeft_load "/>
</bind>
</comp>

<comp id="911" class="1005" name="trunc_ln729_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln729 "/>
</bind>
</comp>

<comp id="916" class="1005" name="icmp_ln729_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln729 "/>
</bind>
</comp>

<comp id="920" class="1005" name="icmp_ln1839_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1839 "/>
</bind>
</comp>

<comp id="924" class="1005" name="hDir_load_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="hDir_load "/>
</bind>
</comp>

<comp id="928" class="1005" name="icmp_ln1844_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1844 "/>
</bind>
</comp>

<comp id="932" class="1005" name="icmp_ln1849_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="1"/>
<pin id="934" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1849 "/>
</bind>
</comp>

<comp id="936" class="1005" name="vDir_load_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="vDir_load "/>
</bind>
</comp>

<comp id="940" class="1005" name="icmp_ln1856_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1856 "/>
</bind>
</comp>

<comp id="944" class="1005" name="icmp_ln1861_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1861 "/>
</bind>
</comp>

<comp id="948" class="1005" name="or_ln1918_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1918 "/>
</bind>
</comp>

<comp id="952" class="1005" name="select_ln1930_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="2" slack="1"/>
<pin id="954" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1930 "/>
</bind>
</comp>

<comp id="957" class="1005" name="pixIn_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="1"/>
<pin id="959" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixIn "/>
</bind>
</comp>

<comp id="964" class="1005" name="pixIn_5_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="1"/>
<pin id="966" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixIn_5 "/>
</bind>
</comp>

<comp id="971" class="1005" name="pixIn_6_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="1"/>
<pin id="973" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixIn_6 "/>
</bind>
</comp>

<comp id="978" class="1005" name="and_ln1897_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln1897 "/>
</bind>
</comp>

<comp id="982" class="1005" name="pixOut_8_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="8" slack="1"/>
<pin id="984" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixOut_8 "/>
</bind>
</comp>

<comp id="987" class="1005" name="whiYuv_2_addr_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="2" slack="1"/>
<pin id="989" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="whiYuv_2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="62" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="64" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="70" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="64" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="66" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="66" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="64" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="68" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="4" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="68" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="0" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="112" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="130" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="20" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="102" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="315"><net_src comp="88" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="86" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="88" pin="0"/><net_sink comp="305" pin=4"/></net>

<net id="318"><net_src comp="86" pin="0"/><net_sink comp="305" pin=6"/></net>

<net id="332"><net_src comp="88" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="86" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="88" pin="0"/><net_sink comp="322" pin=4"/></net>

<net id="335"><net_src comp="86" pin="0"/><net_sink comp="322" pin=6"/></net>

<net id="339"><net_src comp="96" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="367"><net_src comp="126" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="382"><net_src comp="296" pin="3"/><net_sink comp="368" pin=2"/></net>

<net id="383"><net_src comp="364" pin="1"/><net_sink comp="368" pin=10"/></net>

<net id="387"><net_src comp="126" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="402"><net_src comp="126" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="403"><net_src comp="384" pin="1"/><net_sink comp="388" pin=10"/></net>

<net id="407"><net_src comp="174" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="192" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="270" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="264" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="82" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="439"><net_src comp="427" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="427" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="427" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="84" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="427" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="82" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="58" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="433" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="86" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="58" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="433" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="88" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="58" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="56" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="430" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="86" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="56" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="430" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="88" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="56" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="433" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="433" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="305" pin="8"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="514" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="519" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="52" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="430" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="430" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="322" pin="8"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="538" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="543" pin="2"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="54" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="524" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="548" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="427" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="436" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="94" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="96" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="594"><net_src comp="445" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="276" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="605"><net_src comp="114" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="276" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="116" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="118" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="615"><net_src comp="114" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="276" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="120" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="122" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="629"><net_src comp="622" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="619" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="619" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="86" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="630" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="622" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="651" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="86" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="625" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="662" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="656" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="640" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="646" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="673" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="667" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="694"><net_src comp="685" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="340" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="705"><net_src comp="90" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="706"><net_src comp="388" pin="12"/><net_sink comp="700" pin=2"/></net>

<net id="712"><net_src comp="90" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="713"><net_src comp="350" pin="12"/><net_sink comp="707" pin=2"/></net>

<net id="719"><net_src comp="350" pin="12"/><net_sink comp="714" pin=1"/></net>

<net id="720"><net_src comp="707" pin="3"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="388" pin="12"/><net_sink comp="721" pin=1"/></net>

<net id="727"><net_src comp="700" pin="3"/><net_sink comp="721" pin=2"/></net>

<net id="733"><net_src comp="90" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="734"><net_src comp="368" pin="12"/><net_sink comp="728" pin=2"/></net>

<net id="740"><net_src comp="368" pin="12"/><net_sink comp="735" pin=1"/></net>

<net id="741"><net_src comp="728" pin="3"/><net_sink comp="735" pin=2"/></net>

<net id="748"><net_src comp="128" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="714" pin="3"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="735" pin="3"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="721" pin="3"/><net_sink comp="742" pin=3"/></net>

<net id="752"><net_src comp="742" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="757"><net_src comp="48" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="50" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="132" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="773"><net_src comp="136" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="777"><net_src comp="770" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="781"><net_src comp="140" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="784"><net_src comp="778" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="785"><net_src comp="778" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="789"><net_src comp="144" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="150" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="798"><net_src comp="156" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="803"><net_src comp="162" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="808"><net_src comp="168" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="813"><net_src comp="180" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="818"><net_src comp="186" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="823"><net_src comp="198" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="826"><net_src comp="820" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="830"><net_src comp="204" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="836"><net_src comp="210" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="216" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="845"><net_src comp="222" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="848"><net_src comp="842" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="852"><net_src comp="228" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="857"><net_src comp="234" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="862"><net_src comp="240" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="867"><net_src comp="246" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="350" pin=10"/></net>

<net id="873"><net_src comp="252" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="879"><net_src comp="258" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="884"><net_src comp="404" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="890"><net_src comp="408" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="893"><net_src comp="887" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="894"><net_src comp="887" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="898"><net_src comp="427" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="904"><net_src comp="430" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="909"><net_src comp="433" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="914"><net_src comp="436" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="919"><net_src comp="440" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="456" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="462" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="466" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="477" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="488" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="492" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="503" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="577" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="582" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="960"><net_src comp="595" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="388" pin=4"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="388" pin=6"/></net>

<net id="963"><net_src comp="957" pin="1"/><net_sink comp="388" pin=8"/></net>

<net id="967"><net_src comp="599" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="368" pin=4"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="368" pin=6"/></net>

<net id="970"><net_src comp="964" pin="1"/><net_sink comp="368" pin=8"/></net>

<net id="974"><net_src comp="609" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="350" pin=4"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="350" pin=6"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="350" pin=8"/></net>

<net id="981"><net_src comp="679" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="689" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="990"><net_src comp="289" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="296" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ovrlayYUV | {4 }
	Port: bckgndYUV | {}
	Port: boxHCoord_loc_1_out | {3 }
	Port: boxVCoord_loc_1_out | {3 }
	Port: boxHCoord | {2 }
	Port: boxVCoord | {2 }
	Port: vDir | {2 }
	Port: hDir | {2 }
	Port: whiYuv_2 | {}
 - Input state : 
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : boxHCoord_loc_0 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : boxVCoord_loc_0 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : loopWidth | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : pixOut_9 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : pixOut | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : pixOut_7 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : and4_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : and26_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : tobool | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : and10_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : ovrlayYUV | {}
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : bckgndYUV | {3 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : ovrlayId_load | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : boxSize_1 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : y | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : zext_ln1869 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : vMax | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : hMax | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : zext_ln1869_1 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : cmp101_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : boxColorG_1 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : crossHairX_1 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : cmp2_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : color | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : boxHCoord | {}
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : boxVCoord | {}
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : vDir | {2 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : hDir | {2 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : whiYuv_2 | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln729 : 1
		icmp_ln729 : 1
		x_2 : 1
		br_ln729 : 2
		or_ln1839 : 1
		icmp_ln1839 : 1
		br_ln1839 : 2
		br_ln1842 : 1
		icmp_ln1844 : 1
		br_ln1844 : 2
		icmp_ln1849 : 1
		br_ln1849 : 2
		empty_67 : 3
		br_ln1854 : 1
		icmp_ln1856 : 1
		br_ln1856 : 2
		icmp_ln1861 : 1
		br_ln1861 : 2
		empty_66 : 3
		sub_ln1869 : 1
		add_ln1867 : 1
		select_ln1866 : 4
		store_ln1867 : 5
		sub_ln1873 : 1
		add_ln1871 : 1
		select_ln1870 : 4
		store_ln1871 : 5
		store_ln1877 : 5
		store_ln1877 : 5
		icmp_ln1918 : 1
		or_ln1918 : 2
		select_ln1930 : 2
		store_ln729 : 2
	State 3
		boxRight : 1
		boxBottom : 1
		icmp_ln1887 : 1
		xor_ln1887 : 2
		icmp_ln1887_1 : 2
		icmp_ln1892 : 1
		xor_ln1892 : 2
		icmp_ln1892_1 : 2
		and_ln1897_2 : 2
		and_ln1897_1 : 2
		and_ln1897 : 2
		br_ln1897 : 2
		zext_ln1930 : 1
		whiYuv_2_addr : 2
		whiYuv_2_load : 3
	State 4
		pix_4 : 1
		pix_3 : 1
		pix : 1
		pixOut_13 : 2
		pixOut_14 : 2
		pixOut_15 : 3
		pixOut_16 : 3
		select_ln1946 : 2
		empty : 3
		p_0 : 4
		write_ln763 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln729_fu_440        |    0    |    23   |
|          |        icmp_ln1839_fu_456        |    0    |    23   |
|          |        icmp_ln1844_fu_466        |    0    |    23   |
|          |        icmp_ln1849_fu_477        |    0    |    23   |
|          |        icmp_ln1856_fu_492        |    0    |    23   |
|   icmp   |        icmp_ln1861_fu_503        |    0    |    23   |
|          |        icmp_ln1918_fu_572        |    0    |    23   |
|          |        icmp_ln1887_fu_635        |    0    |    23   |
|          |       icmp_ln1887_1_fu_646       |    0    |    23   |
|          |        icmp_ln1892_fu_651        |    0    |    23   |
|          |       icmp_ln1892_1_fu_662       |    0    |    23   |
|----------|----------------------------------|---------|---------|
|          |            x_2_fu_445            |    0    |    23   |
|          |         add_ln1867_fu_519        |    0    |    23   |
|    add   |         add_ln1871_fu_543        |    0    |    23   |
|          |          boxRight_fu_625         |    0    |    23   |
|          |         boxBottom_fu_630         |    0    |    23   |
|----------|----------------------------------|---------|---------|
|          |       select_ln1866_fu_524       |    0    |    16   |
|          |       select_ln1870_fu_548       |    0    |    16   |
|          |       select_ln1930_fu_582       |    0    |    2    |
|          |          pixOut_8_fu_689         |    0    |    8    |
|  select  |         pixOut_13_fu_700         |    0    |    8    |
|          |         pixOut_14_fu_707         |    0    |    8    |
|          |         pixOut_15_fu_714         |    0    |    8    |
|          |         pixOut_16_fu_721         |    0    |    8    |
|          |       select_ln1946_fu_728       |    0    |    8    |
|          |           empty_fu_735           |    0    |    8    |
|----------|----------------------------------|---------|---------|
|    sub   |         sub_ln1869_fu_514        |    0    |    23   |
|          |         sub_ln1873_fu_538        |    0    |    23   |
|----------|----------------------------------|---------|---------|
|    or    |         or_ln1839_fu_451         |    0    |    16   |
|          |         or_ln1918_fu_577         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |        and_ln1897_2_fu_667       |    0    |    2    |
|    and   |        and_ln1897_1_fu_673       |    0    |    2    |
|          |         and_ln1897_fu_679        |    0    |    2    |
|          |         and_ln1902_fu_685        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |         xor_ln1887_fu_640        |    0    |    2    |
|          |         xor_ln1892_fu_656        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |      color_read_read_fu_144      |    0    |    0    |
|          |      cmp2_i_read_read_fu_150     |    0    |    0    |
|          |   crossHairX_1_read_read_fu_156  |    0    |    0    |
|          |   boxColorG_1_read_read_fu_162   |    0    |    0    |
|          |     cmp101_i_read_read_fu_168    |    0    |    0    |
|          |  zext_ln1869_1_read_read_fu_174  |    0    |    0    |
|          |       hMax_read_read_fu_180      |    0    |    0    |
|          |       vMax_read_read_fu_186      |    0    |    0    |
|          |   zext_ln1869_read_read_fu_192   |    0    |    0    |
|          |        y_read_read_fu_198        |    0    |    0    |
|          |    boxSize_1_read_read_fu_204    |    0    |    0    |
|   read   |  ovrlayId_load_read_read_fu_210  |    0    |    0    |
|          |     and10_i_read_read_fu_216     |    0    |    0    |
|          |      tobool_read_read_fu_222     |    0    |    0    |
|          |     and26_i_read_read_fu_228     |    0    |    0    |
|          |      and4_i_read_read_fu_234     |    0    |    0    |
|          |     pixOut_7_read_read_fu_240    |    0    |    0    |
|          |      pixOut_read_read_fu_246     |    0    |    0    |
|          |     pixOut_9_read_read_fu_252    |    0    |    0    |
|          |    loopWidth_read_read_fu_258    |    0    |    0    |
|          | boxVCoord_loc_0_read_read_fu_264 |    0    |    0    |
|          | boxHCoord_loc_0_read_read_fu_270 |    0    |    0    |
|          |    bckgndYUV_read_read_fu_276    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |     write_ln763_write_fu_282     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |     zext_ln1869_1_cast_fu_404    |    0    |    0    |
|   zext   |      zext_ln1869_cast_fu_408     |    0    |    0    |
|          |        zext_ln1930_fu_695        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |        trunc_ln729_fu_436        |    0    |    0    |
|          |           pixIn_fu_595           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|          pixIn_5_fu_599          |    0    |    0    |
|          |          pixIn_6_fu_609          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|            p_0_fu_742            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   534   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   and10_i_read_reg_837   |    1   |
|   and26_i_read_reg_849   |    1   |
|    and4_i_read_reg_854   |    1   |
|    and_ln1897_reg_978    |    1   |
| boxColorG_1_read_reg_800 |    8   |
|   boxLeft_load_reg_906   |   16   |
|      boxLeft_reg_778     |   16   |
|  boxSize_1_read_reg_827  |   16   |
|    boxTop_load_reg_901   |   16   |
|      boxTop_reg_770      |   16   |
|   cmp101_i_read_reg_805  |    1   |
|    cmp2_i_read_reg_790   |    1   |
|    color_read_reg_786    |    8   |
| crossHairX_1_read_reg_795|   16   |
|     empty_66_reg_319     |    1   |
|     empty_67_reg_302     |    1   |
|     hDir_load_reg_924    |    1   |
|     hMax_read_reg_810    |   16   |
|    icmp_ln1839_reg_920   |    1   |
|    icmp_ln1844_reg_928   |    1   |
|    icmp_ln1849_reg_932   |    1   |
|    icmp_ln1856_reg_940   |    1   |
|    icmp_ln1861_reg_944   |    1   |
|    icmp_ln729_reg_916    |    1   |
|  loopWidth_read_reg_876  |   16   |
|     or_ln1918_reg_948    |    1   |
|ovrlayId_load_read_reg_833|    8   |
|    phi_ln1930_reg_336    |    2   |
|      pixIn_5_reg_964     |    8   |
|      pixIn_6_reg_971     |    8   |
|       pixIn_reg_957      |    8   |
|   pixOut_7_read_reg_859  |    8   |
|     pixOut_8_reg_982     |    8   |
|   pixOut_9_read_reg_870  |    8   |
|    pixOut_read_reg_864   |    8   |
|       pix_3_reg_364      |    8   |
|       pix_4_reg_347      |    8   |
|        pix_reg_384       |    8   |
|   select_ln1930_reg_952  |    2   |
|    tobool_read_reg_842   |    1   |
|    trunc_ln729_reg_911   |    1   |
|     vDir_load_reg_936    |    1   |
|     vMax_read_reg_815    |   16   |
|   whiYuv_2_addr_reg_987  |    2   |
|        x_1_reg_895       |   16   |
|         x_reg_763        |   16   |
|      y_read_reg_820      |   16   |
|zext_ln1869_1_cast_reg_881|   16   |
| zext_ln1869_cast_reg_887 |   16   |
+--------------------------+--------+
|           Total          |   353  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_296 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    4   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   534  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   353  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   353  |   543  |
+-----------+--------+--------+--------+
