# Makefile for 'school' executable

# Variables
CC = gcc
SRC = main.c school.c
OBJ = $(SRC:.c=.o)
NAME = school

# Rule to build the 'school' executable
all: $(NAME)

# Build the 'school' executable
 $(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

# Compile source files to object files
%.o: %.c
	$(CC) -c $< -o $@

# Clean up generated files
clean:
	rm -f $(OBJ) $(NAME)

# Run the executable
run: $(NAME)
	./$(NAME)
