-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
-- Date        : Fri Feb 25 12:53:42 2022
-- Host        : AW13R3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               v:/srcs/sources/bd/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0_sim_netlist.vhdl
-- Design      : zxnexys_zxrtc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO is
  port (
    Rc_Data_Exists : out STD_LOGIC;
    Rc_fifo_data : out STD_LOGIC_VECTOR ( 0 to 7 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Addr_Counters[3].FDRE_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_RAM[0].SRL16E_I_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Rc_fifo_rd : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_wr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\ : STD_LOGIC;
  signal \^rc_data_exists\ : STD_LOGIC;
  signal Rc_addr : STD_LOGIC_VECTOR ( 0 to 3 );
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Data_Exists_DFF_i_2__0\ : label is "soft_lutpair33";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \sr_i[2]_i_1\ : label is "soft_lutpair33";
begin
  Rc_Data_Exists <= \^rc_data_exists\;
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_3,
      Q => Rc_addr(0),
      R => Bus2IIC_Reset
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Rc_addr(2),
      DI(1) => Rc_addr(1),
      DI(0) => Rc_addr(0),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(0),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000000"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      I4 => \Addr_Counters[0].MUXCY_L_I_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => Rc_fifo_wr_d,
      I1 => Rc_fifo_wr,
      I2 => Rc_addr(0),
      I3 => Rc_addr(3),
      I4 => Rc_addr(2),
      I5 => Rc_addr(1),
      O => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_2,
      Q => Rc_addr(1),
      R => Bus2IIC_Reset
    );
\Addr_Counters[1].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(1),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_1,
      Q => Rc_addr(2),
      R => Bus2IIC_Reset
    );
\Addr_Counters[2].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(2),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_0,
      Q => Rc_addr(3),
      R => Bus2IIC_Reset
    );
\Addr_Counters[3].XORCY_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(3),
      O => \Addr_Counters[3].XORCY_I_i_1__1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D_0,
      Q => \^rc_data_exists\,
      R => Bus2IIC_Reset
    );
\Data_Exists_DFF_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(7),
      Q => Rc_fifo_data(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(6),
      Q => Rc_fifo_data(1)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(5),
      Q => Rc_fifo_data(2)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(4),
      Q => Rc_fifo_data(3)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(3),
      Q => Rc_fifo_data(4)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(2),
      Q => Rc_fifo_data(5)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(1),
      Q => Rc_fifo_data(6)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(0),
      Q => Rc_fifo_data(7)
    );
\RD_FIFO_CNTRL.ro_prev_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF6FFFF"
    )
        port map (
      I0 => Rc_addr(3),
      I1 => Q(3),
      I2 => Rc_addr(0),
      I3 => Q(0),
      I4 => \^rc_data_exists\,
      I5 => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\,
      O => \Addr_Counters[3].FDRE_I_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Q(1),
      I2 => Rc_addr(2),
      I3 => Q(2),
      O => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\
    );
\sr_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rc_data_exists\,
      O => D(1)
    );
\sr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  port (
    Tx_data_exists_sgl : out STD_LOGIC;
    Tx_fifo_data_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_RAM[0].SRL16E_I_0\ : out STD_LOGIC;
    rdCntrFrmTxFifo0 : out STD_LOGIC;
    Data_Exists_DFF_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \FIFO_RAM[7].SRL16E_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_rst : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 1 );
    callingReadAccess : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Tx_fifo_wr : in STD_LOGIC;
    shift_reg_ld : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO_6 : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO_6;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__0_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal \FIFO_GEN_DTR.dtre_i_i_2_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal Tx_addr_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tx_data_exists_sgl\ : STD_LOGIC;
  signal \^tx_fifo_data_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_2\ : label is "soft_lutpair39";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \cr_i[5]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sr_i[3]_i_1\ : label is "soft_lutpair39";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  Tx_data_exists_sgl <= \^tx_data_exists_sgl\;
  Tx_fifo_data_0(7 downto 0) <= \^tx_fifo_data_0\(7 downto 0);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_3,
      Q => Tx_addr_0(3),
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Tx_addr_0(1),
      DI(1) => Tx_addr_0(2),
      DI(0) => Tx_addr_0(3),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__0_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(3),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[0].MUXCY_L_I_1\,
      I2 => Tx_addr_0(2),
      I3 => Tx_addr_0(0),
      I4 => Tx_addr_0(3),
      I5 => Tx_addr_0(1),
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => Tx_addr_0(1),
      I1 => Tx_addr_0(3),
      I2 => Tx_addr_0(0),
      I3 => Tx_addr_0(2),
      I4 => Tx_fifo_wr_d,
      I5 => Tx_fifo_wr,
      O => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_2,
      Q => Tx_addr_0(2),
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(2),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_1,
      Q => Tx_addr_0(1),
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(1),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_0,
      Q => Tx_addr_0(0),
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(0),
      O => \Addr_Counters[3].XORCY_I_i_1__0_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^tx_data_exists_sgl\,
      R => Tx_fifo_rst
    );
\Data_Exists_DFF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20202"
    )
        port map (
      I0 => Tx_fifo_wr,
      I1 => Tx_fifo_wr_d,
      I2 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I3 => \Addr_Counters[0].MUXCY_L_I_1\,
      I4 => \^tx_data_exists_sgl\,
      O => D
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Tx_addr_0(0),
      O => p_0_in
    );
\FIFO_GEN_DTR.dtre_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555555D5"
    )
        port map (
      I0 => \^tx_data_exists_sgl\,
      I1 => \^tx_fifo_data_0\(0),
      I2 => dynamic_MSMS(1),
      I3 => dynamic_MSMS(0),
      I4 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      O => \^data_exists_dff_0\
    );
\FIFO_GEN_DTR.dtre_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Tx_addr_0(2),
      I1 => Tx_addr_0(0),
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(1),
      O => \FIFO_GEN_DTR.dtre_i_i_2_n_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(7),
      Q => \^tx_fifo_data_0\(7)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(6),
      Q => \^tx_fifo_data_0\(6)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(5),
      Q => \^tx_fifo_data_0\(5)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(4),
      Q => \^tx_fifo_data_0\(4)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(3),
      Q => \^tx_fifo_data_0\(3)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(2),
      Q => \^tx_fifo_data_0\(2)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(1),
      Q => \^tx_fifo_data_0\(1)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(0),
      Q => \^tx_fifo_data_0\(0)
    );
\cr_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FFFFFF"
    )
        port map (
      I0 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I1 => dynamic_MSMS(0),
      I2 => \^tx_fifo_data_0\(0),
      I3 => \^tx_data_exists_sgl\,
      I4 => dynamic_MSMS(1),
      O => \FIFO_RAM[0].SRL16E_I_0\
    );
\data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^tx_fifo_data_0\(0),
      I1 => shift_reg_ld,
      I2 => \data_int_reg[0]\,
      O => \FIFO_RAM[7].SRL16E_I_0\(0)
    );
rdCntrFrmTxFifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^data_exists_dff_0\,
      I1 => callingReadAccess,
      I2 => earlyAckHdr,
      O => rdCntrFrmTxFifo0
    );
\sr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Tx_addr_0(2),
      I1 => Tx_addr_0(0),
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(1),
      O => \Addr_Counters[1].FDRE_I_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  port (
    Data_Exists_DFF_0 : out STD_LOGIC;
    dynamic_MSMS : out STD_LOGIC_VECTOR ( 0 to 1 );
    \FIFO_RAM[1].SRL16E_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    D : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ctrlFifoDin : in STD_LOGIC_VECTOR ( 0 to 1 );
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ : entity is "SRL_FIFO";
end \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  signal \Addr_Counters[0].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[0].MUXCY_L_I_i_3_n_0\ : STD_LOGIC;
  signal \Addr_Counters[1].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[2].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal \^dynamic_msms\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_3\ : label is "soft_lutpair37";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_3 : label is "soft_lutpair37";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I ";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  dynamic_MSMS(0 to 1) <= \^dynamic_msms\(0 to 1);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_3,
      Q => \Addr_Counters[0].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \Addr_Counters[2].FDRE_I_n_0\,
      DI(1) => \Addr_Counters[1].FDRE_I_n_0\,
      DI(0) => \Addr_Counters[0].FDRE_I_n_0\,
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[3].FDRE_I_n_0\,
      I3 => \Addr_Counters[1].FDRE_I_n_0\,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[3].FDRE_I_n_0\,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_2,
      Q => \Addr_Counters[1].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_1,
      Q => \Addr_Counters[2].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[2].FDRE_I_n_0\,
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_0,
      Q => \Addr_Counters[3].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[3].FDRE_I_n_0\,
      O => \Addr_Counters[3].XORCY_I_i_1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^data_exists_dff_0\,
      R => Tx_fifo_rst
    );
Data_Exists_DFF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Addr_Counters[1].FDRE_I_n_0\,
      I1 => \Addr_Counters[3].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[2].FDRE_I_n_0\,
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(0),
      Q => \^dynamic_msms\(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(1),
      Q => \^dynamic_msms\(1)
    );
\cr_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^dynamic_msms\(1),
      I1 => \cr_i_reg[2]\,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      O => \FIFO_RAM[1].SRL16E_I_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC;
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_arready_INST_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_1\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]\ : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_address_decoder : entity is "address_decoder";
end zxnexys_zxrtc_0_0_address_decoder;

architecture STRUCTURE of zxnexys_zxrtc_0_0_address_decoder is
  signal AXI_Bus2IP_CS : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bus2iic_wrce\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \^bus_rnw_reg_reg_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_14 : STD_LOGIC;
  signal ce_expnd_i_15 : STD_LOGIC;
  signal ce_expnd_i_16 : STD_LOGIC;
  signal ce_expnd_i_17 : STD_LOGIC;
  signal ce_expnd_i_24 : STD_LOGIC;
  signal ce_expnd_i_26 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_8 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal \^is_read_reg\ : STD_LOGIC;
  signal \^is_write_reg\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pselect_hit_i_2 : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_8_n_0\ : STD_LOGIC;
  signal s_axi_wready_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^sw_rst_cond\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_IP2Bus_RdAck2_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of AXI_IP2Bus_WrAck2_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.Tx_fifo_wr_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GPO_GEN.gpo_i[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[0].cs_out_i[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \cr_i[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of irpt_wrack_d1_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[1]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[7]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[7]_i_5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \timing_param_thddat_i[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \timing_param_tlow_i[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \timing_param_tsusta_i[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \timing_param_tsusto_i[8]_i_1\ : label is "soft_lutpair52";
begin
  Bus2IIC_WrCE(6 downto 0) <= \^bus2iic_wrce\(6 downto 0);
  Bus_RNW_reg_reg_0 <= \^bus_rnw_reg_reg_0\;
  \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ <= \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\;
  is_read_reg <= \^is_read_reg\;
  is_write_reg <= \^is_write_reg\;
  sw_rst_cond <= \^sw_rst_cond\;
AXI_IP2Bus_RdAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => p_18_in,
      I1 => AXI_Bus2IP_CS(2),
      I2 => AXI_Bus2IP_CS(0),
      I3 => AXI_IP2Bus_WrAck2_reg,
      O => AXI_IP2Bus_RdAck20
    );
AXI_IP2Bus_WrAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => p_18_in,
      I1 => AXI_Bus2IP_CS(2),
      I2 => AXI_Bus2IP_CS(0),
      I3 => AXI_IP2Bus_WrAck2_reg,
      O => AXI_IP2Bus_WrAck20
    );
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_IP2Bus_WrAck2_reg,
      I1 => Q,
      I2 => \^bus_rnw_reg_reg_0\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^bus_rnw_reg_reg_0\,
      R => '0'
    );
\FIFO_GEN_DTR.Tx_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_15_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(5)
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      O => ce_expnd_i_24
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_24,
      Q => p_24_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\,
      Q => p_18_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_17
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_17,
      Q => p_17_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_16
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_16,
      Q => p_16_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_15
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_15,
      Q => p_15_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_14
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_14,
      Q => p_14_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_9,
      Q => p_9_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      O => ce_expnd_i_8
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_8,
      Q => p_8_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_7
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_7,
      Q => p_7_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_6
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_6,
      Q => p_6_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      O => ce_expnd_i_1
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_1,
      Q => p_1_in_0,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^is_write_reg\,
      I1 => s_axi_aresetn,
      I2 => \^is_read_reg\,
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_0
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_26
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_26,
      Q => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      R => cs_ce_clr
    );
\GPO_GEN.gpo_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_8_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \GPO_GEN.gpo_i_reg[31]\,
      O => \WDATA_reg[0]\
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => pselect_hit_i_2
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => pselect_hit_i_2,
      Q => AXI_Bus2IP_CS(2),
      R => cs_ce_clr
    );
\MEM_DECODE_GEN[2].cs_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      Q => AXI_Bus2IP_CS(0),
      R => cs_ce_clr
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_14_in,
      O => Bus2IIC_RdCE(0)
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_9_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(4)
    );
\cr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_17_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(6)
    );
\cr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888BBB8B88"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \^bus2iic_wrce\(6),
      I2 => \cr_i_reg[2]\(0),
      I3 => \cr_i_reg[2]_0\(1),
      I4 => firstDynStartSeen,
      I5 => \cr_i_reg[2]_1\,
      O => \WDATA_reg[5]\(1)
    );
\cr_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FBFBFB08"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => p_17_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \cr_i_reg[2]_0\(0),
      I4 => cr_txModeSelect_set,
      I5 => cr_txModeSelect_clr,
      O => \WDATA_reg[5]\(0)
    );
\ip_irpt_enable_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_24_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => E(0)
    );
irpt_wrack_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_24_in,
      O => irpt_wrack
    );
reset_trig_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sw_rst_cond\,
      I1 => sw_rst_cond_d1,
      O => reset_trig0
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\,
      I2 => AXI_IP2Bus_RdAck1,
      I3 => AXI_IP2Bus_RdAck2,
      O => \^is_read_reg\
    );
\s_axi_rdata_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF888F888F888F8"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[0]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => \s_axi_rdata_i_reg[0]_0\,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(0),
      O => D(0)
    );
\s_axi_rdata_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD5D0000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[1]\,
      I1 => \s_axi_rdata_i_reg[1]_0\,
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \s_axi_rdata_i_reg[1]_1\,
      I4 => \s_axi_rdata_i[7]_i_3_n_0\,
      I5 => \s_axi_rdata_i[1]_i_5_n_0\,
      O => D(1)
    );
\s_axi_rdata_i[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]\(1),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in16_in,
      O => \s_axi_rdata_i[1]_i_5_n_0\
    );
\s_axi_rdata_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[2]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in13_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(2),
      O => D(2)
    );
\s_axi_rdata_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata_i[3]_i_2_n_0\,
      I1 => p_1_in10_in,
      I2 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I3 => \^bus_rnw_reg_reg_0\,
      I4 => p_24_in,
      I5 => \s_axi_rdata_i_reg[7]\(3),
      O => D(3)
    );
\s_axi_rdata_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0200AAAA8A88"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_3_n_0\,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \s_axi_rdata_i_reg[3]\,
      I4 => \s_axi_rdata_i_reg[3]_0\,
      I5 => \s_axi_rdata_i_reg[3]_1\,
      O => \s_axi_rdata_i[3]_i_2_n_0\
    );
\s_axi_rdata_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[4]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in7_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(4),
      O => D(4)
    );
\s_axi_rdata_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[5]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in4_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(5),
      O => D(5)
    );
\s_axi_rdata_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in1_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(6),
      O => D(6)
    );
\s_axi_rdata_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_0\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(7),
      O => D(7)
    );
\s_axi_rdata_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \s_axi_rdata_i[7]_i_8_n_0\,
      I2 => p_17_in,
      I3 => p_1_in_0,
      I4 => p_9_in,
      I5 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      O => \s_axi_rdata_i[7]_i_3_n_0\
    );
\s_axi_rdata_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      O => \s_axi_rdata_i[7]_i_4_n_0\
    );
\s_axi_rdata_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_24_in,
      O => \s_axi_rdata_i[7]_i_5_n_0\
    );
\s_axi_rdata_i[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_15_in,
      I1 => p_7_in,
      I2 => p_6_in,
      I3 => p_8_in,
      I4 => p_14_in,
      I5 => p_16_in,
      O => \s_axi_rdata_i[7]_i_8_n_0\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\,
      I2 => AXI_IP2Bus_WrAck1,
      I3 => AXI_IP2Bus_WrAck2,
      O => \^is_write_reg\
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_arready_INST_0_0(1),
      I1 => s_axi_arready_INST_0_0(0),
      I2 => s_axi_arready_INST_0_0(3),
      I3 => s_axi_arready_INST_0_0(2),
      O => s_axi_wready_INST_0_i_1_n_0
    );
sw_rst_cond_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_18_in,
      I3 => s_axi_wdata(1),
      I4 => s_axi_wdata(2),
      I5 => s_axi_wdata(3),
      O => \^sw_rst_cond\
    );
\timing_param_thddat_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(0)
    );
\timing_param_tlow_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(1)
    );
\timing_param_tsusta_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_7_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(3)
    );
\timing_param_tsusto_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_6_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      R => '0'
    );
detect_stop_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      I1 => sda_rin_d1,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync_10 is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync_10 : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync_10;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync_10 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[7]_i_1\ : label is "soft_lutpair4";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of scl_rising_edge_i_1 : label is "soft_lutpair4";
begin
  scndry_out <= \^scndry_out\;
\FSM_onehot_scl_state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => Q(0),
      O => D(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
scl_rising_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => scl_rin_d1,
      O => scl_rising_edge0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_dynamic_master is
  port (
    callingReadAccess : out STD_LOGIC;
    rdCntrFrmTxFifo : out STD_LOGIC;
    rxCntDone : out STD_LOGIC;
    firstDynStartSeen : out STD_LOGIC;
    cr_txModeSelect_set : out STD_LOGIC;
    cr_txModeSelect_clr : out STD_LOGIC;
    rdCntrFrmTxFifo_reg_0 : out STD_LOGIC;
    callingReadAccess_reg_0 : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    ackDataState : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rdCntrFrmTxFifo0 : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_dynamic_master : entity is "dynamic_master";
end zxnexys_zxrtc_0_0_dynamic_master;

architecture STRUCTURE of zxnexys_zxrtc_0_0_dynamic_master is
  signal Cr_txModeSelect_clr_i_1_n_0 : STD_LOGIC;
  signal Cr_txModeSelect_set_i_1_n_0 : STD_LOGIC;
  signal ackDataState_d1 : STD_LOGIC;
  signal \^callingreadaccess\ : STD_LOGIC;
  signal \^callingreadaccess_reg_0\ : STD_LOGIC;
  signal earlyAckDataState_d1 : STD_LOGIC;
  signal \^firstdynstartseen\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdByteCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdByteCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdByteCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdByteCntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdByteCntr[3]_i_2_n_0\ : STD_LOGIC;
  signal rdByteCntr_reg : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \^rdcntrfrmtxfifo\ : STD_LOGIC;
  signal rxCntDone0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Cr_txModeSelect_clr_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of Cr_txModeSelect_set_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdByteCntr[0]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdByteCntr[2]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdByteCntr[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of rxCntDone_i_2 : label is "soft_lutpair1";
begin
  callingReadAccess <= \^callingreadaccess\;
  callingReadAccess_reg_0 <= \^callingreadaccess_reg_0\;
  firstDynStartSeen <= \^firstdynstartseen\;
  rdCntrFrmTxFifo <= \^rdcntrfrmtxfifo\;
Cr_txModeSelect_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_clr_i_1_n_0
    );
Cr_txModeSelect_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_clr_i_1_n_0,
      Q => cr_txModeSelect_clr,
      R => '0'
    );
Cr_txModeSelect_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_set_i_1_n_0
    );
Cr_txModeSelect_set_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_set_i_1_n_0,
      Q => cr_txModeSelect_set,
      R => '0'
    );
\Data_Exists_DFF_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => Tx_fifo_rd_d,
      I2 => Tx_fifo_rd,
      O => rdCntrFrmTxFifo_reg_0
    );
ackDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ackDataState,
      Q => ackDataState_d1,
      R => Tx_fifo_rst
    );
callingReadAccess_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_3_in,
      D => Tx_fifo_data_0(0),
      Q => \^callingreadaccess\,
      R => Tx_fifo_rst
    );
earlyAckDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => earlyAckDataState,
      Q => earlyAckDataState_d1,
      R => Tx_fifo_rst
    );
firstDynStartSeen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => firstDynStartSeen_reg_0,
      Q => \^firstdynstartseen\,
      R => '0'
    );
\rdByteCntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => earlyAckDataState_d1,
      I2 => earlyAckDataState,
      I3 => \rdByteCntr[0]_i_3_n_0\,
      O => \rdByteCntr[0]_i_1_n_0\
    );
\rdByteCntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Tx_fifo_data_0(7),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => \rdByteCntr[0]_i_4_n_0\,
      O => \p_0_in__1\(7)
    );
\rdByteCntr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rdByteCntr[2]_i_2_n_0\,
      I1 => rdByteCntr_reg(1),
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(2),
      O => \rdByteCntr[0]_i_3_n_0\
    );
\rdByteCntr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rdByteCntr_reg(2),
      I1 => rdByteCntr_reg(4),
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      I5 => rdByteCntr_reg(3),
      O => \rdByteCntr[0]_i_4_n_0\
    );
\rdByteCntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(1),
      I3 => \rdByteCntr[0]_i_4_n_0\,
      O => \p_0_in__1\(6)
    );
\rdByteCntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => \rdByteCntr[2]_i_2_n_0\,
      I3 => rdByteCntr_reg(2),
      O => \p_0_in__1\(5)
    );
\rdByteCntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rdByteCntr_reg(3),
      I1 => rdByteCntr_reg(5),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(7),
      I4 => rdByteCntr_reg(4),
      O => \rdByteCntr[2]_i_2_n_0\
    );
\rdByteCntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(3),
      I3 => \rdByteCntr[3]_i_2_n_0\,
      O => \p_0_in__1\(4)
    );
\rdByteCntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rdByteCntr_reg(4),
      I1 => rdByteCntr_reg(7),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(5),
      O => \rdByteCntr[3]_i_2_n_0\
    );
\rdByteCntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(5),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(7),
      I5 => rdByteCntr_reg(4),
      O => \p_0_in__1\(3)
    );
\rdByteCntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      O => \p_0_in__1\(2)
    );
\rdByteCntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      O => \p_0_in__1\(1)
    );
\rdByteCntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      O => \p_0_in__1\(0)
    );
\rdByteCntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => rdByteCntr_reg(0),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => rdByteCntr_reg(1),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => rdByteCntr_reg(2),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => rdByteCntr_reg(3),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => rdByteCntr_reg(4),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => rdByteCntr_reg(5),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => rdByteCntr_reg(6),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => rdByteCntr_reg(7),
      R => Tx_fifo_rst
    );
rdCntrFrmTxFifo_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdCntrFrmTxFifo0,
      Q => \^rdcntrfrmtxfifo\,
      R => Tx_fifo_rst
    );
rxCntDone_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^callingreadaccess_reg_0\,
      I1 => ackDataState,
      I2 => ackDataState_d1,
      O => rxCntDone0
    );
rxCntDone_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => rdByteCntr_reg(2),
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => \rdByteCntr[2]_i_2_n_0\,
      O => \^callingreadaccess_reg_0\
    );
rxCntDone_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rxCntDone0,
      Q => rxCntDone,
      R => Tx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_interrupt_control is
  port (
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ : out STD_LOGIC;
    p_1_in16_in : out STD_LOGIC;
    p_1_in13_in : out STD_LOGIC;
    p_1_in10_in : out STD_LOGIC;
    p_1_in7_in : out STD_LOGIC;
    p_1_in4_in : out STD_LOGIC;
    p_1_in1_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_wrack : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_interrupt_control : entity is "interrupt_control";
end zxnexys_zxrtc_0_0_interrupt_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_interrupt_control is
  signal \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal irpt_wrack_d1 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \^p_1_in10_in\ : STD_LOGIC;
  signal \^p_1_in13_in\ : STD_LOGIC;
  signal \^p_1_in16_in\ : STD_LOGIC;
  signal \^p_1_in1_in\ : STD_LOGIC;
  signal \^p_1_in4_in\ : STD_LOGIC;
  signal \^p_1_in7_in\ : STD_LOGIC;
begin
  \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ <= \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\;
  p_1_in <= \^p_1_in\;
  p_1_in10_in <= \^p_1_in10_in\;
  p_1_in13_in <= \^p_1_in13_in\;
  p_1_in16_in <= \^p_1_in16_in\;
  p_1_in1_in <= \^p_1_in1_in\;
  p_1_in4_in <= \^p_1_in4_in\;
  p_1_in7_in <= \^p_1_in7_in\;
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(6),
      I4 => s_axi_wdata(0),
      I5 => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      O => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\,
      Q => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(5),
      I4 => s_axi_wdata(1),
      I5 => \^p_1_in16_in\,
      O => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\,
      Q => \^p_1_in16_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(4),
      I4 => s_axi_wdata(2),
      I5 => \^p_1_in13_in\,
      O => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\,
      Q => \^p_1_in13_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(3),
      I4 => s_axi_wdata(3),
      I5 => \^p_1_in10_in\,
      O => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\,
      Q => \^p_1_in10_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(2),
      I4 => s_axi_wdata(4),
      I5 => \^p_1_in7_in\,
      O => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\,
      Q => \^p_1_in7_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0),
      I4 => s_axi_wdata(5),
      I5 => \^p_1_in4_in\,
      O => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\,
      Q => \^p_1_in4_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(1),
      I4 => s_axi_wdata(6),
      I5 => \^p_1_in1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\,
      Q => \^p_1_in1_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(0),
      I4 => s_axi_wdata(7),
      I5 => \^p_1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\,
      Q => \^p_1_in\,
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => Q(0),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => Q(1),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => Q(2),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => Q(3),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => Q(4),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => Q(5),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => Q(6),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => Q(7),
      R => SR(0)
    );
irpt_wrack_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irpt_wrack,
      Q => irpt_wrack_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_read is
  port (
    RREADY_reg_0 : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    rtc_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ARADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk_peripheral : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rtc_ready_reg_0 : in STD_LOGIC;
    rtc_ready_reg_1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \wr_data_reg[7]\ : in STD_LOGIC;
    \wr_data_reg[6]\ : in STD_LOGIC;
    \wr_data_reg[6]_0\ : in STD_LOGIC;
    \wr_data_reg[6]_1\ : in STD_LOGIC;
    \wr_data_reg[5]\ : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_1\ : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_1\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_4\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    \ARADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dato_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_read : entity is "read";
end zxnexys_zxrtc_0_0_read;

architecture STRUCTURE of zxnexys_zxrtc_0_0_read is
  signal ARVALID_i_1_n_0 : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_cstate_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_9_n_0\ : STD_LOGIC;
  signal RREADY_i_1_n_0 : STD_LOGIC;
  signal \^rready_reg_0\ : STD_LOGIC;
  signal dato : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rtc_dati : STD_LOGIC_VECTOR ( 7 to 7 );
  signal rtc_ready_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_arvalid\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_data[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \wr_data[2]_i_1\ : label is "soft_lutpair72";
begin
  \FSM_onehot_cState_reg[4]_0\(0) <= \^fsm_onehot_cstate_reg[4]_0\(0);
  RREADY_reg_0 <= \^rready_reg_0\;
  s_axi_arvalid <= \^s_axi_arvalid\;
\ARADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(0),
      Q => \ARADDR_reg[8]_0\(0),
      R => '0'
    );
\ARADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(1),
      Q => \ARADDR_reg[8]_0\(1),
      R => '0'
    );
\ARADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(2),
      Q => \ARADDR_reg[8]_0\(2),
      R => '0'
    );
\ARADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(3),
      Q => \ARADDR_reg[8]_0\(3),
      R => '0'
    );
\ARADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(4),
      Q => \ARADDR_reg[8]_0\(4),
      R => '0'
    );
ARVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCC"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^s_axi_arvalid\,
      O => ARVALID_i_1_n_0
    );
ARVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ARVALID_i_1_n_0,
      Q => \^s_axi_arvalid\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      O => \FSM_onehot_cState[0]_i_1_n_0\
    );
\FSM_onehot_cState[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_arready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1__0_n_0\
    );
\FSM_onehot_cState[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_rvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_arready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1__0_n_0\
    );
\FSM_onehot_cState[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_rvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1__0_n_0\
    );
\FSM_onehot_cState[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg[4]_1\,
      I2 => \^rready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1__0_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1__0_n_0\,
      Q => \^fsm_onehot_cstate_reg[4]_0\(0)
    );
\FSM_sequential_cState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEAEFE"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[1]\,
      I2 => Q(0),
      I3 => Q(5),
      I4 => \FSM_sequential_cState_reg[1]_0\,
      I5 => \FSM_sequential_cState[1]_i_5_n_0\,
      O => \FSM_sequential_cState_reg[0]\(0)
    );
\FSM_sequential_cState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0D0FF"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_6_n_0\,
      I1 => \FSM_sequential_cState_reg[1]_1\,
      I2 => Q(1),
      I3 => wr_ack,
      I4 => \FSM_sequential_cState_reg[1]_2\,
      I5 => \FSM_sequential_cState_reg[1]_3\,
      O => \FSM_sequential_cState[1]_i_2_n_0\
    );
\FSM_sequential_cState[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFABAFAAAAABAAA"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_8_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(5),
      I4 => \FSM_sequential_cState[1]_i_9_n_0\,
      I5 => \FSM_sequential_cState_reg[1]_4\,
      O => \FSM_sequential_cState[1]_i_5_n_0\
    );
\FSM_sequential_cState[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFBC"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \FSM_sequential_cState[1]_i_2_0\,
      O => \FSM_sequential_cState[1]_i_6_n_0\
    );
\FSM_sequential_cState[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BE82"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \FSM_sequential_cState[1]_i_5_0\(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \FSM_sequential_cState[1]_i_8_n_0\
    );
\FSM_sequential_cState[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(3),
      I2 => \FSM_sequential_cState[1]_i_5_0\(0),
      I3 => Q(4),
      O => \FSM_sequential_cState[1]_i_9_n_0\
    );
RREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^rready_reg_0\,
      O => RREADY_i_1_n_0
    );
RREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => RREADY_i_1_n_0,
      Q => \^rready_reg_0\,
      R => '0'
    );
\dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(0),
      Q => dato(0),
      R => '0'
    );
\dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(1),
      Q => dato(1),
      R => '0'
    );
\dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(2),
      Q => dato(2),
      R => '0'
    );
\dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(3),
      Q => dato(3),
      R => '0'
    );
\dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(4),
      Q => dato(4),
      R => '0'
    );
\dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(5),
      Q => dato(5),
      R => '0'
    );
\dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(6),
      Q => dato(6),
      R => '0'
    );
\dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(7),
      Q => rtc_dati(7),
      R => '0'
    );
rtc_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rtc_ready_i_2_n_0,
      I1 => rtc_ready_reg_0,
      I2 => rtc_ready_reg_1,
      O => rtc_ready_reg
    );
rtc_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040044050405040"
    )
        port map (
      I0 => Q(0),
      I1 => rtc_dati(7),
      I2 => Q(5),
      I3 => Q(3),
      I4 => dato(2),
      I5 => dato(6),
      O => rtc_ready_i_2_n_0
    );
\wr_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(0),
      I1 => Q(5),
      I2 => p_1_in(0),
      O => D(0)
    );
\wr_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(1),
      I1 => Q(5),
      I2 => p_1_in(1),
      O => D(1)
    );
\wr_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(2),
      I1 => Q(5),
      I2 => p_1_in(2),
      O => D(2)
    );
\wr_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(3),
      I1 => Q(5),
      I2 => dato(3),
      I3 => \wr_data_reg[6]_1\,
      O => D(3)
    );
\wr_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(4),
      I1 => Q(5),
      I2 => dato(4),
      I3 => \wr_data_reg[6]_1\,
      O => D(4)
    );
\wr_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E20000E2E2E2E2E2"
    )
        port map (
      I0 => p_1_in(5),
      I1 => Q(5),
      I2 => dato(5),
      I3 => p_1_in(9),
      I4 => p_1_in(8),
      I5 => \wr_data_reg[5]\,
      O => D(5)
    );
\wr_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8B800"
    )
        port map (
      I0 => dato(6),
      I1 => Q(5),
      I2 => p_1_in(6),
      I3 => \wr_data_reg[6]\,
      I4 => \wr_data_reg[6]_0\,
      I5 => \wr_data_reg[6]_1\,
      O => D(6)
    );
\wr_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
        port map (
      I0 => p_1_in(7),
      I1 => Q(5),
      I2 => rtc_dati(7),
      I3 => p_1_in(10),
      I4 => \wr_data_reg[7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_reg_interface is
  port (
    IIC2Bus_IntrEvent : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dtre : out STD_LOGIC;
    Tx_fifo_wr : out STD_LOGIC;
    Tx_fifo_rd : out STD_LOGIC;
    Tx_fifo_rst : out STD_LOGIC;
    new_rcv_dta_d1 : out STD_LOGIC;
    Rc_fifo_wr : out STD_LOGIC;
    Rc_fifo_rd : out STD_LOGIC;
    \sr_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GPO_GEN.gpo_i_reg[31]_0\ : out STD_LOGIC;
    Msms_set : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    D_0 : out STD_LOGIC;
    Tx_fifo_wr_d_reg : out STD_LOGIC;
    firstDynStartSeen_reg : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    \cr_i_reg[7]_0\ : out STD_LOGIC;
    \cr_i_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusto_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_tsusta_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusta_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_thddat_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_thddat_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \timing_param_tlow_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tlow_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\ : out STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_1\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ : out STD_LOGIC;
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ : out STD_LOGIC;
    D_1 : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_GEN_DTR.dtre_i_reg_0\ : in STD_LOGIC;
    Bus2IIC_WrCE : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Rdy_new_xmt : in STD_LOGIC;
    New_rcv_dta : in STD_LOGIC;
    Rc_fifo_wr0 : in STD_LOGIC;
    Bus2IIC_RdCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Aas : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_2\ : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg_0\ : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Data_Exists_DFF : in STD_LOGIC;
    Data_Exists_DFF_0 : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Data_Exists_DFF_1 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    firstDynStartSeen : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    \next_scl_state1_inferred__1/i__carry\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_axi_rdata_i[0]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Data_Exists_DFF_2 : in STD_LOGIC;
    Rc_Data_Exists : in STD_LOGIC;
    \sr_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IIC2Bus_IntrEvent_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_reg_interface : entity is "reg_interface";
end zxnexys_zxrtc_0_0_reg_interface;

architecture STRUCTURE of zxnexys_zxrtc_0_0_reg_interface is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpo_gen.gpo_i_reg[31]_0\ : STD_LOGIC;
  signal \^msms_set\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rc_fifo_rd\ : STD_LOGIC;
  signal \^rc_fifo_wr\ : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 8 to 8 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^tx_fifo_rd\ : STD_LOGIC;
  signal \^tx_fifo_rst\ : STD_LOGIC;
  signal \^tx_fifo_wr\ : STD_LOGIC;
  signal \^tx_fifo_wr_d_reg\ : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_set_i_i_1_n_0 : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^timing_param_thddat_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^timing_param_tlow_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^timing_param_tsusta_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^timing_param_tsusto_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of callingReadAccess_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cr_i[5]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_5\ : label is "soft_lutpair35";
begin
  D(0) <= \^d\(0);
  \GPO_GEN.gpo_i_reg[31]_0\ <= \^gpo_gen.gpo_i_reg[31]_0\;
  Msms_set <= \^msms_set\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(3 downto 0) <= \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3 downto 0);
  Rc_fifo_rd <= \^rc_fifo_rd\;
  Rc_fifo_wr <= \^rc_fifo_wr\;
  Tx_fifo_rd <= \^tx_fifo_rd\;
  Tx_fifo_rst <= \^tx_fifo_rst\;
  Tx_fifo_wr <= \^tx_fifo_wr\;
  Tx_fifo_wr_d_reg <= \^tx_fifo_wr_d_reg\;
  \timing_param_thddat_i_reg[7]_1\(6 downto 0) <= \^timing_param_thddat_i_reg[7]_1\(6 downto 0);
  \timing_param_tlow_i_reg[7]_0\(4 downto 0) <= \^timing_param_tlow_i_reg[7]_0\(4 downto 0);
  \timing_param_tsusta_i_reg[7]_1\(7 downto 0) <= \^timing_param_tsusta_i_reg[7]_1\(7 downto 0);
  \timing_param_tsusto_i_reg[7]_0\(7 downto 0) <= \^timing_param_tsusto_i_reg[7]_0\(7 downto 0);
\Addr_Counters[0].MUXCY_L_I_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_wr\,
      I1 => Tx_fifo_wr_d,
      O => \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_rd\,
      I1 => Rc_fifo_rd_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\
    );
Data_Exists_DFF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AAAA"
    )
        port map (
      I0 => \^tx_fifo_wr_d_reg\,
      I1 => \^tx_fifo_rd\,
      I2 => Tx_fifo_rd_d,
      I3 => rdCntrFrmTxFifo,
      I4 => Data_Exists_DFF,
      I5 => Data_Exists_DFF_0,
      O => D_0
    );
\Data_Exists_DFF_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00002222"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_fifo_rd\,
      I4 => Data_Exists_DFF_2,
      I5 => Rc_Data_Exists,
      O => D_1
    );
Data_Exists_DFF_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => Tx_fifo_wr_d,
      I1 => \^tx_fifo_wr\,
      I2 => Data_Exists_DFF_1,
      I3 => s_axi_aresetn,
      I4 => \^tx_fifo_rst\,
      O => \^tx_fifo_wr_d_reg\
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => IIC2Bus_IntrEvent(0),
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rdy_new_xmt,
      Q => \^tx_fifo_rd\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rst_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(1),
      Q => \^tx_fifo_rst\,
      S => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_WrCE(5),
      Q => \^tx_fifo_wr\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.dtre_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FIFO_GEN_DTR.dtre_i_reg_0\,
      Q => Dtre,
      R => Bus2IIC_Reset
    );
\FSM_onehot_scl_state[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \cr_i_reg[7]_0\
    );
\GPO_GEN.gpo_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GPO_GEN.gpo_i_reg[31]_2\,
      Q => \^gpo_gen.gpo_i_reg[31]_0\,
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(4),
      Q => IIC2Bus_IntrEvent(6),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(3),
      Q => IIC2Bus_IntrEvent(5),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(2),
      Q => IIC2Bus_IntrEvent(4),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(0),
      Q => IIC2Bus_IntrEvent(3),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(1),
      Q => IIC2Bus_IntrEvent(2),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(0),
      Q => IIC2Bus_IntrEvent(1),
      R => Bus2IIC_Reset
    );
\LEVEL_1_GEN.master_sda_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => earlyAckDataState,
      O => \cr_i_reg[3]_0\
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_RdCE(0),
      Q => \^rc_fifo_rd\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr0,
      Q => \^rc_fifo_wr\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(3),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(2),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(2),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(1),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(1),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(0),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(0),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.ro_prev_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_FIFO_CNTRL.ro_prev_i_reg_0\,
      Q => \^d\(0),
      R => '0'
    );
callingReadAccess_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      I2 => \FIFO_GEN_DTR.dtre_i_reg_0\,
      I3 => dynamic_MSMS(0),
      O => p_3_in
    );
clk_cnt_en2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(6),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_thddat(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_thddat_i_reg[7]_1\(5),
      O => \timing_param_thddat_i_reg[7]_0\(2)
    );
clk_cnt_en2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(4),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_thddat_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_thddat_i_reg[7]_1\(2),
      O => \timing_param_thddat_i_reg[7]_0\(1)
    );
clk_cnt_en2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => Timing_param_thddat(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_thddat_i_reg[7]_1\(0),
      O => \timing_param_thddat_i_reg[7]_0\(0)
    );
\cr_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      O => \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\
    );
\cr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => Bus2IIC_Reset
    );
\cr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => Bus2IIC_Reset
    );
\cr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(2),
      Q => \^q\(5),
      R => Bus2IIC_Reset
    );
\cr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => Bus2IIC_Reset
    );
\cr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(1),
      Q => \^q\(3),
      R => Bus2IIC_Reset
    );
\cr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(0),
      Q => \^q\(2),
      R => Bus2IIC_Reset
    );
\cr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => Bus2IIC_Reset
    );
\cr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => Bus2IIC_Reset
    );
firstDynStartSeen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => firstDynStartSeen,
      I1 => firstDynStartSeen_reg_0,
      I2 => \^q\(2),
      I3 => \^tx_fifo_rst\,
      O => firstDynStartSeen_reg
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tsusto(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(6),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(7),
      O => S(2)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(7),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_tsusta(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(6),
      O => \timing_param_tsusta_i_reg[7]_0\(2)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tlow(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tlow_i_reg[7]_0\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tlow_i_reg[7]_0\(4),
      O => \timing_param_tlow_i_reg[8]_0\(2)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(4),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(3),
      O => S(1)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(3),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(4),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(4),
      O => \timing_param_tsusta_i_reg[7]_0\(1)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(4),
      I2 => \next_scl_state1_inferred__1/i__carry\(5),
      I3 => \^timing_param_tlow_i_reg[7]_0\(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => Timing_param_tlow(3),
      O => \timing_param_tlow_i_reg[8]_0\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(1),
      O => S(0)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(1),
      O => \timing_param_tsusta_i_reg[7]_0\(0)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(0),
      I1 => \next_scl_state1_inferred__1/i__carry\(1),
      I2 => \next_scl_state1_inferred__1/i__carry\(2),
      I3 => Timing_param_tlow(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(0),
      I5 => Timing_param_tlow(0),
      O => \timing_param_tlow_i_reg[8]_0\(0)
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(2),
      Q => msms_d1,
      R => Bus2IIC_Reset
    );
msms_set_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE0C0A00"
    )
        port map (
      I0 => \^d\(0),
      I1 => \sr_i_reg[1]_1\(1),
      I2 => \^q\(2),
      I3 => msms_d1,
      I4 => \^msms_set\,
      O => msms_set_i_i_1_n_0
    );
msms_set_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_set_i_i_1_n_0,
      Q => \^msms_set\,
      R => Bus2IIC_Reset
    );
new_rcv_dta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => New_rcv_dta,
      Q => new_rcv_dta_d1,
      R => Bus2IIC_Reset
    );
\s_axi_rdata_i[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(0),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(0),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(0),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\
    );
\s_axi_rdata_i[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gpo_gen.gpo_i_reg[31]_0\,
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_thddat(0),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => sr_i(7),
      O => \GPO_GEN.gpo_i_reg[31]_1\
    );
\s_axi_rdata_i[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(2),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(2),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(2),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\
    );
\s_axi_rdata_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(3),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(3),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\
    );
\sr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(5),
      Q => \sr_i_reg[1]_0\(5),
      R => Bus2IIC_Reset
    );
\sr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(4),
      Q => \sr_i_reg[1]_0\(4),
      R => Bus2IIC_Reset
    );
\sr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(3),
      Q => \sr_i_reg[1]_0\(3),
      R => Bus2IIC_Reset
    );
\sr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(2),
      Q => \sr_i_reg[1]_0\(2),
      R => Bus2IIC_Reset
    );
\sr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(1),
      Q => \sr_i_reg[1]_0\(1),
      R => Bus2IIC_Reset
    );
\sr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Aas,
      Q => \sr_i_reg[1]_0\(0),
      R => Bus2IIC_Reset
    );
\sr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(0),
      Q => sr_i(7),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(0),
      Q => Timing_param_thddat(0),
      S => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(1),
      Q => \^timing_param_thddat_i_reg[7]_1\(0),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(2),
      Q => \^timing_param_thddat_i_reg[7]_1\(1),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(3),
      Q => \^timing_param_thddat_i_reg[7]_1\(2),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(4),
      Q => \^timing_param_thddat_i_reg[7]_1\(3),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(5),
      Q => \^timing_param_thddat_i_reg[7]_1\(4),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(6),
      Q => \^timing_param_thddat_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(7),
      Q => \^timing_param_thddat_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(8),
      Q => Timing_param_thddat(8),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(0),
      Q => Timing_param_tlow(0),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(1),
      Q => \^timing_param_tlow_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(2),
      Q => Timing_param_tlow(2),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(3),
      Q => Timing_param_tlow(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(4),
      Q => \^timing_param_tlow_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(5),
      Q => \^timing_param_tlow_i_reg[7]_0\(2),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(6),
      Q => \^timing_param_tlow_i_reg[7]_0\(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(7),
      Q => \^timing_param_tlow_i_reg[7]_0\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(8),
      Q => Timing_param_tlow(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusta_i_reg[7]_1\(0),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusta_i_reg[7]_1\(1),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusta_i_reg[7]_1\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusta_i_reg[7]_1\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusta_i_reg[7]_1\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusta_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusta_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusta_i_reg[7]_1\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusta(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusto_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusto_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusto_i_reg[7]_0\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusto_i_reg[7]_0\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusto_i_reg[7]_0\(4),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusto_i_reg[7]_0\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusto_i_reg[7]_0\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusto_i_reg[7]_0\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusto(8),
      R => Bus2IIC_Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_registers is
  port (
    update_i_reg_0 : out STD_LOGIC;
    \data_reg[1][6]_0\ : out STD_LOGIC;
    \data_reg[4][0]_0\ : out STD_LOGIC;
    \data_reg[4][7]_0\ : out STD_LOGIC;
    \data_reg[4][6]_0\ : out STD_LOGIC;
    \data_reg[4][5]_0\ : out STD_LOGIC;
    \data_reg[4][4]_0\ : out STD_LOGIC;
    \data_reg[1][0]_0\ : out STD_LOGIC;
    \data_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][0]_0\ : out STD_LOGIC;
    \data_reg[2][7]_0\ : out STD_LOGIC;
    \data_reg[2][6]_0\ : out STD_LOGIC;
    \data_reg[2][5]_0\ : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[0][0]_0\ : out STD_LOGIC;
    \data_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][0]_0\ : out STD_LOGIC;
    \data_reg[5][7]_0\ : out STD_LOGIC;
    \data_reg[5][6]_0\ : out STD_LOGIC;
    \data_reg[5][5]_0\ : out STD_LOGIC;
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \data_reg[3][2]_0\ : out STD_LOGIC;
    \data_reg[3][1]_0\ : out STD_LOGIC;
    \data_reg[3][0]_0\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv_0\ : out STD_LOGIC;
    update_i_reg_1 : out STD_LOGIC;
    update_i_reg_2 : out STD_LOGIC;
    update_i_reg_3 : out STD_LOGIC;
    update_i_reg_4 : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.guf1.underflow_i_reg_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_1\ : out STD_LOGIC;
    \refresh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[5][2]_0\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[6][4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[5][4]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_1\ : out STD_LOGIC;
    update_i_reg_5 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \data_reg[0][0]_1\ : out STD_LOGIC;
    \refresh_reg[1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \data_reg[1][5]_0\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    \data_reg[2][4]_1\ : out STD_LOGIC;
    \data_reg[2][2]_0\ : out STD_LOGIC;
    \data_reg[2][1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]\ : out STD_LOGIC;
    \data_reg[5][0]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_7\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_8\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_9\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_4\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC;
    \wr_data_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    update_i_reg_6 : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \data_reg[4][0]_1\ : in STD_LOGIC;
    \data_reg[4][7]_1\ : in STD_LOGIC;
    \data_reg[4][6]_1\ : in STD_LOGIC;
    \data_reg[4][5]_1\ : in STD_LOGIC;
    \data_reg[4][4]_1\ : in STD_LOGIC;
    \data_reg[1][0]_1\ : in STD_LOGIC;
    \data_reg[1][7]_1\ : in STD_LOGIC;
    \data_reg[1][6]_1\ : in STD_LOGIC;
    \data_reg[1][5]_1\ : in STD_LOGIC;
    \data_reg[1][4]_0\ : in STD_LOGIC;
    \data_reg[2][0]_1\ : in STD_LOGIC;
    \data_reg[2][7]_1\ : in STD_LOGIC;
    \data_reg[2][6]_1\ : in STD_LOGIC;
    \data_reg[2][5]_1\ : in STD_LOGIC;
    \data_reg[2][4]_2\ : in STD_LOGIC;
    \data_reg[0][0]_2\ : in STD_LOGIC;
    \data_reg[0][3]_0\ : in STD_LOGIC;
    \data_reg[0][0]_3\ : in STD_LOGIC;
    \data_reg[0][7]_1\ : in STD_LOGIC;
    \data_reg[0][6]_0\ : in STD_LOGIC;
    \data_reg[0][5]_0\ : in STD_LOGIC;
    \data_reg[0][4]_0\ : in STD_LOGIC;
    \data_reg[5][0]_2\ : in STD_LOGIC;
    \data_reg[5][7]_1\ : in STD_LOGIC;
    \data_reg[5][6]_1\ : in STD_LOGIC;
    \data_reg[5][5]_1\ : in STD_LOGIC;
    \data_reg[5][4]_2\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg[3][2]_1\ : in STD_LOGIC;
    \data_reg[3][1]_1\ : in STD_LOGIC;
    \data_reg[3][0]_1\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rtc_0_rd_reg_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][6]_0\ : in STD_LOGIC;
    \data_reg[6][0]_0\ : in STD_LOGIC;
    \data_reg[5][3]_0\ : in STD_LOGIC;
    \data_reg[4][2]_0\ : in STD_LOGIC;
    \data_reg[1][3]_0\ : in STD_LOGIC;
    \data_reg[4][1]_0\ : in STD_LOGIC;
    \data_reg[4][4]_2\ : in STD_LOGIC;
    \data_reg[28][0]_0\ : in STD_LOGIC;
    \data_reg[6][7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[26][0]_0\ : in STD_LOGIC;
    \data_reg[6][6]_1\ : in STD_LOGIC;
    \data_reg[0][4]_1\ : in STD_LOGIC;
    \data_reg[2][4]_3\ : in STD_LOGIC;
    \data_reg[2][0]_2\ : in STD_LOGIC;
    \data_reg[1][0]_2\ : in STD_LOGIC;
    \data_reg[4][3]_0\ : in STD_LOGIC;
    sda_o_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[62][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[61][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[60][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[59][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[58][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[57][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[56][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[55][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[54][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[53][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[52][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[51][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[50][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[49][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[48][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[47][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[46][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[45][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[44][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[43][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[42][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[41][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[40][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[39][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[38][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[37][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[36][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[35][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[34][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[33][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[32][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[31][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[30][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[29][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[27][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[25][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[24][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[23][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[22][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[21][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[20][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[19][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[18][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[17][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[16][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[15][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[14][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[13][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[12][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[11][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[10][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[9][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[8][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[7][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_registers : entity is "registers";
end zxnexys_zxrtc_0_0_registers;

architecture STRUCTURE of zxnexys_zxrtc_0_0_registers is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \_inferred__24/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__24/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_3\ : STD_LOGIC;
  signal \data[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \data[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_7_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_8_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_6_n_0\ : STD_LOGIC;
  signal \data[34][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \data[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_12_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_13_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_14_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_15_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_16_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_17_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_18_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_19_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_20_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_5_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_9_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_5_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_7_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_3_n_0\ : STD_LOGIC;
  signal \data[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_10_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_11_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_12_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_13_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_5_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_7_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_8_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_9_n_0\ : STD_LOGIC;
  signal \data[5][4]_i_6_n_0\ : STD_LOGIC;
  signal \data[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_3_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \data[6][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_6_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_7_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_8_n_0\ : STD_LOGIC;
  signal \^data_reg[0][0]_0\ : STD_LOGIC;
  signal \^data_reg[0][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[0]_1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \data_reg[10]_57\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[11]_56\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[12]_55\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[13]_54\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[14]_53\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[15]_52\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[16]_51\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[17]_50\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[18]_49\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[19]_48\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[1][0]_0\ : STD_LOGIC;
  signal \^data_reg[1][6]_0\ : STD_LOGIC;
  signal \^data_reg[1][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[1]_0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \data_reg[20]_47\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[21]_46\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[22]_45\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[23]_44\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[24]_43\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[25]_42\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[26]0\ : STD_LOGIC;
  signal \data_reg[26]_41\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[27]_40\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[28]0\ : STD_LOGIC;
  signal \data_reg[28]_39\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[29]_38\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[2][0]_0\ : STD_LOGIC;
  signal \^data_reg[2][2]_0\ : STD_LOGIC;
  signal \^data_reg[2][4]_0\ : STD_LOGIC;
  signal \^data_reg[2][5]_0\ : STD_LOGIC;
  signal \^data_reg[2][6]_0\ : STD_LOGIC;
  signal \^data_reg[2][7]_0\ : STD_LOGIC;
  signal \data_reg[30]_37\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[31]_36\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[32]_35\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[33]_34\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[34]_33\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[35]_32\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[36]_31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[37]_30\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[38]_29\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[39]_28\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[3][0]_0\ : STD_LOGIC;
  signal \^data_reg[3][1]_0\ : STD_LOGIC;
  signal \^data_reg[3][2]_0\ : STD_LOGIC;
  signal \data_reg[3]_3\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \data_reg[40]_27\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[41]_26\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[42]_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[43]_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[44]_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[45]_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[46]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[47]_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[48]_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[49]_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[4][0]_0\ : STD_LOGIC;
  signal \^data_reg[4][4]_0\ : STD_LOGIC;
  signal \^data_reg[4][5]_0\ : STD_LOGIC;
  signal \^data_reg[4][6]_0\ : STD_LOGIC;
  signal \^data_reg[4][7]_0\ : STD_LOGIC;
  signal \data_reg[50]_17\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[51]_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[52]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[53]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[54]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[55]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[56]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[57]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[58]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[59]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[5][0]_0\ : STD_LOGIC;
  signal \^data_reg[5][0]_1\ : STD_LOGIC;
  signal \^data_reg[5][2]_0\ : STD_LOGIC;
  signal \^data_reg[5][4]_0\ : STD_LOGIC;
  signal \^data_reg[5][5]_0\ : STD_LOGIC;
  signal \^data_reg[5][6]_0\ : STD_LOGIC;
  signal \^data_reg[5][7]_0\ : STD_LOGIC;
  signal \data_reg[60]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[61]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[62]_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[63]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[6][4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_reg[6]_2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \data_reg[7]_60\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[8]_59\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[9]_58\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[10]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[12]_1\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[9]_0\ : STD_LOGIC;
  signal \^guf.guf1.underflow_i_reg_0\ : STD_LOGIC;
  signal \^guf.guf1.underflow_i_reg_2\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal last_rd_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rd_data_o[0]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_30_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_31_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_32_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_1_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_3_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_4_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_5_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_6_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_7_n_0\ : STD_LOGIC;
  signal refresh_reg : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^refresh_reg[1]_0\ : STD_LOGIC;
  signal \^refresh_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^refresh_reg[6]_inv_0\ : STD_LOGIC;
  signal registers_0_rd_data_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sda_o_i_11_n_0 : STD_LOGIC;
  signal sda_o_i_12_n_0 : STD_LOGIC;
  signal \seccnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_3_n_0\ : STD_LOGIC;
  signal seccnt_reg : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \seccnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \^update_i_reg_0\ : STD_LOGIC;
  signal \^update_i_reg_2\ : STD_LOGIC;
  signal \^update_i_reg_5\ : STD_LOGIC;
  signal \wr_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \NLW__inferred__24/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__24/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__24/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data[0][1]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data[0][5]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data[11][7]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data[14][7]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data[15][7]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data[16][7]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data[17][7]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data[18][7]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data[19][7]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data[1][3]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data[1][5]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data[21][7]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data[22][7]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data[22][7]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data[26][7]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data[2][0]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data[2][3]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data[2][4]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data[2][5]_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data[30][7]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data[36][7]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data[36][7]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data[38][7]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data[3][7]_i_5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data[3][7]_i_6\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data[40][7]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data[42][7]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data[45][7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \data[47][7]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data[48][7]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data[49][7]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data[4][1]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data[4][2]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \data[4][3]_i_12\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data[4][3]_i_14\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data[4][3]_i_15\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \data[4][3]_i_17\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data[4][3]_i_6\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data[4][3]_i_9\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data[4][5]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data[4][5]_i_7\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data[50][7]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data[52][7]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data[53][7]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data[54][7]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data[55][7]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data[56][7]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data[56][7]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data[57][7]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data[58][7]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data[58][7]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data[59][7]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data[59][7]_i_4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data[5][3]_i_10\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data[5][3]_i_11\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data[5][3]_i_12\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data[5][3]_i_13\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data[5][3]_i_8\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data[5][3]_i_9\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data[5][4]_i_5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data[61][7]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data[61][7]_i_5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data[62][7]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data[62][7]_i_4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data[63][7]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data[63][7]_i_4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data[6][5]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data[8][7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \refresh[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \refresh[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \refresh[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \refresh[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \refresh[4]_i_1\ : label is "soft_lutpair104";
  attribute inverted : string;
  attribute inverted of \refresh_reg[6]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \seccnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \wr_data[14]_i_2\ : label is "soft_lutpair121";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[14]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[14]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \data_reg[0][0]_0\ <= \^data_reg[0][0]_0\;
  \data_reg[0][7]_0\(3 downto 0) <= \^data_reg[0][7]_0\(3 downto 0);
  \data_reg[1][0]_0\ <= \^data_reg[1][0]_0\;
  \data_reg[1][6]_0\ <= \^data_reg[1][6]_0\;
  \data_reg[1][7]_0\(3 downto 0) <= \^data_reg[1][7]_0\(3 downto 0);
  \data_reg[2][0]_0\ <= \^data_reg[2][0]_0\;
  \data_reg[2][2]_0\ <= \^data_reg[2][2]_0\;
  \data_reg[2][4]_0\ <= \^data_reg[2][4]_0\;
  \data_reg[2][5]_0\ <= \^data_reg[2][5]_0\;
  \data_reg[2][6]_0\ <= \^data_reg[2][6]_0\;
  \data_reg[2][7]_0\ <= \^data_reg[2][7]_0\;
  \data_reg[3][0]_0\ <= \^data_reg[3][0]_0\;
  \data_reg[3][1]_0\ <= \^data_reg[3][1]_0\;
  \data_reg[3][2]_0\ <= \^data_reg[3][2]_0\;
  \data_reg[4][0]_0\ <= \^data_reg[4][0]_0\;
  \data_reg[4][4]_0\ <= \^data_reg[4][4]_0\;
  \data_reg[4][5]_0\ <= \^data_reg[4][5]_0\;
  \data_reg[4][6]_0\ <= \^data_reg[4][6]_0\;
  \data_reg[4][7]_0\ <= \^data_reg[4][7]_0\;
  \data_reg[5][0]_0\ <= \^data_reg[5][0]_0\;
  \data_reg[5][0]_1\ <= \^data_reg[5][0]_1\;
  \data_reg[5][2]_0\ <= \^data_reg[5][2]_0\;
  \data_reg[5][4]_0\ <= \^data_reg[5][4]_0\;
  \data_reg[5][5]_0\ <= \^data_reg[5][5]_0\;
  \data_reg[5][6]_0\ <= \^data_reg[5][6]_0\;
  \data_reg[5][7]_0\ <= \^data_reg[5][7]_0\;
  \data_reg[6][4]_0\(1 downto 0) <= \^data_reg[6][4]_0\(1 downto 0);
  \goreg_bm.dout_i_reg[10]\ <= \^goreg_bm.dout_i_reg[10]\;
  \goreg_bm.dout_i_reg[11]\ <= \^goreg_bm.dout_i_reg[11]\;
  \goreg_bm.dout_i_reg[11]_0\ <= \^goreg_bm.dout_i_reg[11]_0\;
  \goreg_bm.dout_i_reg[12]_1\ <= \^goreg_bm.dout_i_reg[12]_1\;
  \goreg_bm.dout_i_reg[9]_0\ <= \^goreg_bm.dout_i_reg[9]_0\;
  \guf.guf1.underflow_i_reg_0\ <= \^guf.guf1.underflow_i_reg_0\;
  \guf.guf1.underflow_i_reg_2\ <= \^guf.guf1.underflow_i_reg_2\;
  \refresh_reg[1]_0\ <= \^refresh_reg[1]_0\;
  \refresh_reg[3]_0\(0) <= \^refresh_reg[3]_0\(0);
  \refresh_reg[6]_inv_0\ <= \^refresh_reg[6]_inv_0\;
  update_i_reg_0 <= \^update_i_reg_0\;
  update_i_reg_2 <= \^update_i_reg_2\;
  update_i_reg_5 <= \^update_i_reg_5\;
\_inferred__24/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__24/i__carry_n_0\,
      CO(2) => \_inferred__24/i__carry_n_1\,
      CO(1) => \_inferred__24/i__carry_n_2\,
      CO(0) => \_inferred__24/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__24/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\_inferred__24/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__24/i__carry_n_0\,
      CO(3 downto 2) => \NLW__inferred__24/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__24/i__carry__0_n_2\,
      CO(0) => \_inferred__24/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__24/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__0_i_1_n_0\,
      S(0) => \i__carry__0_i_2_n_0\
    );
\data[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => \data[0][1]_i_2_n_0\,
      I5 => underflow,
      O => \data[0][1]_i_1_n_0\
    );
\data[0][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^data_reg[0][0]_0\,
      I1 => \data_reg[0]_1\(1),
      I2 => \data_reg[0]_1\(3),
      I3 => \data_reg[0]_1\(2),
      O => \data[0][1]_i_2_n_0\
    );
\data[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[0]_1\(2),
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[0][2]_i_1_n_0\
    );
\data[0][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCCC0CAAAAAAAA"
    )
        port map (
      I0 => dout(0),
      I1 => \data_reg[0]_1\(3),
      I2 => \^data_reg[0][0]_0\,
      I3 => \data_reg[0]_1\(1),
      I4 => \data_reg[0]_1\(2),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[3]\
    );
\data[0][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303CAAAA"
    )
        port map (
      I0 => dout(2),
      I1 => \^data_reg[0][7]_0\(0),
      I2 => \^data_reg[0][7]_0\(1),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[5]_0\
    );
\data[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000009000000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \^data_reg[0][7]_0\(0),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => underflow,
      I5 => \^data_reg[0][7]_0\(1),
      O => update_i_reg_4
    );
\data[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \^refresh_reg[1]_0\,
      I1 => \^data_reg[0][0]_0\,
      I2 => \data_reg[0]_1\(1),
      I3 => \data_reg[0]_1\(3),
      I4 => \data_reg[0]_1\(2),
      I5 => \data_reg[0][4]_1\,
      O => \data_reg[0][0]_1\
    );
\data[11][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_5\
    );
\data[13][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => dout(4),
      I1 => dout(6),
      I2 => dout(5),
      I3 => dout(9),
      I4 => dout(8),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[8]_0\
    );
\data[14][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => underflow,
      I1 => dout(8),
      O => \^guf.guf1.underflow_i_reg_0\
    );
\data[15][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => dout(9),
      I1 => dout(4),
      I2 => dout(7),
      I3 => dout(5),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[13]_2\
    );
\data[16][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dout(9),
      I1 => dout(4),
      I2 => dout(7),
      I3 => dout(6),
      O => \goreg_bm.dout_i_reg[13]_0\
    );
\data[17][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dout(4),
      I1 => dout(7),
      I2 => dout(9),
      I3 => dout(5),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[8]_4\
    );
\data[18][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dout(5),
      I1 => dout(6),
      I2 => dout(7),
      I3 => dout(4),
      I4 => dout(9),
      O => \^goreg_bm.dout_i_reg[9]_0\
    );
\data[19][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dout(4),
      I1 => dout(5),
      O => \goreg_bm.dout_i_reg[8]_6\
    );
\data[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAABAAABEAABEAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \^data_reg[1][0]_0\,
      I2 => \data_reg[1]_0\(1),
      I3 => \^guf.guf1.underflow_i_reg_2\,
      I4 => \data_reg[1]_0\(2),
      I5 => \data_reg[1]_0\(3),
      O => \data[1][1]_i_1_n_0\
    );
\data[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[1]_0\(2),
      I2 => \data_reg[1]_0\(1),
      I3 => \^data_reg[1][0]_0\,
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[1][2]_i_1_n_0\
    );
\data[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][0]_2\,
      I1 => \^data_reg[0][7]_0\(1),
      I2 => \^data_reg[0][7]_0\(0),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => \data[1][3]_i_4_n_0\,
      O => \data[1][3]_i_1_n_0\
    );
\data[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEEAEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg[1]_0\(3),
      I2 => \^data_reg[1][0]_0\,
      I3 => \data_reg[1]_0\(1),
      I4 => \data_reg[1]_0\(2),
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[1][3]_i_2_n_0\
    );
\data[1][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \data_reg[0]_1\(2),
      I1 => \data_reg[0]_1\(3),
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => \^refresh_reg[1]_0\,
      O => \data[1][3]_i_4_n_0\
    );
\data[1][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303CAAAA"
    )
        port map (
      I0 => dout(2),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(1),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[5]_1\
    );
\data[1][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000009000000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \^data_reg[1][7]_0\(0),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => underflow,
      I5 => \^data_reg[1][7]_0\(1),
      O => update_i_reg_3
    );
\data[1][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \data_reg[1][0]_2\,
      I1 => \^refresh_reg[1]_0\,
      I2 => \data[2][3]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[12]_2\
    );
\data[21][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(9),
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(4),
      O => \goreg_bm.dout_i_reg[13]_1\
    );
\data[22][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(5),
      I1 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_4\
    );
\data[22][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      O => \goreg_bm.dout_i_reg[8]_3\
    );
\data[26][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[10]\,
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(4),
      I4 => \^goreg_bm.dout_i_reg[11]_0\,
      I5 => \data_reg[26][0]_0\,
      O => \data_reg[26]0\
    );
\data[26][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout(6),
      I1 => dout(9),
      O => \^goreg_bm.dout_i_reg[10]\
    );
\data[27][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^update_i_reg_5\,
      I1 => dout(4),
      I2 => dout(9),
      I3 => dout(6),
      I4 => dout(5),
      I5 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_1\
    );
\data[28][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => dout(9),
      I1 => dout(5),
      I2 => dout(7),
      I3 => dout(6),
      I4 => \^update_i_reg_2\,
      I5 => \data_reg[28][0]_0\,
      O => \data_reg[28]0\
    );
\data[2][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \data_reg_n_0_[2][2]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][3]\,
      I3 => \data_reg_n_0_[2][1]\,
      O => \^data_reg[2][2]_0\
    );
\data[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF09900000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \data_reg_n_0_[2][1]\,
      I3 => \^data_reg[2][0]_0\,
      I4 => \data[2][3]_i_8_n_0\,
      I5 => \data_reg[4][1]_0\,
      O => \data[2][1]_i_1_n_0\
    );
\data[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00780000"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][2]\,
      I3 => \data_reg[6][0]_0\,
      I4 => \data[2][3]_i_8_n_0\,
      I5 => \data_reg[4][2]_0\,
      O => \data[2][2]_i_1_n_0\
    );
\data[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[2][0]_2\,
      I1 => \data[2][3]_i_4_n_0\,
      I2 => \^refresh_reg[1]_0\,
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \^data_reg[1][7]_0\(0),
      I5 => \^data_reg[1][7]_0\(2),
      O => \data[2][3]_i_1_n_0\
    );
\data[2][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8BBB8B8B8B8"
    )
        port map (
      I0 => \data_reg[6][7]_0\(0),
      I1 => \data_reg[6][0]_0\,
      I2 => \data[2][3]_i_6_n_0\,
      I3 => \data_reg_n_0_[2][3]\,
      I4 => \data[2][3]_i_7_n_0\,
      I5 => \data[2][3]_i_8_n_0\,
      O => \data[2][3]_i_2_n_0\
    );
\data[2][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \data[4][3]_i_13_n_0\,
      I1 => \data[0][1]_i_2_n_0\,
      I2 => \^data_reg[0][7]_0\(1),
      I3 => \^data_reg[0][7]_0\(0),
      I4 => \^data_reg[0][7]_0\(2),
      O => \data[2][3]_i_4_n_0\
    );
\data[2][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[4][3]_i_15_n_0\,
      I1 => \^q\(1),
      I2 => refresh_reg(3),
      I3 => refresh_reg(2),
      I4 => update_i_reg_6,
      I5 => \^update_i_reg_0\,
      O => \^refresh_reg[1]_0\
    );
\data[2][3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(0),
      I1 => underflow,
      O => \data[2][3]_i_6_n_0\
    );
\data[2][3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][2]\,
      O => \data[2][3]_i_7_n_0\
    );
\data[2][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002220"
    )
        port map (
      I0 => underflow,
      I1 => \data[4][3]_i_5_n_0\,
      I2 => \data[4][3]_i_16_n_0\,
      I3 => \^data_reg[2][5]_0\,
      I4 => \^data_reg[2][2]_0\,
      O => \data[2][3]_i_8_n_0\
    );
\data[2][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(1),
      I1 => underflow,
      O => \goreg_bm.dout_i_reg[4]_0\
    );
\data[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \data_reg_n_0_[2][3]\,
      I2 => \^data_reg[2][0]_0\,
      I3 => \data_reg_n_0_[2][2]\,
      I4 => underflow,
      I5 => \^data_reg[2][4]_0\,
      O => \data_reg[2][1]_0\
    );
\data[2][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D05FFFF3D050000"
    )
        port map (
      I0 => \data[4][3]_i_16_n_0\,
      I1 => \^data_reg[2][4]_0\,
      I2 => \^data_reg[2][5]_0\,
      I3 => \^data_reg[2][2]_0\,
      I4 => underflow,
      I5 => dout(2),
      O => \data_reg[2][4]_1\
    );
\data[2][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77FF50FF50FF50"
    )
        port map (
      I0 => \data[5][3]_i_6_n_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[2][5]_i_4_n_0\,
      I3 => \data_reg[2][4]_3\,
      I4 => \^guf.guf1.underflow_i_reg_0\,
      I5 => \^goreg_bm.dout_i_reg[9]_0\,
      O => update_t_reg
    );
\data[2][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAFFFFFFFF"
    )
        port map (
      I0 => \^data_reg[2][2]_0\,
      I1 => \data[2][5]_i_6_n_0\,
      I2 => \^data_reg[2][5]_0\,
      I3 => \^data_reg[2][4]_0\,
      I4 => \^data_reg[2][6]_0\,
      I5 => \data[4][3]_i_16_n_0\,
      O => \data[2][5]_i_4_n_0\
    );
\data[2][5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \data_reg_n_0_[2][3]\,
      I1 => \data_reg_n_0_[2][2]\,
      I2 => \^data_reg[2][0]_0\,
      I3 => \data_reg_n_0_[2][1]\,
      O => \data[2][5]_i_6_n_0\
    );
\data[30][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => dout(7),
      I1 => dout(5),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \^goreg_bm.dout_i_reg[11]_0\
    );
\data[32][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[12]_1\,
      I1 => dout(9),
      I2 => dout(7),
      I3 => dout(4),
      I4 => dout(5),
      I5 => dout(6),
      O => \goreg_bm.dout_i_reg[13]\
    );
\data[34][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \data[34][7]_i_4_n_0\,
      I1 => dout(4),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(8),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[8]_8\
    );
\data[34][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      O => \data[34][7]_i_4_n_0\
    );
\data[35][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => dout(4),
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(9),
      I5 => dout(8),
      O => \goreg_bm.dout_i_reg[8]_5\
    );
\data[36][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \goreg_bm.dout_i_reg[8]_2\
    );
\data[36][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(5),
      I3 => underflow,
      I4 => dout(8),
      O => \goreg_bm.dout_i_reg[11]_1\
    );
\data[37][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(5),
      I5 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_2\
    );
\data[38][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(7),
      O => \goreg_bm.dout_i_reg[12]\
    );
\data[3][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000090909090"
    )
        port map (
      I0 => update_i_reg_6,
      I1 => \^update_i_reg_0\,
      I2 => underflow,
      I3 => \^data_reg[3][2]_0\,
      I4 => \^data_reg[3][1]_0\,
      I5 => \^data_reg[3][0]_0\,
      O => update_t_reg_0
    );
\data[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909090000000"
    )
        port map (
      I0 => update_i_reg_6,
      I1 => \^update_i_reg_0\,
      I2 => underflow,
      I3 => \^data_reg[3][1]_0\,
      I4 => \^data_reg[3][0]_0\,
      I5 => \^data_reg[3][2]_0\,
      O => update_t_reg_1
    );
\data[3][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \data[4][3]_i_5_n_0\,
      I1 => \data[2][3]_i_4_n_0\,
      I2 => \^refresh_reg[1]_0\,
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \^data_reg[1][7]_0\(0),
      I5 => \^data_reg[1][7]_0\(2),
      O => \data_reg[1][5]_0\
    );
\data[3][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => underflow,
      I1 => dout(4),
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(7),
      O => \guf.guf1.underflow_i_reg_1\
    );
\data[3][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => dout(8),
      I1 => dout(9),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \goreg_bm.dout_i_reg[12]_0\
    );
\data[40][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(5),
      O => \goreg_bm.dout_i_reg[12]_3\
    );
\data[42][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(4),
      I1 => dout(8),
      I2 => underflow,
      O => \goreg_bm.dout_i_reg[8]\
    );
\data[45][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => dout(5),
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_2\
    );
\data[46][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      I4 => \^guf.guf1.underflow_i_reg_0\,
      I5 => dout(4),
      O => \goreg_bm.dout_i_reg[9]_1\
    );
\data[47][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \^goreg_bm.dout_i_reg[12]_1\
    );
\data[48][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => underflow,
      I1 => dout(5),
      I2 => dout(4),
      O => \guf.guf1.underflow_i_reg_4\
    );
\data[49][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout(6),
      I1 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_1\
    );
\data[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAAAAAABAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data[4][1]_i_3_n_0\,
      I2 => \data_reg[6][0]_0\,
      I3 => \^data_reg[5][2]_0\,
      I4 => \data_reg_n_0_[4][3]\,
      I5 => \data[4][3]_i_9_n_0\,
      O => \data[4][1]_i_1_n_0\
    );
\data[4][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => underflow,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \^data_reg[4][0]_0\,
      O => \data[4][1]_i_3_n_0\
    );
\data[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \^guf.guf1.underflow_i_reg_2\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \data_reg_n_0_[4][1]\,
      I4 => \data_reg_n_0_[4][2]\,
      I5 => \^data_reg[5][2]_0\,
      O => \data[4][2]_i_1_n_0\
    );
\data[4][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => underflow,
      I1 => \^update_i_reg_0\,
      I2 => update_i_reg_6,
      O => \^guf.guf1.underflow_i_reg_2\
    );
\data[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][3]_0\,
      I1 => \^data_reg[1][7]_0\(2),
      I2 => \^data_reg[1][7]_0\(0),
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \data[4][3]_i_4_n_0\,
      I5 => \data[4][3]_i_5_n_0\,
      O => \^data_reg[1][6]_0\
    );
\data[4][3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^data_reg[0][7]_0\(1),
      I1 => \^data_reg[0][7]_0\(0),
      I2 => \^data_reg[0][7]_0\(2),
      O => \data[4][3]_i_12_n_0\
    );
\data[4][3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^data_reg[1][0]_0\,
      I1 => \data_reg[1]_0\(1),
      I2 => \data_reg[1]_0\(3),
      I3 => \data_reg[1]_0\(2),
      O => \data[4][3]_i_13_n_0\
    );
\data[4][3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => refresh_reg(3),
      I2 => refresh_reg(2),
      O => \data[4][3]_i_14_n_0\
    );
\data[4][3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => \^q\(0),
      I4 => underflow,
      O => \data[4][3]_i_15_n_0\
    );
\data[4][3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \data_reg_n_0_[2][3]\,
      I1 => \data_reg_n_0_[2][1]\,
      I2 => \data_reg_n_0_[2][2]\,
      I3 => \^data_reg[2][6]_0\,
      I4 => \^data_reg[2][4]_0\,
      I5 => \^data_reg[2][0]_0\,
      O => \data[4][3]_i_16_n_0\
    );
\data[4][3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \^data_reg[5][4]_0\,
      O => \data[4][3]_i_17_n_0\
    );
\data[4][3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \data[5][3]_i_8_n_0\,
      I1 => \^data_reg[5][5]_0\,
      I2 => \^data_reg[5][6]_0\,
      I3 => \^data_reg[4][0]_0\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data[4][3]_i_18_n_0\
    );
\data[4][3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
        port map (
      I0 => \^data_reg[4][0]_0\,
      I1 => \data[5][3]_i_11_n_0\,
      I2 => \data[5][3]_i_10_n_0\,
      I3 => \^data_reg[5][7]_0\,
      I4 => \data_reg_n_0_[4][1]\,
      I5 => \data_reg_n_0_[4][2]\,
      O => \data[4][3]_i_19_n_0\
    );
\data[4][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10100010"
    )
        port map (
      I0 => \data[4][3]_i_6_n_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \^data_reg[5][2]_0\,
      I3 => \data_reg_n_0_[4][3]\,
      I4 => \data[4][3]_i_9_n_0\,
      I5 => \data_reg[1][3]_0\,
      O => \data[4][3]_i_2_n_0\
    );
\data[4][3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^data_reg[4][6]_0\,
      I1 => \^data_reg[4][7]_0\,
      I2 => \^data_reg[4][5]_0\,
      I3 => \^data_reg[4][4]_0\,
      I4 => \data_reg_n_0_[4][3]\,
      O => \data[4][3]_i_20_n_0\
    );
\data[4][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[4][3]_i_12_n_0\,
      I1 => \data[0][1]_i_2_n_0\,
      I2 => \data[4][3]_i_13_n_0\,
      I3 => \data_reg[6][0]_0\,
      I4 => \data[4][3]_i_14_n_0\,
      I5 => \data[4][3]_i_15_n_0\,
      O => \data[4][3]_i_4_n_0\
    );
\data[4][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500550055005530"
    )
        port map (
      I0 => \data[4][3]_i_16_n_0\,
      I1 => \^data_reg[2][6]_0\,
      I2 => \^data_reg[2][4]_0\,
      I3 => \^data_reg[2][5]_0\,
      I4 => \data_reg_n_0_[2][3]\,
      I5 => \data[2][3]_i_7_n_0\,
      O => \data[4][3]_i_5_n_0\
    );
\data[4][3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807FFFFF"
    )
        port map (
      I0 => \data_reg_n_0_[4][2]\,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \data_reg_n_0_[4][3]\,
      I4 => underflow,
      O => \data[4][3]_i_6_n_0\
    );
\data[4][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15005555"
    )
        port map (
      I0 => \_inferred__24/i__carry__0_n_2\,
      I1 => \data[4][3]_i_17_n_0\,
      I2 => \data[4][3]_i_18_n_0\,
      I3 => \data[4][3]_i_19_n_0\,
      I4 => \data[4][3]_i_20_n_0\,
      O => \^data_reg[5][2]_0\
    );
\data[4][3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \data_reg_n_0_[4][1]\,
      I1 => \data_reg_n_0_[4][2]\,
      I2 => \^data_reg[4][0]_0\,
      O => \data[4][3]_i_9_n_0\
    );
\data[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A3A0A0A"
    )
        port map (
      I0 => dout(1),
      I1 => \^data_reg[4][4]_0\,
      I2 => underflow,
      I3 => \_inferred__24/i__carry__0_n_2\,
      I4 => \data[5][3]_i_4_n_0\,
      I5 => \data[5][3]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[4]\
    );
\data[4][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAABAAABAA"
    )
        port map (
      I0 => \data[6][5]_i_3_n_0\,
      I1 => \data[4][5]_i_4_n_0\,
      I2 => \_inferred__24/i__carry__0_n_2\,
      I3 => \data[5][3]_i_4_n_0\,
      I4 => \data[4][3]_i_19_n_0\,
      I5 => \data[4][3]_i_20_n_0\,
      O => \goreg_bm.dout_i_reg[5]\
    );
\data[4][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \data[4][5]_i_5_n_0\,
      I1 => \data_reg[4][4]_2\,
      I2 => \_inferred__24/i__carry__0_n_2\,
      I3 => \data[5][3]_i_4_n_0\,
      I4 => \data[5][3]_i_5_n_0\,
      I5 => \data[4][5]_i_7_n_0\,
      O => \goreg_bm.dout_i_reg[9]\
    );
\data[4][5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => underflow,
      I1 => \^data_reg[4][4]_0\,
      I2 => \^data_reg[4][5]_0\,
      O => \data[4][5]_i_4_n_0\
    );
\data[4][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^guf.guf1.underflow_i_reg_0\,
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(9),
      I5 => dout(4),
      O => \data[4][5]_i_5_n_0\
    );
\data[4][5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \data_reg_n_0_[4][3]\,
      I1 => \^data_reg[4][0]_0\,
      I2 => \data_reg_n_0_[4][2]\,
      I3 => \data_reg_n_0_[4][1]\,
      O => \data[4][5]_i_7_n_0\
    );
\data[50][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(9),
      I3 => dout(5),
      O => \goreg_bm.dout_i_reg[10]_4\
    );
\data[52][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(6),
      I1 => dout(9),
      O => \goreg_bm.dout_i_reg[10]_5\
    );
\data[53][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(6),
      O => \goreg_bm.dout_i_reg[12]_4\
    );
\data[54][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_2\
    );
\data[55][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => dout(7),
      I1 => dout(5),
      I2 => dout(9),
      I3 => dout(4),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_3\
    );
\data[56][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_9\
    );
\data[56][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => dout(5),
      I1 => dout(8),
      I2 => underflow,
      O => \goreg_bm.dout_i_reg[9]_5\
    );
\data[57][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(5),
      I2 => dout(4),
      I3 => dout(7),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[10]_0\
    );
\data[58][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => underflow,
      I1 => \^update_i_reg_0\,
      I2 => update_i_reg_6,
      O => \guf.guf1.underflow_i_reg\
    );
\data[58][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_6\
    );
\data[59][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(4),
      O => \goreg_bm.dout_i_reg[9]_6\
    );
\data[59][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => dout(8),
      I3 => underflow,
      O => \^update_i_reg_5\
    );
\data[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEAEAAAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \^data_reg[5][0]_0\,
      I2 => \data_reg_n_0_[5][1]\,
      I3 => \data[5][1]_i_2_n_0\,
      I4 => \data[5][1]_i_3_n_0\,
      O => \data[5][1]_i_1_n_0\
    );
\data[5][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \data_reg_n_0_[5][3]\,
      I1 => \data_reg_n_0_[5][2]\,
      I2 => \^data_reg[5][4]_0\,
      O => \data[5][1]_i_2_n_0\
    );
\data[5][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404444444444"
    )
        port map (
      I0 => \data_reg[6][0]_0\,
      I1 => underflow,
      I2 => \data_reg_n_0_[5][2]\,
      I3 => \data_reg_n_0_[5][3]\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data[5][1]_i_3_n_0\
    );
\data[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg_n_0_[5][2]\,
      I2 => \^data_reg[5][0]_0\,
      I3 => \data_reg_n_0_[5][1]\,
      I4 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[5][2]_i_1_n_0\
    );
\data[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAAA"
    )
        port map (
      I0 => \data_reg[5][3]_0\,
      I1 => \_inferred__24/i__carry__0_n_2\,
      I2 => \data[5][3]_i_4_n_0\,
      I3 => \data[5][3]_i_5_n_0\,
      I4 => \data[4][3]_i_5_n_0\,
      I5 => \data[5][3]_i_6_n_0\,
      O => \^goreg_bm.dout_i_reg[11]\
    );
\data[5][3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \^data_reg[5][0]_0\,
      I2 => \data_reg_n_0_[5][3]\,
      I3 => \^data_reg[4][0]_0\,
      O => \data[5][3]_i_10_n_0\
    );
\data[5][3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^data_reg[5][5]_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \^data_reg[5][6]_0\,
      O => \data[5][3]_i_11_n_0\
    );
\data[5][3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^data_reg[1][7]_0\(1),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(2),
      O => \data[5][3]_i_12_n_0\
    );
\data[5][3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => refresh_reg(2),
      I3 => refresh_reg(3),
      I4 => \^q\(1),
      O => \data[5][3]_i_13_n_0\
    );
\data[5][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \data_reg_n_0_[5][1]\,
      I3 => \^data_reg[5][0]_0\,
      I4 => \data_reg_n_0_[5][2]\,
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[5][3]_i_2_n_0\
    );
\data[5][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEBFFFFFFFFFF"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \^data_reg[5][4]_0\,
      I3 => \data[4][3]_i_20_n_0\,
      I4 => \data[5][3]_i_7_n_0\,
      I5 => \data[5][3]_i_8_n_0\,
      O => \data[5][3]_i_4_n_0\
    );
\data[5][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222200000002"
    )
        port map (
      I0 => \data[4][3]_i_20_n_0\,
      I1 => \data[5][3]_i_9_n_0\,
      I2 => \^data_reg[5][7]_0\,
      I3 => \data[5][3]_i_10_n_0\,
      I4 => \data[5][3]_i_11_n_0\,
      I5 => \^data_reg[4][0]_0\,
      O => \data[5][3]_i_5_n_0\
    );
\data[5][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[5][3]_i_12_n_0\,
      I1 => \data[4][3]_i_15_n_0\,
      I2 => \data[5][3]_i_13_n_0\,
      I3 => \data[4][3]_i_13_n_0\,
      I4 => \data[0][1]_i_2_n_0\,
      I5 => \data[4][3]_i_12_n_0\,
      O => \data[5][3]_i_6_n_0\
    );
\data[5][3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \^data_reg[5][6]_0\,
      I4 => \^data_reg[5][5]_0\,
      O => \data[5][3]_i_7_n_0\
    );
\data[5][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][7]_0\,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \data_reg_n_0_[4][2]\,
      O => \data[5][3]_i_8_n_0\
    );
\data[5][3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_reg_n_0_[4][2]\,
      I1 => \data_reg_n_0_[4][1]\,
      O => \data[5][3]_i_9_n_0\
    );
\data[5][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555505555515555"
    )
        port map (
      I0 => \data[5][4]_i_6_n_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \data_reg_n_0_[5][2]\,
      I3 => \data_reg_n_0_[5][3]\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data_reg[5][4]_1\
    );
\data[5][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \data_reg_n_0_[5][3]\,
      I3 => \data_reg_n_0_[5][2]\,
      O => \^data_reg[5][0]_1\
    );
\data[5][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \^guf.guf1.underflow_i_reg_0\,
      I1 => dout(9),
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(4),
      I5 => dout(7),
      O => \data[5][4]_i_6_n_0\
    );
\data[61][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dout(4),
      I1 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_7\
    );
\data[61][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000900"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => underflow,
      I3 => dout(8),
      I4 => dout(5),
      O => update_i_reg_1
    );
\data[62][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000900"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => underflow,
      I3 => dout(8),
      I4 => dout(4),
      O => \^update_i_reg_2\
    );
\data[62][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(9),
      I3 => dout(5),
      O => \goreg_bm.dout_i_reg[11]_4\
    );
\data[63][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(5),
      I2 => dout(7),
      I3 => dout(4),
      O => \goreg_bm.dout_i_reg[10]_3\
    );
\data[63][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => underflow,
      I1 => dout(8),
      O => \guf.guf1.underflow_i_reg_3\
    );
\data[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAAAEAABEAABEAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data_reg[6]_2\(1),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \^guf.guf1.underflow_i_reg_2\,
      I4 => \data_reg[6]_2\(2),
      I5 => \data_reg[6]_2\(3),
      O => \data[6][1]_i_1_n_0\
    );
\data[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[6]_2\(2),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \data_reg[6]_2\(1),
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[6][2]_i_1_n_0\
    );
\data[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => \data_reg[6][6]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[6][7]_i_4_n_0\,
      I3 => \data[6][3]_i_3_n_0\,
      I4 => \^data_reg[5][2]_0\,
      I5 => \data[6][7]_i_5_n_0\,
      O => \data[6][3]_i_1_n_0\
    );
\data[6][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg[6]_2\(3),
      I2 => \data_reg[6]_2\(1),
      I3 => \^data_reg[6][4]_0\(0),
      I4 => \data_reg[6]_2\(2),
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[6][3]_i_2_n_0\
    );
\data[6][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => \^q\(0),
      I4 => \^data_reg[5][0]_1\,
      I5 => underflow,
      O => \data[6][3]_i_3_n_0\
    );
\data[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF606060FF60"
    )
        port map (
      I0 => \^data_reg[6][4]_0\(1),
      I1 => \data_reg[6]_2\(5),
      I2 => \data[6][5]_i_2_n_0\,
      I3 => \data[6][5]_i_3_n_0\,
      I4 => \data_reg[6][0]_0\,
      I5 => \data_reg[6][7]_0\(1),
      O => \data[6][5]_i_1_n_0\
    );
\data[6][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444444"
    )
        port map (
      I0 => \data_reg[6][0]_0\,
      I1 => underflow,
      I2 => \data_reg[6]_2\(6),
      I3 => \data_reg[6]_2\(7),
      I4 => \^data_reg[6][4]_0\(1),
      I5 => \data_reg[6]_2\(5),
      O => \data[6][5]_i_2_n_0\
    );
\data[6][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(2),
      I1 => underflow,
      O => \data[6][5]_i_3_n_0\
    );
\data[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[6][6]_1\,
      I1 => \data_reg[6]_2\(6),
      I2 => \data_reg[6]_2\(5),
      I3 => \^data_reg[6][4]_0\(1),
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[6][6]_i_1_n_0\
    );
\data[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B8B8"
    )
        port map (
      I0 => \data_reg[6][6]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[6][7]_i_4_n_0\,
      I3 => \^data_reg[5][2]_0\,
      I4 => \data[6][7]_i_5_n_0\,
      I5 => \data[6][7]_i_6_n_0\,
      O => \data[6][7]_i_1_n_0\
    );
\data[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFAEFFEAAAAEAAE"
    )
        port map (
      I0 => \data[6][7]_i_7_n_0\,
      I1 => dout(3),
      I2 => update_i_reg_6,
      I3 => \^update_i_reg_0\,
      I4 => underflow,
      I5 => \data_reg[6][7]_0\(2),
      O => \data[6][7]_i_2_n_0\
    );
\data[6][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(5),
      I3 => \^guf.guf1.underflow_i_reg_0\,
      I4 => dout(9),
      I5 => dout(4),
      O => \data[6][7]_i_4_n_0\
    );
\data[6][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \data[5][1]_i_2_n_0\,
      I3 => \data[6][7]_i_8_n_0\,
      I4 => \data[2][3]_i_4_n_0\,
      I5 => \data[4][3]_i_5_n_0\,
      O => \data[6][7]_i_5_n_0\
    );
\data[6][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \data_reg[6]_2\(2),
      I1 => \data_reg[6]_2\(3),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \data_reg[6]_2\(1),
      I4 => \data[4][3]_i_15_n_0\,
      O => \data[6][7]_i_6_n_0\
    );
\data[6][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220222220000000"
    )
        port map (
      I0 => underflow,
      I1 => \data_reg[6][0]_0\,
      I2 => \data_reg[6]_2\(6),
      I3 => \data_reg[6]_2\(5),
      I4 => \^data_reg[6][4]_0\(1),
      I5 => \data_reg[6]_2\(7),
      O => \data[6][7]_i_7_n_0\
    );
\data[6][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \^data_reg[1][7]_0\(2),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(1),
      I3 => refresh_reg(2),
      I4 => refresh_reg(3),
      I5 => \^q\(1),
      O => \data[6][7]_i_8_n_0\
    );
\data[8][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => dout(5),
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_3\
    );
\data_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data_reg[0][0]_3\,
      Q => \^data_reg[0][0]_0\,
      R => '0'
    );
\data_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data[0][1]_i_1_n_0\,
      Q => \data_reg[0]_1\(1),
      R => '0'
    );
\data_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data[0][2]_i_1_n_0\,
      Q => \data_reg[0]_1\(2),
      R => '0'
    );
\data_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data_reg[0][3]_0\,
      Q => \data_reg[0]_1\(3),
      R => '0'
    );
\data_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][4]_0\,
      Q => \^data_reg[0][7]_0\(0),
      R => '0'
    );
\data_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][5]_0\,
      Q => \^data_reg[0][7]_0\(1),
      R => '0'
    );
\data_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][6]_0\,
      Q => \^data_reg[0][7]_0\(2),
      R => '0'
    );
\data_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][7]_1\,
      Q => \^data_reg[0][7]_0\(3),
      R => '0'
    );
\data_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(0),
      Q => \data_reg[10]_57\(0),
      R => '0'
    );
\data_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(1),
      Q => \data_reg[10]_57\(1),
      R => '0'
    );
\data_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(2),
      Q => \data_reg[10]_57\(2),
      R => '0'
    );
\data_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(3),
      Q => \data_reg[10]_57\(3),
      R => '0'
    );
\data_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(4),
      Q => \data_reg[10]_57\(4),
      R => '0'
    );
\data_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(5),
      Q => \data_reg[10]_57\(5),
      R => '0'
    );
\data_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(6),
      Q => \data_reg[10]_57\(6),
      R => '0'
    );
\data_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(7),
      Q => \data_reg[10]_57\(7),
      R => '0'
    );
\data_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(0),
      Q => \data_reg[11]_56\(0),
      R => '0'
    );
\data_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(1),
      Q => \data_reg[11]_56\(1),
      R => '0'
    );
\data_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(2),
      Q => \data_reg[11]_56\(2),
      R => '0'
    );
\data_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(3),
      Q => \data_reg[11]_56\(3),
      R => '0'
    );
\data_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(4),
      Q => \data_reg[11]_56\(4),
      R => '0'
    );
\data_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(5),
      Q => \data_reg[11]_56\(5),
      R => '0'
    );
\data_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(6),
      Q => \data_reg[11]_56\(6),
      R => '0'
    );
\data_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(7),
      Q => \data_reg[11]_56\(7),
      R => '0'
    );
\data_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(0),
      Q => \data_reg[12]_55\(0),
      R => '0'
    );
\data_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(1),
      Q => \data_reg[12]_55\(1),
      R => '0'
    );
\data_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(2),
      Q => \data_reg[12]_55\(2),
      R => '0'
    );
\data_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(3),
      Q => \data_reg[12]_55\(3),
      R => '0'
    );
\data_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(4),
      Q => \data_reg[12]_55\(4),
      R => '0'
    );
\data_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(5),
      Q => \data_reg[12]_55\(5),
      R => '0'
    );
\data_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(6),
      Q => \data_reg[12]_55\(6),
      R => '0'
    );
\data_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(7),
      Q => \data_reg[12]_55\(7),
      R => '0'
    );
\data_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(0),
      Q => \data_reg[13]_54\(0),
      R => '0'
    );
\data_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(1),
      Q => \data_reg[13]_54\(1),
      R => '0'
    );
\data_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(2),
      Q => \data_reg[13]_54\(2),
      R => '0'
    );
\data_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(3),
      Q => \data_reg[13]_54\(3),
      R => '0'
    );
\data_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(4),
      Q => \data_reg[13]_54\(4),
      R => '0'
    );
\data_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(5),
      Q => \data_reg[13]_54\(5),
      R => '0'
    );
\data_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(6),
      Q => \data_reg[13]_54\(6),
      R => '0'
    );
\data_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(7),
      Q => \data_reg[13]_54\(7),
      R => '0'
    );
\data_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(0),
      Q => \data_reg[14]_53\(0),
      R => '0'
    );
\data_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(1),
      Q => \data_reg[14]_53\(1),
      R => '0'
    );
\data_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(2),
      Q => \data_reg[14]_53\(2),
      R => '0'
    );
\data_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(3),
      Q => \data_reg[14]_53\(3),
      R => '0'
    );
\data_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(4),
      Q => \data_reg[14]_53\(4),
      R => '0'
    );
\data_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(5),
      Q => \data_reg[14]_53\(5),
      R => '0'
    );
\data_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(6),
      Q => \data_reg[14]_53\(6),
      R => '0'
    );
\data_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(7),
      Q => \data_reg[14]_53\(7),
      R => '0'
    );
\data_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(0),
      Q => \data_reg[15]_52\(0),
      R => '0'
    );
\data_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(1),
      Q => \data_reg[15]_52\(1),
      R => '0'
    );
\data_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(2),
      Q => \data_reg[15]_52\(2),
      R => '0'
    );
\data_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(3),
      Q => \data_reg[15]_52\(3),
      R => '0'
    );
\data_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(4),
      Q => \data_reg[15]_52\(4),
      R => '0'
    );
\data_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(5),
      Q => \data_reg[15]_52\(5),
      R => '0'
    );
\data_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(6),
      Q => \data_reg[15]_52\(6),
      R => '0'
    );
\data_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(7),
      Q => \data_reg[15]_52\(7),
      R => '0'
    );
\data_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(0),
      Q => \data_reg[16]_51\(0),
      R => '0'
    );
\data_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(1),
      Q => \data_reg[16]_51\(1),
      R => '0'
    );
\data_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(2),
      Q => \data_reg[16]_51\(2),
      R => '0'
    );
\data_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(3),
      Q => \data_reg[16]_51\(3),
      R => '0'
    );
\data_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(4),
      Q => \data_reg[16]_51\(4),
      R => '0'
    );
\data_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(5),
      Q => \data_reg[16]_51\(5),
      R => '0'
    );
\data_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(6),
      Q => \data_reg[16]_51\(6),
      R => '0'
    );
\data_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(7),
      Q => \data_reg[16]_51\(7),
      R => '0'
    );
\data_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(0),
      Q => \data_reg[17]_50\(0),
      R => '0'
    );
\data_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(1),
      Q => \data_reg[17]_50\(1),
      R => '0'
    );
\data_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(2),
      Q => \data_reg[17]_50\(2),
      R => '0'
    );
\data_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(3),
      Q => \data_reg[17]_50\(3),
      R => '0'
    );
\data_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(4),
      Q => \data_reg[17]_50\(4),
      R => '0'
    );
\data_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(5),
      Q => \data_reg[17]_50\(5),
      R => '0'
    );
\data_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(6),
      Q => \data_reg[17]_50\(6),
      R => '0'
    );
\data_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(7),
      Q => \data_reg[17]_50\(7),
      R => '0'
    );
\data_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(0),
      Q => \data_reg[18]_49\(0),
      R => '0'
    );
\data_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(1),
      Q => \data_reg[18]_49\(1),
      R => '0'
    );
\data_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(2),
      Q => \data_reg[18]_49\(2),
      R => '0'
    );
\data_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(3),
      Q => \data_reg[18]_49\(3),
      R => '0'
    );
\data_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(4),
      Q => \data_reg[18]_49\(4),
      R => '0'
    );
\data_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(5),
      Q => \data_reg[18]_49\(5),
      R => '0'
    );
\data_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(6),
      Q => \data_reg[18]_49\(6),
      R => '0'
    );
\data_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(7),
      Q => \data_reg[18]_49\(7),
      R => '0'
    );
\data_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(0),
      Q => \data_reg[19]_48\(0),
      R => '0'
    );
\data_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(1),
      Q => \data_reg[19]_48\(1),
      R => '0'
    );
\data_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(2),
      Q => \data_reg[19]_48\(2),
      R => '0'
    );
\data_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(3),
      Q => \data_reg[19]_48\(3),
      R => '0'
    );
\data_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(4),
      Q => \data_reg[19]_48\(4),
      R => '0'
    );
\data_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(5),
      Q => \data_reg[19]_48\(5),
      R => '0'
    );
\data_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(6),
      Q => \data_reg[19]_48\(6),
      R => '0'
    );
\data_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(7),
      Q => \data_reg[19]_48\(7),
      R => '0'
    );
\data_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data_reg[1][0]_1\,
      Q => \^data_reg[1][0]_0\,
      R => '0'
    );
\data_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][1]_i_1_n_0\,
      Q => \data_reg[1]_0\(1),
      R => '0'
    );
\data_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][2]_i_1_n_0\,
      Q => \data_reg[1]_0\(2),
      R => '0'
    );
\data_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][3]_i_2_n_0\,
      Q => \data_reg[1]_0\(3),
      R => '0'
    );
\data_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][4]_0\,
      Q => \^data_reg[1][7]_0\(0),
      R => '0'
    );
\data_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][5]_1\,
      Q => \^data_reg[1][7]_0\(1),
      R => '0'
    );
\data_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][6]_1\,
      Q => \^data_reg[1][7]_0\(2),
      R => '0'
    );
\data_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][7]_1\,
      Q => \^data_reg[1][7]_0\(3),
      R => '0'
    );
\data_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(0),
      Q => \data_reg[20]_47\(0),
      R => '0'
    );
\data_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(1),
      Q => \data_reg[20]_47\(1),
      R => '0'
    );
\data_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(2),
      Q => \data_reg[20]_47\(2),
      R => '0'
    );
\data_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(3),
      Q => \data_reg[20]_47\(3),
      R => '0'
    );
\data_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(4),
      Q => \data_reg[20]_47\(4),
      R => '0'
    );
\data_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(5),
      Q => \data_reg[20]_47\(5),
      R => '0'
    );
\data_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(6),
      Q => \data_reg[20]_47\(6),
      R => '0'
    );
\data_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(7),
      Q => \data_reg[20]_47\(7),
      R => '0'
    );
\data_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(0),
      Q => \data_reg[21]_46\(0),
      R => '0'
    );
\data_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(1),
      Q => \data_reg[21]_46\(1),
      R => '0'
    );
\data_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(2),
      Q => \data_reg[21]_46\(2),
      R => '0'
    );
\data_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(3),
      Q => \data_reg[21]_46\(3),
      R => '0'
    );
\data_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(4),
      Q => \data_reg[21]_46\(4),
      R => '0'
    );
\data_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(5),
      Q => \data_reg[21]_46\(5),
      R => '0'
    );
\data_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(6),
      Q => \data_reg[21]_46\(6),
      R => '0'
    );
\data_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(7),
      Q => \data_reg[21]_46\(7),
      R => '0'
    );
\data_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(0),
      Q => \data_reg[22]_45\(0),
      R => '0'
    );
\data_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(1),
      Q => \data_reg[22]_45\(1),
      R => '0'
    );
\data_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(2),
      Q => \data_reg[22]_45\(2),
      R => '0'
    );
\data_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(3),
      Q => \data_reg[22]_45\(3),
      R => '0'
    );
\data_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(4),
      Q => \data_reg[22]_45\(4),
      R => '0'
    );
\data_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(5),
      Q => \data_reg[22]_45\(5),
      R => '0'
    );
\data_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(6),
      Q => \data_reg[22]_45\(6),
      R => '0'
    );
\data_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(7),
      Q => \data_reg[22]_45\(7),
      R => '0'
    );
\data_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(0),
      Q => \data_reg[23]_44\(0),
      R => '0'
    );
\data_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(1),
      Q => \data_reg[23]_44\(1),
      R => '0'
    );
\data_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(2),
      Q => \data_reg[23]_44\(2),
      R => '0'
    );
\data_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(3),
      Q => \data_reg[23]_44\(3),
      R => '0'
    );
\data_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(4),
      Q => \data_reg[23]_44\(4),
      R => '0'
    );
\data_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(5),
      Q => \data_reg[23]_44\(5),
      R => '0'
    );
\data_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(6),
      Q => \data_reg[23]_44\(6),
      R => '0'
    );
\data_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(7),
      Q => \data_reg[23]_44\(7),
      R => '0'
    );
\data_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(0),
      Q => \data_reg[24]_43\(0),
      R => '0'
    );
\data_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(1),
      Q => \data_reg[24]_43\(1),
      R => '0'
    );
\data_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(2),
      Q => \data_reg[24]_43\(2),
      R => '0'
    );
\data_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(3),
      Q => \data_reg[24]_43\(3),
      R => '0'
    );
\data_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(4),
      Q => \data_reg[24]_43\(4),
      R => '0'
    );
\data_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(5),
      Q => \data_reg[24]_43\(5),
      R => '0'
    );
\data_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(6),
      Q => \data_reg[24]_43\(6),
      R => '0'
    );
\data_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(7),
      Q => \data_reg[24]_43\(7),
      R => '0'
    );
\data_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(0),
      Q => \data_reg[25]_42\(0),
      R => '0'
    );
\data_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(1),
      Q => \data_reg[25]_42\(1),
      R => '0'
    );
\data_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(2),
      Q => \data_reg[25]_42\(2),
      R => '0'
    );
\data_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(3),
      Q => \data_reg[25]_42\(3),
      R => '0'
    );
\data_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(4),
      Q => \data_reg[25]_42\(4),
      R => '0'
    );
\data_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(5),
      Q => \data_reg[25]_42\(5),
      R => '0'
    );
\data_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(6),
      Q => \data_reg[25]_42\(6),
      R => '0'
    );
\data_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(7),
      Q => \data_reg[25]_42\(7),
      R => '0'
    );
\data_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(0),
      Q => \data_reg[26]_41\(0),
      R => '0'
    );
\data_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(1),
      Q => \data_reg[26]_41\(1),
      R => '0'
    );
\data_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(2),
      Q => \data_reg[26]_41\(2),
      R => '0'
    );
\data_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(3),
      Q => \data_reg[26]_41\(3),
      R => '0'
    );
\data_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(4),
      Q => \data_reg[26]_41\(4),
      R => '0'
    );
\data_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(5),
      Q => \data_reg[26]_41\(5),
      R => '0'
    );
\data_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(6),
      Q => \data_reg[26]_41\(6),
      R => '0'
    );
\data_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(7),
      Q => \data_reg[26]_41\(7),
      R => '0'
    );
\data_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(0),
      Q => \data_reg[27]_40\(0),
      R => '0'
    );
\data_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(1),
      Q => \data_reg[27]_40\(1),
      R => '0'
    );
\data_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(2),
      Q => \data_reg[27]_40\(2),
      R => '0'
    );
\data_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(3),
      Q => \data_reg[27]_40\(3),
      R => '0'
    );
\data_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(4),
      Q => \data_reg[27]_40\(4),
      R => '0'
    );
\data_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(5),
      Q => \data_reg[27]_40\(5),
      R => '0'
    );
\data_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(6),
      Q => \data_reg[27]_40\(6),
      R => '0'
    );
\data_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(7),
      Q => \data_reg[27]_40\(7),
      R => '0'
    );
\data_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(0),
      Q => \data_reg[28]_39\(0),
      R => '0'
    );
\data_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(1),
      Q => \data_reg[28]_39\(1),
      R => '0'
    );
\data_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(2),
      Q => \data_reg[28]_39\(2),
      R => '0'
    );
\data_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(3),
      Q => \data_reg[28]_39\(3),
      R => '0'
    );
\data_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(4),
      Q => \data_reg[28]_39\(4),
      R => '0'
    );
\data_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(5),
      Q => \data_reg[28]_39\(5),
      R => '0'
    );
\data_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(6),
      Q => \data_reg[28]_39\(6),
      R => '0'
    );
\data_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(7),
      Q => \data_reg[28]_39\(7),
      R => '0'
    );
\data_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(0),
      Q => \data_reg[29]_38\(0),
      R => '0'
    );
\data_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(1),
      Q => \data_reg[29]_38\(1),
      R => '0'
    );
\data_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(2),
      Q => \data_reg[29]_38\(2),
      R => '0'
    );
\data_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(3),
      Q => \data_reg[29]_38\(3),
      R => '0'
    );
\data_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(4),
      Q => \data_reg[29]_38\(4),
      R => '0'
    );
\data_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(5),
      Q => \data_reg[29]_38\(5),
      R => '0'
    );
\data_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(6),
      Q => \data_reg[29]_38\(6),
      R => '0'
    );
\data_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(7),
      Q => \data_reg[29]_38\(7),
      R => '0'
    );
\data_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data_reg[2][0]_1\,
      Q => \^data_reg[2][0]_0\,
      R => '0'
    );
\data_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][1]_i_1_n_0\,
      Q => \data_reg_n_0_[2][1]\,
      R => '0'
    );
\data_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][2]_i_1_n_0\,
      Q => \data_reg_n_0_[2][2]\,
      R => '0'
    );
\data_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][3]_i_2_n_0\,
      Q => \data_reg_n_0_[2][3]\,
      R => '0'
    );
\data_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][4]_2\,
      Q => \^data_reg[2][4]_0\,
      R => '0'
    );
\data_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][5]_1\,
      Q => \^data_reg[2][5]_0\,
      R => '0'
    );
\data_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][6]_1\,
      Q => \^data_reg[2][6]_0\,
      R => '0'
    );
\data_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][7]_1\,
      Q => \^data_reg[2][7]_0\,
      R => '0'
    );
\data_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(0),
      Q => \data_reg[30]_37\(0),
      R => '0'
    );
\data_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(1),
      Q => \data_reg[30]_37\(1),
      R => '0'
    );
\data_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(2),
      Q => \data_reg[30]_37\(2),
      R => '0'
    );
\data_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(3),
      Q => \data_reg[30]_37\(3),
      R => '0'
    );
\data_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(4),
      Q => \data_reg[30]_37\(4),
      R => '0'
    );
\data_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(5),
      Q => \data_reg[30]_37\(5),
      R => '0'
    );
\data_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(6),
      Q => \data_reg[30]_37\(6),
      R => '0'
    );
\data_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(7),
      Q => \data_reg[30]_37\(7),
      R => '0'
    );
\data_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(0),
      Q => \data_reg[31]_36\(0),
      R => '0'
    );
\data_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(1),
      Q => \data_reg[31]_36\(1),
      R => '0'
    );
\data_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(2),
      Q => \data_reg[31]_36\(2),
      R => '0'
    );
\data_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(3),
      Q => \data_reg[31]_36\(3),
      R => '0'
    );
\data_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(4),
      Q => \data_reg[31]_36\(4),
      R => '0'
    );
\data_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(5),
      Q => \data_reg[31]_36\(5),
      R => '0'
    );
\data_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(6),
      Q => \data_reg[31]_36\(6),
      R => '0'
    );
\data_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(7),
      Q => \data_reg[31]_36\(7),
      R => '0'
    );
\data_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(0),
      Q => \data_reg[32]_35\(0),
      R => '0'
    );
\data_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(1),
      Q => \data_reg[32]_35\(1),
      R => '0'
    );
\data_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(2),
      Q => \data_reg[32]_35\(2),
      R => '0'
    );
\data_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(3),
      Q => \data_reg[32]_35\(3),
      R => '0'
    );
\data_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(4),
      Q => \data_reg[32]_35\(4),
      R => '0'
    );
\data_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(5),
      Q => \data_reg[32]_35\(5),
      R => '0'
    );
\data_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(6),
      Q => \data_reg[32]_35\(6),
      R => '0'
    );
\data_reg[32][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(7),
      Q => \data_reg[32]_35\(7),
      R => '0'
    );
\data_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(0),
      Q => \data_reg[33]_34\(0),
      R => '0'
    );
\data_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(1),
      Q => \data_reg[33]_34\(1),
      R => '0'
    );
\data_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(2),
      Q => \data_reg[33]_34\(2),
      R => '0'
    );
\data_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(3),
      Q => \data_reg[33]_34\(3),
      R => '0'
    );
\data_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(4),
      Q => \data_reg[33]_34\(4),
      R => '0'
    );
\data_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(5),
      Q => \data_reg[33]_34\(5),
      R => '0'
    );
\data_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(6),
      Q => \data_reg[33]_34\(6),
      R => '0'
    );
\data_reg[33][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(7),
      Q => \data_reg[33]_34\(7),
      R => '0'
    );
\data_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(0),
      Q => \data_reg[34]_33\(0),
      R => '0'
    );
\data_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(1),
      Q => \data_reg[34]_33\(1),
      R => '0'
    );
\data_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(2),
      Q => \data_reg[34]_33\(2),
      R => '0'
    );
\data_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(3),
      Q => \data_reg[34]_33\(3),
      R => '0'
    );
\data_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(4),
      Q => \data_reg[34]_33\(4),
      R => '0'
    );
\data_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(5),
      Q => \data_reg[34]_33\(5),
      R => '0'
    );
\data_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(6),
      Q => \data_reg[34]_33\(6),
      R => '0'
    );
\data_reg[34][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(7),
      Q => \data_reg[34]_33\(7),
      R => '0'
    );
\data_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(0),
      Q => \data_reg[35]_32\(0),
      R => '0'
    );
\data_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(1),
      Q => \data_reg[35]_32\(1),
      R => '0'
    );
\data_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(2),
      Q => \data_reg[35]_32\(2),
      R => '0'
    );
\data_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(3),
      Q => \data_reg[35]_32\(3),
      R => '0'
    );
\data_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(4),
      Q => \data_reg[35]_32\(4),
      R => '0'
    );
\data_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(5),
      Q => \data_reg[35]_32\(5),
      R => '0'
    );
\data_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(6),
      Q => \data_reg[35]_32\(6),
      R => '0'
    );
\data_reg[35][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(7),
      Q => \data_reg[35]_32\(7),
      R => '0'
    );
\data_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(0),
      Q => \data_reg[36]_31\(0),
      R => '0'
    );
\data_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(1),
      Q => \data_reg[36]_31\(1),
      R => '0'
    );
\data_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(2),
      Q => \data_reg[36]_31\(2),
      R => '0'
    );
\data_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(3),
      Q => \data_reg[36]_31\(3),
      R => '0'
    );
\data_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(4),
      Q => \data_reg[36]_31\(4),
      R => '0'
    );
\data_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(5),
      Q => \data_reg[36]_31\(5),
      R => '0'
    );
\data_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(6),
      Q => \data_reg[36]_31\(6),
      R => '0'
    );
\data_reg[36][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(7),
      Q => \data_reg[36]_31\(7),
      R => '0'
    );
\data_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(0),
      Q => \data_reg[37]_30\(0),
      R => '0'
    );
\data_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(1),
      Q => \data_reg[37]_30\(1),
      R => '0'
    );
\data_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(2),
      Q => \data_reg[37]_30\(2),
      R => '0'
    );
\data_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(3),
      Q => \data_reg[37]_30\(3),
      R => '0'
    );
\data_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(4),
      Q => \data_reg[37]_30\(4),
      R => '0'
    );
\data_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(5),
      Q => \data_reg[37]_30\(5),
      R => '0'
    );
\data_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(6),
      Q => \data_reg[37]_30\(6),
      R => '0'
    );
\data_reg[37][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(7),
      Q => \data_reg[37]_30\(7),
      R => '0'
    );
\data_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(0),
      Q => \data_reg[38]_29\(0),
      R => '0'
    );
\data_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(1),
      Q => \data_reg[38]_29\(1),
      R => '0'
    );
\data_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(2),
      Q => \data_reg[38]_29\(2),
      R => '0'
    );
\data_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(3),
      Q => \data_reg[38]_29\(3),
      R => '0'
    );
\data_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(4),
      Q => \data_reg[38]_29\(4),
      R => '0'
    );
\data_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(5),
      Q => \data_reg[38]_29\(5),
      R => '0'
    );
\data_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(6),
      Q => \data_reg[38]_29\(6),
      R => '0'
    );
\data_reg[38][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(7),
      Q => \data_reg[38]_29\(7),
      R => '0'
    );
\data_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(0),
      Q => \data_reg[39]_28\(0),
      R => '0'
    );
\data_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(1),
      Q => \data_reg[39]_28\(1),
      R => '0'
    );
\data_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(2),
      Q => \data_reg[39]_28\(2),
      R => '0'
    );
\data_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(3),
      Q => \data_reg[39]_28\(3),
      R => '0'
    );
\data_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(4),
      Q => \data_reg[39]_28\(4),
      R => '0'
    );
\data_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(5),
      Q => \data_reg[39]_28\(5),
      R => '0'
    );
\data_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(6),
      Q => \data_reg[39]_28\(6),
      R => '0'
    );
\data_reg[39][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(7),
      Q => \data_reg[39]_28\(7),
      R => '0'
    );
\data_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][0]_1\,
      Q => \^data_reg[3][0]_0\,
      R => '0'
    );
\data_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][1]_1\,
      Q => \^data_reg[3][1]_0\,
      R => '0'
    );
\data_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][2]_1\,
      Q => \^data_reg[3][2]_0\,
      R => '0'
    );
\data_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(3),
      Q => \data_reg[3]_3\(3),
      R => '0'
    );
\data_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(4),
      Q => \data_reg[3]_3\(4),
      R => '0'
    );
\data_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(5),
      Q => \data_reg[3]_3\(5),
      R => '0'
    );
\data_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(6),
      Q => \data_reg[3]_3\(6),
      R => '0'
    );
\data_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(7),
      Q => \data_reg[3]_3\(7),
      R => '0'
    );
\data_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(0),
      Q => \data_reg[40]_27\(0),
      R => '0'
    );
\data_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(1),
      Q => \data_reg[40]_27\(1),
      R => '0'
    );
\data_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(2),
      Q => \data_reg[40]_27\(2),
      R => '0'
    );
\data_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(3),
      Q => \data_reg[40]_27\(3),
      R => '0'
    );
\data_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(4),
      Q => \data_reg[40]_27\(4),
      R => '0'
    );
\data_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(5),
      Q => \data_reg[40]_27\(5),
      R => '0'
    );
\data_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(6),
      Q => \data_reg[40]_27\(6),
      R => '0'
    );
\data_reg[40][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(7),
      Q => \data_reg[40]_27\(7),
      R => '0'
    );
\data_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(0),
      Q => \data_reg[41]_26\(0),
      R => '0'
    );
\data_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(1),
      Q => \data_reg[41]_26\(1),
      R => '0'
    );
\data_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(2),
      Q => \data_reg[41]_26\(2),
      R => '0'
    );
\data_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(3),
      Q => \data_reg[41]_26\(3),
      R => '0'
    );
\data_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(4),
      Q => \data_reg[41]_26\(4),
      R => '0'
    );
\data_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(5),
      Q => \data_reg[41]_26\(5),
      R => '0'
    );
\data_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(6),
      Q => \data_reg[41]_26\(6),
      R => '0'
    );
\data_reg[41][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(7),
      Q => \data_reg[41]_26\(7),
      R => '0'
    );
\data_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(0),
      Q => \data_reg[42]_25\(0),
      R => '0'
    );
\data_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(1),
      Q => \data_reg[42]_25\(1),
      R => '0'
    );
\data_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(2),
      Q => \data_reg[42]_25\(2),
      R => '0'
    );
\data_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(3),
      Q => \data_reg[42]_25\(3),
      R => '0'
    );
\data_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(4),
      Q => \data_reg[42]_25\(4),
      R => '0'
    );
\data_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(5),
      Q => \data_reg[42]_25\(5),
      R => '0'
    );
\data_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(6),
      Q => \data_reg[42]_25\(6),
      R => '0'
    );
\data_reg[42][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(7),
      Q => \data_reg[42]_25\(7),
      R => '0'
    );
\data_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(0),
      Q => \data_reg[43]_24\(0),
      R => '0'
    );
\data_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(1),
      Q => \data_reg[43]_24\(1),
      R => '0'
    );
\data_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(2),
      Q => \data_reg[43]_24\(2),
      R => '0'
    );
\data_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(3),
      Q => \data_reg[43]_24\(3),
      R => '0'
    );
\data_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(4),
      Q => \data_reg[43]_24\(4),
      R => '0'
    );
\data_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(5),
      Q => \data_reg[43]_24\(5),
      R => '0'
    );
\data_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(6),
      Q => \data_reg[43]_24\(6),
      R => '0'
    );
\data_reg[43][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(7),
      Q => \data_reg[43]_24\(7),
      R => '0'
    );
\data_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(0),
      Q => \data_reg[44]_23\(0),
      R => '0'
    );
\data_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(1),
      Q => \data_reg[44]_23\(1),
      R => '0'
    );
\data_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(2),
      Q => \data_reg[44]_23\(2),
      R => '0'
    );
\data_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(3),
      Q => \data_reg[44]_23\(3),
      R => '0'
    );
\data_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(4),
      Q => \data_reg[44]_23\(4),
      R => '0'
    );
\data_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(5),
      Q => \data_reg[44]_23\(5),
      R => '0'
    );
\data_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(6),
      Q => \data_reg[44]_23\(6),
      R => '0'
    );
\data_reg[44][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(7),
      Q => \data_reg[44]_23\(7),
      R => '0'
    );
\data_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(0),
      Q => \data_reg[45]_22\(0),
      R => '0'
    );
\data_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(1),
      Q => \data_reg[45]_22\(1),
      R => '0'
    );
\data_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(2),
      Q => \data_reg[45]_22\(2),
      R => '0'
    );
\data_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(3),
      Q => \data_reg[45]_22\(3),
      R => '0'
    );
\data_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(4),
      Q => \data_reg[45]_22\(4),
      R => '0'
    );
\data_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(5),
      Q => \data_reg[45]_22\(5),
      R => '0'
    );
\data_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(6),
      Q => \data_reg[45]_22\(6),
      R => '0'
    );
\data_reg[45][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(7),
      Q => \data_reg[45]_22\(7),
      R => '0'
    );
\data_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(0),
      Q => \data_reg[46]_21\(0),
      R => '0'
    );
\data_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(1),
      Q => \data_reg[46]_21\(1),
      R => '0'
    );
\data_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(2),
      Q => \data_reg[46]_21\(2),
      R => '0'
    );
\data_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(3),
      Q => \data_reg[46]_21\(3),
      R => '0'
    );
\data_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(4),
      Q => \data_reg[46]_21\(4),
      R => '0'
    );
\data_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(5),
      Q => \data_reg[46]_21\(5),
      R => '0'
    );
\data_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(6),
      Q => \data_reg[46]_21\(6),
      R => '0'
    );
\data_reg[46][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(7),
      Q => \data_reg[46]_21\(7),
      R => '0'
    );
\data_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(0),
      Q => \data_reg[47]_20\(0),
      R => '0'
    );
\data_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(1),
      Q => \data_reg[47]_20\(1),
      R => '0'
    );
\data_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(2),
      Q => \data_reg[47]_20\(2),
      R => '0'
    );
\data_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(3),
      Q => \data_reg[47]_20\(3),
      R => '0'
    );
\data_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(4),
      Q => \data_reg[47]_20\(4),
      R => '0'
    );
\data_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(5),
      Q => \data_reg[47]_20\(5),
      R => '0'
    );
\data_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(6),
      Q => \data_reg[47]_20\(6),
      R => '0'
    );
\data_reg[47][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(7),
      Q => \data_reg[47]_20\(7),
      R => '0'
    );
\data_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(0),
      Q => \data_reg[48]_19\(0),
      R => '0'
    );
\data_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(1),
      Q => \data_reg[48]_19\(1),
      R => '0'
    );
\data_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(2),
      Q => \data_reg[48]_19\(2),
      R => '0'
    );
\data_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(3),
      Q => \data_reg[48]_19\(3),
      R => '0'
    );
\data_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(4),
      Q => \data_reg[48]_19\(4),
      R => '0'
    );
\data_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(5),
      Q => \data_reg[48]_19\(5),
      R => '0'
    );
\data_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(6),
      Q => \data_reg[48]_19\(6),
      R => '0'
    );
\data_reg[48][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(7),
      Q => \data_reg[48]_19\(7),
      R => '0'
    );
\data_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(0),
      Q => \data_reg[49]_18\(0),
      R => '0'
    );
\data_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(1),
      Q => \data_reg[49]_18\(1),
      R => '0'
    );
\data_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(2),
      Q => \data_reg[49]_18\(2),
      R => '0'
    );
\data_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(3),
      Q => \data_reg[49]_18\(3),
      R => '0'
    );
\data_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(4),
      Q => \data_reg[49]_18\(4),
      R => '0'
    );
\data_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(5),
      Q => \data_reg[49]_18\(5),
      R => '0'
    );
\data_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(6),
      Q => \data_reg[49]_18\(6),
      R => '0'
    );
\data_reg[49][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(7),
      Q => \data_reg[49]_18\(7),
      R => '0'
    );
\data_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data_reg[4][0]_1\,
      Q => \^data_reg[4][0]_0\,
      R => '0'
    );
\data_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][1]_i_1_n_0\,
      Q => \data_reg_n_0_[4][1]\,
      R => '0'
    );
\data_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][2]_i_1_n_0\,
      Q => \data_reg_n_0_[4][2]\,
      R => '0'
    );
\data_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][3]_i_2_n_0\,
      Q => \data_reg_n_0_[4][3]\,
      R => '0'
    );
\data_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][4]_1\,
      Q => \^data_reg[4][4]_0\,
      R => '0'
    );
\data_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][5]_1\,
      Q => \^data_reg[4][5]_0\,
      R => '0'
    );
\data_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][6]_1\,
      Q => \^data_reg[4][6]_0\,
      R => '0'
    );
\data_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][7]_1\,
      Q => \^data_reg[4][7]_0\,
      R => '0'
    );
\data_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(0),
      Q => \data_reg[50]_17\(0),
      R => '0'
    );
\data_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(1),
      Q => \data_reg[50]_17\(1),
      R => '0'
    );
\data_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(2),
      Q => \data_reg[50]_17\(2),
      R => '0'
    );
\data_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(3),
      Q => \data_reg[50]_17\(3),
      R => '0'
    );
\data_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(4),
      Q => \data_reg[50]_17\(4),
      R => '0'
    );
\data_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(5),
      Q => \data_reg[50]_17\(5),
      R => '0'
    );
\data_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(6),
      Q => \data_reg[50]_17\(6),
      R => '0'
    );
\data_reg[50][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(7),
      Q => \data_reg[50]_17\(7),
      R => '0'
    );
\data_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(0),
      Q => \data_reg[51]_16\(0),
      R => '0'
    );
\data_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(1),
      Q => \data_reg[51]_16\(1),
      R => '0'
    );
\data_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(2),
      Q => \data_reg[51]_16\(2),
      R => '0'
    );
\data_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(3),
      Q => \data_reg[51]_16\(3),
      R => '0'
    );
\data_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(4),
      Q => \data_reg[51]_16\(4),
      R => '0'
    );
\data_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(5),
      Q => \data_reg[51]_16\(5),
      R => '0'
    );
\data_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(6),
      Q => \data_reg[51]_16\(6),
      R => '0'
    );
\data_reg[51][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(7),
      Q => \data_reg[51]_16\(7),
      R => '0'
    );
\data_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(0),
      Q => \data_reg[52]_15\(0),
      R => '0'
    );
\data_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(1),
      Q => \data_reg[52]_15\(1),
      R => '0'
    );
\data_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(2),
      Q => \data_reg[52]_15\(2),
      R => '0'
    );
\data_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(3),
      Q => \data_reg[52]_15\(3),
      R => '0'
    );
\data_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(4),
      Q => \data_reg[52]_15\(4),
      R => '0'
    );
\data_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(5),
      Q => \data_reg[52]_15\(5),
      R => '0'
    );
\data_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(6),
      Q => \data_reg[52]_15\(6),
      R => '0'
    );
\data_reg[52][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(7),
      Q => \data_reg[52]_15\(7),
      R => '0'
    );
\data_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(0),
      Q => \data_reg[53]_14\(0),
      R => '0'
    );
\data_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(1),
      Q => \data_reg[53]_14\(1),
      R => '0'
    );
\data_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(2),
      Q => \data_reg[53]_14\(2),
      R => '0'
    );
\data_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(3),
      Q => \data_reg[53]_14\(3),
      R => '0'
    );
\data_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(4),
      Q => \data_reg[53]_14\(4),
      R => '0'
    );
\data_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(5),
      Q => \data_reg[53]_14\(5),
      R => '0'
    );
\data_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(6),
      Q => \data_reg[53]_14\(6),
      R => '0'
    );
\data_reg[53][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(7),
      Q => \data_reg[53]_14\(7),
      R => '0'
    );
\data_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(0),
      Q => \data_reg[54]_13\(0),
      R => '0'
    );
\data_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(1),
      Q => \data_reg[54]_13\(1),
      R => '0'
    );
\data_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(2),
      Q => \data_reg[54]_13\(2),
      R => '0'
    );
\data_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(3),
      Q => \data_reg[54]_13\(3),
      R => '0'
    );
\data_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(4),
      Q => \data_reg[54]_13\(4),
      R => '0'
    );
\data_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(5),
      Q => \data_reg[54]_13\(5),
      R => '0'
    );
\data_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(6),
      Q => \data_reg[54]_13\(6),
      R => '0'
    );
\data_reg[54][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(7),
      Q => \data_reg[54]_13\(7),
      R => '0'
    );
\data_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(0),
      Q => \data_reg[55]_12\(0),
      R => '0'
    );
\data_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(1),
      Q => \data_reg[55]_12\(1),
      R => '0'
    );
\data_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(2),
      Q => \data_reg[55]_12\(2),
      R => '0'
    );
\data_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(3),
      Q => \data_reg[55]_12\(3),
      R => '0'
    );
\data_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(4),
      Q => \data_reg[55]_12\(4),
      R => '0'
    );
\data_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(5),
      Q => \data_reg[55]_12\(5),
      R => '0'
    );
\data_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(6),
      Q => \data_reg[55]_12\(6),
      R => '0'
    );
\data_reg[55][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(7),
      Q => \data_reg[55]_12\(7),
      R => '0'
    );
\data_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(0),
      Q => \data_reg[56]_11\(0),
      R => '0'
    );
\data_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(1),
      Q => \data_reg[56]_11\(1),
      R => '0'
    );
\data_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(2),
      Q => \data_reg[56]_11\(2),
      R => '0'
    );
\data_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(3),
      Q => \data_reg[56]_11\(3),
      R => '0'
    );
\data_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(4),
      Q => \data_reg[56]_11\(4),
      R => '0'
    );
\data_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(5),
      Q => \data_reg[56]_11\(5),
      R => '0'
    );
\data_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(6),
      Q => \data_reg[56]_11\(6),
      R => '0'
    );
\data_reg[56][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(7),
      Q => \data_reg[56]_11\(7),
      R => '0'
    );
\data_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(0),
      Q => \data_reg[57]_10\(0),
      R => '0'
    );
\data_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(1),
      Q => \data_reg[57]_10\(1),
      R => '0'
    );
\data_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(2),
      Q => \data_reg[57]_10\(2),
      R => '0'
    );
\data_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(3),
      Q => \data_reg[57]_10\(3),
      R => '0'
    );
\data_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(4),
      Q => \data_reg[57]_10\(4),
      R => '0'
    );
\data_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(5),
      Q => \data_reg[57]_10\(5),
      R => '0'
    );
\data_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(6),
      Q => \data_reg[57]_10\(6),
      R => '0'
    );
\data_reg[57][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(7),
      Q => \data_reg[57]_10\(7),
      R => '0'
    );
\data_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(0),
      Q => \data_reg[58]_9\(0),
      R => '0'
    );
\data_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(1),
      Q => \data_reg[58]_9\(1),
      R => '0'
    );
\data_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(2),
      Q => \data_reg[58]_9\(2),
      R => '0'
    );
\data_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(3),
      Q => \data_reg[58]_9\(3),
      R => '0'
    );
\data_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(4),
      Q => \data_reg[58]_9\(4),
      R => '0'
    );
\data_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(5),
      Q => \data_reg[58]_9\(5),
      R => '0'
    );
\data_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(6),
      Q => \data_reg[58]_9\(6),
      R => '0'
    );
\data_reg[58][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(7),
      Q => \data_reg[58]_9\(7),
      R => '0'
    );
\data_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(0),
      Q => \data_reg[59]_8\(0),
      R => '0'
    );
\data_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(1),
      Q => \data_reg[59]_8\(1),
      R => '0'
    );
\data_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(2),
      Q => \data_reg[59]_8\(2),
      R => '0'
    );
\data_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(3),
      Q => \data_reg[59]_8\(3),
      R => '0'
    );
\data_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(4),
      Q => \data_reg[59]_8\(4),
      R => '0'
    );
\data_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(5),
      Q => \data_reg[59]_8\(5),
      R => '0'
    );
\data_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(6),
      Q => \data_reg[59]_8\(6),
      R => '0'
    );
\data_reg[59][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(7),
      Q => \data_reg[59]_8\(7),
      R => '0'
    );
\data_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data_reg[5][0]_2\,
      Q => \^data_reg[5][0]_0\,
      R => '0'
    );
\data_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][1]_i_1_n_0\,
      Q => \data_reg_n_0_[5][1]\,
      R => '0'
    );
\data_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][2]_i_1_n_0\,
      Q => \data_reg_n_0_[5][2]\,
      R => '0'
    );
\data_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][3]_i_2_n_0\,
      Q => \data_reg_n_0_[5][3]\,
      R => '0'
    );
\data_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][4]_2\,
      Q => \^data_reg[5][4]_0\,
      R => '0'
    );
\data_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][5]_1\,
      Q => \^data_reg[5][5]_0\,
      R => '0'
    );
\data_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][6]_1\,
      Q => \^data_reg[5][6]_0\,
      R => '0'
    );
\data_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][7]_1\,
      Q => \^data_reg[5][7]_0\,
      R => '0'
    );
\data_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(0),
      Q => \data_reg[60]_7\(0),
      R => '0'
    );
\data_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(1),
      Q => \data_reg[60]_7\(1),
      R => '0'
    );
\data_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(2),
      Q => \data_reg[60]_7\(2),
      R => '0'
    );
\data_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(3),
      Q => \data_reg[60]_7\(3),
      R => '0'
    );
\data_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(4),
      Q => \data_reg[60]_7\(4),
      R => '0'
    );
\data_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(5),
      Q => \data_reg[60]_7\(5),
      R => '0'
    );
\data_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(6),
      Q => \data_reg[60]_7\(6),
      R => '0'
    );
\data_reg[60][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(7),
      Q => \data_reg[60]_7\(7),
      R => '0'
    );
\data_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(0),
      Q => \data_reg[61]_6\(0),
      R => '0'
    );
\data_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(1),
      Q => \data_reg[61]_6\(1),
      R => '0'
    );
\data_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(2),
      Q => \data_reg[61]_6\(2),
      R => '0'
    );
\data_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(3),
      Q => \data_reg[61]_6\(3),
      R => '0'
    );
\data_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(4),
      Q => \data_reg[61]_6\(4),
      R => '0'
    );
\data_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(5),
      Q => \data_reg[61]_6\(5),
      R => '0'
    );
\data_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(6),
      Q => \data_reg[61]_6\(6),
      R => '0'
    );
\data_reg[61][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(7),
      Q => \data_reg[61]_6\(7),
      R => '0'
    );
\data_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(0),
      Q => \data_reg[62]_5\(0),
      R => '0'
    );
\data_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(1),
      Q => \data_reg[62]_5\(1),
      R => '0'
    );
\data_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(2),
      Q => \data_reg[62]_5\(2),
      R => '0'
    );
\data_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(3),
      Q => \data_reg[62]_5\(3),
      R => '0'
    );
\data_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(4),
      Q => \data_reg[62]_5\(4),
      R => '0'
    );
\data_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(5),
      Q => \data_reg[62]_5\(5),
      R => '0'
    );
\data_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(6),
      Q => \data_reg[62]_5\(6),
      R => '0'
    );
\data_reg[62][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(7),
      Q => \data_reg[62]_5\(7),
      R => '0'
    );
\data_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(0),
      Q => \data_reg[63]_4\(0),
      R => '0'
    );
\data_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(1),
      Q => \data_reg[63]_4\(1),
      R => '0'
    );
\data_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(2),
      Q => \data_reg[63]_4\(2),
      R => '0'
    );
\data_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(3),
      Q => \data_reg[63]_4\(3),
      R => '0'
    );
\data_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(4),
      Q => \data_reg[63]_4\(4),
      R => '0'
    );
\data_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(5),
      Q => \data_reg[63]_4\(5),
      R => '0'
    );
\data_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(6),
      Q => \data_reg[63]_4\(6),
      R => '0'
    );
\data_reg[63][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(7),
      Q => \data_reg[63]_4\(7),
      R => '0'
    );
\data_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data_reg[6][4]_1\(0),
      Q => \^data_reg[6][4]_0\(0),
      R => '0'
    );
\data_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][1]_i_1_n_0\,
      Q => \data_reg[6]_2\(1),
      R => '0'
    );
\data_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][2]_i_1_n_0\,
      Q => \data_reg[6]_2\(2),
      R => '0'
    );
\data_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][3]_i_2_n_0\,
      Q => \data_reg[6]_2\(3),
      R => '0'
    );
\data_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data_reg[6][4]_1\(1),
      Q => \^data_reg[6][4]_0\(1),
      R => '0'
    );
\data_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][5]_i_1_n_0\,
      Q => \data_reg[6]_2\(5),
      R => '0'
    );
\data_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][6]_i_1_n_0\,
      Q => \data_reg[6]_2\(6),
      R => '0'
    );
\data_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][7]_i_2_n_0\,
      Q => \data_reg[6]_2\(7),
      R => '0'
    );
\data_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(0),
      Q => \data_reg[7]_60\(0),
      R => '0'
    );
\data_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(1),
      Q => \data_reg[7]_60\(1),
      R => '0'
    );
\data_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(2),
      Q => \data_reg[7]_60\(2),
      R => '0'
    );
\data_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(3),
      Q => \data_reg[7]_60\(3),
      R => '0'
    );
\data_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(4),
      Q => \data_reg[7]_60\(4),
      R => '0'
    );
\data_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(5),
      Q => \data_reg[7]_60\(5),
      R => '0'
    );
\data_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(6),
      Q => \data_reg[7]_60\(6),
      R => '0'
    );
\data_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(7),
      Q => \data_reg[7]_60\(7),
      R => '0'
    );
\data_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(0),
      Q => \data_reg[8]_59\(0),
      R => '0'
    );
\data_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(1),
      Q => \data_reg[8]_59\(1),
      R => '0'
    );
\data_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(2),
      Q => \data_reg[8]_59\(2),
      R => '0'
    );
\data_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(3),
      Q => \data_reg[8]_59\(3),
      R => '0'
    );
\data_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(4),
      Q => \data_reg[8]_59\(4),
      R => '0'
    );
\data_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(5),
      Q => \data_reg[8]_59\(5),
      R => '0'
    );
\data_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(6),
      Q => \data_reg[8]_59\(6),
      R => '0'
    );
\data_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(7),
      Q => \data_reg[8]_59\(7),
      R => '0'
    );
\data_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(0),
      Q => \data_reg[9]_58\(0),
      R => '0'
    );
\data_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(1),
      Q => \data_reg[9]_58\(1),
      R => '0'
    );
\data_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(2),
      Q => \data_reg[9]_58\(2),
      R => '0'
    );
\data_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(3),
      Q => \data_reg[9]_58\(3),
      R => '0'
    );
\data_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(4),
      Q => \data_reg[9]_58\(4),
      R => '0'
    );
\data_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(5),
      Q => \data_reg[9]_58\(5),
      R => '0'
    );
\data_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(6),
      Q => \data_reg[9]_58\(6),
      R => '0'
    );
\data_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(7),
      Q => \data_reg[9]_58\(7),
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_reg[5][7]_0\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][6]_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \^data_reg[5][5]_0\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \data_reg_n_0_[5][1]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \data_reg_n_0_[5][2]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \^data_reg[4][6]_0\,
      I2 => \^data_reg[4][7]_0\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \data_reg_n_0_[4][3]\,
      I1 => \^data_reg[4][5]_0\,
      I2 => \^data_reg[4][4]_0\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000041BE"
    )
        port map (
      I0 => \^data_reg[6][4]_0\(0),
      I1 => \^data_reg[6][4]_0\(1),
      I2 => \data_reg[6]_2\(1),
      I3 => \^data_reg[4][0]_0\,
      I4 => \data_reg_n_0_[4][1]\,
      I5 => \data_reg_n_0_[4][2]\,
      O => \i__carry_i_4_n_0\
    );
\last_rd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(0),
      Q => last_rd_reg(0),
      R => '0'
    );
\last_rd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(1),
      Q => last_rd_reg(1),
      R => '0'
    );
\last_rd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(2),
      Q => last_rd_reg(2),
      R => '0'
    );
\last_rd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(3),
      Q => last_rd_reg(3),
      R => '0'
    );
\last_rd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(4),
      Q => last_rd_reg(4),
      R => '0'
    );
\last_rd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(5),
      Q => last_rd_reg(5),
      R => '0'
    );
\rd_data_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[0]_i_2_n_0\,
      I1 => \rd_data_o_reg[0]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[0]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[0]_i_5_n_0\,
      O => \rd_data_o[0]_i_1_n_0\
    );
\rd_data_o[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(0),
      I1 => \data_reg[50]_17\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(0),
      O => \rd_data_o[0]_i_14_n_0\
    );
\rd_data_o[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(0),
      I1 => \data_reg[54]_13\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(0),
      O => \rd_data_o[0]_i_15_n_0\
    );
\rd_data_o[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(0),
      I1 => \data_reg[58]_9\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(0),
      O => \rd_data_o[0]_i_16_n_0\
    );
\rd_data_o[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(0),
      I1 => \data_reg[62]_5\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(0),
      O => \rd_data_o[0]_i_17_n_0\
    );
\rd_data_o[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(0),
      I1 => \data_reg[34]_33\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(0),
      O => \rd_data_o[0]_i_18_n_0\
    );
\rd_data_o[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(0),
      I1 => \data_reg[38]_29\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(0),
      O => \rd_data_o[0]_i_19_n_0\
    );
\rd_data_o[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(0),
      I1 => \data_reg[42]_25\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(0),
      O => \rd_data_o[0]_i_20_n_0\
    );
\rd_data_o[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(0),
      I1 => \data_reg[46]_21\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(0),
      O => \rd_data_o[0]_i_21_n_0\
    );
\rd_data_o[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(0),
      I1 => \data_reg[18]_49\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(0),
      O => \rd_data_o[0]_i_22_n_0\
    );
\rd_data_o[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(0),
      I1 => \data_reg[22]_45\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(0),
      O => \rd_data_o[0]_i_23_n_0\
    );
\rd_data_o[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(0),
      I1 => \data_reg[26]_41\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(0),
      O => \rd_data_o[0]_i_24_n_0\
    );
\rd_data_o[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(0),
      I1 => \data_reg[30]_37\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(0),
      O => \rd_data_o[0]_i_25_n_0\
    );
\rd_data_o[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][0]_0\,
      I1 => \^data_reg[2][0]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][0]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][0]_0\,
      O => \rd_data_o[0]_i_26_n_0\
    );
\rd_data_o[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(0),
      I1 => \^data_reg[6][4]_0\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][0]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][0]_0\,
      O => \rd_data_o[0]_i_27_n_0\
    );
\rd_data_o[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(0),
      I1 => \data_reg[10]_57\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(0),
      O => \rd_data_o[0]_i_28_n_0\
    );
\rd_data_o[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(0),
      I1 => \data_reg[14]_53\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(0),
      O => \rd_data_o[0]_i_29_n_0\
    );
\rd_data_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[1]_i_2_n_0\,
      I1 => \rd_data_o_reg[1]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[1]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[1]_i_5_n_0\,
      O => \rd_data_o[1]_i_1_n_0\
    );
\rd_data_o[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(1),
      I1 => \data_reg[50]_17\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(1),
      O => \rd_data_o[1]_i_14_n_0\
    );
\rd_data_o[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(1),
      I1 => \data_reg[54]_13\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(1),
      O => \rd_data_o[1]_i_15_n_0\
    );
\rd_data_o[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(1),
      I1 => \data_reg[58]_9\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(1),
      O => \rd_data_o[1]_i_16_n_0\
    );
\rd_data_o[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(1),
      I1 => \data_reg[62]_5\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(1),
      O => \rd_data_o[1]_i_17_n_0\
    );
\rd_data_o[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(1),
      I1 => \data_reg[34]_33\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(1),
      O => \rd_data_o[1]_i_18_n_0\
    );
\rd_data_o[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(1),
      I1 => \data_reg[38]_29\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(1),
      O => \rd_data_o[1]_i_19_n_0\
    );
\rd_data_o[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(1),
      I1 => \data_reg[42]_25\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(1),
      O => \rd_data_o[1]_i_20_n_0\
    );
\rd_data_o[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(1),
      I1 => \data_reg[46]_21\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(1),
      O => \rd_data_o[1]_i_21_n_0\
    );
\rd_data_o[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(1),
      I1 => \data_reg[18]_49\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(1),
      O => \rd_data_o[1]_i_22_n_0\
    );
\rd_data_o[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(1),
      I1 => \data_reg[22]_45\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(1),
      O => \rd_data_o[1]_i_23_n_0\
    );
\rd_data_o[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(1),
      I1 => \data_reg[26]_41\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(1),
      O => \rd_data_o[1]_i_24_n_0\
    );
\rd_data_o[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(1),
      I1 => \data_reg[30]_37\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(1),
      O => \rd_data_o[1]_i_25_n_0\
    );
\rd_data_o[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][1]_0\,
      I1 => \data_reg_n_0_[2][1]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(1),
      O => \rd_data_o[1]_i_26_n_0\
    );
\rd_data_o[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(1),
      I1 => \data_reg[6]_2\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][1]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][1]\,
      O => \rd_data_o[1]_i_27_n_0\
    );
\rd_data_o[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(1),
      I1 => \data_reg[10]_57\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(1),
      O => \rd_data_o[1]_i_28_n_0\
    );
\rd_data_o[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(1),
      I1 => \data_reg[14]_53\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(1),
      O => \rd_data_o[1]_i_29_n_0\
    );
\rd_data_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[2]_i_2_n_0\,
      I1 => \rd_data_o_reg[2]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[2]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[2]_i_5_n_0\,
      O => \rd_data_o[2]_i_1_n_0\
    );
\rd_data_o[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(2),
      I1 => \data_reg[50]_17\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(2),
      O => \rd_data_o[2]_i_14_n_0\
    );
\rd_data_o[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(2),
      I1 => \data_reg[54]_13\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(2),
      O => \rd_data_o[2]_i_15_n_0\
    );
\rd_data_o[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(2),
      I1 => \data_reg[58]_9\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(2),
      O => \rd_data_o[2]_i_16_n_0\
    );
\rd_data_o[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(2),
      I1 => \data_reg[62]_5\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(2),
      O => \rd_data_o[2]_i_17_n_0\
    );
\rd_data_o[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(2),
      I1 => \data_reg[34]_33\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(2),
      O => \rd_data_o[2]_i_18_n_0\
    );
\rd_data_o[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(2),
      I1 => \data_reg[38]_29\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(2),
      O => \rd_data_o[2]_i_19_n_0\
    );
\rd_data_o[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(2),
      I1 => \data_reg[42]_25\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(2),
      O => \rd_data_o[2]_i_20_n_0\
    );
\rd_data_o[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(2),
      I1 => \data_reg[46]_21\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(2),
      O => \rd_data_o[2]_i_21_n_0\
    );
\rd_data_o[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(2),
      I1 => \data_reg[18]_49\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(2),
      O => \rd_data_o[2]_i_22_n_0\
    );
\rd_data_o[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(2),
      I1 => \data_reg[22]_45\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(2),
      O => \rd_data_o[2]_i_23_n_0\
    );
\rd_data_o[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(2),
      I1 => \data_reg[26]_41\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(2),
      O => \rd_data_o[2]_i_24_n_0\
    );
\rd_data_o[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(2),
      I1 => \data_reg[30]_37\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(2),
      O => \rd_data_o[2]_i_25_n_0\
    );
\rd_data_o[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][2]_0\,
      I1 => \data_reg_n_0_[2][2]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(2),
      O => \rd_data_o[2]_i_26_n_0\
    );
\rd_data_o[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(2),
      I1 => \data_reg[6]_2\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][2]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][2]\,
      O => \rd_data_o[2]_i_27_n_0\
    );
\rd_data_o[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(2),
      I1 => \data_reg[10]_57\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(2),
      O => \rd_data_o[2]_i_28_n_0\
    );
\rd_data_o[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(2),
      I1 => \data_reg[14]_53\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(2),
      O => \rd_data_o[2]_i_29_n_0\
    );
\rd_data_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[3]_i_2_n_0\,
      I1 => \rd_data_o_reg[3]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[3]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[3]_i_5_n_0\,
      O => \rd_data_o[3]_i_1_n_0\
    );
\rd_data_o[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(3),
      I1 => \data_reg[50]_17\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(3),
      O => \rd_data_o[3]_i_14_n_0\
    );
\rd_data_o[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(3),
      I1 => \data_reg[54]_13\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(3),
      O => \rd_data_o[3]_i_15_n_0\
    );
\rd_data_o[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(3),
      I1 => \data_reg[58]_9\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(3),
      O => \rd_data_o[3]_i_16_n_0\
    );
\rd_data_o[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(3),
      I1 => \data_reg[62]_5\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(3),
      O => \rd_data_o[3]_i_17_n_0\
    );
\rd_data_o[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(3),
      I1 => \data_reg[34]_33\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(3),
      O => \rd_data_o[3]_i_18_n_0\
    );
\rd_data_o[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(3),
      I1 => \data_reg[38]_29\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(3),
      O => \rd_data_o[3]_i_19_n_0\
    );
\rd_data_o[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(3),
      I1 => \data_reg[42]_25\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(3),
      O => \rd_data_o[3]_i_20_n_0\
    );
\rd_data_o[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(3),
      I1 => \data_reg[46]_21\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(3),
      O => \rd_data_o[3]_i_21_n_0\
    );
\rd_data_o[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(3),
      I1 => \data_reg[18]_49\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(3),
      O => \rd_data_o[3]_i_22_n_0\
    );
\rd_data_o[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(3),
      I1 => \data_reg[22]_45\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(3),
      O => \rd_data_o[3]_i_23_n_0\
    );
\rd_data_o[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(3),
      I1 => \data_reg[26]_41\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(3),
      O => \rd_data_o[3]_i_24_n_0\
    );
\rd_data_o[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(3),
      I1 => \data_reg[30]_37\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(3),
      O => \rd_data_o[3]_i_25_n_0\
    );
\rd_data_o[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(3),
      I1 => \data_reg_n_0_[2][3]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(3),
      O => \rd_data_o[3]_i_26_n_0\
    );
\rd_data_o[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(3),
      I1 => \data_reg[6]_2\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][3]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][3]\,
      O => \rd_data_o[3]_i_27_n_0\
    );
\rd_data_o[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(3),
      I1 => \data_reg[10]_57\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(3),
      O => \rd_data_o[3]_i_28_n_0\
    );
\rd_data_o[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(3),
      I1 => \data_reg[14]_53\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(3),
      O => \rd_data_o[3]_i_29_n_0\
    );
\rd_data_o[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[4]_i_2_n_0\,
      I1 => \rd_data_o_reg[4]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[4]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[4]_i_5_n_0\,
      O => \rd_data_o[4]_i_1_n_0\
    );
\rd_data_o[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(4),
      I1 => \data_reg[50]_17\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(4),
      O => \rd_data_o[4]_i_14_n_0\
    );
\rd_data_o[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(4),
      I1 => \data_reg[54]_13\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(4),
      O => \rd_data_o[4]_i_15_n_0\
    );
\rd_data_o[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(4),
      I1 => \data_reg[58]_9\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(4),
      O => \rd_data_o[4]_i_16_n_0\
    );
\rd_data_o[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(4),
      I1 => \data_reg[62]_5\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(4),
      O => \rd_data_o[4]_i_17_n_0\
    );
\rd_data_o[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(4),
      I1 => \data_reg[34]_33\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(4),
      O => \rd_data_o[4]_i_18_n_0\
    );
\rd_data_o[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(4),
      I1 => \data_reg[38]_29\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(4),
      O => \rd_data_o[4]_i_19_n_0\
    );
\rd_data_o[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(4),
      I1 => \data_reg[42]_25\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(4),
      O => \rd_data_o[4]_i_20_n_0\
    );
\rd_data_o[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(4),
      I1 => \data_reg[46]_21\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(4),
      O => \rd_data_o[4]_i_21_n_0\
    );
\rd_data_o[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(4),
      I1 => \data_reg[18]_49\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(4),
      O => \rd_data_o[4]_i_22_n_0\
    );
\rd_data_o[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(4),
      I1 => \data_reg[22]_45\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(4),
      O => \rd_data_o[4]_i_23_n_0\
    );
\rd_data_o[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(4),
      I1 => \data_reg[26]_41\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(4),
      O => \rd_data_o[4]_i_24_n_0\
    );
\rd_data_o[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(4),
      I1 => \data_reg[30]_37\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(4),
      O => \rd_data_o[4]_i_25_n_0\
    );
\rd_data_o[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(4),
      I1 => \^data_reg[2][4]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(0),
      O => \rd_data_o[4]_i_26_n_0\
    );
\rd_data_o[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(4),
      I1 => \^data_reg[6][4]_0\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][4]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][4]_0\,
      O => \rd_data_o[4]_i_27_n_0\
    );
\rd_data_o[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(4),
      I1 => \data_reg[10]_57\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(4),
      O => \rd_data_o[4]_i_28_n_0\
    );
\rd_data_o[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(4),
      I1 => \data_reg[14]_53\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(4),
      O => \rd_data_o[4]_i_29_n_0\
    );
\rd_data_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[5]_i_2_n_0\,
      I1 => \rd_data_o_reg[5]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[5]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[5]_i_5_n_0\,
      O => \rd_data_o[5]_i_1_n_0\
    );
\rd_data_o[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(5),
      I1 => \data_reg[50]_17\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(5),
      O => \rd_data_o[5]_i_14_n_0\
    );
\rd_data_o[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(5),
      I1 => \data_reg[54]_13\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(5),
      O => \rd_data_o[5]_i_15_n_0\
    );
\rd_data_o[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(5),
      I1 => \data_reg[58]_9\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(5),
      O => \rd_data_o[5]_i_16_n_0\
    );
\rd_data_o[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(5),
      I1 => \data_reg[62]_5\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(5),
      O => \rd_data_o[5]_i_17_n_0\
    );
\rd_data_o[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(5),
      I1 => \data_reg[34]_33\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(5),
      O => \rd_data_o[5]_i_18_n_0\
    );
\rd_data_o[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(5),
      I1 => \data_reg[38]_29\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(5),
      O => \rd_data_o[5]_i_19_n_0\
    );
\rd_data_o[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(5),
      I1 => \data_reg[42]_25\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(5),
      O => \rd_data_o[5]_i_20_n_0\
    );
\rd_data_o[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(5),
      I1 => \data_reg[46]_21\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(5),
      O => \rd_data_o[5]_i_21_n_0\
    );
\rd_data_o[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(5),
      I1 => \data_reg[18]_49\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(5),
      O => \rd_data_o[5]_i_22_n_0\
    );
\rd_data_o[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(5),
      I1 => \data_reg[22]_45\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(5),
      O => \rd_data_o[5]_i_23_n_0\
    );
\rd_data_o[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(5),
      I1 => \data_reg[26]_41\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(5),
      O => \rd_data_o[5]_i_24_n_0\
    );
\rd_data_o[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(5),
      I1 => \data_reg[30]_37\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(5),
      O => \rd_data_o[5]_i_25_n_0\
    );
\rd_data_o[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(5),
      I1 => \^data_reg[2][5]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(1),
      O => \rd_data_o[5]_i_26_n_0\
    );
\rd_data_o[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(5),
      I1 => \data_reg[6]_2\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][5]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][5]_0\,
      O => \rd_data_o[5]_i_27_n_0\
    );
\rd_data_o[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(5),
      I1 => \data_reg[10]_57\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(5),
      O => \rd_data_o[5]_i_28_n_0\
    );
\rd_data_o[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(5),
      I1 => \data_reg[14]_53\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(5),
      O => \rd_data_o[5]_i_29_n_0\
    );
\rd_data_o[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[6]_i_2_n_0\,
      I1 => \rd_data_o_reg[6]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[6]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[6]_i_5_n_0\,
      O => \rd_data_o[6]_i_1_n_0\
    );
\rd_data_o[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(6),
      I1 => \data_reg[50]_17\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(6),
      O => \rd_data_o[6]_i_14_n_0\
    );
\rd_data_o[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(6),
      I1 => \data_reg[54]_13\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(6),
      O => \rd_data_o[6]_i_15_n_0\
    );
\rd_data_o[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(6),
      I1 => \data_reg[58]_9\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(6),
      O => \rd_data_o[6]_i_16_n_0\
    );
\rd_data_o[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(6),
      I1 => \data_reg[62]_5\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(6),
      O => \rd_data_o[6]_i_17_n_0\
    );
\rd_data_o[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(6),
      I1 => \data_reg[34]_33\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(6),
      O => \rd_data_o[6]_i_18_n_0\
    );
\rd_data_o[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(6),
      I1 => \data_reg[38]_29\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(6),
      O => \rd_data_o[6]_i_19_n_0\
    );
\rd_data_o[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(6),
      I1 => \data_reg[42]_25\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(6),
      O => \rd_data_o[6]_i_20_n_0\
    );
\rd_data_o[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(6),
      I1 => \data_reg[46]_21\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(6),
      O => \rd_data_o[6]_i_21_n_0\
    );
\rd_data_o[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(6),
      I1 => \data_reg[18]_49\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(6),
      O => \rd_data_o[6]_i_22_n_0\
    );
\rd_data_o[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(6),
      I1 => \data_reg[22]_45\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(6),
      O => \rd_data_o[6]_i_23_n_0\
    );
\rd_data_o[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(6),
      I1 => \data_reg[26]_41\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(6),
      O => \rd_data_o[6]_i_24_n_0\
    );
\rd_data_o[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(6),
      I1 => \data_reg[30]_37\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(6),
      O => \rd_data_o[6]_i_25_n_0\
    );
\rd_data_o[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(6),
      I1 => \^data_reg[2][6]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(2),
      O => \rd_data_o[6]_i_26_n_0\
    );
\rd_data_o[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(6),
      I1 => \data_reg[6]_2\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][6]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][6]_0\,
      O => \rd_data_o[6]_i_27_n_0\
    );
\rd_data_o[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(6),
      I1 => \data_reg[10]_57\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(6),
      O => \rd_data_o[6]_i_28_n_0\
    );
\rd_data_o[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(6),
      I1 => \data_reg[14]_53\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(6),
      O => \rd_data_o[6]_i_29_n_0\
    );
\rd_data_o[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rd_data_o[7]_i_3_n_0\,
      I1 => \rd_data_o[7]_i_4_n_0\,
      O => \rd_data_o[7]_i_1_n_0\
    );
\rd_data_o[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(7),
      I1 => \data_reg[50]_17\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(7),
      O => \rd_data_o[7]_i_17_n_0\
    );
\rd_data_o[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(7),
      I1 => \data_reg[54]_13\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(7),
      O => \rd_data_o[7]_i_18_n_0\
    );
\rd_data_o[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(7),
      I1 => \data_reg[58]_9\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(7),
      O => \rd_data_o[7]_i_19_n_0\
    );
\rd_data_o[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[7]_i_5_n_0\,
      I1 => \rd_data_o_reg[7]_i_6_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[7]_i_7_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[7]_i_8_n_0\,
      O => \rd_data_o[7]_i_2_n_0\
    );
\rd_data_o[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(7),
      I1 => \data_reg[62]_5\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(7),
      O => \rd_data_o[7]_i_20_n_0\
    );
\rd_data_o[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(7),
      I1 => \data_reg[34]_33\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(7),
      O => \rd_data_o[7]_i_21_n_0\
    );
\rd_data_o[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(7),
      I1 => \data_reg[38]_29\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(7),
      O => \rd_data_o[7]_i_22_n_0\
    );
\rd_data_o[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(7),
      I1 => \data_reg[42]_25\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(7),
      O => \rd_data_o[7]_i_23_n_0\
    );
\rd_data_o[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(7),
      I1 => \data_reg[46]_21\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(7),
      O => \rd_data_o[7]_i_24_n_0\
    );
\rd_data_o[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(7),
      I1 => \data_reg[18]_49\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(7),
      O => \rd_data_o[7]_i_25_n_0\
    );
\rd_data_o[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(7),
      I1 => \data_reg[22]_45\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(7),
      O => \rd_data_o[7]_i_26_n_0\
    );
\rd_data_o[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(7),
      I1 => \data_reg[26]_41\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(7),
      O => \rd_data_o[7]_i_27_n_0\
    );
\rd_data_o[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(7),
      I1 => \data_reg[30]_37\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(7),
      O => \rd_data_o[7]_i_28_n_0\
    );
\rd_data_o[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(7),
      I1 => \^data_reg[2][7]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(3),
      O => \rd_data_o[7]_i_29_n_0\
    );
\rd_data_o[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(3),
      I1 => rtc_0_rd_reg_o(3),
      I2 => rtc_0_rd_reg_o(5),
      I3 => last_rd_reg(5),
      I4 => rtc_0_rd_reg_o(4),
      I5 => last_rd_reg(4),
      O => \rd_data_o[7]_i_3_n_0\
    );
\rd_data_o[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(7),
      I1 => \data_reg[6]_2\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][7]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][7]_0\,
      O => \rd_data_o[7]_i_30_n_0\
    );
\rd_data_o[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(7),
      I1 => \data_reg[10]_57\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(7),
      O => \rd_data_o[7]_i_31_n_0\
    );
\rd_data_o[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(7),
      I1 => \data_reg[14]_53\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(7),
      O => \rd_data_o[7]_i_32_n_0\
    );
\rd_data_o[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(0),
      I1 => rtc_0_rd_reg_o(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => last_rd_reg(1),
      I4 => rtc_0_rd_reg_o(2),
      I5 => last_rd_reg(2),
      O => \rd_data_o[7]_i_4_n_0\
    );
\rd_data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[0]_i_1_n_0\,
      Q => registers_0_rd_data_o(0),
      R => '0'
    );
\rd_data_o_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_22_n_0\,
      I1 => \rd_data_o[0]_i_23_n_0\,
      O => \rd_data_o_reg[0]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_24_n_0\,
      I1 => \rd_data_o[0]_i_25_n_0\,
      O => \rd_data_o_reg[0]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_26_n_0\,
      I1 => \rd_data_o[0]_i_27_n_0\,
      O => \rd_data_o_reg[0]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_28_n_0\,
      I1 => \rd_data_o[0]_i_29_n_0\,
      O => \rd_data_o_reg[0]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_6_n_0\,
      I1 => \rd_data_o_reg[0]_i_7_n_0\,
      O => \rd_data_o_reg[0]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_8_n_0\,
      I1 => \rd_data_o_reg[0]_i_9_n_0\,
      O => \rd_data_o_reg[0]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_10_n_0\,
      I1 => \rd_data_o_reg[0]_i_11_n_0\,
      O => \rd_data_o_reg[0]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_12_n_0\,
      I1 => \rd_data_o_reg[0]_i_13_n_0\,
      O => \rd_data_o_reg[0]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_14_n_0\,
      I1 => \rd_data_o[0]_i_15_n_0\,
      O => \rd_data_o_reg[0]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_16_n_0\,
      I1 => \rd_data_o[0]_i_17_n_0\,
      O => \rd_data_o_reg[0]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_18_n_0\,
      I1 => \rd_data_o[0]_i_19_n_0\,
      O => \rd_data_o_reg[0]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_20_n_0\,
      I1 => \rd_data_o[0]_i_21_n_0\,
      O => \rd_data_o_reg[0]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[1]_i_1_n_0\,
      Q => registers_0_rd_data_o(1),
      R => '0'
    );
\rd_data_o_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_22_n_0\,
      I1 => \rd_data_o[1]_i_23_n_0\,
      O => \rd_data_o_reg[1]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_24_n_0\,
      I1 => \rd_data_o[1]_i_25_n_0\,
      O => \rd_data_o_reg[1]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_26_n_0\,
      I1 => \rd_data_o[1]_i_27_n_0\,
      O => \rd_data_o_reg[1]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_28_n_0\,
      I1 => \rd_data_o[1]_i_29_n_0\,
      O => \rd_data_o_reg[1]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_6_n_0\,
      I1 => \rd_data_o_reg[1]_i_7_n_0\,
      O => \rd_data_o_reg[1]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_8_n_0\,
      I1 => \rd_data_o_reg[1]_i_9_n_0\,
      O => \rd_data_o_reg[1]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_10_n_0\,
      I1 => \rd_data_o_reg[1]_i_11_n_0\,
      O => \rd_data_o_reg[1]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_12_n_0\,
      I1 => \rd_data_o_reg[1]_i_13_n_0\,
      O => \rd_data_o_reg[1]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_14_n_0\,
      I1 => \rd_data_o[1]_i_15_n_0\,
      O => \rd_data_o_reg[1]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_16_n_0\,
      I1 => \rd_data_o[1]_i_17_n_0\,
      O => \rd_data_o_reg[1]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_18_n_0\,
      I1 => \rd_data_o[1]_i_19_n_0\,
      O => \rd_data_o_reg[1]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_20_n_0\,
      I1 => \rd_data_o[1]_i_21_n_0\,
      O => \rd_data_o_reg[1]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[2]_i_1_n_0\,
      Q => registers_0_rd_data_o(2),
      R => '0'
    );
\rd_data_o_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_22_n_0\,
      I1 => \rd_data_o[2]_i_23_n_0\,
      O => \rd_data_o_reg[2]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_24_n_0\,
      I1 => \rd_data_o[2]_i_25_n_0\,
      O => \rd_data_o_reg[2]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_26_n_0\,
      I1 => \rd_data_o[2]_i_27_n_0\,
      O => \rd_data_o_reg[2]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_28_n_0\,
      I1 => \rd_data_o[2]_i_29_n_0\,
      O => \rd_data_o_reg[2]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_6_n_0\,
      I1 => \rd_data_o_reg[2]_i_7_n_0\,
      O => \rd_data_o_reg[2]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_8_n_0\,
      I1 => \rd_data_o_reg[2]_i_9_n_0\,
      O => \rd_data_o_reg[2]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_10_n_0\,
      I1 => \rd_data_o_reg[2]_i_11_n_0\,
      O => \rd_data_o_reg[2]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_12_n_0\,
      I1 => \rd_data_o_reg[2]_i_13_n_0\,
      O => \rd_data_o_reg[2]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_14_n_0\,
      I1 => \rd_data_o[2]_i_15_n_0\,
      O => \rd_data_o_reg[2]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_16_n_0\,
      I1 => \rd_data_o[2]_i_17_n_0\,
      O => \rd_data_o_reg[2]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_18_n_0\,
      I1 => \rd_data_o[2]_i_19_n_0\,
      O => \rd_data_o_reg[2]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_20_n_0\,
      I1 => \rd_data_o[2]_i_21_n_0\,
      O => \rd_data_o_reg[2]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[3]_i_1_n_0\,
      Q => registers_0_rd_data_o(3),
      R => '0'
    );
\rd_data_o_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_22_n_0\,
      I1 => \rd_data_o[3]_i_23_n_0\,
      O => \rd_data_o_reg[3]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_24_n_0\,
      I1 => \rd_data_o[3]_i_25_n_0\,
      O => \rd_data_o_reg[3]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_26_n_0\,
      I1 => \rd_data_o[3]_i_27_n_0\,
      O => \rd_data_o_reg[3]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_28_n_0\,
      I1 => \rd_data_o[3]_i_29_n_0\,
      O => \rd_data_o_reg[3]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_6_n_0\,
      I1 => \rd_data_o_reg[3]_i_7_n_0\,
      O => \rd_data_o_reg[3]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_8_n_0\,
      I1 => \rd_data_o_reg[3]_i_9_n_0\,
      O => \rd_data_o_reg[3]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_10_n_0\,
      I1 => \rd_data_o_reg[3]_i_11_n_0\,
      O => \rd_data_o_reg[3]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_12_n_0\,
      I1 => \rd_data_o_reg[3]_i_13_n_0\,
      O => \rd_data_o_reg[3]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_14_n_0\,
      I1 => \rd_data_o[3]_i_15_n_0\,
      O => \rd_data_o_reg[3]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_16_n_0\,
      I1 => \rd_data_o[3]_i_17_n_0\,
      O => \rd_data_o_reg[3]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_18_n_0\,
      I1 => \rd_data_o[3]_i_19_n_0\,
      O => \rd_data_o_reg[3]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_20_n_0\,
      I1 => \rd_data_o[3]_i_21_n_0\,
      O => \rd_data_o_reg[3]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[4]_i_1_n_0\,
      Q => registers_0_rd_data_o(4),
      R => '0'
    );
\rd_data_o_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_22_n_0\,
      I1 => \rd_data_o[4]_i_23_n_0\,
      O => \rd_data_o_reg[4]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_24_n_0\,
      I1 => \rd_data_o[4]_i_25_n_0\,
      O => \rd_data_o_reg[4]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_26_n_0\,
      I1 => \rd_data_o[4]_i_27_n_0\,
      O => \rd_data_o_reg[4]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_28_n_0\,
      I1 => \rd_data_o[4]_i_29_n_0\,
      O => \rd_data_o_reg[4]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_6_n_0\,
      I1 => \rd_data_o_reg[4]_i_7_n_0\,
      O => \rd_data_o_reg[4]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_8_n_0\,
      I1 => \rd_data_o_reg[4]_i_9_n_0\,
      O => \rd_data_o_reg[4]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_10_n_0\,
      I1 => \rd_data_o_reg[4]_i_11_n_0\,
      O => \rd_data_o_reg[4]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_12_n_0\,
      I1 => \rd_data_o_reg[4]_i_13_n_0\,
      O => \rd_data_o_reg[4]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_14_n_0\,
      I1 => \rd_data_o[4]_i_15_n_0\,
      O => \rd_data_o_reg[4]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_16_n_0\,
      I1 => \rd_data_o[4]_i_17_n_0\,
      O => \rd_data_o_reg[4]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_18_n_0\,
      I1 => \rd_data_o[4]_i_19_n_0\,
      O => \rd_data_o_reg[4]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_20_n_0\,
      I1 => \rd_data_o[4]_i_21_n_0\,
      O => \rd_data_o_reg[4]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[5]_i_1_n_0\,
      Q => registers_0_rd_data_o(5),
      R => '0'
    );
\rd_data_o_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_22_n_0\,
      I1 => \rd_data_o[5]_i_23_n_0\,
      O => \rd_data_o_reg[5]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_24_n_0\,
      I1 => \rd_data_o[5]_i_25_n_0\,
      O => \rd_data_o_reg[5]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_26_n_0\,
      I1 => \rd_data_o[5]_i_27_n_0\,
      O => \rd_data_o_reg[5]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_28_n_0\,
      I1 => \rd_data_o[5]_i_29_n_0\,
      O => \rd_data_o_reg[5]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_6_n_0\,
      I1 => \rd_data_o_reg[5]_i_7_n_0\,
      O => \rd_data_o_reg[5]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_8_n_0\,
      I1 => \rd_data_o_reg[5]_i_9_n_0\,
      O => \rd_data_o_reg[5]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_10_n_0\,
      I1 => \rd_data_o_reg[5]_i_11_n_0\,
      O => \rd_data_o_reg[5]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_12_n_0\,
      I1 => \rd_data_o_reg[5]_i_13_n_0\,
      O => \rd_data_o_reg[5]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_14_n_0\,
      I1 => \rd_data_o[5]_i_15_n_0\,
      O => \rd_data_o_reg[5]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_16_n_0\,
      I1 => \rd_data_o[5]_i_17_n_0\,
      O => \rd_data_o_reg[5]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_18_n_0\,
      I1 => \rd_data_o[5]_i_19_n_0\,
      O => \rd_data_o_reg[5]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_20_n_0\,
      I1 => \rd_data_o[5]_i_21_n_0\,
      O => \rd_data_o_reg[5]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[6]_i_1_n_0\,
      Q => registers_0_rd_data_o(6),
      R => '0'
    );
\rd_data_o_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_22_n_0\,
      I1 => \rd_data_o[6]_i_23_n_0\,
      O => \rd_data_o_reg[6]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_24_n_0\,
      I1 => \rd_data_o[6]_i_25_n_0\,
      O => \rd_data_o_reg[6]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_26_n_0\,
      I1 => \rd_data_o[6]_i_27_n_0\,
      O => \rd_data_o_reg[6]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_28_n_0\,
      I1 => \rd_data_o[6]_i_29_n_0\,
      O => \rd_data_o_reg[6]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_6_n_0\,
      I1 => \rd_data_o_reg[6]_i_7_n_0\,
      O => \rd_data_o_reg[6]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_8_n_0\,
      I1 => \rd_data_o_reg[6]_i_9_n_0\,
      O => \rd_data_o_reg[6]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_10_n_0\,
      I1 => \rd_data_o_reg[6]_i_11_n_0\,
      O => \rd_data_o_reg[6]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_12_n_0\,
      I1 => \rd_data_o_reg[6]_i_13_n_0\,
      O => \rd_data_o_reg[6]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_14_n_0\,
      I1 => \rd_data_o[6]_i_15_n_0\,
      O => \rd_data_o_reg[6]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_16_n_0\,
      I1 => \rd_data_o[6]_i_17_n_0\,
      O => \rd_data_o_reg[6]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_18_n_0\,
      I1 => \rd_data_o[6]_i_19_n_0\,
      O => \rd_data_o_reg[6]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_20_n_0\,
      I1 => \rd_data_o[6]_i_21_n_0\,
      O => \rd_data_o_reg[6]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[7]_i_2_n_0\,
      Q => registers_0_rd_data_o(7),
      R => '0'
    );
\rd_data_o_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_19_n_0\,
      I1 => \rd_data_o[7]_i_20_n_0\,
      O => \rd_data_o_reg[7]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_21_n_0\,
      I1 => \rd_data_o[7]_i_22_n_0\,
      O => \rd_data_o_reg[7]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_23_n_0\,
      I1 => \rd_data_o[7]_i_24_n_0\,
      O => \rd_data_o_reg[7]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_25_n_0\,
      I1 => \rd_data_o[7]_i_26_n_0\,
      O => \rd_data_o_reg[7]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_27_n_0\,
      I1 => \rd_data_o[7]_i_28_n_0\,
      O => \rd_data_o_reg[7]_i_14_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_29_n_0\,
      I1 => \rd_data_o[7]_i_30_n_0\,
      O => \rd_data_o_reg[7]_i_15_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_31_n_0\,
      I1 => \rd_data_o[7]_i_32_n_0\,
      O => \rd_data_o_reg[7]_i_16_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_9_n_0\,
      I1 => \rd_data_o_reg[7]_i_10_n_0\,
      O => \rd_data_o_reg[7]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_11_n_0\,
      I1 => \rd_data_o_reg[7]_i_12_n_0\,
      O => \rd_data_o_reg[7]_i_6_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_13_n_0\,
      I1 => \rd_data_o_reg[7]_i_14_n_0\,
      O => \rd_data_o_reg[7]_i_7_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_15_n_0\,
      I1 => \rd_data_o_reg[7]_i_16_n_0\,
      O => \rd_data_o_reg[7]_i_8_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_17_n_0\,
      I1 => \rd_data_o[7]_i_18_n_0\,
      O => \rd_data_o_reg[7]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => refresh_reg(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => p_0_in(2)
    );
\refresh[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => refresh_reg(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => refresh_reg(2),
      O => \^refresh_reg[3]_0\(0)
    );
\refresh[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      O => p_0_in(4)
    );
\refresh[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => seccnt_reg(23),
      I1 => seccnt_reg(24),
      I2 => \refresh[5]_i_3_n_0\,
      I3 => \refresh[5]_i_4_n_0\,
      I4 => \^refresh_reg[6]_inv_0\,
      O => \refresh[5]_i_1_n_0\
    );
\refresh[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => refresh_reg(2),
      I5 => refresh_reg(4),
      O => p_0_in(5)
    );
\refresh[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAAAA"
    )
        port map (
      I0 => seccnt_reg(22),
      I1 => seccnt_reg(19),
      I2 => \refresh[5]_i_5_n_0\,
      I3 => seccnt_reg(20),
      I4 => seccnt_reg(21),
      O => \refresh[5]_i_3_n_0\
    );
\refresh[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(26),
      I1 => seccnt_reg(25),
      I2 => seccnt_reg(28),
      I3 => \refresh[5]_i_6_n_0\,
      O => \refresh[5]_i_4_n_0\
    );
\refresh[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => \refresh[5]_i_7_n_0\,
      I1 => seccnt_reg(14),
      I2 => seccnt_reg(15),
      I3 => seccnt_reg(17),
      I4 => seccnt_reg(16),
      I5 => seccnt_reg(18),
      O => \refresh[5]_i_5_n_0\
    );
\refresh[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(29),
      I1 => seccnt_reg(31),
      I2 => seccnt_reg(27),
      I3 => seccnt_reg(30),
      O => \refresh[5]_i_6_n_0\
    );
\refresh[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => seccnt_reg(9),
      I1 => seccnt_reg(10),
      I2 => seccnt_reg(13),
      I3 => seccnt_reg(8),
      I4 => seccnt_reg(12),
      I5 => seccnt_reg(11),
      O => \refresh[5]_i_7_n_0\
    );
\refresh[6]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      I5 => refresh_reg(5),
      O => p_0_in(6)
    );
\refresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(2),
      Q => refresh_reg(2),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^refresh_reg[3]_0\(0),
      Q => refresh_reg(3),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(4),
      Q => refresh_reg(4),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(5),
      Q => refresh_reg(5),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[6]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(6),
      Q => \^refresh_reg[6]_inv_0\,
      S => \refresh[5]_i_1_n_0\
    );
sda_o_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => registers_0_rd_data_o(1),
      I1 => registers_0_rd_data_o(0),
      I2 => sda_o_i_2(1),
      I3 => registers_0_rd_data_o(7),
      I4 => sda_o_i_2(0),
      I5 => registers_0_rd_data_o(6),
      O => sda_o_i_11_n_0
    );
sda_o_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => registers_0_rd_data_o(5),
      I1 => registers_0_rd_data_o(4),
      I2 => sda_o_i_2(1),
      I3 => registers_0_rd_data_o(3),
      I4 => sda_o_i_2(0),
      I5 => registers_0_rd_data_o(2),
      O => sda_o_i_12_n_0
    );
sda_o_reg_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => sda_o_i_11_n_0,
      I1 => sda_o_i_12_n_0,
      O => \cnt_reg[2]\,
      S => sda_o_i_2(2)
    );
\seccnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \refresh[5]_i_4_n_0\,
      I1 => \refresh[5]_i_3_n_0\,
      I2 => seccnt_reg(24),
      I3 => seccnt_reg(23),
      O => \seccnt[0]_i_1_n_0\
    );
\seccnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seccnt_reg_n_0_[0]\,
      O => \seccnt[0]_i_3_n_0\
    );
\seccnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_7\,
      Q => \seccnt_reg_n_0_[0]\,
      S => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \seccnt_reg[0]_i_2_n_0\,
      CO(2) => \seccnt_reg[0]_i_2_n_1\,
      CO(1) => \seccnt_reg[0]_i_2_n_2\,
      CO(0) => \seccnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \seccnt_reg[0]_i_2_n_4\,
      O(2) => \seccnt_reg[0]_i_2_n_5\,
      O(1) => \seccnt_reg[0]_i_2_n_6\,
      O(0) => \seccnt_reg[0]_i_2_n_7\,
      S(3) => \seccnt_reg_n_0_[3]\,
      S(2) => \seccnt_reg_n_0_[2]\,
      S(1) => \seccnt_reg_n_0_[1]\,
      S(0) => \seccnt[0]_i_3_n_0\
    );
\seccnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_5\,
      Q => seccnt_reg(10),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_4\,
      Q => seccnt_reg(11),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_7\,
      Q => seccnt_reg(12),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[8]_i_1_n_0\,
      CO(3) => \seccnt_reg[12]_i_1_n_0\,
      CO(2) => \seccnt_reg[12]_i_1_n_1\,
      CO(1) => \seccnt_reg[12]_i_1_n_2\,
      CO(0) => \seccnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[12]_i_1_n_4\,
      O(2) => \seccnt_reg[12]_i_1_n_5\,
      O(1) => \seccnt_reg[12]_i_1_n_6\,
      O(0) => \seccnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(15 downto 12)
    );
\seccnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_6\,
      Q => seccnt_reg(13),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_5\,
      Q => seccnt_reg(14),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_4\,
      Q => seccnt_reg(15),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_7\,
      Q => seccnt_reg(16),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[12]_i_1_n_0\,
      CO(3) => \seccnt_reg[16]_i_1_n_0\,
      CO(2) => \seccnt_reg[16]_i_1_n_1\,
      CO(1) => \seccnt_reg[16]_i_1_n_2\,
      CO(0) => \seccnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[16]_i_1_n_4\,
      O(2) => \seccnt_reg[16]_i_1_n_5\,
      O(1) => \seccnt_reg[16]_i_1_n_6\,
      O(0) => \seccnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(19 downto 16)
    );
\seccnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_6\,
      Q => seccnt_reg(17),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_5\,
      Q => seccnt_reg(18),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_4\,
      Q => seccnt_reg(19),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_6\,
      Q => \seccnt_reg_n_0_[1]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_7\,
      Q => seccnt_reg(20),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[16]_i_1_n_0\,
      CO(3) => \seccnt_reg[20]_i_1_n_0\,
      CO(2) => \seccnt_reg[20]_i_1_n_1\,
      CO(1) => \seccnt_reg[20]_i_1_n_2\,
      CO(0) => \seccnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[20]_i_1_n_4\,
      O(2) => \seccnt_reg[20]_i_1_n_5\,
      O(1) => \seccnt_reg[20]_i_1_n_6\,
      O(0) => \seccnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(23 downto 20)
    );
\seccnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_6\,
      Q => seccnt_reg(21),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_5\,
      Q => seccnt_reg(22),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_4\,
      Q => seccnt_reg(23),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_7\,
      Q => seccnt_reg(24),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[20]_i_1_n_0\,
      CO(3) => \seccnt_reg[24]_i_1_n_0\,
      CO(2) => \seccnt_reg[24]_i_1_n_1\,
      CO(1) => \seccnt_reg[24]_i_1_n_2\,
      CO(0) => \seccnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[24]_i_1_n_4\,
      O(2) => \seccnt_reg[24]_i_1_n_5\,
      O(1) => \seccnt_reg[24]_i_1_n_6\,
      O(0) => \seccnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(27 downto 24)
    );
\seccnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_6\,
      Q => seccnt_reg(25),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_5\,
      Q => seccnt_reg(26),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_4\,
      Q => seccnt_reg(27),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_7\,
      Q => seccnt_reg(28),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \seccnt_reg[28]_i_1_n_1\,
      CO(1) => \seccnt_reg[28]_i_1_n_2\,
      CO(0) => \seccnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[28]_i_1_n_4\,
      O(2) => \seccnt_reg[28]_i_1_n_5\,
      O(1) => \seccnt_reg[28]_i_1_n_6\,
      O(0) => \seccnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(31 downto 28)
    );
\seccnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_6\,
      Q => seccnt_reg(29),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_5\,
      Q => \seccnt_reg_n_0_[2]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_5\,
      Q => seccnt_reg(30),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_4\,
      Q => seccnt_reg(31),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_4\,
      Q => \seccnt_reg_n_0_[3]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_7\,
      Q => \seccnt_reg_n_0_[4]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[0]_i_2_n_0\,
      CO(3) => \seccnt_reg[4]_i_1_n_0\,
      CO(2) => \seccnt_reg[4]_i_1_n_1\,
      CO(1) => \seccnt_reg[4]_i_1_n_2\,
      CO(0) => \seccnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[4]_i_1_n_4\,
      O(2) => \seccnt_reg[4]_i_1_n_5\,
      O(1) => \seccnt_reg[4]_i_1_n_6\,
      O(0) => \seccnt_reg[4]_i_1_n_7\,
      S(3) => \seccnt_reg_n_0_[7]\,
      S(2) => \seccnt_reg_n_0_[6]\,
      S(1) => \seccnt_reg_n_0_[5]\,
      S(0) => \seccnt_reg_n_0_[4]\
    );
\seccnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_6\,
      Q => \seccnt_reg_n_0_[5]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_5\,
      Q => \seccnt_reg_n_0_[6]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_4\,
      Q => \seccnt_reg_n_0_[7]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_7\,
      Q => seccnt_reg(8),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[4]_i_1_n_0\,
      CO(3) => \seccnt_reg[8]_i_1_n_0\,
      CO(2) => \seccnt_reg[8]_i_1_n_1\,
      CO(1) => \seccnt_reg[8]_i_1_n_2\,
      CO(0) => \seccnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[8]_i_1_n_4\,
      O(2) => \seccnt_reg[8]_i_1_n_5\,
      O(1) => \seccnt_reg[8]_i_1_n_6\,
      O(0) => \seccnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(11 downto 8)
    );
\seccnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_6\,
      Q => seccnt_reg(9),
      R => \seccnt[0]_i_1_n_0\
    );
update_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_i_reg_6,
      Q => \^update_i_reg_0\,
      R => '0'
    );
\wr_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(2),
      I1 => rtc_0_rd_reg_o(2),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(0),
      O => \wr_data[10]_i_1_n_0\
    );
\wr_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(4),
      I1 => rtc_0_rd_reg_o(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(1),
      O => \wr_data[12]_i_1_n_0\
    );
\wr_data[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(5),
      I1 => rtc_0_rd_reg_o(5),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(2),
      O => \wr_data[13]_i_1__0_n_0\
    );
\wr_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFE"
    )
        port map (
      I0 => \rd_data_o[7]_i_3_n_0\,
      I1 => \rd_data_o[7]_i_4_n_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      O => \wr_data[14]_i_1_n_0\
    );
\wr_data[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      O => \wr_data[14]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(0),
      Q => \wr_data_reg[14]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[10]_i_1_n_0\,
      Q => \wr_data_reg[14]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(10),
      Q => \wr_data_reg[14]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[12]_i_1_n_0\,
      Q => \wr_data_reg[14]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[13]_i_1__0_n_0\,
      Q => \wr_data_reg[14]_0\(13),
      R => '0'
    );
\wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[14]_i_2_n_0\,
      Q => \wr_data_reg[14]_0\(14),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(1),
      Q => \wr_data_reg[14]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(2),
      Q => \wr_data_reg[14]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(3),
      Q => \wr_data_reg[14]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(4),
      Q => \wr_data_reg[14]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(5),
      Q => \wr_data_reg[14]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(6),
      Q => \wr_data_reg[14]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(7),
      Q => \wr_data_reg[14]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(8),
      Q => \wr_data_reg[14]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(9),
      Q => \wr_data_reg[14]_0\(9),
      R => '0'
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \wr_data[14]_i_1_n_0\,
      Q => wr_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc is
  port (
    sda_reg_0 : out STD_LOGIC;
    scl_reg_0 : out STD_LOGIC;
    i2c_rw_reg_0 : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ack_reg_0 : out STD_LOGIC;
    \tmp_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    update_t_reg_1 : out STD_LOGIC;
    \data_o_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_7\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[7]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_12\ : out STD_LOGIC;
    \data_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_13\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_11\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_12\ : out STD_LOGIC;
    \data_o_reg[3]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_0\ : out STD_LOGIC;
    \data_o_reg[4]_1\ : out STD_LOGIC;
    \data_o_reg[0]_1\ : out STD_LOGIC;
    \data_o_reg[0]_2\ : out STD_LOGIC;
    \data_o_reg[0]_3\ : out STD_LOGIC;
    \data_o_reg[3]_1\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_1\ : out STD_LOGIC;
    \data_o_reg[0]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \cnt_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    old_scl_reg_0 : out STD_LOGIC;
    \cnt_reg[1]_0\ : out STD_LOGIC;
    \bcnt_reg[1]_1\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_1\ : out STD_LOGIC;
    \cnt_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_2\ : out STD_LOGIC;
    \sda_sr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_peripheral : in STD_LOGIC;
    sda_reg_1 : in STD_LOGIC;
    scl_reg_1 : in STD_LOGIC;
    i2c_rw_reg_1 : in STD_LOGIC;
    update_t_reg_4 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sda_o_reg_0 : in STD_LOGIC;
    \wr_data_reg[11]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[4][0]\ : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    \data_reg[20][0]\ : in STD_LOGIC;
    \data_reg[62][0]\ : in STD_LOGIC;
    \data_reg[62][0]_0\ : in STD_LOGIC;
    \data_reg[61][0]\ : in STD_LOGIC;
    \data_reg[16][0]\ : in STD_LOGIC;
    \data_reg[40][0]\ : in STD_LOGIC;
    \data_reg[49][0]\ : in STD_LOGIC;
    \data_reg[45][0]\ : in STD_LOGIC;
    \data_reg[58][0]\ : in STD_LOGIC;
    \data_reg[27][0]\ : in STD_LOGIC;
    \data_reg[53][0]\ : in STD_LOGIC;
    \data_reg[30][0]\ : in STD_LOGIC;
    \data_reg[35][0]\ : in STD_LOGIC;
    \data_reg[18][0]\ : in STD_LOGIC;
    \data_reg[17][0]\ : in STD_LOGIC;
    \data_reg[34][0]\ : in STD_LOGIC;
    \data_reg[46][0]\ : in STD_LOGIC;
    \data_reg[39][0]\ : in STD_LOGIC;
    \data_reg[59][0]\ : in STD_LOGIC;
    \data_reg[47][0]\ : in STD_LOGIC;
    \data_reg[37][0]\ : in STD_LOGIC;
    \data_reg[35][0]_0\ : in STD_LOGIC;
    \data_reg[8][0]\ : in STD_LOGIC;
    \data_reg[19][0]\ : in STD_LOGIC;
    \data_reg[19][0]_0\ : in STD_LOGIC;
    \data_reg[14][0]\ : in STD_LOGIC;
    \data_reg[22][0]\ : in STD_LOGIC;
    \data_reg[11][0]\ : in STD_LOGIC;
    \data_reg[14][0]_0\ : in STD_LOGIC;
    \data_reg[47][0]_0\ : in STD_LOGIC;
    \data_reg[21][0]\ : in STD_LOGIC;
    \data_reg[32][0]\ : in STD_LOGIC;
    \data_reg[38][0]\ : in STD_LOGIC;
    \data_reg[33][0]\ : in STD_LOGIC;
    \data_reg[13][0]\ : in STD_LOGIC;
    \data_reg[42][0]\ : in STD_LOGIC;
    \data_reg[45][0]_0\ : in STD_LOGIC;
    \data_reg[33][0]_0\ : in STD_LOGIC;
    \data_reg[50][0]\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    \data_reg[9][0]\ : in STD_LOGIC;
    \data_reg[52][0]\ : in STD_LOGIC;
    \data_reg[43][0]\ : in STD_LOGIC;
    \data_reg[36][0]\ : in STD_LOGIC;
    \data_reg[36][0]_0\ : in STD_LOGIC;
    \data_reg[12][0]\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    \data_reg[63][0]\ : in STD_LOGIC;
    \data_reg[6][4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[0][0]\ : in STD_LOGIC;
    \data_reg[15][0]\ : in STD_LOGIC;
    \data_reg[5][4]\ : in STD_LOGIC;
    \data_reg[5][0]\ : in STD_LOGIC;
    \data_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[2][0]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    sda_o_reg_1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc : entity is "rtc";
end zxnexys_zxrtc_0_0_rtc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ack : STD_LOGIC;
  signal \^ack14_out\ : STD_LOGIC;
  signal ack_i_1_n_0 : STD_LOGIC;
  signal \^ack_reg_0\ : STD_LOGIC;
  signal bcnt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \bcnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \^bcnt_reg[0]_1\ : STD_LOGIC;
  signal \^bcnt_reg[1]_0\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \^cnt_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data[10][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[11][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[11][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[12][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[13][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[14][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[17][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[18][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[19][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[20][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[20][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[22][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[23][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[23][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[24][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[25][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[26][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[28][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[29][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[30][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[32][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[34][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[36][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[37][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[38][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[41][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[42][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[43][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[46][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[47][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[48][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[48][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[49][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_11_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_8_n_0\ : STD_LOGIC;
  signal \data[51][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[54][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[54][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[55][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[56][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[57][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[58][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[58][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[59][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[60][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[60][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[61][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[61][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[62][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[63][7]_i_2_n_0\ : STD_LOGIC;
  signal \^data_o_reg[7]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^goreg_bm.dout_i_reg[11]_5\ : STD_LOGIC;
  signal \^i2c_rw_reg_0\ : STD_LOGIC;
  signal old_scl : STD_LOGIC;
  signal \^old_scl_reg_0\ : STD_LOGIC;
  signal old_sda : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal \ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_4_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_5_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_6_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_3_n_0\ : STD_LOGIC;
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^scl_reg_0\ : STD_LOGIC;
  signal \^scl_sr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sda_o_i_10_n_0 : STD_LOGIC;
  signal sda_o_i_13_n_0 : STD_LOGIC;
  signal sda_o_i_14_n_0 : STD_LOGIC;
  signal sda_o_i_8_n_0 : STD_LOGIC;
  signal sda_o_i_9_n_0 : STD_LOGIC;
  signal \^sda_reg_0\ : STD_LOGIC;
  signal \^sda_sr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tmp[7]_i_2_n_0\ : STD_LOGIC;
  signal tmp_1 : STD_LOGIC;
  signal \^tmp_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal update_t2_out : STD_LOGIC;
  signal \^update_t_reg_0\ : STD_LOGIC;
  signal \^update_t_reg_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bcnt[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \bcnt[10]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \bcnt[10]_i_4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \bcnt[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \bcnt[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \bcnt[5]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \bcnt[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bcnt[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bcnt[9]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \cnt[0]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \cnt[3]_i_7\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data[0][3]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \data[11][7]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \data[12][7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \data[13][7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \data[17][7]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data[18][7]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data[19][7]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \data[1][6]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data[20][7]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data[20][7]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data[22][7]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data[23][7]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data[24][7]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data[26][7]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data[28][7]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data[30][7]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \data[36][7]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data[38][7]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data[39][7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data[3][0]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \data[3][3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \data[3][4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \data[3][5]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \data[3][6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data[3][7]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \data[3][7]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data[3][7]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data[43][7]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data[44][7]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data[44][7]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data[44][7]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data[47][7]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \data[48][7]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data[48][7]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data[4][1]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data[4][2]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \data[4][3]_i_10\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \data[4][3]_i_11\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data[4][5]_i_8\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data[52][7]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data[53][7]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data[53][7]_i_4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \data[53][7]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data[54][7]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data[54][7]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data[55][7]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data[56][7]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data[58][7]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data[58][7]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data[59][7]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data[5][4]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \data[60][7]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data[61][7]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data[61][7]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \data[62][7]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \data[63][0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \data[63][1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data[63][2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \data[63][7]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ptr[2]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ptr[3]_i_5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ptr[3]_i_6\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ptr[4]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ptr[4]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of sda_o_i_4 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of sda_o_i_5 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of sda_o_i_8 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \wr_data[0]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wr_data[1]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wr_data[3]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \wr_data[4]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \wr_data[5]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \wr_data[6]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \wr_data[7]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \wr_reg_o[5]_i_2\ : label is "soft_lutpair132";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  ack14_out <= \^ack14_out\;
  ack_reg_0 <= \^ack_reg_0\;
  \bcnt_reg[0]_1\ <= \^bcnt_reg[0]_1\;
  \bcnt_reg[1]_0\ <= \^bcnt_reg[1]_0\;
  \cnt_reg[2]_0\(2 downto 0) <= \^cnt_reg[2]_0\(2 downto 0);
  \data_o_reg[7]_1\(4 downto 0) <= \^data_o_reg[7]_1\(4 downto 0);
  \goreg_bm.dout_i_reg[11]_5\ <= \^goreg_bm.dout_i_reg[11]_5\;
  i2c_rw_reg_0 <= \^i2c_rw_reg_0\;
  old_scl_reg_0 <= \^old_scl_reg_0\;
  scl_reg_0 <= \^scl_reg_0\;
  \scl_sr_reg[1]_0\(1 downto 0) <= \^scl_sr_reg[1]_0\(1 downto 0);
  sda_reg_0 <= \^sda_reg_0\;
  \sda_sr_reg[1]_0\(1 downto 0) <= \^sda_sr_reg[1]_0\(1 downto 0);
  \tmp_reg[0]_0\(0) <= \^tmp_reg[0]_0\(0);
  update_t_reg_0 <= \^update_t_reg_0\;
  update_t_reg_1 <= \^update_t_reg_1\;
ack_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ack14_out\,
      I1 => ack,
      I2 => reset,
      I3 => \^bcnt_reg[1]_0\,
      O => ack_i_1_n_0
    );
ack_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ack_i_1_n_0,
      Q => ack,
      R => '0'
    );
\bcnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(0),
      O => p_1_in(0)
    );
\bcnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => reset,
      O => \bcnt[10]_i_1_n_0\
    );
\bcnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \^ack14_out\,
      I1 => reset,
      I2 => \^ack_reg_0\,
      I3 => \bcnt[10]_i_5_n_0\,
      O => \bcnt[10]_i_2_n_0\
    );
\bcnt[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444040"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(10),
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => bcnt(9),
      O => p_1_in(10)
    );
\bcnt[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^sda_reg_0\,
      I1 => old_sda,
      I2 => \^scl_reg_0\,
      I3 => old_scl,
      I4 => reset,
      O => \^ack14_out\
    );
\bcnt[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bcnt[8]_i_3_n_0\,
      I1 => bcnt(9),
      I2 => bcnt(8),
      I3 => bcnt(7),
      I4 => bcnt(6),
      I5 => bcnt(10),
      O => \bcnt[10]_i_5_n_0\
    );
\bcnt[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => bcnt(7),
      I1 => bcnt(6),
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(8),
      O => \bcnt[10]_i_6_n_0\
    );
\bcnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(1),
      I2 => bcnt(0),
      O => p_1_in(1)
    );
\bcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      O => p_1_in(2)
    );
\bcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(1),
      I3 => bcnt(0),
      I4 => bcnt(2),
      I5 => bcnt(3),
      O => p_1_in(3)
    );
\bcnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(2),
      I2 => bcnt(0),
      I3 => bcnt(1),
      I4 => bcnt(3),
      I5 => bcnt(4),
      O => p_1_in(4)
    );
\bcnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[5]_i_2_n_0\,
      I2 => bcnt(5),
      O => p_1_in(5)
    );
\bcnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => bcnt(3),
      I1 => bcnt(1),
      I2 => bcnt(0),
      I3 => bcnt(2),
      I4 => bcnt(4),
      O => \bcnt[5]_i_2_n_0\
    );
\bcnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => \bcnt[8]_i_2_n_0\,
      I1 => \^ack_reg_0\,
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(6),
      O => p_1_in(6)
    );
\bcnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08CC8000"
    )
        port map (
      I0 => \bcnt[8]_i_2_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(6),
      I3 => \bcnt[8]_i_3_n_0\,
      I4 => bcnt(7),
      O => p_1_in(7)
    );
\bcnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A8A8A80000000"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[8]_i_2_n_0\,
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(7),
      I4 => bcnt(6),
      I5 => bcnt(8),
      O => p_1_in(8)
    );
\bcnt[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => bcnt(10),
      I1 => bcnt(6),
      I2 => bcnt(7),
      I3 => bcnt(8),
      I4 => bcnt(9),
      O => \bcnt[8]_i_2_n_0\
    );
\bcnt[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bcnt(5),
      I1 => bcnt(4),
      I2 => bcnt(2),
      I3 => bcnt(0),
      I4 => bcnt(1),
      I5 => bcnt(3),
      O => \bcnt[8]_i_3_n_0\
    );
\bcnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \bcnt[10]_i_6_n_0\,
      I3 => bcnt(9),
      O => p_1_in(9)
    );
\bcnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(0),
      Q => bcnt(0),
      S => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(10),
      Q => bcnt(10),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(1),
      Q => bcnt(1),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(2),
      Q => bcnt(2),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(3),
      Q => bcnt(3),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(4),
      Q => bcnt(4),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(5),
      Q => bcnt(5),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(6),
      Q => bcnt(6),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(7),
      Q => bcnt(7),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(8),
      Q => bcnt(8),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(9),
      Q => bcnt(9),
      R => \bcnt[10]_i_1_n_0\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001F1F1F001F"
    )
        port map (
      I0 => ack,
      I1 => \cnt[3]_i_7_n_0\,
      I2 => \cnt[3]_i_6_n_0\,
      I3 => \cnt[0]_i_2_n_0\,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \^cnt_reg[2]_0\(0),
      O => \cnt[0]_i_1_n_0\
    );
\cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      I2 => \^sda_reg_0\,
      I3 => old_sda,
      O => \cnt[0]_i_2_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEFEEEE"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => \^ack_reg_0\,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \tmp[7]_i_2_n_0\,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \cnt[3]_i_6_n_0\,
      I1 => ack,
      I2 => sda_o_i_10_n_0,
      I3 => bcnt(1),
      I4 => bcnt(2),
      I5 => bcnt(0),
      O => \^ack_reg_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440000000040"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      I2 => cnt(3),
      I3 => \^cnt_reg[2]_0\(1),
      I4 => \^cnt_reg[2]_0\(0),
      I5 => \^cnt_reg[2]_0\(2),
      O => \cnt[2]_i_1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6000"
    )
        port map (
      I0 => old_sda,
      I1 => \^sda_reg_0\,
      I2 => \^scl_reg_0\,
      I3 => old_scl,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[3]_i_3_n_0\,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAFEFAF"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => ack,
      I2 => \cnt[3]_i_5_n_0\,
      I3 => \cnt[3]_i_6_n_0\,
      I4 => \cnt[3]_i_7_n_0\,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
        port map (
      I0 => \cnt[3]_i_6_n_0\,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => ack,
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => sda_o_i_9_n_0,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => \cnt[3]_i_6_n_0\,
      O => \^bcnt_reg[1]_0\
    );
\cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \^cnt_reg[2]_0\(0),
      I3 => \^cnt_reg[2]_0\(2),
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[0]_i_2_n_0\,
      O => \cnt[3]_i_5_n_0\
    );
\cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^scl_reg_0\,
      I1 => old_scl,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => cnt(3),
      I5 => \^cnt_reg[2]_0\(2),
      O => \cnt[3]_i_6_n_0\
    );
\cnt[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sda_o_i_10_n_0,
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => bcnt(0),
      O => \cnt[3]_i_7_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[0]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(0),
      R => reset
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[1]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(1),
      R => reset
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[2]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(2),
      R => reset
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[3]_i_2_n_0\,
      Q => cnt(3),
      R => reset
    );
\data[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[0][0]_0\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_3\
    );
\data[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[11]_5\,
      I1 => \data_reg[0][0]\,
      O => \goreg_bm.dout_i_reg[11]_4\
    );
\data[0][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \data_reg[0][3]\,
      O => \data_o_reg[3]_1\
    );
\data[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FF1000100010"
    )
        port map (
      I0 => dout(11),
      I1 => dout(8),
      I2 => \data_reg[8][0]\,
      I3 => \^update_t_reg_1\,
      I4 => \^q\(0),
      I5 => \data[4][3]_i_11_n_0\,
      O => \^goreg_bm.dout_i_reg[11]_5\
    );
\data[10][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[11][7]_i_4_n_0\,
      I5 => \data[10][7]_i_2_n_0\,
      O => \wr_reg_o_reg[3]_4\(0)
    );
\data[10][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(9),
      I2 => dout(11),
      I3 => dout(8),
      I4 => \data_reg[14][0]_0\,
      I5 => \data_reg[19][0]\,
      O => \data[10][7]_i_2_n_0\
    );
\data[11][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data[11][7]_i_2_n_0\,
      I1 => \data_reg[11][0]\,
      I2 => \data[3][7]_i_4_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(0),
      I5 => \data[11][7]_i_4_n_0\,
      O => \wr_reg_o_reg[3]_3\(0)
    );
\data[11][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => underflow,
      I1 => dout(12),
      I2 => dout(13),
      I3 => \^update_t_reg_1\,
      I4 => dout(8),
      I5 => dout(9),
      O => \data[11][7]_i_2_n_0\
    );
\data[11][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^q\(2),
      O => \data[11][7]_i_4_n_0\
    );
\data[12][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \data[12][7]_i_2_n_0\,
      I1 => \data[60][7]_i_3_n_0\,
      I2 => \data_reg[12][0]\,
      I3 => dout(11),
      I4 => dout(10),
      I5 => \data_reg[3][5]_0\,
      O => \goreg_bm.dout_i_reg[11]_1\(0)
    );
\data[12][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => rtc_0_wr_reg_o(3),
      O => \data[12][7]_i_2_n_0\
    );
\data[13][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF0004040000"
    )
        port map (
      I0 => \data[13][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => dout(11),
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[13][0]\,
      O => \wr_reg_o_reg[3]_5\(0)
    );
\data[13][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[13][7]_i_2_n_0\
    );
\data[14][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444F444444444"
    )
        port map (
      I0 => \data[14][7]_i_2_n_0\,
      I1 => \data[44][7]_i_2_n_0\,
      I2 => \data_reg[14][0]_0\,
      I3 => dout(13),
      I4 => \data_reg[14][0]\,
      I5 => \data[44][7]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[13]_3\(0)
    );
\data[14][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7F7FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => \wr_data_reg[11]\,
      I4 => \^update_t_reg_0\,
      I5 => \^q\(1),
      O => \data[14][7]_i_2_n_0\
    );
\data[15][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => \^q\(2),
      I3 => \data[47][7]_i_2_n_0\,
      I4 => \data_reg[15][0]\,
      I5 => \data_reg[47][0]\,
      O => \wr_reg_o_reg[4]_9\(0)
    );
\data[16][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => \data[61][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data_reg[61][0]\,
      I5 => \data_reg[16][0]\,
      O => \wr_reg_o_reg[5]_0\(0)
    );
\data[17][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF202000002020"
    )
        port map (
      I0 => dout(12),
      I1 => underflow,
      I2 => \data_reg[17][0]\,
      I3 => \data[17][7]_i_3_n_0\,
      I4 => \^update_t_reg_1\,
      I5 => \^q\(1),
      O => \goreg_bm.dout_i_reg[12]\(0)
    );
\data[17][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      O => \data[17][7]_i_3_n_0\
    );
\data[18][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404F4040404040"
    )
        port map (
      I0 => \data[18][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^update_t_reg_1\,
      I3 => dout(12),
      I4 => underflow,
      I5 => \data_reg[18][0]\,
      O => \wr_reg_o_reg[4]_3\(0)
    );
\data[18][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => rtc_0_wr_reg_o(3),
      O => \data[18][7]_i_2_n_0\
    );
\data[19][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data_reg[19][0]\,
      I1 => \data_reg[19][0]_0\,
      I2 => \data[52][7]_i_5_n_0\,
      I3 => \data[19][7]_i_3_n_0\,
      I4 => \data[22][7]_i_2_n_0\,
      I5 => \^update_t_reg_1\,
      O => \goreg_bm.dout_i_reg[10]\(0)
    );
\data[19][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[19][7]_i_3_n_0\
    );
\data[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[1][0]\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_2\
    );
\data[1][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200FF0202"
    )
        port map (
      I0 => \data_reg[17][0]\,
      I1 => dout(12),
      I2 => underflow,
      I3 => \data[17][7]_i_3_n_0\,
      I4 => \^update_t_reg_1\,
      I5 => \^q\(1),
      O => \goreg_bm.dout_i_reg[12]_2\
    );
\data[1][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(6),
      I1 => \^data_o_reg[7]_1\(3),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[6]\
    );
\data[20][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \data[20][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(3),
      I2 => \^q\(0),
      I3 => \data[20][7]_i_3_n_0\,
      I4 => \data[24][7]_i_2_n_0\,
      I5 => \data_reg[20][0]\,
      O => \wr_reg_o_reg[3]_1\(0)
    );
\data[20][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(1),
      O => \data[20][7]_i_2_n_0\
    );
\data[20][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \wr_data_reg[11]\,
      I1 => \^update_t_reg_0\,
      I2 => \^q\(1),
      O => \data[20][7]_i_3_n_0\
    );
\data[21][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF2020202020"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \^q\(2),
      I2 => \data[53][7]_i_4_n_0\,
      I3 => \data_reg[59][0]\,
      I4 => dout(11),
      I5 => \data_reg[21][0]\,
      O => \wr_reg_o_reg[5]_6\(0)
    );
\data[22][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data[30][7]_i_2_n_0\,
      I1 => \data[22][7]_i_2_n_0\,
      I2 => \^update_t_reg_1\,
      I3 => \data_reg[14][0]\,
      I4 => \data_reg[22][0]\,
      I5 => \data[52][7]_i_5_n_0\,
      O => \wr_reg_o_reg[5]_5\(0)
    );
\data[22][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[22][7]_i_2_n_0\
    );
\data[23][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[23][7]_i_2_n_0\,
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \data[23][7]_i_3_n_0\,
      O => update_i_reg(0)
    );
\data[23][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(9),
      I3 => \data_reg[53][0]\,
      I4 => dout(11),
      I5 => dout(13),
      O => \data[23][7]_i_2_n_0\
    );
\data[23][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[23][7]_i_3_n_0\
    );
\data[24][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \data[32][7]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[58][7]_i_4_n_0\,
      I4 => \data[24][7]_i_2_n_0\,
      I5 => \data_reg[58][0]\,
      O => \wr_reg_o_reg[5]_2\(0)
    );
\data[24][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(9),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => underflow,
      O => \data[24][7]_i_2_n_0\
    );
\data[25][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[25][7]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[61][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_1\(0)
    );
\data[25][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(11),
      I3 => \data_reg[49][0]\,
      I4 => dout(10),
      I5 => dout(13),
      O => \data[25][7]_i_2_n_0\
    );
\data[26][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^update_t_reg_1\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[26][7]_i_4_n_0\,
      O => \wr_reg_o_reg[5]_7\
    );
\data[26][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[26][7]_i_4_n_0\
    );
\data[27][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data_reg[27][0]\,
      O => \wr_reg_o_reg[1]_0\(0)
    );
\data[28][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_1\,
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \data[28][7]_i_3_n_0\,
      O => \wr_reg_o_reg[1]_1\
    );
\data[28][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      O => \data[28][7]_i_3_n_0\
    );
\data[29][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data[29][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_3\(0)
    );
\data[29][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(11),
      I3 => dout(9),
      I4 => dout(13),
      I5 => \data_reg[53][0]\,
      O => \data[29][7]_i_2_n_0\
    );
\data[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACA0ACA0ACAFAC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \^update_t_reg_1\,
      I3 => underflow,
      I4 => \data_reg[2][0]\,
      I5 => \data_reg[2][0]_0\,
      O => \data_o_reg[0]_4\
    );
\data[2][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111000000F0"
    )
        port map (
      I0 => \data[18][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \data_reg[18][0]\,
      I3 => dout(12),
      I4 => underflow,
      I5 => \^update_t_reg_1\,
      O => \wr_reg_o_reg[4]_11\
    );
\data[2][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => \data[48][7]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      I5 => rtc_0_wr_reg_o(1),
      O => \wr_reg_o_reg[4]_12\
    );
\data[30][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[30][7]_i_2_n_0\,
      I1 => \data[58][7]_i_4_n_0\,
      I2 => \data_reg[53][0]\,
      I3 => dout(13),
      I4 => dout(8),
      I5 => \data_reg[30][0]\,
      O => \goreg_bm.dout_i_reg[13]_0\(0)
    );
\data[30][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[30][7]_i_2_n_0\
    );
\data[31][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
        port map (
      I0 => dout(13),
      I1 => \data_reg[47][0]_0\,
      I2 => \data_reg[59][0]\,
      I3 => \^update_t_reg_1\,
      I4 => \^q\(2),
      I5 => \data[63][7]_i_2_n_0\,
      O => \goreg_bm.dout_i_reg[13]_2\(0)
    );
\data[32][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[32][0]\,
      I1 => \data[32][7]_i_3_n_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^update_t_reg_1\,
      I5 => \data[38][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_8\(0)
    );
\data[32][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(0),
      O => \data[32][7]_i_3_n_0\
    );
\data[33][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data[43][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => \data[44][7]_i_3_n_0\,
      I3 => \data_reg[33][0]_0\,
      I4 => \data_reg[33][0]\,
      I5 => \data[53][7]_i_3_n_0\,
      O => \wr_reg_o_reg[0]_1\(0)
    );
\data[34][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(1),
      I5 => \^q\(2),
      O => \data[34][7]_i_3_n_0\
    );
\data[35][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data_reg[35][0]_0\,
      I1 => \data_reg[35][0]\,
      I2 => \data[3][7]_i_4_n_0\,
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(3),
      I5 => \data[3][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_4\(0)
    );
\data[36][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \data_reg[36][0]\,
      I1 => \data_reg[36][0]_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[36][7]_i_4_n_0\,
      I5 => \data[60][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_10\(0)
    );
\data[36][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      O => \data[36][7]_i_4_n_0\
    );
\data[37][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010101010101"
    )
        port map (
      I0 => \data_reg[37][0]\,
      I1 => underflow,
      I2 => \^update_t_reg_1\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(2),
      I5 => \data[37][7]_i_3_n_0\,
      O => \guf.guf1.underflow_i_reg\(0)
    );
\data[37][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110000000000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(1),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => \^q\(0),
      I5 => rtc_0_wr_reg_o(0),
      O => \data[37][7]_i_3_n_0\
    );
\data[38][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440F0044440000"
    )
        port map (
      I0 => \data[54][7]_i_4_n_0\,
      I1 => \data[38][7]_i_2_n_0\,
      I2 => dout(8),
      I3 => dout(13),
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[38][0]\,
      O => \goreg_bm.dout_i_reg[8]\(0)
    );
\data[38][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(1),
      O => \data[38][7]_i_2_n_0\
    );
\data[39][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444444F"
    )
        port map (
      I0 => \data_reg[39][0]\,
      I1 => \data_reg[47][0]\,
      I2 => \data[55][7]_i_2_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(1),
      O => \wr_reg_o_reg[3]_2\(0)
    );
\data[3][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(0),
      I1 => rtc_0_data_o(0),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[0]\
    );
\data[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(3),
      O => \data_o_reg[7]_0\(3)
    );
\data[3][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(4),
      O => \data_o_reg[7]_0\(4)
    );
\data[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(2),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(5),
      O => \data_o_reg[7]_0\(5)
    );
\data[3][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(6),
      O => \data_o_reg[7]_0\(6)
    );
\data[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000200020002"
    )
        port map (
      I0 => \data[3][7]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data[3][7]_i_4_n_0\,
      I4 => \data_reg[3][5]\,
      I5 => \data_reg[3][5]_0\,
      O => \wr_reg_o_reg[5]_12\
    );
\data[3][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(4),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(7),
      O => \data_o_reg[7]_0\(7)
    );
\data[3][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^q\(1),
      O => \data[3][7]_i_3_n_0\
    );
\data[3][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(1),
      O => \data[3][7]_i_4_n_0\
    );
\data[40][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001FF0100"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \data[56][7]_i_4_n_0\,
      I3 => \^update_t_reg_1\,
      I4 => \data_reg[33][0]\,
      I5 => \data_reg[40][0]\,
      O => \wr_reg_o_reg[4]_5\(0)
    );
\data[41][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \data[3][7]_i_3_n_0\,
      I5 => \data[41][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_11\(0)
    );
\data[41][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => dout(8),
      I1 => dout(13),
      I2 => \^update_t_reg_1\,
      I3 => dout(11),
      I4 => dout(10),
      I5 => \data_reg[33][0]\,
      O => \data[41][7]_i_2_n_0\
    );
\data[42][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[3][7]_i_3_n_0\,
      I5 => \data[42][7]_i_2_n_0\,
      O => \wr_reg_o_reg[3]_6\(0)
    );
\data[42][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(11),
      I2 => \data_reg[42][0]\,
      I3 => dout(10),
      I4 => dout(13),
      I5 => dout(9),
      O => \data[42][7]_i_2_n_0\
    );
\data[43][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F44444444444"
    )
        port map (
      I0 => \data_reg[43][0]\,
      I1 => \data_reg[47][0]\,
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \data[43][7]_i_2_n_0\,
      I5 => \data[3][7]_i_3_n_0\,
      O => \wr_reg_o_reg[3]_9\(0)
    );
\data[43][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      O => \data[43][7]_i_2_n_0\
    );
\data[44][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \data[44][7]_i_2_n_0\,
      I3 => \data[44][7]_i_3_n_0\,
      I4 => \data[44][7]_i_4_n_0\,
      I5 => \data_reg[45][0]_0\,
      O => \wr_reg_o_reg[5]_9\(0)
    );
\data[44][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(0),
      O => \data[44][7]_i_2_n_0\
    );
\data[44][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \wr_data_reg[11]\,
      I1 => \^update_t_reg_0\,
      I2 => \^q\(1),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[44][7]_i_3_n_0\
    );
\data[44][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => dout(11),
      I3 => dout(8),
      O => \data[44][7]_i_4_n_0\
    );
\data[45][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202FF0002020000"
    )
        port map (
      I0 => \data[61][7]_i_3_n_0\,
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \data_reg[45][0]\,
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[45][0]_0\,
      O => \wr_reg_o_reg[4]_6\(0)
    );
\data[46][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(1),
      I5 => rtc_0_wr_reg_o(3),
      O => \data[46][7]_i_3_n_0\
    );
\data[47][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data[47][7]_i_2_n_0\,
      I2 => \data[53][7]_i_5_n_0\,
      I3 => \data_reg[47][0]_0\,
      I4 => dout(13),
      I5 => \data_reg[47][0]\,
      O => \wr_reg_o_reg[4]_10\(0)
    );
\data[47][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[47][7]_i_2_n_0\
    );
\data[48][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[52][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => dout(11),
      I3 => dout(10),
      I4 => \data_reg[12][0]\,
      I5 => \data[48][7]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[11]_0\(0)
    );
\data[48][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[48][7]_i_2_n_0\
    );
\data[48][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8200"
    )
        port map (
      I0 => dout(12),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(13),
      O => \data[48][7]_i_4_n_0\
    );
\data[49][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5503550055005500"
    )
        port map (
      I0 => \data[49][7]_i_2_n_0\,
      I1 => \data_reg[33][0]_0\,
      I2 => \data_reg[49][0]\,
      I3 => \^update_t_reg_1\,
      I4 => dout(13),
      I5 => dout(8),
      O => \goreg_bm.dout_i_reg[13]_4\(0)
    );
\data[49][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(1),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \^q\(2),
      O => \data[49][7]_i_2_n_0\
    );
\data[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0FFFCCCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[4][0]\,
      I3 => \data_reg[4][0]_0\,
      I4 => underflow,
      I5 => \^update_t_reg_1\,
      O => \data_o_reg[0]_0\
    );
\data[4][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(1),
      I1 => rtc_0_data_o(1),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[1]\
    );
\data[4][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(2),
      I1 => rtc_0_data_o(2),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[2]\
    );
\data[4][3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2828EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(3),
      I4 => underflow,
      O => \data_o_reg[3]_0\
    );
\data[4][3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      O => \data[4][3]_i_11_n_0\
    );
\data[4][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808F80"
    )
        port map (
      I0 => \data[4][3]_i_11_n_0\,
      I1 => \^q\(0),
      I2 => \^update_t_reg_1\,
      I3 => \data_reg[36][0]_0\,
      I4 => dout(13),
      I5 => dout(8),
      O => \wr_reg_o_reg[2]_0\
    );
\data[4][3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      O => \^update_t_reg_1\
    );
\data[4][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \^q\(0),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[4][5]_i_8_n_0\,
      I4 => rtc_0_wr_reg_o(3),
      I5 => \^q\(1),
      O => \wr_reg_o_reg[2]_1\
    );
\data[4][5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(2),
      O => \data[4][5]_i_8_n_0\
    );
\data[50][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \data_reg[50][0]\,
      I1 => \data[52][7]_i_5_n_0\,
      I2 => \data[58][7]_i_5_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(1),
      I5 => \^update_t_reg_1\,
      O => \wr_reg_o_reg[3]_7\(0)
    );
\data[51][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808000FF00FF8080"
    )
        port map (
      I0 => dout(12),
      I1 => dout(13),
      I2 => \data_reg[3][5]\,
      I3 => \data[51][7]_i_2_n_0\,
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \goreg_bm.dout_i_reg[12]_0\(0)
    );
\data[51][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \data[51][7]_i_2_n_0\
    );
\data[52][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[52][7]_i_2_n_0\,
      I1 => \data[52][7]_i_3_n_0\,
      I2 => dout(9),
      I3 => dout(8),
      I4 => \data_reg[52][0]\,
      I5 => \data[52][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[9]\(0)
    );
\data[52][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF9FFFFFF"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => rtc_0_wr_reg_o(0),
      O => \data[52][7]_i_2_n_0\
    );
\data[52][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[52][7]_i_3_n_0\
    );
\data[52][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004004"
    )
        port map (
      I0 => underflow,
      I1 => dout(12),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => dout(11),
      O => \data[52][7]_i_5_n_0\
    );
\data[53][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010001000100"
    )
        port map (
      I0 => \data_reg[53][0]\,
      I1 => dout(11),
      I2 => dout(9),
      I3 => \data[53][7]_i_3_n_0\,
      I4 => \data[53][7]_i_4_n_0\,
      I5 => \data[53][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[11]_2\(0)
    );
\data[53][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => dout(13),
      I3 => dout(8),
      O => \data[53][7]_i_3_n_0\
    );
\data[53][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \^q\(0),
      I4 => rtc_0_wr_reg_o(1),
      O => \data[53][7]_i_4_n_0\
    );
\data[53][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \data[53][7]_i_5_n_0\
    );
\data[54][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888F888888"
    )
        port map (
      I0 => \data_reg[20][0]\,
      I1 => \data[54][7]_i_3_n_0\,
      I2 => \data[54][7]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^update_t_reg_1\,
      I5 => rtc_0_wr_reg_o(0),
      O => \wr_reg_o_reg[4]_0\(0)
    );
\data[54][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000000"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => underflow,
      I3 => dout(13),
      I4 => dout(9),
      O => \data[54][7]_i_3_n_0\
    );
\data[54][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(0),
      O => \data[54][7]_i_4_n_0\
    );
\data[55][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => \data[55][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data_reg[39][0]\,
      I4 => \data_reg[59][0]\,
      O => \wr_reg_o_reg[4]_4\(0)
    );
\data[55][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF7FFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data[55][7]_i_2_n_0\
    );
\data[56][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000011110F001111"
    )
        port map (
      I0 => \data_reg[40][0]\,
      I1 => \data_reg[49][0]\,
      I2 => \data[56][7]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^update_t_reg_1\,
      I5 => rtc_0_wr_reg_o(1),
      O => \wr_reg_o_reg[4]_2\(0)
    );
\data[56][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[56][7]_i_4_n_0\
    );
\data[57][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404000FF00FF4040"
    )
        port map (
      I0 => \data_reg[9][0]\,
      I1 => dout(12),
      I2 => dout(13),
      I3 => \data[57][7]_i_3_n_0\,
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \goreg_bm.dout_i_reg[12]_1\(0)
    );
\data[57][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(1),
      I4 => rtc_0_wr_reg_o(1),
      I5 => \^q\(0),
      O => \data[57][7]_i_3_n_0\
    );
\data[58][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \data_reg[35][0]\,
      I1 => dout(13),
      I2 => dout(9),
      I3 => \data_reg[58][0]\,
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data[58][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[13]_1\(0)
    );
\data[58][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      O => \data[58][7]_i_4_n_0\
    );
\data[58][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[58][7]_i_5_n_0\
    );
\data[59][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => \data[59][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^update_t_reg_1\,
      I3 => \^q\(0),
      I4 => \data_reg[43][0]\,
      I5 => \data_reg[59][0]\,
      O => \wr_reg_o_reg[4]_7\(0)
    );
\data[59][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[59][7]_i_2_n_0\
    );
\data[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[5][0]\,
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_1\
    );
\data[5][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040404FF04"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \data_reg[13][0]\,
      I2 => dout(11),
      I3 => \data[37][7]_i_3_n_0\,
      I4 => rtc_0_wr_reg_o(3),
      I5 => \^q\(2),
      O => \goreg_bm.dout_i_reg[11]_3\
    );
\data[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C0AAAAAAAAF3C0"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => underflow,
      I2 => \data_reg[5][4]\,
      I3 => dout(4),
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \data_o_reg[4]_1\
    );
\data[5][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \^q\(0),
      I4 => \data[44][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_13\
    );
\data[60][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[60][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => rtc_0_wr_reg_o(3),
      I5 => \data[60][7]_i_3_n_0\,
      O => \wr_reg_o_reg[4]_8\(0)
    );
\data[60][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(13),
      I2 => dout(8),
      I3 => dout(10),
      I4 => dout(11),
      I5 => \data_reg[49][0]\,
      O => \data[60][7]_i_2_n_0\
    );
\data[60][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(1),
      O => \data[60][7]_i_3_n_0\
    );
\data[61][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \data[61][7]_i_2_n_0\,
      I1 => \data[61][7]_i_3_n_0\,
      I2 => dout(13),
      I3 => dout(10),
      I4 => \data_reg[45][0]\,
      I5 => \data_reg[61][0]\,
      O => \goreg_bm.dout_i_reg[13]\(0)
    );
\data[61][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(1),
      O => \data[61][7]_i_2_n_0\
    );
\data[61][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[61][7]_i_3_n_0\
    );
\data[62][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[62][7]_i_2_n_0\,
      I4 => \data_reg[62][0]\,
      I5 => \data_reg[62][0]_0\,
      O => \wr_reg_o_reg[4]_1\(0)
    );
\data[62][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[62][7]_i_2_n_0\
    );
\data[63][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(0),
      O => \data_o_reg[7]_0\(0)
    );
\data[63][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(1),
      O => \data_o_reg[7]_0\(1)
    );
\data[63][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(2),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(2),
      O => \data_o_reg[7]_0\(2)
    );
\data[63][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888000F0000"
    )
        port map (
      I0 => \data[63][7]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \data_reg[47][0]_0\,
      I3 => \data_reg[63][0]\,
      I4 => dout(13),
      I5 => \^update_t_reg_1\,
      O => E(0)
    );
\data[63][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \data[63][7]_i_2_n_0\
    );
\data[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[6][4]\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[4]_0\(0)
    );
\data[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EBEBEB28EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(4),
      I4 => \data_reg[6][4]\(1),
      I5 => underflow,
      O => \data_o_reg[4]_0\(1)
    );
\data[6][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \^q\(1),
      O => \wr_reg_o_reg[2]_2\
    );
\data[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \data[14][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data[11][7]_i_2_n_0\,
      I4 => dout(10),
      I5 => dout(11),
      O => \wr_reg_o_reg[0]_0\(0)
    );
\data[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101F1010101010"
    )
        port map (
      I0 => \data[32][7]_i_3_n_0\,
      I1 => \data[12][7]_i_2_n_0\,
      I2 => \^update_t_reg_1\,
      I3 => dout(11),
      I4 => dout(8),
      I5 => \data_reg[8][0]\,
      O => \goreg_bm.dout_i_reg[11]\(0)
    );
\data[9][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \data_reg[9][0]\,
      I1 => \data_reg[3][5]_0\,
      I2 => \data[32][7]_i_3_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[11][7]_i_4_n_0\,
      O => \wr_reg_o_reg[3]_8\(0)
    );
\data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^tmp_reg[0]_0\(0),
      Q => rtc_0_data_o(0),
      R => '0'
    );
\data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(1),
      Q => rtc_0_data_o(1),
      R => '0'
    );
\data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(2),
      Q => rtc_0_data_o(2),
      R => '0'
    );
\data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(3),
      Q => \^data_o_reg[7]_1\(0),
      R => '0'
    );
\data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(4),
      Q => \^data_o_reg[7]_1\(1),
      R => '0'
    );
\data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(5),
      Q => \^data_o_reg[7]_1\(2),
      R => '0'
    );
\data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(6),
      Q => \^data_o_reg[7]_1\(3),
      R => '0'
    );
\data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(7),
      Q => \^data_o_reg[7]_1\(4),
      R => '0'
    );
\data_reg[34][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_reg[34][0]\,
      I1 => \data[34][7]_i_3_n_0\,
      O => update_t_reg_2(0),
      S => \^update_t_reg_1\
    );
\data_reg[46][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_reg[46][0]\,
      I1 => \data[46][7]_i_3_n_0\,
      O => update_t_reg_3(0),
      S => \^update_t_reg_1\
    );
i2c_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => i2c_rw_reg_1,
      Q => \^i2c_rw_reg_0\,
      R => '0'
    );
old_scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^scl_reg_0\,
      Q => old_scl,
      R => '0'
    );
old_sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^sda_reg_0\,
      Q => old_sda,
      R => '0'
    );
\ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"74AA"
    )
        port map (
      I0 => \^d\(0),
      I1 => \ptr[4]_i_2_n_0\,
      I2 => \^tmp_reg[0]_0\(0),
      I3 => \^ack_reg_0\,
      O => \ptr[0]_i_1_n_0\
    );
\ptr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \ptr[1]_i_2_n_0\,
      I1 => \^old_scl_reg_0\,
      I2 => \ptr[3]_i_3_n_0\,
      I3 => \ptr[3]_i_2_n_0\,
      I4 => \^cnt_reg[2]_0\(1),
      I5 => \^d\(1),
      O => \ptr[1]_i_1_n_0\
    );
\ptr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C3C3C3"
    )
        port map (
      I0 => tmp(1),
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => sda_o_i_10_n_0,
      I4 => \ptr[2]_i_3_n_0\,
      O => \ptr[1]_i_2_n_0\
    );
\ptr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \ptr[3]_i_2_n_0\,
      I3 => \ptr[3]_i_3_n_0\,
      I4 => \^old_scl_reg_0\,
      I5 => \ptr[2]_i_2_n_0\,
      O => \ptr[2]_i_1_n_0\
    );
\ptr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6A6A6A006A6A6A"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => sda_o_i_10_n_0,
      I4 => \ptr[2]_i_3_n_0\,
      I5 => tmp(2),
      O => \ptr[2]_i_2_n_0\
    );
\ptr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => \^i2c_rw_reg_0\,
      O => \ptr[2]_i_3_n_0\
    );
\ptr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \ptr[3]_i_2_n_0\,
      I3 => \ptr[3]_i_3_n_0\,
      I4 => \^old_scl_reg_0\,
      I5 => \ptr[3]_i_4_n_0\,
      O => \ptr[3]_i_1_n_0\
    );
\ptr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555DFFFFFFFF"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => \^cnt_reg[2]_0\(0),
      O => \ptr[3]_i_2_n_0\
    );
\ptr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(2),
      O => \ptr[3]_i_3_n_0\
    );
\ptr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAA2AAAA"
    )
        port map (
      I0 => \ptr[3]_i_5_n_0\,
      I1 => sda_o_i_10_n_0,
      I2 => \^i2c_rw_reg_0\,
      I3 => \ptr[3]_i_6_n_0\,
      I4 => bcnt(0),
      I5 => tmp(3),
      O => \ptr[3]_i_4_n_0\
    );
\ptr[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^d\(0),
      O => \ptr[3]_i_5_n_0\
    );
\ptr[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bcnt(1),
      I1 => bcnt(2),
      O => \ptr[3]_i_6_n_0\
    );
\ptr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D872FF00"
    )
        port map (
      I0 => \ptr[4]_i_2_n_0\,
      I1 => \ptr[4]_i_3_n_0\,
      I2 => tmp(4),
      I3 => \^d\(4),
      I4 => \^ack_reg_0\,
      O => \ptr[4]_i_1_n_0\
    );
\ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => sda_o_i_10_n_0,
      I1 => \^i2c_rw_reg_0\,
      I2 => bcnt(2),
      I3 => bcnt(1),
      I4 => bcnt(0),
      O => \ptr[4]_i_2_n_0\
    );
\ptr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => \^d\(3),
      O => \ptr[4]_i_3_n_0\
    );
\ptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \ptr[5]_i_2_n_0\,
      I1 => \^old_scl_reg_0\,
      I2 => \ptr[3]_i_3_n_0\,
      I3 => \ptr[3]_i_2_n_0\,
      I4 => \^cnt_reg[2]_0\(1),
      I5 => \^d\(5),
      O => \ptr[5]_i_1_n_0\
    );
\ptr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333733333"
    )
        port map (
      I0 => \^i2c_rw_reg_0\,
      I1 => \ptr[5]_i_3_n_0\,
      I2 => bcnt(0),
      I3 => \ptr[3]_i_6_n_0\,
      I4 => sda_o_i_10_n_0,
      I5 => tmp(5),
      O => \ptr[5]_i_2_n_0\
    );
\ptr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^d\(4),
      I2 => \^d\(2),
      I3 => \^d\(1),
      I4 => \^d\(0),
      I5 => \^d\(3),
      O => \ptr[5]_i_3_n_0\
    );
\ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[0]_i_1_n_0\,
      Q => \^d\(0),
      R => reset
    );
\ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[1]_i_1_n_0\,
      Q => \^d\(1),
      R => reset
    );
\ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[2]_i_1_n_0\,
      Q => \^d\(2),
      R => reset
    );
\ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[3]_i_1_n_0\,
      Q => \^d\(3),
      R => reset
    );
\ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[4]_i_1_n_0\,
      Q => \^d\(4),
      R => reset
    );
\ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[5]_i_1_n_0\,
      Q => \^d\(5),
      R => reset
    );
scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => scl_reg_1,
      Q => \^scl_reg_0\,
      R => '0'
    );
\scl_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => scl_i,
      Q => \^scl_sr_reg[1]_0\(0),
      R => '0'
    );
\scl_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^scl_sr_reg[1]_0\(0),
      Q => \^scl_sr_reg[1]_0\(1),
      R => '0'
    );
sda_o_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => bcnt(6),
      I1 => bcnt(7),
      I2 => bcnt(5),
      I3 => bcnt(9),
      I4 => sda_o_i_14_n_0,
      O => sda_o_i_10_n_0
    );
sda_o_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => tmp(6),
      I1 => tmp(4),
      I2 => tmp(5),
      I3 => tmp(2),
      O => sda_o_i_13_n_0
    );
sda_o_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bcnt(8),
      I1 => bcnt(3),
      I2 => bcnt(10),
      I3 => bcnt(4),
      O => sda_o_i_14_n_0
    );
sda_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8ABFCFFFCFFFCFF"
    )
        port map (
      I0 => sda_o_reg_1,
      I1 => \ptr[3]_i_3_n_0\,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \^i2c_rw_reg_0\,
      I5 => ack,
      O => \cnt_reg[1]_0\
    );
sda_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => sda_o_i_8_n_0,
      I1 => sda_o_i_9_n_0,
      I2 => sda_o_i_10_n_0,
      I3 => bcnt(1),
      I4 => bcnt(2),
      I5 => bcnt(0),
      O => \bcnt_reg[1]_1\
    );
sda_o_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(2),
      I2 => bcnt(1),
      I3 => sda_o_i_10_n_0,
      I4 => ack,
      O => \bcnt_reg[0]_0\
    );
sda_o_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^cnt_reg[2]_0\(0),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \^cnt_reg[2]_0\(2),
      I3 => cnt(3),
      O => \cnt_reg[0]_0\
    );
sda_o_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      O => \^old_scl_reg_0\
    );
sda_o_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^cnt_reg[2]_0\(2),
      I1 => cnt(3),
      I2 => \^cnt_reg[2]_0\(0),
      I3 => \^cnt_reg[2]_0\(1),
      O => sda_o_i_8_n_0
    );
sda_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sda_o_i_13_n_0,
      I1 => tmp(1),
      I2 => tmp(3),
      I3 => tmp(7),
      O => sda_o_i_9_n_0
    );
sda_o_reg: unisim.vcomponents.FDSE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_o_reg_0,
      Q => sda_o,
      S => reset
    );
sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_reg_1,
      Q => \^sda_reg_0\,
      R => '0'
    );
\sda_sr[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => p_1_in_0
    );
\sda_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => sda_i,
      Q => \^sda_sr_reg[1]_0\(0),
      R => '0'
    );
\sda_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^sda_sr_reg[1]_0\(0),
      Q => \^sda_sr_reg[1]_0\(1),
      R => '0'
    );
\tmp[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp[7]_i_2_n_0\,
      I1 => reset,
      O => tmp_1
    );
\tmp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(2),
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \^scl_reg_0\,
      I5 => old_scl,
      O => \tmp[7]_i_2_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => \^sda_reg_0\,
      Q => \^tmp_reg[0]_0\(0),
      R => '0'
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => \^tmp_reg[0]_0\(0),
      Q => tmp(1),
      R => '0'
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(1),
      Q => tmp(2),
      R => '0'
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(2),
      Q => tmp(3),
      R => '0'
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(3),
      Q => tmp(4),
      R => '0'
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(4),
      Q => tmp(5),
      R => '0'
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(5),
      Q => tmp(6),
      R => '0'
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(6),
      Q => tmp(7),
      R => '0'
    );
update_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_t_reg_4,
      Q => \^update_t_reg_0\,
      R => '0'
    );
\wr_data[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(0)
    );
\wr_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^d\(3),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[11]_0\(0),
      O => \wr_reg_o_reg[3]_0\(10)
    );
\wr_data[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(1),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(1)
    );
\wr_data[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(2)
    );
\wr_data[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(3)
    );
\wr_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(4)
    );
\wr_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(5)
    );
\wr_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(3),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(6)
    );
\wr_data[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(4),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(7)
    );
\wr_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28EB28EBEBEB2828"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \wr_data_reg[8]\(0),
      I4 => \^d\(0),
      I5 => \wr_data_reg[8]\(2),
      O => \wr_reg_o_reg[3]_0\(8)
    );
\wr_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBB8BBB888B8"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_1\,
      I2 => \^d\(1),
      I3 => \wr_data_reg[8]\(2),
      I4 => \wr_data_reg[8]\(0),
      I5 => \wr_data_reg[8]\(1),
      O => \wr_reg_o_reg[3]_0\(9)
    );
\wr_reg_o[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => reset,
      I1 => \^ack_reg_0\,
      I2 => \^bcnt_reg[0]_1\,
      I3 => \^i2c_rw_reg_0\,
      O => update_t2_out
    );
\wr_reg_o[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => sda_o_i_10_n_0,
      O => \^bcnt_reg[0]_1\
    );
\wr_reg_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(0),
      Q => rtc_0_wr_reg_o(0),
      R => '0'
    );
\wr_reg_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(1),
      Q => rtc_0_wr_reg_o(1),
      R => '0'
    );
\wr_reg_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(2),
      Q => \^q\(0),
      R => '0'
    );
\wr_reg_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(3),
      Q => rtc_0_wr_reg_o(3),
      R => '0'
    );
\wr_reg_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(4),
      Q => \^q\(1),
      R => '0'
    );
\wr_reg_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(5),
      Q => \^q\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc_reset is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc_reset : entity is "rtc_reset";
end zxnexys_zxrtc_0_0_rtc_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc_reset is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of reset_n_reg : label is "xilinx.com:signal:reset:1.0  reset_n  RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of reset_n_reg : label is "POLARITY ACTIVE_LOW";
begin
reset_n_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => '1',
      Q => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8 is
  port (
    \data_int_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_int_reg[7]_1\ : out STD_LOGIC;
    shift_reg_en : in STD_LOGIC;
    \data_int_reg[1]_0\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    slave_sda_reg : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_int_reg[7]_2\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_int[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_int[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_int[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_int[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_int[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_int[7]_i_2\ : label is "soft_lutpair10";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\LEVEL_1_GEN.master_sda_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFFFFFACFFCFF"
    )
        port map (
      I0 => \LEVEL_1_GEN.master_sda_reg\,
      I1 => \^q\(7),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \LEVEL_1_GEN.master_sda_reg_0\,
      O => \data_int_reg[7]_1\
    );
\data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(0),
      O => \p_2_in__0\(1)
    );
\data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(1),
      O => \p_2_in__0\(2)
    );
\data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(2),
      O => \p_2_in__0\(3)
    );
\data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(3),
      O => \p_2_in__0\(4)
    );
\data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(4),
      O => \p_2_in__0\(5)
    );
\data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(5),
      O => \p_2_in__0\(6)
    );
\data_int[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shift_reg_en,
      I1 => \data_int_reg[1]_0\,
      O => \data_int[7]_i_1_n_0\
    );
\data_int[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(6),
      O => \p_2_in__0\(7)
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \data_int_reg[0]_0\(0),
      Q => \^q\(0),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(1),
      Q => \^q\(1),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(2),
      Q => \^q\(2),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(3),
      Q => \^q\(3),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(4),
      Q => \^q\(4),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(5),
      Q => \^q\(5),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(6),
      Q => \^q\(6),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(7),
      Q => \^q\(7),
      R => \data_int_reg[7]_2\
    );
slave_sda_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCCAAFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => slave_sda_reg,
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => \state__0\(1),
      O => \data_int_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8_7 is
  port (
    shift_reg_ld0 : out STD_LOGIC;
    master_slave_reg : out STD_LOGIC;
    abgc_i_reg : out STD_LOGIC;
    detect_start_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    detect_start_reg_0 : out STD_LOGIC;
    aas_i_reg : out STD_LOGIC;
    \data_int_reg[0]_0\ : out STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shift_reg_ld_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    master_slave : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    sda_sample : in STD_LOGIC;
    \FSM_sequential_state[2]_i_4_0\ : in STD_LOGIC;
    abgc_i_reg_0 : in STD_LOGIC;
    abgc_i_reg_1 : in STD_LOGIC;
    aas_i : in STD_LOGIC;
    aas_i_reg_0 : in STD_LOGIC;
    srw_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8_7 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8_7;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8_7 is
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal abgc_i_i_2_n_0 : STD_LOGIC;
  signal abgc_i_i_3_n_0 : STD_LOGIC;
  signal \^abgc_i_reg\ : STD_LOGIC;
  signal i2c_header : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shift_reg_ld_i_2_n_0 : STD_LOGIC;
  signal slave_sda_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of abgc_i_i_3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of slave_sda_i_2 : label is "soft_lutpair13";
begin
  abgc_i_reg <= \^abgc_i_reg\;
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000EFF0F0F0F"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_8_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => Ro_prev,
      I5 => \state__0\(2),
      O => detect_start_reg
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDCDCFFFFFCDC"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_0\,
      I1 => \FSM_sequential_state_reg[1]_1\,
      I2 => master_slave,
      I3 => Q(1),
      I4 => \^abgc_i_reg\,
      I5 => \FSM_sequential_state[1]_i_5_n_0\,
      O => master_slave_reg
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFFEFFFEFFF"
    )
        port map (
      I0 => sda_sample,
      I1 => arb_lost,
      I2 => aas_i,
      I3 => i2c_header(0),
      I4 => Q(1),
      I5 => master_slave,
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007171FF71"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => detect_start,
      I3 => \FSM_sequential_state[2]_i_8_n_0\,
      I4 => \FSM_sequential_state[2]_i_9_n_0\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => master_slave,
      I1 => i2c_header(6),
      I2 => i2c_header(4),
      I3 => i2c_header(5),
      I4 => slave_sda_i_3_n_0,
      I5 => abgc_i_reg_0,
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8FFFFFFFF"
    )
        port map (
      I0 => master_slave,
      I1 => Q(1),
      I2 => i2c_header(0),
      I3 => arb_lost,
      I4 => sda_sample,
      I5 => \FSM_sequential_state[2]_i_4_0\,
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
aas_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => \^abgc_i_reg\,
      I1 => aas_i,
      I2 => aas_i_reg_0,
      I3 => abgc_i_reg_1,
      I4 => Q(0),
      O => aas_i_reg
    );
abgc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440400"
    )
        port map (
      I0 => detect_start,
      I1 => Q(0),
      I2 => abgc_i_i_2_n_0,
      I3 => abgc_i_i_3_n_0,
      I4 => abgc_i_reg_0,
      I5 => abgc_i_reg_1,
      O => detect_start_reg_0
    );
abgc_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => i2c_header(0),
      I4 => Q(2),
      O => abgc_i_i_2_n_0
    );
abgc_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i2c_header(6),
      I1 => i2c_header(4),
      I2 => i2c_header(5),
      I3 => slave_sda_i_3_n_0,
      O => abgc_i_i_3_n_0
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \data_int_reg[0]_2\,
      Q => i2c_header(0),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(0),
      Q => i2c_header(1),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(1),
      Q => i2c_header(2),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(2),
      Q => i2c_header(3),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(3),
      Q => i2c_header(4),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(4),
      Q => i2c_header(5),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(5),
      Q => i2c_header(6),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(6),
      Q => i2c_header(7),
      R => \data_int_reg[0]_1\
    );
shift_reg_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0320"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => shift_reg_ld_reg,
      I5 => shift_reg_ld_i_2_n_0,
      O => shift_reg_ld0
    );
shift_reg_ld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000F00A00000"
    )
        port map (
      I0 => i2c_header(0),
      I1 => Q(1),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => master_slave,
      O => shift_reg_ld_i_2_n_0
    );
slave_sda_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => abgc_i_reg_0,
      I1 => slave_sda_i_3_n_0,
      I2 => i2c_header(5),
      I3 => i2c_header(4),
      I4 => i2c_header(6),
      O => \^abgc_i_reg\
    );
slave_sda_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i2c_header(3),
      I1 => i2c_header(1),
      I2 => i2c_header(7),
      I3 => i2c_header(2),
      O => slave_sda_i_3_n_0
    );
srw_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => i2c_header(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => srw_i_reg(0),
      O => \data_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_soft_reset is
  port (
    sw_rst_cond_d1 : out STD_LOGIC;
    AXI_Bus2IP_Reset : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_1\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_Reset : out STD_LOGIC;
    sw_rst_cond : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    reset_trig0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Tx_fifo_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_soft_reset : entity is "soft_reset";
end zxnexys_zxrtc_0_0_soft_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_soft_reset is
  signal \^axi_bus2ip_reset\ : STD_LOGIC;
  signal \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \^reset_flops[3].rst_flops_0\ : STD_LOGIC;
  signal \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal flop_q_chain : STD_LOGIC_VECTOR ( 1 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_RAM[0].SRL16E_I_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FIFO_RAM[1].SRL16E_I_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.ro_prev_i_i_1\ : label is "soft_lutpair61";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \RESET_FLOPS[0].RST_FLOPS\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[1].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[1].RST_FLOPS_i_1\ : label is "soft_lutpair62";
  attribute IS_CE_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[2].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[2].RST_FLOPS_i_1\ : label is "soft_lutpair62";
  attribute IS_CE_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[3].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_1\ : label is "soft_lutpair61";
begin
  AXI_Bus2IP_Reset <= \^axi_bus2ip_reset\;
  \RESET_FLOPS[3].RST_FLOPS_0\ <= \^reset_flops[3].rst_flops_0\;
\FIFO_RAM[0].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(0)
    );
\FIFO_RAM[1].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(1)
    );
\RD_FIFO_CNTRL.ro_prev_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      I2 => Msms_set,
      I3 => \RD_FIFO_CNTRL.ro_prev_i_reg\,
      O => \RESET_FLOPS[3].RST_FLOPS_1\
    );
\RESET_FLOPS[0].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => S,
      Q => flop_q_chain(1),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(2),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(1),
      O => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[2].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(3),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[2].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(2),
      O => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[3].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\,
      Q => \^reset_flops[3].rst_flops_0\,
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[3].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(3),
      O => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\
    );
\ip_irpt_enable_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      O => Bus2IIC_Reset
    );
reset_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => reset_trig0,
      Q => S,
      R => \^axi_bus2ip_reset\
    );
rst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^axi_bus2ip_reset\
    );
sw_rst_cond_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sw_rst_cond,
      Q => sw_rst_cond_d1,
      R => \^axi_bus2ip_reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_int_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_onehot_scl_state_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[1]_2\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[2]\ : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \q_int_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop_scl_reg : in STD_LOGIC;
    \q_int_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_7\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n is
  signal \FSM_onehot_scl_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_5_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \q_int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_6_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_7_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_int[0]_i_7\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q_int[1]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q_int[4]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \q_int[5]_i_2\ : label is "soft_lutpair9";
begin
  \FSM_onehot_scl_state_reg[1]\ <= \^fsm_onehot_scl_state_reg[1]\;
  Q(8 downto 0) <= \^q\(8 downto 0);
\FSM_onehot_scl_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F444F44"
    )
        port map (
      I0 => CO(0),
      I1 => \FSM_onehot_scl_state_reg[0]\(1),
      I2 => \FSM_onehot_scl_state_reg[1]_0\,
      I3 => \FSM_onehot_scl_state_reg[1]_1\,
      I4 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I5 => \FSM_onehot_scl_state_reg[1]_2\,
      O => D(0)
    );
\FSM_onehot_scl_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1511"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[1]_0\,
      I1 => \FSM_onehot_scl_state_reg[1]_1\,
      I2 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I3 => \FSM_onehot_scl_state_reg[1]_2\,
      I4 => \FSM_onehot_scl_state_reg[2]\,
      O => D(1)
    );
\FSM_onehot_scl_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[2]_0\,
      I1 => \FSM_onehot_scl_state_reg[0]\(5),
      I2 => \FSM_onehot_scl_state_reg[0]\(0),
      I3 => \FSM_onehot_scl_state_reg[2]_1\(0),
      I4 => \FSM_onehot_scl_state_reg[0]\(1),
      I5 => CO(0),
      O => \FSM_onehot_scl_state[2]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]_0\,
      I1 => \FSM_onehot_scl_state_reg[0]\(1),
      I2 => \FSM_onehot_scl_state_reg[0]\(4),
      I3 => \FSM_onehot_scl_state_reg[0]\(9),
      I4 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      O => E(0)
    );
\FSM_onehot_scl_state[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(7),
      I1 => \q_int_reg[0]_3\(0),
      I2 => stop_scl_reg,
      I3 => \q_int_reg[0]_4\(0),
      I4 => \q_int_reg[0]_5\(0),
      I5 => \q_int_reg[0]_6\(0),
      O => \FSM_onehot_scl_state[9]_i_5_n_0\
    );
clk_cnt_en1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => \q_int_reg[2]_0\(2)
    );
clk_cnt_en1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \q_int_reg[2]_0\(1)
    );
clk_cnt_en1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \q_int_reg[2]_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \q_int_reg[0]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => DI(2)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \q_int_reg[0]_0\(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(4),
      O => \q_int_reg[0]_0\(1)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => DI(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => DI(0)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \q_int_reg[0]_0\(0)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \q_int_reg[1]_0\(3)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \q_int_reg[1]_0\(2)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \q_int_reg[1]_0\(1)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int_reg[1]_0\(0)
    );
\q_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[1]\,
      I1 => \FSM_onehot_scl_state_reg[0]\(5),
      I2 => \FSM_onehot_scl_state_reg[0]\(0),
      I3 => \FSM_onehot_scl_state_reg[0]\(7),
      I4 => \FSM_onehot_scl_state_reg[0]\(3),
      I5 => \q_int[0]_i_4_n_0\,
      O => \q_int[0]_i_1__0_n_0\
    );
\q_int[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[0]_i_7_n_0\,
      O => p_0_in(8)
    );
\q_int[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(1),
      I1 => \FSM_onehot_scl_state_reg[0]\(4),
      I2 => \FSM_onehot_scl_state_reg[0]\(9),
      O => \^fsm_onehot_scl_state_reg[1]\
    );
\q_int[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(2),
      I1 => \FSM_onehot_scl_state_reg[0]\(8),
      I2 => \FSM_onehot_scl_state_reg[0]\(6),
      O => \q_int[0]_i_4_n_0\
    );
\q_int[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(0),
      I1 => \FSM_onehot_scl_state_reg[2]_1\(0),
      I2 => \FSM_onehot_scl_state_reg[1]_1\,
      O => \q_int[0]_i_5__0_n_0\
    );
\q_int[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(6),
      I1 => \FSM_onehot_scl_state_reg[0]\(8),
      I2 => \FSM_onehot_scl_state_reg[0]\(2),
      I3 => scndry_out,
      I4 => \q_int_reg[0]_2\(0),
      I5 => \FSM_onehot_scl_state_reg[0]\(4),
      O => \q_int[0]_i_6_n_0\
    );
\q_int[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \q_int[2]_i_2_n_0\,
      O => \q_int[0]_i_7_n_0\
    );
\q_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[1]_i_2_n_0\,
      O => p_0_in(7)
    );
\q_int[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \q_int[2]_i_2_n_0\,
      O => \q_int[1]_i_2_n_0\
    );
\q_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011100000"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[2]_i_2_n_0\,
      I5 => \^q\(6),
      O => p_0_in(6)
    );
\q_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \q_int[2]_i_2_n_0\
    );
\q_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[3]_i_2_n_0\,
      O => p_0_in(5)
    );
\q_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \q_int[3]_i_2_n_0\
    );
\q_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000000001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[4]_i_2_n_0\,
      I5 => \^q\(4),
      O => p_0_in(4)
    );
\q_int[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \q_int[4]_i_2_n_0\
    );
\q_int[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[5]_i_2_n_0\,
      O => p_0_in(3)
    );
\q_int[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \q_int[5]_i_2_n_0\
    );
\q_int[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000000001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[6]_i_2_n_0\,
      I5 => \^q\(2),
      O => p_0_in(2)
    );
\q_int[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int[6]_i_2_n_0\
    );
\q_int[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011100000"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(1)
    );
\q_int[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \^q\(0),
      O => p_0_in(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(8),
      Q => \^q\(8),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(7),
      Q => \^q\(7),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(6),
      Q => \^q\(6),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(5),
      Q => \^q\(5),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(4),
      Q => \^q\(4),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => \^q\(3),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => \^q\(2),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \q_int_reg[0]_7\
    );
stop_start_wait1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => S(2)
    );
stop_start_wait1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => S(1)
    );
stop_start_wait1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_under_prev_i_reg : out STD_LOGIC;
    sda_setup : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    \q_int_reg[8]_0\ : in STD_LOGIC;
    rsta_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_stop : in STD_LOGIC;
    gen_stop_d1 : in STD_LOGIC;
    tx_under_prev_d1 : in STD_LOGIC;
    sda_setup_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : in STD_LOGIC;
    \q_int_reg[8]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n_8 : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n_8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n_8 is
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__1_n_0\ : STD_LOGIC;
  signal q_int_reg : STD_LOGIC_VECTOR ( 0 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q_int[2]_i_2__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \q_int[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q_int[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q_int[7]_i_1\ : label is "soft_lutpair16";
begin
\i__carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => q_int_reg(0),
      I1 => q_int_reg(1),
      I2 => q_int_reg(2),
      O => S(2)
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => q_int_reg(3),
      I1 => q_int_reg(5),
      I2 => q_int_reg(4),
      O => S(1)
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      O => S(0)
    );
\q_int[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sda_setup,
      I1 => \q_int[0]_i_3_n_0\,
      O => \q_int[0]_i_1_n_0\
    );
\q_int[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45551000"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => \q_int[0]_i_4__0_n_0\,
      I2 => q_int_reg(2),
      I3 => q_int_reg(1),
      I4 => q_int_reg(0),
      O => \q_int[0]_i_2__1_n_0\
    );
\q_int[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => sda_rin_d1,
      I1 => \q_int_reg[8]_0\,
      I2 => \q_int[0]_i_5_n_0\,
      O => \q_int[0]_i_3_n_0\
    );
\q_int[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => q_int_reg(4),
      I1 => q_int_reg(6),
      I2 => q_int_reg(8),
      I3 => q_int_reg(7),
      I4 => q_int_reg(5),
      I5 => q_int_reg(3),
      O => \q_int[0]_i_4__0_n_0\
    );
\q_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => rsta_d1,
      I1 => Q(0),
      I2 => gen_stop,
      I3 => gen_stop_d1,
      I4 => tx_under_prev_d1,
      I5 => sda_setup_reg,
      O => \q_int[0]_i_5_n_0\
    );
\q_int[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(2),
      I2 => \q_int[0]_i_4__0_n_0\,
      I3 => q_int_reg(1),
      O => \q_int[1]_i_1__1_n_0\
    );
\q_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(4),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(5),
      I4 => q_int_reg(3),
      I5 => q_int_reg(2),
      O => \q_int[2]_i_1__1_n_0\
    );
\q_int[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      O => \q_int[2]_i_2__0_n_0\
    );
\q_int[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(5),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(4),
      I4 => q_int_reg(3),
      O => \q_int[3]_i_1__1_n_0\
    );
\q_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      I3 => q_int_reg(5),
      I4 => q_int_reg(4),
      I5 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(4)
    );
\q_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      I3 => q_int_reg(5),
      I4 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(3)
    );
\q_int[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => q_int_reg(7),
      I2 => q_int_reg(6),
      I3 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(2)
    );
\q_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(1)
    );
\q_int[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[0]_i_2__1_n_0\,
      Q => q_int_reg(0),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[1]_i_1__1_n_0\,
      Q => q_int_reg(1),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[2]_i_1__1_n_0\,
      Q => q_int_reg(2),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[3]_i_1__1_n_0\,
      Q => q_int_reg(3),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => q_int_reg(4),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => q_int_reg(5),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => q_int_reg(6),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => q_int_reg(7),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => q_int_reg(8),
      R => \q_int_reg[8]_1\
    );
sda_setup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FD00FC"
    )
        port map (
      I0 => CO(0),
      I1 => sda_setup_reg,
      I2 => \q_int[0]_i_3_n_0\,
      I3 => scndry_out,
      I4 => sda_setup,
      O => tx_under_prev_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  port (
    \q_int_reg[2]_0\ : out STD_LOGIC;
    \q_int_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    EarlyAckDataState_reg : in STD_LOGIC;
    EarlyAckDataState_reg_0 : in STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bit_cnt_en : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    scl_falling_edge : in STD_LOGIC;
    dtc_i_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    state0 : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC;
    \q_int_reg[0]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ : entity is "upcnt_n";
end \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q_int[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[3]_i_1__0\ : label is "soft_lutpair6";
begin
EarlyAckDataState_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000180FFFFFFFF"
    )
        port map (
      I0 => bit_cnt(1),
      I1 => bit_cnt(0),
      I2 => bit_cnt(2),
      I3 => bit_cnt(3),
      I4 => EarlyAckDataState_reg,
      I5 => EarlyAckDataState_reg_0,
      O => \q_int_reg[2]_0\
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[0]_1\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE62A2"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[2]_0\,
      I3 => \state__0\(1),
      I4 => \FSM_sequential_state_reg[2]_1\,
      I5 => state0,
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFECFEA"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_6_n_0\,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state_reg[0]_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => bit_cnt(1),
      I1 => bit_cnt(0),
      I2 => bit_cnt(3),
      I3 => bit_cnt(2),
      O => \FSM_sequential_state[2]_i_6_n_0\
    );
dtc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => bit_cnt(3),
      I1 => bit_cnt(2),
      I2 => bit_cnt(0),
      I3 => bit_cnt(1),
      I4 => scl_falling_edge,
      I5 => dtc_i_reg,
      O => \q_int_reg[0]_0\
    );
\q_int[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEFEF"
    )
        port map (
      I0 => bit_cnt_en,
      I1 => detect_start,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \q_int[0]_i_1__1_n_0\
    );
\q_int[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(1),
      I2 => bit_cnt(0),
      I3 => bit_cnt(2),
      I4 => bit_cnt(3),
      O => \q_int[0]_i_2__0_n_0\
    );
\q_int[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => detect_start,
      O => \q_int[0]_i_3__1_n_0\
    );
\q_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(0),
      I2 => bit_cnt(1),
      I3 => bit_cnt(2),
      O => \q_int[1]_i_1__0_n_0\
    );
\q_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000414441440000"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      I5 => bit_cnt(1),
      O => \q_int[2]_i_1__0_n_0\
    );
\q_int[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004144"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      O => \q_int[3]_i_1__0_n_0\
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[0]_i_2__0_n_0\,
      Q => bit_cnt(3),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[1]_i_1__0_n_0\,
      Q => bit_cnt(2),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[2]_i_1__0_n_0\,
      Q => bit_cnt(1),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[3]_i_1__0_n_0\,
      Q => bit_cnt(0),
      R => \q_int_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_write is
  port (
    BREADY_reg_0 : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_cState_reg[5]\ : out STD_LOGIC;
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC;
    rtc_rw_reg : out STD_LOGIC;
    \AWADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_peripheral : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_1\ : in STD_LOGIC;
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_cState_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[2]_1\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_cState[3]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \AWADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_write : entity is "write";
end zxnexys_zxrtc_0_0_write;

architecture STRUCTURE of zxnexys_zxrtc_0_0_write is
  signal AWVALID_i_1_n_0 : STD_LOGIC;
  signal BREADY_i_1_n_0 : STD_LOGIC;
  signal \^bready_reg_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_cstate_reg[5]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WVALID_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_wvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AWVALID_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of BREADY_i_1 : label is "soft_lutpair74";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_10\ : label is "soft_lutpair73";
begin
  BREADY_reg_0 <= \^bready_reg_0\;
  \FSM_sequential_cState_reg[5]\ <= \^fsm_sequential_cstate_reg[5]\;
  Q(0) <= \^q\(0);
  s_axi_awvalid <= \^s_axi_awvalid\;
  s_axi_wvalid <= \^s_axi_wvalid\;
\AWADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(0),
      Q => \AWADDR_reg[8]_0\(0),
      R => '0'
    );
\AWADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(1),
      Q => \AWADDR_reg[8]_0\(1),
      R => '0'
    );
\AWADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(2),
      Q => \AWADDR_reg[8]_0\(2),
      R => '0'
    );
\AWADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(3),
      Q => \AWADDR_reg[8]_0\(3),
      R => '0'
    );
\AWADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(4),
      Q => \AWADDR_reg[8]_0\(4),
      R => '0'
    );
AWVALID_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[1]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \^s_axi_awvalid\,
      O => AWVALID_i_1_n_0
    );
AWVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => AWVALID_i_1_n_0,
      Q => \^s_axi_awvalid\,
      R => '0'
    );
BREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^bready_reg_0\,
      O => BREADY_i_1_n_0
    );
BREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => BREADY_i_1_n_0,
      Q => \^bready_reg_0\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \FSM_onehot_cState_reg[4]_1\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[0]_i_1__0_n_0\
    );
\FSM_onehot_cState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_wready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1_n_0\
    );
\FSM_onehot_cState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_bvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_wready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1_n_0\
    );
\FSM_onehot_cState[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^bready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_bvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1_n_0\
    );
\FSM_onehot_cState[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_cState_reg[4]_1\,
      I2 => \^bready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1__0_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1_n_0\,
      Q => \^q\(0)
    );
\FSM_sequential_cState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEEEFE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]\,
      I1 => \FSM_sequential_cState_reg[2]_0\,
      I2 => \FSM_sequential_cState_reg[0]_0\,
      I3 => \FSM_sequential_cState_reg[5]_0\(0),
      I4 => \FSM_sequential_cState[0]_i_4_n_0\,
      I5 => \^fsm_sequential_cstate_reg[5]\,
      O => D(0)
    );
\FSM_sequential_cState[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[1]\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[0]_i_11_n_0\
    );
\FSM_sequential_cState[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500110F550011"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[1]_i_5\,
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[5]_0\(2),
      I4 => \FSM_sequential_cState_reg[5]_0\(3),
      I5 => wr_ack,
      O => \FSM_sequential_cState[0]_i_12_n_0\
    );
\FSM_sequential_cState[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003010D310D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[5]_0\(2),
      I2 => \FSM_sequential_cState_reg[5]_0\(3),
      I3 => \FSM_sequential_cState_reg[1]\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(5),
      I5 => \FSM_sequential_cState_reg[5]_0\(4),
      O => \FSM_sequential_cState[0]_i_13_n_0\
    );
\FSM_sequential_cState[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]_1\,
      I1 => \FSM_sequential_cState[0]_i_11_n_0\,
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState[0]_i_12_n_0\,
      I4 => \FSM_sequential_cState_reg[5]_0\(1),
      I5 => \FSM_sequential_cState[0]_i_13_n_0\,
      O => \FSM_sequential_cState[0]_i_4_n_0\
    );
\FSM_sequential_cState[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04070004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(5),
      I1 => \FSM_sequential_cState_reg[5]_0\(4),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[5]_0\(3),
      I4 => \FSM_sequential_cState_reg[5]_0\(2),
      O => \^fsm_sequential_cstate_reg[5]\
    );
\FSM_sequential_cState[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_5\,
      I1 => \FSM_sequential_cState_reg[5]_0\(3),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[5]_0\(2),
      O => rtc_rw_reg
    );
\FSM_sequential_cState[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF737FFFFF7474"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[5]_0\(4),
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \FSM_sequential_cState_reg[1]\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(1),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_onehot_cState_reg[4]_0\
    );
\FSM_sequential_cState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF4F"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(1),
      I3 => \FSM_sequential_cState[2]_i_3_n_0\,
      I4 => \FSM_sequential_cState_reg[2]\,
      I5 => \FSM_sequential_cState_reg[2]_0\,
      O => D(1)
    );
\FSM_sequential_cState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A8AAAAA8"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_5_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[5]_0\(3),
      I4 => \^q\(0),
      I5 => wr_ack,
      O => \FSM_sequential_cState[2]_i_2_n_0\
    );
\FSM_sequential_cState[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00EE000ECEEE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_3\,
      I1 => \FSM_sequential_cState_reg[2]_1\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[5]_0\(0),
      I4 => \FSM_sequential_cState_reg[2]_2\,
      I5 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_3_n_0\
    );
\FSM_sequential_cState[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBBBFBFBFBBB"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(2),
      I1 => \^q\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(3),
      I5 => \FSM_sequential_cState_reg[1]\(0),
      O => \FSM_sequential_cState[2]_i_5_n_0\
    );
\FSM_sequential_cState[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[2]_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(2),
      I2 => \FSM_sequential_cState_reg[5]_0\(1),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_3\,
      I5 => \FSM_sequential_cState[3]_i_2_n_0\,
      O => D(2)
    );
\FSM_sequential_cState[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \FSM_sequential_cState[3]_i_3_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(1),
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState[3]_i_4_n_0\,
      I4 => \FSM_sequential_cState[3]_i_5_n_0\,
      O => \FSM_sequential_cState[3]_i_2_n_0\
    );
\FSM_sequential_cState[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC00005F5CFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[1]_i_5\,
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(0),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_3_n_0\
    );
\FSM_sequential_cState[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770F00000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[3]_i_2_0\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(5),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_4_n_0\
    );
\FSM_sequential_cState[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_1\,
      I1 => \FSM_sequential_cState_reg[5]_0\(1),
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(0),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_5_n_0\
    );
\FSM_sequential_cState[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101010"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[4]\,
      I4 => \FSM_sequential_cState_reg[4]_0\,
      I5 => \FSM_sequential_cState_reg[2]_0\,
      O => D(3)
    );
\FSM_sequential_cState[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFE2FFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_1\,
      I3 => \FSM_sequential_cState_reg[2]_0\,
      I4 => \FSM_sequential_cState_reg[5]_2\,
      I5 => \FSM_sequential_cState_reg[5]_3\,
      O => D(4)
    );
\FSM_sequential_cState[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(4),
      I1 => \FSM_sequential_cState_reg[5]_0\(3),
      I2 => \FSM_sequential_cState_reg[5]_0\(0),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(2),
      I5 => \FSM_sequential_cState_reg[5]_0\(1),
      O => \FSM_sequential_cState[5]_i_2_n_0\
    );
\WDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(0),
      Q => \WDATA_reg[9]_0\(0),
      R => '0'
    );
\WDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(1),
      Q => \WDATA_reg[9]_0\(1),
      R => '0'
    );
\WDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(2),
      Q => \WDATA_reg[9]_0\(2),
      R => '0'
    );
\WDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(3),
      Q => \WDATA_reg[9]_0\(3),
      R => '0'
    );
\WDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(4),
      Q => \WDATA_reg[9]_0\(4),
      R => '0'
    );
\WDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(5),
      Q => \WDATA_reg[9]_0\(5),
      R => '0'
    );
\WDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(6),
      Q => \WDATA_reg[9]_0\(6),
      R => '0'
    );
\WDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(7),
      Q => \WDATA_reg[9]_0\(7),
      R => '0'
    );
\WDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(8),
      Q => \WDATA_reg[9]_0\(8),
      R => '0'
    );
\WDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(9),
      Q => \WDATA_reg[9]_0\(9),
      R => '0'
    );
WVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^s_axi_wvalid\,
      O => WVALID_i_1_n_0
    );
WVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => WVALID_i_1_n_0,
      Q => \^s_axi_wvalid\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aVqOWmO2kbox0mE/FSHanEwKobOLQe90r+hmAo7nMLK+H7E7JJ1EWre9SQ+rgDCGTqGtAOcd2IYr
LnrfseYON6FXaWZqE0HNlTcO5g+Wvo7WF+LIbHDGPhQJOEC3FSFPFsOTr+1VfBDlhvp/6bDHeWgW
Hu+icfNGcKMPUQgfenc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
o1DybZijQUNK+s7pVs010qjGCm5HEM19zKjMS/42O8MDzgi7b4P/G3+dpd1I77aC8iSEkJ6TNijV
+saU2J/tjzh5rJtpo1Azm2qjzzXLXe8DbTipJyIiAAevYgADjSQ1pqdLHiXeTyG6UK1SFkTtbmix
mR70qID+xjfSwomWUpgrQX2nVH3kzhyMIMCPSxiWk6VEddz8Nub8nEJJo9MeBzoreGokLrHEcFdy
8OPxftcYu0qhyrzFayUYgK9OXYM1kV5Lkcl/Fh8Bg8WIrZaPlOJsYbAcEMSuqTsJKsY4GPlUy9aX
lW8+1VVyKRG1e1HjR8/g8q/QIfPd//r/yQ/GTg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RRjECH1hUuBwAgRdaCldPb2kBTT1oI+6s/r0yPmyiylg9NFpf0xsHS/vwCr8H8YcSaSA8jWUfYcz
wFO1QWJjsXWaFdszTZwOF3rqScb4Ncl2rq19Kl3yb/2FfSsNwONM1E8UH6DbpCph6JWRqesFSUak
xBtJh1zbE0ccEYtqgjQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
SsDTAreRtzfQsTKX5xmVyBU4PdmRNmD7I66peqVgSdEcBrG0ifJiliFTNK82WAPGi/43bgege1qi
SV1S3H91SmxWNs7nuKe5jB1DErprTbHGrqYmZ432lOmLFnNEsQqtJYzqQIGWEVVjR+1VYL1FqcrE
67KpzX4k+LVcy8Oksde2sTRkykQnjGHfdbs2VSwSwel/jOGztRgkIX2MvdNhXnPQWGZz6qFK5Txw
kEzKQT1i4J/6WxZam76vBOKvQb1qsnnLtcnJ74pc7YzGDF5q8vtakqDIVH8OZ0U2IuTRJcGX1AXd
r5UoUFnJXbTEnA/LtPU2sGiEMdlS+p0vttqUhg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ERjiV8Y4eTDePHV5K2Q8JgemkzXS4Al/8qsNpIHIx96bzs9hVwTlRyQSbz/ZROppp1ZBvKrxPWNJ
o/VuHR1FVmPPSO+H++FzbR/j6vRi99x6YJow74ANwYObUJb/KbKHbdNMkf1KmhjqJqjMzHOLM4iu
hdqENbzKVEze6RoN9T1+C4/vQg6J9a+GRF9Zf+RgUbaLGAGf6M2OmSV29v6jWdAP8+pG5D1qQdBo
19hHe8Vg+6rs51CT2gm45ONGhddapaAZSJaNjUa9Dkc0iqpfN6OGwgCRtMC8MiMddYE6yJrJGu2B
XExbeSrUFJ7tmewbLwnw61H+Yu1JFXNj8qQXIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MruDWeQouWio+4ns/wWveq++EhvDeRPJvtV9QT58f7ifwpjHAD/8Blv6tqERnEL91Ir8f2gAFKCZ
9S3zwEU3R5Nqae/hXFSQpiWgkvXeYV2wM0Y7wBnBLx9YW1uBk9ttk7TuQ9AWkAlkIcrteurSeg/r
ZltM08ggrfxtCLLttE7F//vG/n0GFl2stB1pO+/AUrCrJ82gAJLsRWPNxW21WBuk3bTY8Xw7LHeW
Oz3xvsq+YlGy+H9r5u/ErfGeSVIZzqJME5Rm+dTGouPW30HuAdr97HniBRat+EJ/gJ/DJGBLB33V
KaaIRxRLqGhqhJLRnRhCOjPRpNSMTsfs0VBQ0A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNEAlYRVlpiwqmb7RhgNiLSaSZNezm/jmePz56j6Njfz2FS77VVPe2hBgaoZB7R/0u1HHTnQNTtE
UEh3nXlo5MXYlZkqGrad8hFo8zLCbAXmPclS5j2SGa2y8Qc45E/81nGkH1GuV5uPJwkpCNtN4o6G
UXcWqqsLwwNEYTaU3xF6wTGe5fEnJjr50WU60D8D4sVR2dEAyCxDE9NMpfRs/tASyu6rOWr1PcFQ
9bH48S95/OgT83TEXIiVlHnWQWU1feRrBe1xYTxw+JwxrRXc6XCIJA9DKW5ucOwU5rRD/LPXAs5Q
oV3K1BvEKBj0WReM0/iYo8YMzEpZQ4M+FXYBZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
MAepI0LtJ1S/x3AQIc+Z0ErOXLYn06JNnJkUOArh5w+6wzYi0VqM8APVSLtlQv5es20s9GtFAwZ0
ljjUQj+Lj0KpPg3fF5DyEbOk1HsXdzW72gFAO8eD00ka0lKqDaMbEX0V4FHdjVEIsMV6Qs7R8bFu
zZHBYf78zRPkvVeuzbPbbuBXCH3gWuMf+PS7yhnv8O7vzGsrsbLchQhCKDiAIJ7U7fEXLYVNG2QB
BZdySDCBLbfvQOBESpzjmo42yfC8Kc35fvS3vQIJbJ/xUlVWV8n57+gF2gAklGkyUtCBloYP7fZZ
TeZKF1swnvyeQPPhnZWw1E9k5RIrcwkZchWym2OQ3j/BLLAURq1IrMiHHfQK4KV5CL6mFbO7ekHk
hL5Ov6fmmSd07k1pe/W75L6dW8r+vkK3iNrhWYGEhKS3oEslBx0RFXKN32J2BrLxoedUQ7O6fE0Z
+7S2gt/XjTETd3nB6LjuaUlTwmYERe2hQO1WOhb1mAjUCUwAAbrAv9/N

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BN5gUd1lOhxu4K7douzWMmPqSDQ1N4wU2LiHlwJpc3sqMBLPrvSypiYAutYqHxJOKpQS+COa4yiO
xMbh+BgL4Hk8rkGPkNobbbYes0QNgArglJmUX/DzDnQEq2SH90NwceAUMZNfBYG5RAWpcwtwJAKN
od7ASb0vIEF6kvMdPirf8VtQlYBycc36aMRVBREUx5VhfxKydwp8fmkXSV69h6uHBxx3kEnLfDkW
YxwroBaxxq5ZctLkcKDDW6XOBpjSVFRTpuzUeGhWV4F1SJ+3BaFe5CGdRncH3ZFBkZu7AWPx+gzh
FIB2T0EghfC4xHD35+NJ3sQvmm4QCZFfqt+2kQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 55008)
`protect data_block
CDz2M78AH8wjEzBjsTOW/7KJJJkastqPx1y4QT4t2KrzewPfXA4DgNKwe67IhBwA5tpOaZ41QCZ5
FAB87hu7VBzn1CHW/QMx3hv+DpiKmyY5tR9zGNVZ5GMdLbFbxSbpIO6DqfawwncXPY0flJfVxnEz
J/VESp3X3lo4I9zEX9/GtJfpixJvN+Nuxsmzw5I7LOg1sTjTa7IjsGIAIe6IztYsDic2hzkvMOVc
M/vpC0ZbJ17bqX6MfPBuLc1mUyk/YGejqZcZvm1hOTRk1YN3z7C9y+cO/LQDLefR8vBE1Akg3Mw8
y0Q5t3evKR8YFiR5iDXZlJ9LM348fadk5Q/JjpdukayNvJRuiI7oFooMKTEB2Y+6mli31I/ZfYq8
J70h95nhCr3CW3Ceu6bXvO6FbFe9xVia0n7+y5KFqY4KCHx7if52ppzBAlUnDiNTOVXpqSuTgwEI
zKno/A88mqFw2kC6g4xkY/agXPqtA5E/l9CQY0TsLOvXcbWS4oKFn5qzaaszVGLSl5gFPPtUL43J
bTyG0X4Oiqtb+oiehIvBXgD84D+V7hJGRAank+DsOrSKUNr0Jxmsy/v+rn3u9YzMP6r+T3zz7adQ
xkMWHg1mryxTQndQrl4pyu5iJ8Q72tmfWRPxQRDtIMQuWAF5djYhA+2qedByu04EYr2f+4pJxBpC
YLPzfqCbjSPhRM8IOj7kL6CQ8hWH/VVaxuNaOvzVNUs+mJlhIM5FwRx3dZIccab6oITPWYA7xuBs
R/CxFm0Nd00YVsZApL7aB/lore0cXb+CRcjpDon8kgkV2uCibKwZfWkI5YtsClHK1rNYVGJqnVhL
pGCUrqSEx2gTvx8WtxGWbFB/7Gp9bMSmIbnTRyWpGpnw+6FQtFlvkGVVjiJJpq+nBBmZTIU2gdYp
5ln306okFb6Zc+KW/89fL+7W0D1RHx2RVCnFcUklVWCq7UrzOkXzQdneQCqE1enKPf7YMSaZqejC
R0AzNIASLiB70/A1/s4iiEeIa++PQrJfAWKrEVvsjDWDeFmbWmFQaRilnMe0E6o8QwybA7RB0sVR
UskuiYA5PposVMvBttVMi7QgJA8QZrF/GA8GJOXLG38wOyUnd3wkGpSnZ9A8Zy0liCZ6mQVjSHlt
EXVxu17qzD5KhGSUzTQslQ9YUaFLrAT76TOvskXC0NOtMhhaveOmVky3vG22OehQ+aFrHwJzg/qP
2vSnQ88S4+Q1b7eslUTCo+H5i5rKbmedIe4gbZ6bAsw6/35hcN81root/vYoOG/h9lyyRHrLgM0J
mh9citDfiIm2uukxrx2xakIH+OCRCyLWpBS0NF1tDV0HeN37v2JpOZ1XRFwR5i+mxSy11cax5QTJ
M/1QEJ9hdusQ4HNFcWVn4H439ung//gYhNwPAo4mo59yTxUAvVX63w/oIv7wtrl97SKaG27e2Jp2
NvwNuq4ghMS+3Pa3UX6vcfJ8hNN1Hz648+Q87RVjZb2XLMFbP6BOfdAWKV19gmJlxAbcYLvX3FM4
MrdbP2o9WL5WrDlORhCH6GFcZ3gkGwhYye/O0eV1ZfgNPZaKlGEHsRHH1775/c/qto/f4HuNvvrV
dytzXnUviW1AxMD34j8PXsm6f3pgz61etXSLLUKVQx37aX9JmmYsoAY0ROm9m5RqFpql99ddgYsx
A5nVoMR3Ciy8irfXW8kN44TgT++LwxrovSAleYG9vrQxEUPebPdR+56pcg8hG1pdLCF67M5amNeF
MIZ9iFjrnOBZlJXKZJzahYUcbuBbsFXXbQqWIJg4dDawDUAheEsXzKPCTTvyUPZhSsA0rcM6yieQ
OWgVEWEaECrE2f8L3sbHXY28YIGmqQdXdHs7mIZsCOJcyWQU+NwmTGz2GjMIxGwYmro7fgZ4afo9
nOPA5sC7b3lD949XOf6TY079AVrrkYi4G8Xa242oUr2Yq+qZkJosYwZ5won3wAr3RrLc8IsKNiLU
mBjVH9ZwWj+zcuB1qQemrksW0Mmj5oLRcS9ski1erdcjFOo9kYqZDEQWb0OYXPgvSp/DmKv4fKXN
MNRWBAGEVkJfhxhbd/7+RTsRcy/y9PyCdCj8/IUr+tsFpvG63HwMKPEsFHxFE/DkrF+hRTmWc5AX
FBJKTleSSlAJFY5WnaqVTlm1VV70TIUm+YPMx7Qs8BeRr6avS/dZyIfXy3ld6WslwJX1XHzqaMj6
qZpto0mFvpsWJydFRjIbktN0xxXsjUMycdFPO7w9k6G2kRP1O9sQNW5EuH0r0w/8jqAPqkNLp1NB
k7Ipw0UM3zdPf7PXqoGOuqEYWOdXWdejsbNq4Zx7J0xqpe9r7LtzpOveg6X0R2TSwHweN+Cjdti+
rAanaS3lB/Q6hxy1sgJII87TGleJq/1uiP3VetqDunyk42LegGtlcLV7t3T0AeR8vtkN7y9Zv0D7
gnvetIi9H1lq7OSVy7pf3soJxiw8/exeYz31WaDfH4G9Xk0B+UmYBnB+g54ukV8ndRfAoluMntB0
keS9iendwewlKyt/3DGILwlxsApOWSRzV/WZFrbaP18AbHLkD9tNJY9fJ4uYyEG5ZE0N+V6sVhY/
qgnsTrb36M95Q59uVcCYoFMgzQRdwidLs51vrgrP1Z8id2FYWve8W18liDYzfZHW+JgwoxjbGpR1
6/GyI6pKwfqgyJsQzm1LF7z8rd0cduvtvSehyfk8Aie3SQoWnt5/5BzFl24SZ0Yok3hHMGjzukey
pCJMWumJDjgnIDjktbUwD/FwAr9AHktf4AOaFEIHlOhQ/Wt+PpjZEZaUKTp9UJHqUsTT0j6frOMm
7XBjZwoIZM8hq9p6WIoAbW5SJ2CBfUD7YYCx73NleG4OVk1SiegDzYZoXowIdtJeQPQcImHkH0FU
r5k5JBP958ccZJlOrgCCqgLM+8JcK41atbkIdVRvNz2CV3hwQAjOF+dkvI0ZV4cfsyYNE2oruIEC
6hRvnbV4YyI/mJfK1LT2UYGlZ/YikIr9xCCbE2vszjYx3FwPlZsGo93baoUAMoJz58eUCnHPXt8i
YGVpFITF8k+0ioj4GGNA0g4G058WoBnsgTK3KaduR86z+eAtmU9uGduHM/eJoRSSWbPZQWQYeVkw
1o24uGDaZ/wXfplLkkAeLIVM69dTgOvY83vfvZmR8Uv5xNjjlO3kvexxd9+zo1OexqFRUMe6J1Gw
AD36s72fmyUkwK+0TPUgQzoROd1qM5aVTNK2XyKROeK/wCa/shpZpIxFB22O8PCgJhVjfmX5iQhc
+CM7A2xIs9tkebdmdrkzWs++TscCvY+cWN0DSCfyx6rTzxMCPOfNaGsAoHpOH29Jgj36VkcR1gw7
IGLORe9vn/t8byCuF9Jnj6maN+nlN1VMwJOfufnQiriLMGT/wcEn2E9ssmgbufIK7fdfWtCzW4pY
SGgAL2Wj0HOX/6mDqw9IbEukGeIm1S7NPmxNwyvvP0Qe3nzouBzD7bdPpc7iFw6Z3uDuKfNglF9D
qZ5jrqUeZfNKYjcVIsJ9X/wNWRs4CtBzWymeNG2Ko5KRWGYl6DkqsnnftZNvErepClpymDKtjdCI
kq8uV5iL3JsAPLmADGeR4W0fLmbOLl4ghWaQmDSWlMZysIwVGcbckYYfJKeWIc1NwcGs7POeZIY1
8H6U8S2WPBY6mHImTNZBOffzJHv/paZF580YG9hxNikTY1Fv+M19308cgZAmHO/Fk+hYr+5YkxEM
KbXtV2+dSyWGYx9yNdd5d2oZvgqZWx8V+SS+GwN6FDtSeYAoolBpPX+XfPXVwaI01TCqXpvdtGIL
gD1NnOFu7JNFy9VBQ6lDXZQdE7MsWicrgFBb6hFN+vbbW7YlQyjWWxXmPD35Jb5u7N+wne4pP0gx
necOmZqJdRbDrF4tlYE1G8KK+8olMJrF+kjflj8if+T43WQK6hOW+6jhes5Lo5+63hcSZkcyMcTS
D9Tfcrtr1+MZ0JqaZcqvcAfyw1LmdEAMEvzxGQj4klN9NG9u3U1Q2fxotwGPyYNcU74TKhkc0vzB
H+YEPxTdk7VJ6hjSI8AL39sX6Syq1EWe+mn2oA4LjeQbayauoDDusukazt4IF+nfTVI9M5ZNh5/n
ZuHdlhMJwMka8PJHWgwADGLJJpvBXtqUqvrjuT8mmtCjHIwAP5sXQoQPidqx0vS1Zly2rpVSyDgv
Wa+JkchGMO6WI/eF44bR+PCy2eMQ8a1l9Fw4OGui5U6v7bpP3dXOHbU7mVVohRZia4uuiMRqfvRo
zoUd0AcmXvpAYTKrWZIejJ0AXKkgYrc38Cj9bQ9noArEqpDP4Y4l3CoigWk1j/ExvhoSWTJPmHvd
24+0kQ5chYBuuw7Hzjl/ENrSefeVm6PKnjPTTnfi6LBrkq2pCRX6XIbCpbKtLjeh00Zjbdp5T1n7
c0bIV5+Tw0NtdwhbxMtXOUOV5pV/MFK9YsrktNa2dQnX+ldlQxJwGa0Ts40+46CMUsSTpoDm3MsN
IXrN3pWbxfIpY4UAiVVLzz2OjAaWceuz+qLAiMAOhaPDS89Z/n23houhvhPthNI/ekxMm4ep0ZzQ
AvdwObTIGmSjBwAUoU+iWKGvfni/8IMbFoJ5Ak773awcFBTjtpOtMVp4KwjCp2qMCfG8yHPMLqSk
HjlvoafeNUvX4TpUOFYknArcUoFHqC/5mDCGPB3QB66i7ncdHIy4Q65OPeCk6vnj7NSM6NUFK2w7
8GGEVzJ5MQbhL1JMtQ1RVhweprcUuyE6U1+VDqCpeVPK5qSl5vpcxXXIUILLSrG2UL5vsmujWDga
4JDGEqlfES0BGQeO9VXsywRe93h2IDvNuZyrABdDxLQpjczDfkzhUfAeJ3KIl0s/KNqM8WpvQBDU
QkucDSPmvses5lD4UZSW1xgbyM9DV1BJ+aeb2EjZiTGF2r6LtN9Ql8QqT2kqfeIrlOM3hB2F8ls6
vC2RJGQf06xwdJdEvhRU3mx8cDRNJcOi0ImZmUvqgAM1XLlzytylIfIOmMYZtnlg843pqcv9mzbW
gxalaRSVruDKK3sOAS0yjD8FQXTzpWW2Z292NPe6wo9ptnFB72SF+yrc+ZP+bjWubDu5FUrekSA9
WkD+zq4l+cWmUO/0xclxR0/LzS5EI082mptbvq2cDL5no9Wgmq9JfaQbjF9oxDCd4H7NkFi9ud5H
KICG8kRg7E59NkU2FWY9fz0GDSOhWIfX6Dg4Mv3GLhTWI+YOLor4KVrzWyMOxMwL0+iEuQz6Zc29
ytNwNtVvh2zqt4V9u3/KZUsI6h6nqoDyISyQf2V1cdUFaz9JR8eAMt5KLtaPKyd9vV3imAIL63ms
H7i1fSb5hbbAWIUaAGFRKb2+N3eA2sshZE2eNpdSHhTy798qJRkI1ssdew0f/hbUUQ1J0x3ROf2o
iqCGVhViZzbpGEy6COqM7HuMlVb9QBZ84U77ggtTxpCtBLjLLXCVgwQuhjH7yqqdV+z2lI0OSdcX
fL7NFjMLtVks/2r8IvXbdpQA7VCXW8OEUAksLCp0ABSUsEf2LKWOc6dXyV2GinY7D/o14WkEXbyB
RyJpEa2yFQ0EGyCKLXa7x0/KxVPBtUCaijPxEMQhP+6lxA6gh4k/y0V4gcJX7CvuSo6FyvmEB+wN
zXzjY0seoOEMrzZHTEUIxryVA6DnrawhNbaipbcJRseT20fGI7M8NkZLOheKlMbjCCBj3gdnqzOO
ZgHxuwO6IzZF/xtTIJajj2IGotGLVjPIVb/aAwJwk6xuPsBGvAQsIimsosgR0vSO0/lAf/BYa+8g
36tK7WTza73zQEsYYPuUuWEjqGb5VX/1kk9EF31u7bG/seseMJ40ygvBPL66N+OS8zmvpEu9QFP/
VtcS1IlZd+kc0dDvA8fce5n2UnJFCPb0sGJUcrWaMaPbWWxQ0wO8Oiu6qGLACWPMclvEaEYPN409
d8v/NLa0DEklcAcPxGvUBLj6B/RRQ5iZ87/YuHz9gev1lHnQmWWJuazJZaxXCKtutQOwyzhZmxMm
+A4Hx5JYGlvGhpvKOcPt/w7ea+4WAASyA2JXSnXQswUTJ6t5K9QFmeUGz2HGiKwwQvmBObUkqxt6
PeEN+DVmVk/BZwFHpMyEfLfcgywWbR1aYqCUZbQiM2f2G9r/Yk43Z1SqUtH2HhcbBphBiSNJNpyO
g+o8EAMmxPa4G6fR91L0YEKnMKL5MyEObPpTHDAOGs0w/Ex2oCZLtvIBvGSLXfFZxnRgABeHzRmC
j2hqUU46VHd6ZRCpVddMy0ccdxEiASF8O90iHHl7O0eAqHVWyLkZ7Gp1J10v63WQe5haIWfUqNP6
kNqckmKOMr3YzMipbJ70/Es/CSmc2MfyUvoX2N7onES6ZYT4EnTfrCcycVJrq+90e3sJuq3bDJdn
yMlFWVudNCfazudYlthQLAslCZIwEKe7d2tZZusSQuhxeJdSrlb7AzHNl9xfZNQKUR8nJm6YZGtY
YmqjbVKHHa/BMvpWckRQvRGMg8ehdk3Eg20ZCR610fqp2aDUxY/oixhvkhCqpRXmSzgUH5/nDrT4
jwEvBv0wjHrALlOMqna/7nHSWgUrUhwrxIWHM/xh8lSedq4p3Ls1PSMve1h7PNAbeAUh5+ksKIoP
ovYxfQdnKqJuEatz9En3OxTLzcnuQVK9nBqPye0nxGB6w9Sq9jWJ+TlStrCKcvZe278SbXdPY6NG
HPv+HqRMo+IAXUumktk44ytFP8jL7EI1Z5V1J7BVE7u3zvpxkanPL04Y9dkRq4Mdw5jVlbFAHBV1
Jb/tGGCFsF9qOeF3vFUkbdIDsNZRi4MEBffO+UnM0htYwAvVtIzJIdax9DvrcZMMjoAJLvRfx+ZQ
7a9GYuiDzZ9NmwU88EW7XmpQ30dKdXQlhj7Ofq/HZTjNDIBQZu1VXhcHNv54wB7KQP3RukLBw3S1
CP2N768si9iy2ARq3JS9apuhMgvvgKanwWTFQUrx7XsRK9OGid5NC/QPRf5tguhyst8FV/IBgDXL
kGQOmqIpWx0rOk7YLazfxME+7oobnrfZShDAe+CT32ifMV/CA50yFFu40Up51SpHGuan4YyhTDSS
JvudnyWwntzPRbI+jjUoLRc7Ks8uj5NcUMrgPF4ncpn5XxvWKBPL6z6m65XozZJpqDjEe4ABGcES
e/0qsc6HONqcPu+iGEXDWCikQTvvhEMPZR90fkpoVdgEdEmcRkIrADG02f61a42/oSKsPiy/vd9c
iLOFUiI6ecLrfjGynGks4UYBU0hn8+4ttWPvi5P9zZjaoxTydXxaLK2G2AwIq/NAGSTRawTZ60RP
rSCjpTdJgukC09jc983E2oN8gPr0MfBFUP8h4evWikV9tw3yZBBqqbZ2RxAe0OHzg0yprr9/YVio
G/vgXy1s2/dtuSRje1QeF8+IlbdElVBqJxUi76GYfEG9xngkT6pFN787RrzqLfj2SkQCK5nAgj06
5H0R2jwAd3lurZJV5To7NVER+Wzj2BNAD3uetRNzyB7ROYkfXLkVVQ0B6+yUIz7iMvMDs9eXx/lA
p3oXQi2LzsNfwmFOgbeG/TB0oSZ2aoaN4WaeBWfCpnre0QDc4O9nFoIEr7oDpeV94KAtXxPirjfi
qZ4rn9GoBEAI54lPvhjSdV4AvDjCRGVmuhmYtFAGKMi8WH92hQqufYvIymANimbyxWy9f5SYL1RY
XNFxjgmJAQeoT8IZmLzl1QBKDdx7B1zngc3XOWguJoO1o6B4Mta7GYltq0KMmT1pl6hMkc4e1yVv
zevcmOwbngmzMLn7RjCBk5RA07nOY7FcRg2UoDIkX2Iri6AhLk4hVsyTCrwOTtlgBZnyG4t4Dggc
Lld4+muIJ/ahiI4c8vynOC/JGWrlOQM50Ugvs/VIZM+cT05OOMuKk/wcpvi/dGI0sw7viX9LfjNm
Ij+e6FsyLgDCh7W5FrmmV5Jf072kWgY+Do6rBbJAqsp/9liLdafh1aBrdX6f5DPr4rykJQquGdcs
aHoToVFFi+YKGSleNTS2aSQmoz+6bjnm4tqErbBiAUOXinZBrSawbR3ZNbUqpS4RYebccyxA2bnW
pGQtadsxzYgM0kocQWrMUcU2J+0zRexGsV5jJxZSp0NMC7I+RMDDZJDlsj+2fAIbBKJfKrco3XfI
UKNhKIQcxO+tdhkDXEIXn4c/VplI5jUfO/iJuDSjRSqMmLtSuAE9fJ6/dkXkK1pUxa+SUF/8iGLA
ZkcELiWxivj//qzJCQtw3QtHlG4FNHVy3GKB4UpS5TxbtpW+HkBfm40u9oFNrhHKJjJqhWUvIzNk
LKspqLkm7IMjdMwl+Vaz9CBJ5jx0QD0NWKCUMAY4er9JAWfMDMadnnPtQe+pCODb0h6PunhgCIrI
PJaRpjHRRB+s2l1cwz3Vy0nUNSXtIXDhaFh0PULPoEC8JhVpXSm0eq9XFfy6kJTEJc7FJmIdRTuO
cHRKGVkIZV1nb5byMdnlzJDllXX89NCUm9eWS4fW/a5Dqqk6QpK75L5t5ZrhKIsLNtokIMuATRF2
njznGD4yYrHJgDg97HKml8aEHX4+i/1q/x0s1KN1s5FcGqOarf3izoq9H/z9NQNYA+enSSWlO0Cf
pC3FvlgoQIIS6OYYQoXnUyyMF8wnVfzfk4FUtbF+rR5HivV4gMTl99murVDE5yS6DyUgczkDekLb
5nixip5O/sD9vXLbjvGbwZPt9SjPcufWbAX1wIA/sD3kp9xcjnD9au4uaEk5bAD6RoHAao03qrbt
P/yyhFvwBhT15+x5JwMJdgh4ra1dBGUl+KEIb6Ode7FleOYEakKe8yAgCR4ogZALdFaft+nHIr4I
2pqc2Rsr0RJlRUm0fcN6del0o1N0guX/XwBAZllEuwFs50qKCw5hez2eOc7Fyx1Ccy/dSQx7GF3r
Cfo8FKibnljbGqdXB0/WYeSsnsY/w7rtfBVmpAPlsEA6gdhT/bC9qqxX0DabTfj7HLnyQS25tDDw
WeovEPxwBfDK1FPGZ4irLaFpVBYemcWvktcbVHiu9iWlwAu1h+lZgnV431dzSxUGP6SToqAJAcOg
6/5ZjZhkL14OFm7YKXTJPd21VgHo887Efc9pyIHzAFDVqmwXZlpsmZlMTNXbgWcbu8QVMfyumc7t
l6CycuG7CuGIMECaOKnnPseeOmfVUNhVdHy5Wm8UNNONg8a7S8NWuv9hnOhJbRakcsMXmh5Zxj0h
GBs5dAiTeiPV+hZDh/9hfKE8QdSoMr56JsD0sAwQdrHezvKyt1DtJ4N9bDC0vxknjV9XJG2iPuC7
f9m4KVM4j+yDz/5gPnR8DNKeILD+kQ9eja+mIo3//3XtHj2kQAWIWCfVQNC1lDeg2aqZA5D66VRq
3z/QniynPcUPNwAfpuEcsg2IZ8sNnLTE3A0BdY5yKxNfEt/GmBt4g06UBVzJOfD4jx/0W2i3Bk5x
N1O/gzs8ivsHlRyxv74rcVmNMeOZr28FpFRtNrEzk74H7m4eo3a63T7+9hngNAZmgkdxCF9wB1wT
ZnCgYKEZRckijJ6b6SFZU9u5vg9L0vxNj4FRJID6srq8lgTiOukNDKks5GedsvOTERRs4O+4xuSl
yBgDHhRT5/1SYDBVR92uw4CDPdYOGYcLeWBY1dFIBxurAlk9mY/c5/Mf/gKuH/k69PU3Yarpxyf7
5sT27MoWlu1lqfeFhplRYW4VF5wtYHFltjvCCcOPCjlKuY2rskP5GrIAdlECn6Y8uTINEzoz8Xop
30jjIb6PCoQlUu4QyDjGbcD3FYWv9kYn7GnnPr9bFAKmOMCy32uRZNu+pt6ticwCD/V0NURGF1gd
KllLnmPGSo74fmerCG9K2zUxmATIr6mhgSYdhAd4CX7Gb2Us3BFcD078pHeQEaZIgZoyFadm7hOt
QnkeDmeDw22aCLff/YTl8Va76X4PtOjPRLQ5Vd2ut6N2cx5lLCgJ1XcfNmmRQKZ9kYBeZcPVFTmg
G54WzuWTq8iybI/QLOfF34p5TtgFtcowNMiXQZhy4xM17iF/KxzL4HSV+Gay9Bbz2DwEPOaOGvhY
EjPFLYd79fZFsXoUpBBHcusKTQXHZLEp59RB4P6w6THA1ofEy9r3/Jg9V2Ka5sD5PAis01LvVNJD
QxewI9SnIG+XRFrZ0mDPaD67fWYMGcFMWeNn4ihrBmd5pqnawDhCFW77RCz+6mhYUXtsvJ/L6PYh
uciGNOg2GNfenTONblFmAjZTg86FdK0+S6zMVT0ueEuZsnEmIkth2VQ9ssaJ8LuRrJh8noxCuX9R
KBGnTyEz1vF904r3XPDExaxaBodCS4cA+GAIl5txi0kJanZlb56M9C+t+b0GAvAKIbOu6qoDoyMm
L0QL0WJ8aw/OQm3PsuYP3MRghKL28QNF3deK/GFodF4k45sqw3OHLN7DB9xSwrPkI0qVZBW2HCnY
gqXaS0VMVcgihAoKoY590CVGuG89GP5wrGX0cGZSfUisgEPjMpTIKxmYxdsLkWjlcmkY+TdjrPKM
P5lrpAQ4RKd7zZNO+TYsbzloPolRb6Z9Vqm5dXGT6C3PeD+ID49ZHgV2ImpO9iPMBBo9SAJb09Qu
0EqQp3pygsSXaGB7MVAHTBpEfFYa5H6NaqJBkKAe9CamaoqmuoekVE7SoLtrM/uxL+MdcAn3BoHm
YbjNr2iI2hjNoCYaKQpYismmd7x/EsZJ9mjvg6w8I5LWaJrgRKQpn3aSEKtKu61Jx8jxCjsGhHJb
3xFSEPqjTe7Z6pBnqm/pvBhpBUl3B14abdSz3A6W6Twm/oBZ8eUIqICcBYrJyPZAZUtgIM3vqA1e
2eWijZCQfDWWviKztag3KsUjiQuqSkZSx2WJKJzo4ZUvSr8UaChJfqlKbu1jPB3fUgFIvtlhRKPx
fvhZDcSZfDJeV6TQdFV9gEK2FzZl9y91k/vqC4TYPCBAXC6aDX/9lXRdy0q81iZODPxGbVPeUGTT
jyQr366LcPB4NmS06BQVBtaU8d73bE8oUuWfpuTYxi0O1nC+7Gwyra7zSizCErFeJ5EG2x0L9BYF
lDccNM/2LT12AmEgQ/EteupJPJshQ91tNOImnOPEfxNPusk8m3GQ2yoCqyoPPByxxnagsvnZXcuv
J/mvAF1j00qTGk8EKrl/tdRaIkzESp/zm/2InI8RuQ4CfM4QOjXH+RSiiHB4WurOhXTeR3aJyJUI
R6YvITVGOXN1Rv8Mxh+YQrgGDX9QOvwtB1NT/GqkA5zqoPiHTBgwQxsCB4Vl+wgS6Mkf2DWEkkLK
vrjFIAphBehx4nWBr3c0JOcOhEJKhZEUcU6yl2EuK97/0WB0744fHtMP+G6fM2E1qfZKMCjm6xY1
BSN5TOu6IyfvJIhIGrhfYKT99yI3VZO981X8cVugyDL8yhsVbh7b/5FvwQCnsK6ruRnLyFtu3K+R
ukzRoWrHHC4o3LDre28p1gsbEP9+oge/UWpMqirKJIZlalKJuRYj0RZQeiXILmkvj6Z7YxppODaQ
2JYR4U0GJi7pyigOgN6bXS+Yw5sfDu1eWIWda9JuNCQSPvZm0c/IWEzGm5ZBmAwxUMdfUTgz9ktX
E3rt4AAgpM4+1rfYan6PMkayLa+/Gkb5pSKrRPk/+UoDsmv+bmqSP0ELcpH/3YUtWiNaCqXOYc4a
RtbP2QScqHFskrohl3FqZz5ig0/qOXC3xy0+dGAQ4i4OghrS1DwV9t8CgedNG92npFSQ4u8vQHik
2n1aTHx3ZlG0n1lSGCrlYXn4cJN3o/e9oEzu92ds4x50HDMnSrKxOdjjsbt3A3lWDGzRGBMnOxgS
26y7yH9EpGR/FuIWptKA35dATKCkZiL0BsKlTJW9nOdGO1PN/0EwbVZwCBiM7vYYjmtaaKycydBd
DjZ80M4CR5adVhqZBtJY1s4wn5BuPEU7c3ruvxosHnf+wsYbviMA8/5Ar4BEopoJVJ1KrMmiHgvz
kN1zme1lUSHyRCmvLB4Dy5Sa/79cIgQpRiH2rtyASk9hxATPmhC/x6xOOkc2qYEz0Uu5XFf7O9dO
VFsprz7guyOGpGZeMbossAt5pcBqrxhU1S+tc+DtTm9LcdsFzPkymlgbtJegTGp2KQk8Aup5LBxk
CG5lYVehucbpz+cuNpkTRRSZh9sdH6gSUMJ+cJPaeFw/214SVmevA9j0q5hc1Nj0TB5A5f7JiNGR
kfO6BYAbgATjLnJLFwich1q6ndqbiD2N40hLY521K+5wgDaZGItr3NUVsUweBvPqAvP2uI8LxNbi
aLdnqFzVB1AwA0fW0McFAgznN5TrwpW8pxrvB6RkoDjbmi22FKiLSVKkJFrezsLmmIImRBWuU+Pt
NXOVH3JGU1HEROB/ahjUwO9Co5VqihP13EV0jbZrs1UYArMp9oq64+F5mnRZ/85x6hSjkNXoY7N1
Ny5DHUHoRJZCuHJUdZZIqxbYCMHq5OBYx3I8lzdjKZisMRXwzeOURq6JAN+X0JYTYypZbzztM2C0
vA9clgSc4U5hJLykmKIbB1X8sNp03XM0rbh7RRPYj5gx1izaHBvM9yM8IIVVa5e7Zar2U8It/DJ7
MXIU0ZXkT6acrVr0yoW/0YmjlPcOPHhZn/mc1x0+RuKbBDzzHy4GH8FE/ewxq69yeYBNh1jRCfGX
sQY4ieiTzev7mDnoy2O8eInAt1aSYsm/MfiOMnUz5yEFy9c1IzPg503Kut2TczULBb+HnJ5eGHjc
+z0LFcM+o+SGEBNsaeDhOZjPv4k+O85GVPvKles+mc+k3scf9T4ARExUT1h47zoUtU4bAkwQi0zV
1puOpR2EHO2Olk8DUUfsCeUUA5wRne/05ubWK11xYnQu95onrcMayZY4hnpBNvay+zhMY0wP1pgC
s49Awz+k7clodwLpM3NelGGVvWvCTn+gJpcGVsRAm8VHZ9RsPQYwt4RDOBpgiv1TJH1KyspZBPNb
UtQz1ywclPuxDT5CHdPH6/xSMKPvTAUBDCsEnA+9llwRVXmCEVNiqRGAJE1e82i1Z0YncRDbZCQC
IvWSCph00Hx+YaryYOXIbFdj1ZJPyjjP/puucPbBGJHtXhuY3K6NTt1RQZBZ61gV11AqN2dFKW1c
CY2EqXwHpYwSgdNKu9Z7aF9ik+Vdyy7Rhy0rktA3zDjcUrj3/cI8m3Y5E36yjNX0TD+y4TmCUr2N
nFhRS1YmENg87769sit2nMzkKzO+nv+tKeuFKR/i7K6l31bHQcTKNVAAG/Bprst3MnkVMrlA5XoL
SBxoUanfPciboO8Ze11UODozQqor0w+PCjRx4fhYtUy1M5hCQrSt2/gjlVewxRAW8ETWVn/HjUW2
wyJ9Jn2jwjYixfkhKz2CYjQZjzg5VSEFebLiwWzhwDv5kXKfNEp0TchBJ6TZ+cSdq5I2E1PJ1ibQ
eVv8xMsIP/TwJaGWl/kFw4QqhwTC2jX8DVucBVoLmy2pem6uShtsOsJLDUYwUzutQb5jcpLMHc/h
ymvYmUrDJj/6UMaaxMMNydLcCrS/s5w7dWMoESJYqNtGyL4Tp4NAuT843CLvvCqPkbJRgVqRTa6U
Gc4jd1WJetZIoFjEqiGSXn6xs0Oi1Ms4UKT24VKy5j3wl3dx0gt7pv+nHC/izrU1eQyLwwCpWgwt
+EXZMoU61v+xbGm/y2MQTWIuU4B+nrEqX019GUoBsgxY0AQ9LtCofogcgVnsHvEiykpqC7qYvhyg
/byc45vOwObp+QCMo/ItfZRFWsOveIqlyLS1bti+aduU2RKPxDQseddivqEh2/nammMgzWg7mvgC
jc+VO1VhtsStXkXShQ3Aymm8xnWtBgjSqb3XqfDip+YG+mlKBClspQpipkxqH2Cd+TzWzitu+ugy
eq9vQPvIkuRjaq48x0Un4y6VymAPsv/f2RM6xWw57rSR78OSJP+fvDjvXf2MzcUwGYT3gxMOe91N
CaqHF0/XdPvBykNgYOxJ0JESQnvrmJwlBxXaEuvIbl3GR6/736ypeRrnMkgkjfU9hpBFzFcNmUAL
HeuO6j+Sm7hriKqlUZJct2aZzaGkAr5kINqUFMOn2P4eKO8jZf8XYQ/sevidYonThkhYy7fkCeVl
mg0M8mx8kuUYn8KyC+0fGXqXA2BH/XN1lqFHaluxi+9v6SWkKdzKAVO8X7sXjlnXr9e118th9yt5
2GJntQRBwlnoKFPSlynkiCXEOYexcwZKrqcmzrY/oxEC++6nRIu+JXP1YrJ+K23rHjuAGy2SYVsj
IC3cSKeDzM+scnrfUQZrikMaArv/voSn8B42oP5GyO5erUgjm2QGCbmWRpVsvtZkAe7dJDq2dKlx
wcw1bq/EZoQPedwAJoGVCIYZsFDXX42KVoi0coVKk+9tP+DSnhAatwTIPj/G8SxTW8gyVIgSY6pF
BvVWUC1HsdZD2Zwcj7p/95aW1wlVDSxsN9pPEyTpfEpW6CCKh0hsb04WlCRJpbEK+TWtzU0KFxsc
cGytwbLSVvOIAZDVLEDpDMzp0lro3agsKgPzP5x44Dtma7PITXw1d3O0kVfGsQo6eLWRNUf0v1dq
N+F+Dh/NfJCZYy4lm+wEN1MTu+d5FivHcwuTYGNUHCHat3ZKuQokrkzs16J6OuOaqanqeukD8GTC
mpdD//ERPEuHCVBVO4OMW4NGgbCCpNpte7W5yTqC9t4qU1pBLKyDmV3gKyW9soKxpeaAQgIKsQTZ
o0khoeXqybaWXzhqiUqXWEegWAObGPEpohJmIxKwLV5FNxHCMSb7Bp6qDkHZxmofgWC+bPsrpzyT
/vd3ZfiWRqV/LZzMXBn1fhfDV+gXhRfpVO8lj2uYmTbzFWf+0HyywCuyNI/sm0TtcwhSRWO/R9n0
WuE2rPMtuCf6pO7qt5/WifrrBd8sx/ejuHuA4mB+HMp93o6TlhOwh0r0pRF8aJpe+m4CmIDbrE9V
Lxe9J5OwIwCpOjSGb88a2XnaDnyFfwkWDQG0ttu57xJWuE8xdtgTRPp7wz47IekvTKpQn4CJJ4KE
5ssctQ9IEDzKzIfu+KsgdRfS8JBiCHWiyYqzpszF7OxWETCG5oNKncYGJ5kUC4OwiPbSQftOeSow
s8RvKxDxuGrmgRvoC19ZjI4PBfWvHI2ODEzOZh2ae6IsQs+JsPkYh2yEM7HsjsDXwrKOBJcIng31
yQORBnv2BXAoWGVsdZN8ZbzZS1hY8/6NKeZL11sYi3L7vcTs3yPkuvrOODobFEqdwJgU7ncxrTWZ
MaNcwac8YQUJTJFBMOA83Rs+Avdt7zVyXv/EvS26kuMnxY30OrXykJOBSX9u43KAk/bJlLzDK+eR
xuzS3WNfn2zQWguFaBfJeOb6/2fi5kvxpj0olv158ch5Bj682Fu7ABn8JkSB3YwUIK7Dda4/LZWn
yoL3JjUshvAbvzd2Q+2hTvC0JYlLBI2VzkkABvL+IkqbC7grVKCWwz56Ffud6Lol/I9nZQY9MaLQ
NAZDAP1+rAj069NLfDTXV+nUGhVVBmyNId2dwKPUVvH8Sg6vsgoEbUh/p3NxheifLK/a4rOeUt8o
dGk8q8QPOqRXnuI/Bt7qLFTXxwxVyJLIoMIjUTtGQ+N39vtFnN+WusC10eO7IPryXlQ1c57Y0TL9
JJJrnYpBRsckmyusOj1oInNKcZBdQICSePEHxmRSsi+cbe/32UjggX5fMPMnTKJy+QpdjvkenrzR
BfJj2pInohAMiCDyyIqf5rruEcAlt0NjOgUHfwon2PPU4wcHNX8KeSNoCMoTZBDWN3dM6R3srUMz
eugsetgT0Zf/zOVZuuH508b1fumI6t/Q8FnAAoGRvU/jXVSyTuHrVD1eSQaZREW+NEL0xG7PfYDM
yUcBURS1T5NxP0NrcogmN+YI+ba1kCjtABhce2lqARncn/6HWN9r422PNULwD/tzUHJgeIQDIzBl
B4QifFOaZLxStI9+lxN0lU8Xuwhyr4opSz5q2yg2yPLUT/eVGGGwdY1AUZM9ryluJlNtnQhRATIs
16qhd1ebrFN0d3HWpM/BWqQriVR3alC71IPD/yHUe2yD8wHeLQC1HD84J/GN6M8XhiNUwHVYGnfO
QZvzQqMdMTJl52v2/ZbfzNHb+Bvkzq/Y9A6Yh9MfHRd/mx1RhFnPqV+BccJP/7XFPwLG+JDMZD2p
RS98z1K/U9Cdpq0xNv4zFx9RSlLIb+U4aAeQN4pvo0f/Gm9qOHH4kGSDcFd7WGcRGZm3lyoKt9k+
dHvEur8b4nDrkwWX8IW6LHnV4LcqMuWuu/axOZvhXsQuoC0LcJ+sFyLRAqH6j7q+rCymzKiy/y77
ZrG4UK0NRA4mpWNpG7lacTZkmjsm+/sViTpZZx7W9LqvSWz4iZ4RMuugoENDA7SpSkl5RVp1X8pr
Juuh1E3IATAwflaTtd3j6zEnwTiVt73G+xGWl5xuJ3QRMfHcn1wmrCX2DjdA3to/76JC2AWDHEov
lxoaZcbaDvYHRPRH1GQgtSg9mB09E2spxcBEgQTinQ81jxDSlJY5HMZYbCcSAjgKxYjaXCmro/vq
UdsvLvuFJq4TrStp4w9rwg+kARsq/JCrBZiiiUxwRToUOmUe94+luutWHhLLv5kCSYGONCPDgo4k
ghuwimzGvp4M2zwmv7Mk6DtnbBMs+85VGXGh+NfGN06KIhAYPBgEFwbUda83JozYy43JqPferSD0
iSc23JHP3PrzbvVzrep+I0x7nb/S/AhmGvvzPPQzMLDSAH+7S4IYIqFh5vfK3roiLFmuehxcHEXl
vh3wJjBqkf1CECPQlKM+CQ6Sb0tH5yElIAUcs8lHDm+A33XxprVqj2JdV/L18+1x4OoT0YNuZirb
iSG3S7nrjKkd9mBNcDLpyKUwcLA1qp/xq3NnQ9Tz+Fg8ZyBt1J/buV6twmZQenAJxoeMLN+/j0b6
QHoHXK2jxCmXBurRp+hV//BComPIYEqAMb3GE4raMdhcp+gr9xxhVr8J6vBQCFq4WwM9ofGIPSqi
lCzXP8gEwVaQHTTbETbMtBTUKU0J/xF+jXRT9dMfXPYzvGLwPo0wFC/XlI8dgE6ZKpZq5iDuJ4PC
p2lOhCc8Off7TRh0VQj6m+/HXEQDQe6cM9Uo6FWfp5yKwhrkdhgefTZDQBYhbdf6hm3FNQ7k0yUI
SDRabTdC2fbZRYFxPEMmS0KZNR2ZtP7w6kZFkk7b6psmqJDZtVPQW0RsB+TiBhgbUUdUZvYu2Qa/
TNNbm0cVrXlGVkrMDZ9KM0A/T8+eL75nqGoIRy1uXc196kBbr6nN6VeLMO8l9bZy2ta5RoDHQskK
TO1qKblzZoixVwi1Qd4QuIDDCcz/tYdUO5q2CJVGScr+l1jfPG5aOmNmPiuUJ4aW6D/Qb1gDQXX4
6yD7T7wd4V6bUOsh28j4Cnacaxc4uHxHIYotBoGdo5gwGVwyTRQN1yx2OzzqHQQhLropwGhzN9Ru
cNhDbAg4AF/tNBL1tFVz88PoplQPFRChRisDqtJqIwCDtk2n8nksKtnKGiTL5gij6r9gZrkwSK5H
3X3NyKrIy/KEHmYfiNS5CfdxpH11C+E9EHfRFnpOezD64pkpciOGQlihZxCQine+qUbUE+cSgiiU
M4pVlsUIBSvdBH/xWIttPDdEzlwGqd1u/DNb3Qd6AcBqtz5GY8nNDcCmi6b9CC3ZLRwR6jSncbah
/6ZZzz2Zo89Z6RbW+6JXPXQVFeGMplbp/MBy1L2swdM0vnVaj1iTbi570LMAnBaIETsiTX/X6RK+
fT2dIiabzMscRy0R3Blw55ZMvHV15q93SeQt8UB2nNwHkvgjZcwwyAvppFK+YkEfiERImmTF3wxY
K57O0HjTpdOx3Q5iBwe8/EeZT6xBxnnIqba3vsig2xFade/f71NywOwt9mSDy0I2PGzkPrrcuYwr
JnJvR15ETql4yYoFaj3TihLwanDIV8ItNiFooCdUbnyGCjbBPi4AprzlKU8vEVuCIoF60t+WZkxv
JbaTRud8ZJ/+Adx6ir7hKUD63JUJaojyXbJ8UmaWzvLHb9TXpUNz0bfkR9vk7+42ZXVVXrx6IDXC
EbMI6VjPo9ZwlAt86cNdGp3e4tZNKURLFMWadcbW6vZjYuQqEPQ/7+a7MwnZVP4A7iN4VK4pntoT
RmrtvhI6+MT84I1EYgGg5i5riVBCu7yEj42+f24mgvYZ5tihs8giiODb2twsQHcVzk6vo1E146e4
PmhhFLY/3FttHwconPVMygxxqD9eFNmRa/m7M6dL6MCd6KGlCv9qq2Y643eTHkjBAm2OjiMOhdhs
5glUagWf7q8miP6L3g8oqCDFeDySVNN73V425dKdTVPbSanmV+xXGN/UH2fkZ+AP9BHAAMCHmUTy
/rBW0h9N0yI5lU6DdLZH/QVREYbgyNGggnHnghfIFPOVTemV6aPFFhA6QW1gGlpk6fl0jmLICFOP
cB+cvtfnJ6jkjJaU8V9B+pzgHOd/SxTl6UIa2u7GcSyon53DLWY5CPy+cUBSgwmRepOc1KmEoQpi
jlIae58BLCD/DsZSeHeYDFPl3ENgzqv4v2g5A6t+bmeRIcehi2UIIcU+MSM1RG6GYVgNkXlyP32b
rglEnfMJ/Hd+6qcKUfE9RmELCdhlnaxTHyaHkqn0UOr/5TAPwzo8xWR+wBNpxoJMsw6vNpZje85i
xYCcIjeDXqcPwo6LsJtHCwuTcsmCiK2EpN/fTAV8B2+ILUYb4rc1hP/l1RutZAMyALmRwXwG7fkp
6MBwunyyJ9XiIqWXoURyf+Q3cShiikckHxb4g/AyeJpDSF/v5AU+lSl7Xe9kUg0ZV7MoIDlOf1ZE
eOHqcl3j2M/i3yWtTMmgvvyX18MHHs2XdP/otb3J99tVzzQwDWJ3IoftznGaBEhPkBD95uSIcyWh
gmvfBiHrH3JQtIC/sLBMYvmu83rxy+785JPxnINhh7P8w8eDd4ZBaFMg8IdSxg3O+tBW1VCLvJRg
B8K8Xp45TxkJHaV5MmgZTdHBGhKlIOLewz5Rc3A3JHVL0pUFSJeP2RWxtiOLbQ4JA6hyc8QnQCQI
9sozFb1wm0SkNCZE9awJubh5RJQiyIWHLOwcdGbHtPY53K9jxGGkdk/YnsUItgoua8yyMyTLuzup
CGwI4BYKY/iriVWcj4FhdfVLMG7ploORFGuusDmRsT8SUvdx4I0twzEHIPnsc8gxOkxlPiYuTMqD
FMhJCHPGHmBF95ohosJklnWO1ADWZDIDAc0X1jF3bFLaZzz18SNsNZxQ7z2pcTGFnzFQSxfV9z5S
kYb0mEpzcroDusvlC7J34OfiwxoUCUTGAua1Qtmonh3XbFhOSoiK98V+LMwd4t8YE+CKd5VINBCS
XkAJCID6ehl6kP+OzA1fAQL0yKekdW0FZ1mJa9vh9Kq64vmcaMJkb6UDpR1RzdMZideSufv6xoRe
gra1sthbWITOc1ByaWLwaQdWH/P7HQYg8fuZYD/NjihEE5LSpdRkz6+RleEkDawVd/ZflTkouT2W
il9XRIp3UarVhSE3e15v+9h0vzo8+EuEMvzvvp5A8AduCU5wVYNitXLqDSDbeGllOyPrtOq+S7am
nmQAuwAg8YaDLq5waraUTqVJcZW7aCNGntPNmM3UGTjeNlJ6WttrxxM7dROml8a0JtMG67wEP3c6
OJiDfl0RZcruUpeCXrD1xnnytuwY6OFm5T1f/pvUtl2JWXq7j0Jzlqfv1viMx6f8Fq50DlVwXJoU
P9VsQxL40MJ49KDcWwkfiqYWFV6CGI8ht4s5pMEW/FLnb9/lrA9pyanEIcwL4rBA+oya0hkin95T
BFFkCmiNT2lT1g/n7tpunvOMOAZ0hnkI+XSaf0vGUaqmUFrHxNwNRUrnlURRd4b4+jCOBAOM51Lk
Iylb3d+ewQwhtkikBt2jQGma+AzAca+ogHkFMSVNVUaeXXNnfXBdWyEJcT+PK7xiiu3EWPDMVGc3
Fxbq9Q35iqDLAfv4icLIIOPfjaTK7mD4PgQgAaR+sRRkMdVcoPtAazqCr07h1IHTyssgHxc0yShx
o2D2rdr7HKFiQ95koihmBwU6ouS0KizH4YXc0YTz6q4DQ+hIJaHViHS/ccTEb5EXii20zG/u8g1J
JJpob7etPRqZ+ZaZtbQUkui6KIYwpI9m6/BvO6J7nRsFDJ6M4uDqrx+WHOiq9wt3ZnS80LBYbi/K
aJR8mJPCcQ9AN7kJABlbsR2mt3WrThjSMwLUocxWYhuEq2xyNYuHuNlW891vhwdbuk6uy9P/+BIU
dvBF1DJVzOsGaeUwe8iheyGtn8CxJi8yzHW4TwCP6v6277ZjL+9NwCCtPO6JvSiRnwNvJnSuIrZ6
dxl68pXAm3nWZ5xltLA5PlPUSEQ3TtpvsyK5Wrj5npOZrkN6ZiTOEuA0hB+lEQngBN1OVVY1U7BP
J8BGEX0MKn6EXbkFQHpVXC+Hw3FRUaRO9HE47mRhUp3zgi/OvHbKA7IUjTyO62dhMho0GLekb3nv
A8Qj5q+ZFd+3AgXXWPponRbwPFOngqmC0ts74f+IFTbk2d0lmsa8YSNMjCEjyqIUPg+CASlEgxbe
2Z4fO9YlkyjXx7ruDEANQK4iqnci5AYSpYRU/l/HvxJUJWAAkH/YQYjLbnUCWann4UdYFTM/za+p
uoYn47PR2q1UMrJ1zfbc0zlcyFD0jC6F6uQ+URaOQKuIiFSY6wHCtAWu0jjALssiKcGOSiAxfna6
LV4IOKds8Exh5GYwixmbq/xTft0ywBhJcu56DQSCXs4pExArLzaD7tIcOsFtt8sJNzwn9ZGXVvwv
YKFN9c86mQqa1fwZ0WQq38laS4ObYye5iP15eqon4pzdW0H1gTaeoSq7mdG/Z0y24HXZT9R8mwdj
lH0FzFsvWQMvOm6vaDLgSzuCnAjga41gKoFcefqXsFRsEtQyCxOL2BV1eJemJDpMBEFAaUjc0tSh
hv3v1sVP1tAUxKseR7FU+jIX3i3N9nWT/laDw9VvdFk05Oo5aVZr1t0IvFE4iAvZ8K0gXXB5rjXF
PAHRbM6STpzgi6u8i6Z30yNXCStc/Lq2M2OwKV9sjGRuEThIq2KK2oPG4IAIbn8WHn9okadobx0c
ES86V2OrB90zj/VAFGMkmNojdfUlKUkotQh8tGPD+3VbfJMrQPFTgcpfioRv69h1kDipNdnqNRHZ
2Ru+JQrRHQhNH0pmcjeyoyoTW+2SHKbchg9UUV/gErAv4CEhrKblMHyla7/nbm/i1Y5qI9hpBfNW
bVcese7uPr8azpZfwJUS1JzeLssHy4PbMyVdhwXwwuqitNs9HeN/eeZ589wmu0zjl5UoQPq5OWbc
XLN7POqKmcXt538tr2avqEcfJQEqfMLyHxhtMz2GXw4skZTIN8WTzxS4+iERGNz/8W76ASu8Ao2S
Qkx4hSSxUUaQqqhbKWxM5l+TNFiZazhFUd2koGEeP5G4/uBqXFHzOYdDdyDcjz4jeCBhdKedrHKT
qm2FcPYewFibJOPHqtbB4C3ed9MwLnfmB2z/Tvk51QlRss14rgASZJa/WYskzYKDbPcQjDk9OiK0
d2s3Ik9FzbbmfDGotDmm2xPzfXUBiUXPbkVE/E3Zx420F/uWqGVcrYZJw3Rwx4KTDBA0f8bLIu8k
3fQCqhtkh95YHF8xrV43l4BmT44p9FuMYCUXcxLHd54Sb4oOVTZlJhDMcfncwAShYIR5UGeCz0Bt
1Zb4RyM4FAOrc03jwi1YrrHL7ttF2apVrfXsEacEOmClLJfaxnQw3Mua+yBvVvDUpZFdmVQjdjIf
PH6P6ev8TeHGLLgW+bZlTRdYVQrGng+2vk8fWQexRBjE+L/VFU01CwvL7ivQmJ3B53lUENOhVcbH
CAX73kusnH76wjQN3IxvHpyr9FIovKXu1XAlHPaPvBsS9PIXjpWS+wZuqjL1XbwqPRZO6ye14MXs
E/g72gLvlR1BpfFCpkY0crnkPonuTrM0x9+EziJ6yRP+bFORA0cL+L5zt2T1hTV3IyYGXXDWwxRy
No4MapRahueXYY2M0hIA66/Pr2b7Xo8OUKuoHjutOUKwHv+m0XHAUKrWIPQ3DIfX5vUI6SbADhd2
Jt1sjyumHT9jgJ/8bl7n7GSDna/6ez2SmSb5Id02cX2RaTiAPyeLFWY3hH5mZURF/a3L2UTFIBiB
RLVLAPhiqDKiRUUa7xtvDdk80027vYkWc0nshblRV4fdzdDCu24KpJmh1Lnq7/B6RTdOPWyljI2q
wGYlWgoC6o7CJoJAws9yGrWYZvn2cHLyyjEJoBRyFlN3bYD7WKI1xitrgsyNw1FWQqnW1A3+Ewo6
Uva/HWNwBrSPMV+NMOWcI50/Cc4mlpHf2BG6BFxnJWQKR3HQzQdYae1RkikIFuDF+awCFOX45pkr
+EQfwCD6arg+Fa3ugc9A4tXRr/g8Supy2tTMT54pnYphWFdeVktN74ExgILubnpsP//rnFv2jIrG
t7ByTkoiK164eMiueJxjjXZtypBAAiXCv44vuWVcQrR9iUj28BrxfTN0i1PT4Sy6keDQHw08Fx/r
19qheAqoz0Cejb1w0PcpOjz8lMFy4BtEiLVSmTqWVXsGzCUY6/2OUynMm96vXqSj1ABdtTLNXj0T
I1dGkxbM2i1XZx04ffvFgHVJ3D6V53U5+ujrdhmh3cMGPPwYCON4oUGyS4mdeGxKgxGeCAOkm7ar
ZNaU9PB15zGyWYi5s8ZZTAiulKN6mZOoGAqVXAoQzR+uSAYzlLy1eK/mQKJQ0g3eAZP6yrOx7GAN
tc6B5ZhnIJ+XPkrmLu2DEavZZRtOI82NyuElb9kGMq6yr7xNi4hG5oZW7nTeZ7HJYD7LWclJg26M
VM4csFW7v0eJ6qkbAbowb1ozftpLQBu3KDlmoFwrRfd3lyKwU6ZTMHK/ZE7Jw3T/C7TlPEfmeDS0
r8TkYkntkqwo4J7QNEH1IIzc4caLo6yjkEn9Gev4aOX8fCOk6Xwk+Y4Oryr6Q9OVAh5joqm+sSee
LOYfhOD/9wPnLeiB+8T7nXolaGT2xSrc81vXFBRm7CJ8ttbdKcZpYF2mNv7YssD2vWKE3dm0oW1o
JZwH10a2OJ1kl+gn0AkvOTtDbkmpZo3+AqkiCEL87cWCCWnC3A+MNYtKL47fz8BeDcU294xGB+Sz
dU4L5fg5UndBvY/etyEON/ppxrHUf9qjf2lt5eCiXYnZpA9SZYkcqwliH4wR9acblq0Ctxx+kTmH
EDh0UZFj/g4Pqe1BnN3eR9ciCc2T8sRBn17uRGEunJSalLn91BxPye7pmQSYRSOJ1xusY1cZTrCh
O0lSVZ8YUVAITemQtlaNIHQmejkVRk7qKrxS7aqKilbfZtgNsum7P6JrXfJr1Q2KFG6KIF9sNWjD
I7ruCVnTiANbG5OMJDHD6RfUhCJUwwBsIxxvJkteNaYn8oGG42wlGqCYindy9xbEgzAjGvwVYMUv
exq98uf9ezk2sQ6qDvbEkOBHAb4hDLslpnIgpLih9uAqZ27d3riTxfHBa2pmCe5eRHqtb0PwROcI
G+gb9uvDZgOCr2rL4ZkKMNaPn94p59rS2y2d7H0Tj/QxI3FDxIw12AmuLe4pIxV5chHZLch+Af4l
cDoNi1bQ+kQtUKDCrprvp6DKNscfVgMjoBpcreW/pIHu6f3d8lMHIJrJP3KQNIHBB47cw/JTB+iV
stXf57O+QpulUsQBL0KnwecqYhIVEj5eR2lvGNpRoc51ZqxhhRx6ZrzgaMFlE3Z5t+OFQ0gy1no8
DbyIsfxrDzy7VYCmt+O9gJEsAB347YF2s/AZEvGwJahY12iM33pTUW+YpvBEz0SGeRK/qBuPha2t
ZrcMgfLfp+CEx+lPC3H5nLdYhqIM5HCQhEjlxbouNP/BBDuUpsWcr04dgp11V6N61ExkpuL6WNh5
9AGPN9sZLJN4TdfmSB0JFP6pM4upASQkRH7CO3AQzAB2D6osyohpvNG4yB/vqkydkGnohO19VDCI
Fbjs7iY3St4HQebASGhMERIoEbX1Gpos/FdUlGqwOu3ysztrONt98Ft/Ol3zw3fWTwH9mUJoGNAT
e4Pjhtad39TMp8B7c7uulJa2EOSzktXd/5QHLocejznHryU//Rn/KRGSJzocis/+U/Jn0aWD66aX
Jm+bXoTCQQz6EGvZHfamQGa0/F5TmIC6Q+gfKrnHSfAeLKOEs0/IE4gxdpHQpcUvBay7dZuxHXaV
F9mwENEuVFBHjqaeqsRXb82rccsTLfK3fPwhlusPK/9aDOwZTOmOwy3mQXKILrMIxzun66RKnjc5
VRiqWmfWKw7kSRP8dyT7OmpwsZ+e9G2dParSfZxyLCRS/2LJd6PcPFrEU+OW+t+S7RoexrXPqJ+W
WsN61UGAktCEi2YT3s+9JOMLUZvwRUkD5SHVSgz6+bduxGZ5luT+XrI1KQUw6o3QwKAHdMUZzmv8
KYv+T/apPxCbjau4dqh5p1BTuBs4iz5EwCuu4KpY0niWnnBE7HoEamKLgSzKyZ0mfiSXj62Vjfna
TnYnOvGKCpZGzx2boae25iEpFKea++rA6j8hsEncT3nyjLQsF/5t3361PDYd91CKaSFgyFIJh9vD
7a48+yNJgnWTLJBknQqgn0P4clQaeJlcEIdC6+HBL20LmJfgd0wR3z4rvHHInlpPNlTNgaeLjdIn
sxWjuw4zBW6pExTFXyx/u7EIPZAjBj6/pclQ3ogrsXx8mXM/RkUqolNgUofLwmOBqVOZqJRX0E+z
l6DFudi2PhKds1gmyEc7b90bmHYX4/8pa6AFaXIcKFtIhHOlK3zfF0FfrdGuFYnbI3RHnRSD6jKn
EH3Cjv91pDozjRGWDugkHp8WvHJc3ucb3K7GEW+3ey0CCZSYX+lbtaEZPTkFObee4txpb5N+yJr4
cZkrOmnPfN5Fy6Mq8E5VZDZqh/8VjFj70DbHCsAX3rh0EjQWOSdrkUlp69TCH+doOcz3Xj+tjS9m
ZTQFvl1CyuSU7XdVANoHR0mh85u9cBLq9FZ0Ci7Rv9b1SYSCIUnlH+y+4oLb0Ylsmm3nEPu/W6IK
/E//yy1YxfJMMP3DhHCuCNE7mZMR/SuiTkqdcFmMo3TaYA528VmIQn83X5AO1wG8r0eeAf0wHjTZ
zWIfk8sbzVqfN8m9qtUzGjVf4uUkYFM2kLQVdtWjDPkjDqsWds32nK7VgWLxosIzIKjUNI1kMjZ3
1nrzsqtmv7WEM0Sv8ZUGyWBaJ27E4tv/DKb5962QqttfpkbwgO0Zphi2Y7Yg+tM7Ucg1t5Lb/LFp
ByCPvWllPM5Pn34dn8kvOwlfTbyFC8CDD3TocqMewhY1ohUdzpoj+EZ4cyI68zLGWdIH9y3U4j3u
PfH6xbIr3W5t8lcR5oAlkEdSW12WSw1ChZlz7IlWWzbGRnuOoXE14COthG+2doJt2EMDNS5+jLLX
0o2dW689y8K3rsdiQXEs84lc/jl62d60fJGi4d/eJ0cU3HkvCCzJn5Fkk9W4teCt4rudMUQ4iVmB
csumpDOkrbFDtc3cU07juZdGsgP61deHsuIgkBJZdoXg+RWF9mN544123Z5zwQ9SfzEN13apU6+a
O+ucPP0gaDliLcHX4zeXXEk2mBqmXC4O/ebfSUGXyuTVyHrc+HXjboc3qu8RCkcpepVl4Cmb6B2k
RUufvvy94CPV7DYxylBtmprkBnt0k+ydKRO7l0c7Db/tPXTBbih6l2QyAQA4oAByrb3HGXu0w10q
37MtjNEWWreBBlJ+JjntUVoPmXP7PFrjB8f0pt9VpZtI4NGhVPFjsJQWMRwguYnesnKYaYB3KMUQ
saHxMdNxJdoPpdD4ORF4HMQfjHZey0a11TTg8jykPwQ7PxV6mcl5ju03McLDebC+wXy6wfROgbEW
bC76SQ898Bp9oTvjWMNcGz1t78tNgD6dDe7p/70DsBFHmzqr6bkZAmaMYKI12TjMqKHwRwBr7/Qv
vbRJActlKNiCiv/CR0A9Jgm/4fq/uOLoXgKZYZOp9np0lbj1ujfUj1r4fdvVGpGs1hvpzmeEe6np
/c4RMHV73BGVwuG0aGmKTE7ftNKLCpLLNKbm5CH5fOrhfs96AwyoueKBbHtDVD33dd7z1I4gPn1Z
nYAXb24r4PyyjcD2NBU9HG5hyqB8AXa9pwLHsJGK8dslNe3myep3Ia73xGQJJ/XjL7muX/r9LfgS
nBqvbicNghBraDzcXE6Gpv7cCvTOcK/yK89ykm+HT81WP37PVOxyfo2LkBGY1bkuPqErHWLh/aDQ
B4GlIkXHhQ0BgTc1ar7boz/ZtasdkNxZ6zLbe4fBdS0d+IUWI3xpOLmrxjoNuCH7IS8ZScThmEZ5
IIuT/a2rfUb3+3p4kUvcoFwmeqzFfSimw1j7X0VrrbG2PACcLeDIT8NhjE6ifl/5rnYkTJdn8Wp8
52+V38i07SwQ786dwyYDzLMWnkjmzJ++Xrk05JAAW/v07ixn28j1U6/RvbJS4SuSmeSyqPN7Lmgm
GGrxlob76UrEA4rp9GIfI19bApka1ahPC0jo4p7OmPqWvdfFWSLmjn06a8yXFCgacW4zX4ksC+wD
Nj166Aw2cxYZ9rOJffufhCZm9cEEKjJWWu6Dm4xcWeMxf8qm5/a0y3jQDFg5kZY/7WsqiZqWJvX8
jA4LYm+Yn6gcE+1RDaiAvbyrMTPS4YbWa8lrzxUm5h3gruEwpi2gBYuR8/cYUGbLCDEu8o0CdDJ0
qVmT4JT96AndLHINE18hjoLnjv743d/2SBLs6CI8owkSWaQfa4axDJ/ysni52LUhTHRmlLbqX8+T
+JwIULKzbcVr2ONYTq8UaFjC+3QcfXxI8k/br6FxAq4vpZzlOVRJKu2XIwB85hoO4O3+ol++xFGt
so9bVEsHSAeSfpHg+UO6XV70N9QsLQxdXC0lzhCal2TmWiAtPddp5E9ULobvRpoi2u6ei12imQb3
2pkfYXX0XiUnSmrQcXN1aMntjndO1ZZf7H8HdQBuOeXXKwVPq4Gj9vBDjrelSsvK/mwDUdwcFC8W
/SDAM6KeBERPWKG/KKxr0/9dqIXiDf3dC0GtDgf9N9bTZ6UP7xZvVJkWxOyhevYzopE0eQ7Wo4Yi
Z2+6Eiqufq/Xp4SuWMWEQq96TkmGAHhGgZMY0sFxrDgHyWmrMcVd0Ar4TxfIXi/Wu4EEpdqr06y/
mtVhXQkgyc6lamJn6g3CI9tV/TsOxm0zTEE5Sh8fWtnCl4VIag3R7USDqbIYEW0bBBnnLgt8flHk
gPrDzKYc1QQGUlEw8aGV4hBEdlV6ma7abrxs+ALalMDPAhXtPrWzrQ5O22HjnAgBsvvPFigwcD6H
5NzSToDU7IAHk6XyaEY+IamCs71UtpOYotSLZgiCFAd9joO7FoHY7DH9eg+cNGeh1hikP8c/xwrp
3kbwevk3teb/pUTWUwfJ3NQ+cxWteuINAHySNKaNbH7GamPoNAiGqq+wFBeXBNf1cCTM7jpEyKlx
gN1+09vW9yZdFvYP60qT8+lZiMBZF+PiBTnmKqH9bJKrm5Cfc3Yu3Z5PHJzLkLnGJiW68npHVe86
RgODh5FhFmysCTXiEWtJ8LwGunwCF0DoUDMCC/cfrCcgZXYJAw5HFl+WwYAjJ44mW8YAZCCyORrC
bnFiSeNBQ+hdAXBEnDgNsOaNP87ci1YU+67jq7VrZ9dQXt6WaUzOPPvyaOBV5XTuYdSoev5Hx5F8
/LaKJ1FQgtcjKV5GZ//VhVsZMYB40RflPO6UTorWsm02Rip0EgoBnmLqYm3UtzPAZLqWjUHRQcI8
E/NirWMUKOQqAG+4QzxKzetq9tJoUZ0N+XWE5SJY2jQ6aPxIcy8L/r/t3MgiCfn6DnwDRHAUvQBm
h3Xr50I2WDpkXrvMH9YeSN5H0mFKzfX9WvEGVpJEHvTI+S1zNB2nId/Cte8jEuGHg1sPDMkdQLDk
gqB6cVKRWJA4Hf5cVxgVTQ6ms2szgsuUvenMcI5YcddyEyK1jRnv4tW2NwwqEMDWQ5xHGIvNV35+
VPRwMTJCrgEmAIjtKbyQLpI9tQtWJ9paoSfiMtn4XfD3x0BRFYyITC/fJYje7MkTBlhhEhf8OQz1
xX1iXq4RjEFcJa5LjQD3uqJN4M2R6Ha2wRzMQoo1azjX2L+bh/iFZZfXFRDy0vckrSeIAAJ9Npi0
u3+SsDzTG2pjebyBjJ4ifJ2GWmlIX4Dk5tAXoyNqucpRPQsyw36ZduDuyG90LoKsieBMYUQh43Vt
xddeEBMoDj+GhulCchnZbgyu4FlXPHmaCy3QvHbDWSaqgXZnJLrrPHVRUOAcGBzVT119ZdO7aqHL
TGVbnbCnLIJdiC2LNalZ+jVv36PKzxw5DJab++lqXFkYpc/sskXsFnYhKdObk58MhPCIJVl+hgFs
6y8m5VjUXO+8KdnT2NaaBAARSBG68iTEwtwkoqqukSdWn3KPMjJYrqq/fLgBwKDQ6xuAJIr/7dX9
VRGZ5kv0OM/safU3sroG2jLn2YMMXl+WaTfMe3LSxiGA+QvOt5dkucFFxAwqUSko16nO51du/DiB
flqjDFRwXc1gLLvWDxR0CjZN9otesF0UbahlU3nyMC2kZ6ape48d2dvKqpynGQNFmLS20KCXA7T+
x7jTfe9uSSTKfvOLT4Wfkr2wfz+RWKPEzcokzSaLATvmYDrvpGXykh5fB25zHqY6OMbKCnom0LEm
z4CGvwYKodaBsK7y2jAAfVyGf2JnOFb2C4rEP6hvwLq1P0GJxycB5dBKWE2NHsmau9vwvB718XZR
BZsw6YXpOFr/pfEhrzG81BnCM9h3E5MDr+WilHXwwdlgms+IQgnZkuqvzsS6L697NO8YcOOAGhHa
Mu2mHjCFkkuilCzPFeu0rYqSE5d6bnrw5mEVFXArk48oWlGiFDv8U43MPgM+60Xtih6s+qd4m4zI
ZAoDggXtlPbXUoYVN4Dh2/dnxKElX90ZV/f9VegjrOY7mI28vYH20YsLVmbk/vAE0zQbBk08We2z
C6Gm9Qm0XY33PfqxksilMtanNrsHAUOBk2gV58XsLnicWgzwL2H4+iXDsN0dn1eEid6oX8YUxudr
kaw/Of8eWEFIQFHzNAful/H9m0sDGQWmsA5ufV+lysE+ni60xJvxCght8+ApET77H2Jb5wBhd3UM
3bmliiruz+m5VyToc9iEPHx3+q4c0WDEvJwznqDotkJpm9OiIx77+QoxbsVF7cbwrwe+WFlbz6eV
RF2ZwJv00j50R88O+rTKpauxKBYf1E4pJ8/d++3760pVCtENWjQ9h/soaXkaXrbd40KUUu3T3tl6
fGLEjU7wpC/YQMDM8qj8OHhLKdhbVtn6aSFLSAvr99KLHrDmxubEWowTI33dODNWvu8jC6HvsKXM
Y85OOv25MJxMb4mR/j54/yLWNSdJMjFi9baoo+dc3KAqQJXmeh5iNFIt3OIg0yCir9IlHTv4Pde4
6CNv/VPFU+HyHyLoyALpFBQKUC7RauaZh+WB+PqlQtAjxclodSL5QO/Gt2F3QcMY8ERwds8KPoyj
rDC1v31DSDsmnJH4p/1ib4SlMPOISzK0BPvU2Qv5YxXsGpOAcE4Myu2yJxHRkkjepWFdHtnmPJm5
uQB8BGDeQc9t9qcnzbB3ptKkiTZjpPoVguEJ7csIwsMbzNYBgEUfu5G5fJRoj0xs/DSCxnppi1+w
QQpW4Blrbi+rA4eWs4OgynjDps+jaLTEbxhXwAjCoVaMDRRbcAjrCptiW4JA5QiT2wGZhaBP4pQM
sHBGaOWD2IRKRBrBJWInjvhl7fhXX77Eyf8I2kdSK9vfcDcQO+HyoT6pbwvAX4dFVd5QAVcwqfrG
8qNcQR7w1rKA4+YfGOLPqKR019Z/NRWZSYGny3zrD1wV6QrQMvT+N9m75xOAMmFuDatIpXEcrdet
DahXtZDMUbUlEQxe7/F8FTvO/RAnZ/g1cS8UHrh5JAZd94qNJVaJE3f/3G24bDBC+ypvUD73StQs
dwI9JuQ1+oc4JQNYkKqXekOOoL7vP6ecJKRHlsTcuY6Mb5u36dks3n/bH99+DiqaEAz85iPHI7Lz
+f5mSKDS+spfBNXwJm29SX82hJNMDDAz7NVzgnqnC8KDrmYe6u210mNAtDdWGLe1p2qZPMHxupho
2UFf585yP3A3xlQJtM7EQZwXiOOZ+MzRdyjwAtdSGwntl8aMMaEH0nh2F35ktOI+8EJJfSi1mTS9
hRbzrgmJpZLQEIdmyNKODALZHehBoUIVKHZupJR+kfWmARD/rC3od8sAMG9WuQ6sskLHW6ZW1u6Y
RxNptbBtoJIzJ3FgWKEMhnNIh3NTi+He4+gWzKhTLVdCgzUJZM16EZD+xHShVD2bC5+GXqQ8+9OY
ASKTGgDogt0xCNi5RqfzENJHtNG0FfA13OYx58kct2ZyZjZLDad52JRezSY5FzKGPrVXaOQEwx4/
VtlTwCdR9XVB03eQUGFhthecBwprDbZ86z0308TeMBmf2//n8QHoS5IwBVgA0QpFjUH6LNBeTg9Q
pwj3Vp7PnGavRKKPq7tAISqQHHhvSvruphobfD8Lz1ySnrWGm+1mYC+f4oF34Dc3lFJO8xOhHFby
b/UdugjHA82H2ti1poKNpVFkbXOVZ2G5jWaTcf0dU1ZSwxCl6oqys1yWPy3QQphQ8UD63BtR/jOS
NIRQ5c5m5oZPBPAWRh6vlrs70BNFETTRWD1vkEyPuDF27kZaNHyxDjJqR9bDpjVZDPledQkDaMSW
e7mF8PSbcnpPUZifWSjjEm3a65Wl2XlFui8AaHkcY+p7iPZEk9o3wKZEnZkT/sI2CqkQ2Nh2rU7R
KrvaPnDqFZijiXgNMdT7dNtBrRSES4LcNJ5vvYUnR93n77gRlA7PUSUZ9LVtUuRRXSO/7iypCC2I
bU78QwjBQYDmjL9PYQ+LwlKahvFq2JTIBt9x4pXRA1MJU+nibK+zLIKvsxHz8ypfODHEhPmbPh0U
2brvu5xYJwkRULUVssan+4B9Af/F0bekhTVfaa3NqdWMMrc4+222OmwRCnMe1NGE9ecfbZ39jqsO
flHF4pCaNE6UumpwbCRxGTeJt6x/2TEF31/XPxuUUKcSsWHCYiR1hQKzMKc62OwA/+MxbdTVTFyg
TcI3QrQw1npDl77QPQYtp5zcs9Kiz59V1odC2vAfuYlsm+JrRYuShc6n71So2OfcJ0M70S8BB4W5
pQRf+gntpKqBxE0d+yLUhXIlUUAsofqZuV71M+ERX4r92zdY8BpKOIzC4dSGfUrjK1VDZIwy/ulB
Teh5s22fMgfqTixz7ZaZmrO9U1PnsNzIu0nhzUJR6FeyXYXGl4M0OMyWqFdnafbYMGVN4ao7pJmi
gksgCV3SIich/6a7J6ncmnsJDId4ALsLcMmGwGmjvYY9p7y5kZBOxMEo15S7va0zfwCkr80EiwXe
Oo/H1I1Qz9mWkkLBv3qPGER+VsXXckjcJ7UaGjy5hmxSevOP5NEf26EUJ+O5RljIFzVZj5TIGdZM
rt+6kSCQB/38QClgI0vJs8ZedL6+/c0FEkeB1PTbwLfAqjc76vALq2o/wbkX0Fj0ntDKnL6kBycJ
iSLQ1qDvUDWXi1hKfHRE525+1XgbcNHUuVVoB6Frcctc2GvFXgTJd+dLLpApmcp/4Rymt8vxWZiQ
B+KKa1Gh6P2qMC964baOjVPfyxY6/sxm8BfFYZTbr3pozqaQf3RhhuwhsBV04evUxKwr8rLyyxzq
i4TDteHVGZz+c7g4kTEJvvUqHAVpAwUu9ATWzKDmmjgeCoBw4pOMTYSR2WdKfq8lFPWmXFqBL93f
28IHSIO8WA/KmBAX8bpVEXy3gRF7+xHrpXhRHnEytI65qwgRRc2oZ0NckFZ1yeOoCy4fvXutimW5
LUvIUhCCY0oj1HqmQ5TDnOvawLBlucMCnx7fhYfSNwUoxslW9DAROWYgs7XHv03btUU749KlIO30
6MlBPH7vpmdTMf0iUeLIysZunjkRZuQaCSmkXY2HAXBWrxFtQuWs93R3vAtRRS6CMOlTBnhwi77i
SRtXYIKVW6nh0SvPoV1L5kPnbuFDwalvcE2ykMcrZ6xMHoGPtLCe8Y3AF3Q90rh7E6//dPYd9E6Z
DbVrk7N8+YSwMRgQm9eEJia+maCfzTIFXSv+j8vvFD+Cs8T3ewBF7fY2I3vk3TNGuA4XFGrUr9fI
+y1vvhjY8Ire3/83BNiRcqgGYB8z0G2G+3ECgOa/jBPYtOizisB7oPUvPuTq0xd4meejIXUtj/V6
9k52LVaKnuLvHSoeyFVIu2/1UhsCkQ4+maD7unNKmLt1bx8SYmc+XtOsUC1CMgJCk44ysHo/JjGl
uEyyIlvsw8r8BCwRmzKDpXt+6e2lGk8/vGUN/X9newaZx6bmfxr43EIrwc/yar0ZEwjdbmTttBg2
uSJBvU8CpEDBZeIMNsN3OqD3EXw7Rf2jdmp0/G2GXiIFFFwZzTYHhNSO1GHF0ZiKxVS0BIr6w53v
koAGkP3F9yMo8Bzu7kbDZTr+aOq9Xcy3O/LGB9qrt3XbOCGGYMW8rNHSPf+6ScHV7SRQzKkfmnsP
CSp93R3xmnOF42168aLcSrewvHjtvOzIpr3f+rS6Gss8IubX2QKiYPLFGWglh2Z4oUEjc6MDVnA6
8/IqvcYmf1KjqYuF1EMXR5Mw2HEYfmwxslHPqjW4l2CXnDeBEJHR2B4laeZwOGJ+fA6mXMewfKMO
r4lwVFopdiR3/3t/P42yhu8aSOdk0uWQQh+5eo+Kv8ZmQ0/6N3BAEF3seOzWno6TBpBLzOcvcwwH
l3WH8aOtlW2fP1zAZSOGakoHZQBjHEDgpDtKDX+7pjM8CcnMsejOUnivOMKoFED9jFMo0Fh1MS0z
9WwUCAnhsjxaH2f2qSpOJi7MVGxb/V+CJSqM/ejG4FiHcIv/qLGebh0dug2fo0xopdkLwvwZ3VCH
Y0gj0bbI64ZpnDGqjhcwtb3uj0rcEfozfNVrwmYugm228vnffYSNTi4b6cwtWkm8HI3xMohSWkqT
dl39kCPw2HncP+5qgbae3uSJmG7KuFPBNJkVlaeEVpj0s8zoVFxOnDJOocbu/HedciDoD5AMNLmI
53yH9b4FJtTptEpYhASs0BFvDuF2kWf170RmqiwWmKVZ0pQyaZiDLlG3Vx528QN4VQMgxpj3YLo+
dQnflLlHvVpjF/o2GgbEqouVnMBrxo7yYXioOqMc7ZCryt6iOQGZYsc4C24K1il/fVZgY2k818KT
ym3CSOFfNhgJfyaHxoYAJzZ1G5D0C1oGCGdodxzoi2wAC/d9Q18VWtT0haekPs3iDbVxw0L0bT1S
jXZm+qUt4KT0ebpxFKX62hQQGdW79l6yNplU0szK0cYrDVdxzDQ4PMn3RdKUGjJ1GDt9A+v/XieT
7OXqIcGJ9KEJHvvLi5/BW0iLdwTyt3JLkEFuNRZMOZpMxOnjpS1b9VF8b0ohsi/IbU6RgdojjQtY
oih2N2fR5yCkd8pUe5IKikx3nB5lkW+qPRjGnpv2JLNySAG89VWF0tyxysbxZUVTzgNin7cFnIXB
QTRqga9gFzJSvuzBVsRHDI3a5D8rA1jGbWuHQKSPVaua7dgTAakeR06VHV6X7RVYTsthznL4HiwQ
MJTHj3bBbKQhst0UG9fF8ILCccxd5069q0mm5JuKkgVsLGGYRMXAP9LEVEhDSDdJFMyjB7NncDSo
CrT0boc1Wu7oeT12+aUn8Vj65Y6ubKx9Zyj5QHUJzl2Csff/emJ/FtG97bVtkJcWvCzMSHu5GIGw
9k5aCLo90CsJcVsvAeRnu6/YvOk8uQ5T7xxU1lMXx/fRCM4PYtZaqKJQHVIy+xMQVm4rxhtGZRrZ
ZOsC3t9uw1/ndPYSnQJF+pkC6hsnzheKqJeo/ay7RACSZahS9/ZbeFjZPAzMozmGCQk+76Tdz6ZL
8T0TSEOf6sLONmbvQbFYM0hHGSpnzcWyo7qoIQ4I3fra5SkW9u92snW5qCs92c/BCqk072/yr+s6
TXM9l34Dt0+n/DYCrn/FKL4HLzGBbFseKAVtygx7426GFutvJR9fZWUa1H6+Ceu32i6ncrpe8VnO
oLw+UW/gvjF18x/XBKd+WgNL4w74M0nTXJQOgFzYcrIVMg7K2O+h1V8kcLbXetRYW5IYw++3a+iW
zU0Ifa7IsWGXsl+G5EsIbA+a5wj11eo6VyXJPp7HMNSyKMaTL5OgLwjxiUBa24u7eWPOSsbx2vLQ
+fmFfJOdJte4Pg34F7lBuG/PXMcPMBeLeRhfktPZ4bWyBiUHEItemMw7jdQdsAHj/58esC9cA85x
pzf7VJ0oMDRoLD1RoBJ5KixYEjVa4SqY9q7rk4i2kZN0TK9yPhp7+hXxoGVanwmVyYySgpF1iQRt
6QrLc5vJyNyD68f/IS6FW+IBJPzLEIvRkGnGkCT49soF1uYcgQuUKjyf3P8pOAuZag1/rIjhbPXI
Dq/D/LFypmGWgikENqs67s7oI/96tessS7mtZLu+/bi5cK5mTKynZtYlCtu/OCbH6PM8aYzXXgBS
pA5jm03ZEclpa7NUoo3oKGV2ppGDWHEDQewZgQPVEOropvcZlPZrsbgsx8TbteEpdyJJ1DodWZ0E
cv3zgf+EIxvff4SEFm4HBCrE9/y8JnhG1ZYiJ/b4Fwr8LhVfdvBgIzyi4E5Z5FyLry/41H0TSCzd
wEEslGDJrTCetvYjtBSYixsbrwe/sUDOIy/0g24oVZvrTI/a3EwqqxQhP5otkWbTshJR9uhzow1g
DNCTvuMXbcplQR6ImnpuFMqTpAcIjg1GAghJJou+JGPnY8fH+Jec1220cvJUiGpSTt4PjFST4NUb
GovixkT7LKjbY/co+cdyFSx4uJS4kewKWI5JlrOTftDGKadtFi13IESgfECVbnXDAa79xhPLpVwS
tPKarB0DD84LJk7PCO5UE+EFyiEAd8DE/zzeg0oCUqjOH87lIUcWyAO/6/0uDBpTAg6AwKa69nZ2
c3EKLLBy+3aa0DuqHEna7F/1wI1p/lT8cmUcn3VuUG1ZWDb99rZGB3mRT9cZ/lakzEeKyXJ7ePnp
UmOl6jcEY7jfp6NWMP+n9rHuLDhXUVk0gH5pR+V1Sn0q7SaoQtoL7z14lJG506mB5K5gv7izXh4d
urAJxNGMCKkCtPJddgQuXh3sxg92voBoQYSpAeTLGlqeFMCgwHaIyfr/wavD4WQkENxIrlAHvfXw
Uau8ZgrgutgWUYWJuakp4yXy5oBtyzUHaTxCTPc85HD+lhVJkymUL3IcQmSCx3Ut6JZHixpzmdkq
tbSgQUUmCfzHjss0/GgaOwfvWPY3ShOZuj0D5/Puxvnbvahh9VDfwpjvDrKS520PfJ5AU1uk8E5Y
c5yC0kkcYwHi2f/4d7/3cA64knKeFh3vpwDPFab8lkSnQgCy4AP2qyVgtzTiTF5Up19tKXrsU/i8
78uOLYNFFAbzAISOWU5sNyXZmde6dgRupG3KaWswWAtAj5UNzD9Flvq8AaHqtnx4o5h6fD8Ys+Ml
8dVDjwjF5yCD8yWhkM5grnVBpnZ2wVcB0jk6zz+dzB8DtCw/W2m8aBSXlzZbYfz4BoCnL3AtsTTz
aMGXOFXDAQByFlyHBGM8+/fdo9LFlW+yuONbsCttKYjnlZkVvJzbaVLKkNv0mEmCx2q7jxUPuOOf
JfkZi7MlXhgSJUc0J80UR9jtsscjXxTG3kMWdo5U3A5yWDRxxQIDwkeFBTXmFGin5ag0h5czHinB
THROw8+vgn8aM78dvRvHC3RPCx8OSh3tLALDoZfgQJzSU7ysaCJ4/5Fg2yneAoislkG0Xp7jvcJx
pD6Ozwil2nRwhCvp5EC9UYnekeIoC5IinKeVVfnBPgr3P6PgrGJSi+I/yXzygt4vqOaDrk/GyXF/
WXvuvGKGLJY50F8Ka/euwk7dbFdiQAbKQ1kqJWk9Kxqsf+LdGdWojekb+7ab0iIMlWBtiJgg2kJA
XmRm6a1Y++1PkkzeQTbVrxUB6RK04IM16oJvSPCEKe259YXjzwa/6nLnTOEByTmqtlYAHhjphLXQ
Bof9QkrYyJ/0kGdMSV5UgH8mb6GPEozFIAOIXbrlyyk8h0XgADeC8N9ZWUmm1a2lmyP76ltuUD33
Ry6pdYkfDfgZFXvgJNwbbRstTGro4Nuk6gTbBUqGJyffSLX+0CrKLeQF1F7u9ZJYsWmXKWEtvbfU
aZbTwAvnXK1qTkGIhdN1rHAWLJW35fqCEYVLIWbFa1wnNgbaJ5vg9VTPFL/y6VbdQNYfDp4rNX80
J2JK0EfTK1/tRxr2OJX4Mwi78M9SipfK2LdVwVX/FaNa+l+HkqAmjbagWV5oj6FIPN82rdorNsAh
faBS5g44odM4aV1Tx4kEU9QcL1ZJ3feTLB593nVGEIY/HzXiFQa49QrJNboUWedxmXVnk1LE8erq
KnzvC2t9+8ACWpTkGrSUbZoVgtl1VB1TL5NL3l1BLgg/cXPjE1Nupy3/NxqQw+ErUHxQzgrjmlPU
9wsPq4G6osqN2JwFuvDpCHmqFfSfCR8iGCy85YnHHa8lmwcy4VeYH45UexrEXUNnBTsUPwjW0BKR
AnLD2FY6vVYK3QmYZJRgHa/KzcilioBk+MYsl2ejhCPNteFaaj7R770YPbAtZRshaNCk0pne/Sqe
SWMqsRGLEbba3DXQW6eMPHQCvJbeG8uvzndqAqEvxKQxNBRfJ+GPsCkN7aYIvqxHTo5BWBLrsqwO
5MsqoOhmyFntgaJYRVqLPUgTVaSVexo8i1/xg6nIWoKPzH5CRA8Pjk/XmNsi97l8CJ/BhPYwDeAi
0J33SG9MTeHl4761S7s6i6qGvT3kmDIUB9jI+8gPOoqnzgQZJab55FCVZhFhum0MUSx4H8nK/prR
DUPOpbBs6xyAEfCN5kgpvq6VDBPGtkB2Vbi26Z2xCzFcNqpH0xX0GV+hi21EbboUSGAbw+Lkc47e
khtyQRpkrprBhm+uxkdthqqBt+KufLXDCSMZU0WcS86V87VIgA3vXOAFpGsrPmm+2gXrd95LaWOa
e1hTlawTs49jpr0ih2M+kFPRNTbzXlgeCIYHjFbvhCmHrbyWRrpJNHgmBoQ0HzcPcJSnExju0TU6
r1L67JZuJv023CIhm7V8uRDyNqobQOYXxnUGcnDj8yLmqOWsDrp1Xc9tqQfATzUyyXQlcrmYm4NO
gO3kQiDpyFV+Bdv8NyILsYKWjrCmusF8YYtYe0AH6oNyylzO8B8XXchSNSKRA+LzTwGwK2aDn+4W
bifFaCptJcDxh7F6P/PFfiIDpEaqgHOfp0OnP9DJaImjGWs7E3D0gM6T6diMYmRWl2h2y4sv+XNy
741kwyWJISr4FvCgqlAFsmFJtcrLF9axxHOi8309kXiggvU6hBus1mw6EIWP8s6jP8yvZr12CLPY
ZSHdFvk0BnUYJTuVcQEdycO/ArQIt3HAxcNcgGt6P0kWQcBnkmPy2+zLnyAag43HPS8IWrflo3Vf
lRzRac9EZN9and0FgVs71ZuBOkgzjdz4Ba6wLssz5hX2PVTzWWZpxkfuKZjC0/AjBYmJJNFSU2ye
JHyv7BpxfjD9tBflXs6Ohj8FoRJ+cU7W2R+IMVXeDf1XWEH9KEVpyn8+fAAf5x8cVjYrdqN8HIym
1+PGoV74E7DFOrE7sDtuAJ0uFh/mYxn2wCUIkhOOI5x9JU0FtykWHD70pABiBBI6Z/J5KiW7p3EC
Iv/6mXnznj1yYO+Ar75IsPXblw14GqstQ8OT7YuiIoP/F7NSNzGl9u4wBOWvcRcMvQkmzcSkwI5X
XGEdosE9sE31HVoOFYiNqpH03K7svm0IOiZs1xlmCPf8KObd1CLaUW0D60Gw5kDloB060YwPwi6U
VDwdMw8jIu/hFqRge28PPAnbmElr0lIiLpzkV9nMzfxrHaPy6FgKTXSenUOfpNyMmrM3E1kRHibG
/mhOCHOngkVcqv12mDU1sEumSexnIQtAGQzB6w/vIA4x7thvVgQ8mMMohnBTYBhd2l4ZMROejYzT
G74RJRaQ5ciCkTzY4Y7tjESlAhWKIOwGoCsjvUkU+q7e+dekUGseqwkmuLJ4wADn9XtNVx6RJ0YX
bi2uhdDcV0r0E23Ltl3NUOjiwjWi6uJ57cUPXiMRuoW3rtcUBbj/maMd43bNgg74NgeFwugoZ93z
mHe4JglpTIkhmPyMhcinzCfXlHJD3KkHExCXMdZjCJDU/PFarSL+wDrssVYFiS4kyGJH8vnJgB/A
pmaCmY6gM3MnBAw8SUxfvXo15b1/YL+WuVzeBCELxeqnr+CU1yBzqSRSEqVEDOJigfKn7X+UEsl5
ksp5vZ4r2MfyjaCAB0ftxjtLh84182lyhUxP5E6TOXVTSQM8KmMzh/YnKIcgbnz3DICsMjus7Lva
hZedMZ18KRpfze7U9khgn9ywGfJeLP8umyT330mkYoOeLPZjvcV7WfSxXhuzfPDPAMh+LiScdd+g
q087KYXBU69QjlWaF+myjSoXONJk8ubdzd/qxERSKHEC4IV/9cEXPbRzooW+pcM5Fq6ZnrOHLYbw
Lf7UR5IwzFYSZt0mXDuWuXiHpNPw5dosa/5FcB78xVX4bB0UQz7LrXuyvX/m94BvlK6FJwfJhK4g
mrlVa/CZ06LhoPekdUHV5cKz5+QhdW1iGuVitJn8xU9o5n3Ykgqj/Ra0szfQAneydtsfm9dOnPcx
DPw2beEaQaLkncefUjw4B/l4V/JdAJHg8ilREZqhzLLF9aVk9GFWZlxMBYmvG6aZkH7R/upb20wn
LjN6ZqS/oIS/wUMElwIMJ3XlJWn/CItniUqm8vg3MVk8z8bSXq6kPoiBLzXDP8rdvKD6aUsyaF2N
Phkq5pFVz2XQR03kaBKq80be1hG8Ab9i0AqyYRJNTaKw5PsqugXlH3ChafR2RfsM3BpuWEmz/FzG
wzHTh6ZrxCQQMY/3Z6TmmnmYCmNFu4RwPmMmLfB1kIfWEh8zcM5auQjDrzYb+xjEXb3I2pwby0P+
GC6MTLcYj9ft/1fK7VfSg24R4VFy/UcX0svvPc0nz6WuUDSGXpoBMUi+l47C7LHQYWSyGKgEy7ZU
Mwgi2sTnJ8u2LeWQoqB0n1xAwRhGyoSj4Jcairrf7RKaLC+JA8EgcbXVqd/j+YKIwSLl1aH2OKFx
+SYc7UxvxWQ7J8eEsTCu45wU6wjRq8lX/XiACpAZeL7tDZoo5EPvAoAKqRAMZcbUW8gWrdTSbVIg
ceasVzCxAq3FM1PK3XNYaOEc4KfZ9pKk5/aaEdkNy1DNvH2+PcehnlqoELOvgFkvw7jIFYe8L2Kr
ERaFQxdG4SfvHf29/0Fl/7HwTja9OZE0EHG+CM1PjkoNtOp4ZJ+vF+4jhRjppg0LHXxlKPXM9gbt
9buicDxXs1M+cCrrXk5n4fWsW03Egq68/EGPyw7M5pzUii4Lc5qnp90cmf+NlybSkcVQ7Am0ehL0
Oax6a3BSANB/27+YFfmTdUSnr7YfeKYrlHr4CTv0HJz6Ft42AAgKelqQWQIY8ozVb6YogLIyol4H
IQlYYZinLfQTpmrrpK8ZMFh10EDDjOw3hO4UsJX0zaYJWOrwjvxjiydU3mq/kCEwgVXk9bJir4qR
2JYv0hAFDKciBCvfzvtJlPu5BKtyY2scv45/v8Q3vHdwI9lZwGJmsQqucyxUThBvWL48r1b6d3DD
coWOFhIRDnk1xuxKf14mxfmlhhOald81ks4CoGLCXAkYbtRWCP28Sj+MTj7/LbdAlXaBpwURnjJr
yUT3868Rn19oJrO//6ahc7fQJyd3weA+fBdeZnnffeHDJc9y8gnMwFmz+KqiIfMdJo9fJvMzvKgB
BLTM3tXjGCzgxorvs4auTLOF5LJz3KmvSB3idLgr9gSHWI//ciSiBBkfBbqZM1FiBsw2Wl7VQJGE
CilPgN13pu6HLE1MWZZtVnsH2xZxrEfetOKaNdIiOyZmCHvcUdwaU+5EaLk7h73s1skLrJQdkolS
3BkABMPz9TCZBGQ3x5bQggZuG4tJrhFQWTqM/ynrM4r4kpiy5c8M/7ymZClh+oIbsw5REuMISZQa
hbYX8hdUhegEEV+dHVIc2KtG3Zkw56Mac4ywIMxrlqwq/PD5whrvQ/xWj9+5/ojPKHQXqXf1+ECJ
x1AV4CIiraJ4vEyww43VkTPKXw+S25UPNAA7KqYrmPwf+e09wYn3pspTgJEYspvrM0G4WC6RLTbi
VRE3GHbNu7d3RjOviPuwL5McRRXYfZAOLSfz256tUgWmx337NiFZyKwvZQfSLrikHhCa9suVkOTI
1vfUKrbNO3EIGmQRveBPtAfdc0icwPw2nZdJof4JbV+z3+i95CphUzTIr8vPHPQB9gHMwOUZVK3p
cb4KuhqwnrUk2wA3yCPHTAo/Wy9p48uRm3lyEAA0OjKSA8PP0rKFdZC2VJqe5hE2GYALDoNEJV65
VgwkArm76vhsz88G8Qwwy+T7lbyix0CCi34L4gXtojOJgIWt5EZ+5NufhSPuAA0nBnk6SCPH/Jvu
otXAf1gR7xFPFVBScLRhaYm29HBHxPaxf8x7ZMtEPQtgpiwCS5a5HDSult8P7ITNw+Ps25S2baT6
fLpjZOyox2trqmX5hZ9IrS54HiByAj3rPMLp0ynVvkjMPlvbqoLH+XGioHg0amJeLBSuHWnsEdKS
CAUg1WhFX9Dq4WdragHn1y41RsT5D2Du2fA5Tvfoa6kNhWdDT5Lds5nwg7H9d4WtI7TdgoROsaqV
LD8FQHELHFs4mX7bZGeIzl4lvqzunDoz6EE06aZ0hF9VC2pIL0mu2rIWIaTv50MAS4lm6pkPndx7
qIJkl4BBJtuFVCCOgMEHkUx/6epcWveozNV+QSyMRidgOMKvwM7Zri6TMH1VrsAt3dFoSxzM5rFU
0YpOExT+ySbKubu0cZHkZsp5qVkc4PgYleFOjSd7RfYiIYd+clfQv9e1eKsDx2HnAJNOTkDa/t2I
dRlCwIZllhATUwhyOKBRlZdg3d8lGA/Hx/JAWqLN/GzeeeUldGUxepkqptXV4pq+fusDiHhvwrxd
QkzJHQ4U9MFEsY/SZyhXf2dgjmVL4g2q36WK5rsSip7jxUBdXrjqTk0kjGa8a83sXFAsvLMXQrtR
lxdwsyYH0LS1CvGJ/rLr2mJ1gTRYyM2rerkWrt14hG7GN/FmItyHNHkeUCtTzLUQazZvnv10JhYk
pbQRMe6cdn1ZoryuEunZte9ZAzTcalRAyZqHVjVAeW3xvqlrc2I3ajHh6HACJX3/RKLD8Vsog7m6
LXmhzy+Su0PEA1/MYPIq11Ksa9ZU1KRA6nc6N+Ck1XL7r9BZdu4FPjyk+j8RInZG+Bs3auuJBqFE
5VpfNopSbilgic6q+oMwCGXCEE6T+uaR6E4eDIUA+uv3jQ3jaMPKtfNmbEfNlLmpWdQUm8DM8yhR
5ZV4AydNH+hOe3/xbw6cmGnQnclEpgZQGKErkgBWcRiEfgYgI8BMmiGPnL/NjHJJLDSPl+BusE3P
59mtqvJ4A1QFUjIVDBB6O8pIPs5YpeEDrjaN6EPLvO+BuwH4gwIv/cwTNUcOvv9liKz1M99QaNBM
HfDHmxoYJPn8eW4yakDZii/pncTox1edMpW+QSyLPwtDiC7rIZR5xBdzcQxPB8vwQ0Ts3ngNW5AJ
hQFZLVMRl35oJ5oVkB9OnwhkZ8dMl7rTmmWjD1CQTu0GOx+yfDcrIuYHy7gtRUsqCcQMlDzc7GVH
jSIvnRtRbhwROtAQfYxfn1rpIr+/pbCOYh13v9UEncYqH6KrxxTSd78Qt3KN13TOokRb0sEzc60h
1bnQSwXKDt7WHCHXoQlqV3qD26LKMFpOvJmGS8ODNStFZz78gASKtpnkc1oYaPbqt6o7R9Iu1oRI
/RFyagBWbbqcoRiXmLPln4ga+6AI9CdnJ9jNjqQ5ax+0CFkBJsj4PJ7Z4Lh1F138AtTzqgd7VD6+
fAMcgvkF1O2FIbIHtXw2xohz1eJD9NqQiByRv7prksO/GJllY6hEJffHzSzYu3svOo3qKrBEoHvP
+4F730OCPDiiORDcvDT7L4ILVg4+Y7yQU2y99hfImqsAatt6AfxP8NVp9lQnKTXLdvjxW/y1GNV0
I2RNJULSbBPBr31s7AvkbuXJSe9B/+FrtXePtQAQe56F0gnqnZvN/e1uL9AfYgtH5HNo0RrnK34+
26wRyGQTyCaZDFfjpegWfjl+hePCKrM9CQ+H5Q3SfCsj6qCOVqjf4UDy0E0OnS27xpKio2oPoPal
iGrqJ4/sM4li9LIMaEGJnuV2DenG9gdNCP72SvmbVO/tmKB6DTw6Pom1kIOIjztMUey0667Fn+VK
W+XVFtQNxgMovkpTVo/iqcSkMtb0YEtsRkpGGgK4D9yJPW7q8xLkbYtzjV47+zPe+k66h2PYjhZn
WbKMogqCCL+/20DR6JE3lcCGZPJ9/7T+jkOXtJ67/yrmtZSWwXe6ZWDw3HBpYW2xt/kw0jy91Sb1
E2aSPvQpZlHJSoGqI4WswlR1Ly1h0Xiz5+tmFQaUzlA8iDNBJ7WWvs2feWi1Rb6R+shoNACGX4nv
1CnnVBNB5fMeMLLZaUYT/P6uNvZAauq7augeOf0EgJ4PeyFs/N8F9tnhRCDR/bcwGxJqwrJoUMmf
9zglSdIL5YYSlnb3eJVawst2KrFQOwZfB3t2zQ0GCq87Or3KNWcB+9s608XIiDhMvnyqdR+H+lw4
5L5z7ez3WYzLk2VLvlQAlewQUURz8t/ypCFq4X+CsFG8p8mVgeGAAlR45hu9zR+Coqhh0eaHUEdF
5w0a3DdloaaSvPfz4/pEqA3655EkAAXI7useUMq/s4AzWPwGzvgmgusJ51Nd7FNMVWYTyPNoPSMg
shaOPtqm+7K3Dt//S7evOD6GxWlhXpCKBDgjurHYWQX/XluNS5lZm/kXOuQ/nvzTLn6IA33Rmw8r
35MjwhWAvSaQQdk0mzE+mEkiANSLDGX/1oJjc/QsvGW+O7FV6h9YX+c0OKufAGr1GXplAM6Z/PjO
q+KiAGHCQKpnr5Cg6xsIZeyHSxJBPctHrn17cFEUcJQ4h8xtDKGPVTOJKdO9GgWXe5y7V3deJB9J
ojkJN8IZClIS+pDvkkVXLYXiC/4n1+sWy2pKtvw15iDSFiVsUIsfHnF5Ki2rvUteUzn8F1Hkh0Yn
m1/6MI36QcDSqbRPsun5bf5aOJ5iAl8FXtXzzokKx65AoqkQobIZPwUJAZ4jMBA7aCtBmYOFfaEf
YPIiTSd/yLu0KKLdFQCO0tS0DlsCkn8qgV0mcBNxxzWrGHNiE7kbH7jOGq5rVIgmGWRxJTN7wES6
+REkubg/ZYfTnaVT+FgSgxEvfUX6bqiWGo0KnYuTOqyuKsGGT0H5YO4Klnw+V8rtwzBsW7WQYehE
vKePy1HdFiViR7nr7aRGhRg3GHaUtFgtJLbmsqaftgH/O73lJwjLxUP6Oq+c+QNOGHxC8ozeFoB1
YiR6zqJ/u/LecSYPUaJKtXIEg8/0f98CldOpxMFbuQObAo4PUMEHDyGp9KtEJyzC8m4YugmBnuKG
wEDXWGIPy+/+L4OUqcwSbSw9iesj0kGjMk2dmhJjVCevcmVdE2vHrriwnEPiECXWci3MGLlkmcEC
ia+NHKl22KXBCno6r238JEpbttpQQ49orXzG33WJvlDyBFFNcjzd13JXyEgRkbor26tvsjBpwvz2
HbH5BXg44BoBSxyKr3FRr5W/h8rzfd5NthNPt4PEe/SSAYpbZrQqh7y9ZwGYR1OOQTgnPhcPE00y
o0TRO+kSMzqdua8537J504TwkSAtZfk0Sl3OHYM9reZbYDbYZc2kulc3MQaoqf9k9gYNPLf68VXR
GEuVjGEb1FdI3Oesdr3JPbx46jQBmqEmxW/dC/w/KDhqc7ykF1fgQTEGLHgn327ooZo8z99//Yxm
6KRV/Ee/2syr4KFMZrNhH3r9DdsqaIhJ7tCFJXYHEqgSurBzYUXOBDr7h05t+B0r0Bpk2PbaMUOC
H/yNOUoILa5P04+RF2X7qj/H9kj0mnQJw54MM3tCElrQN3Mk7OZNSf1AHR/7Ylplget18TJ2vW8w
Lj77W+obWosPYdhASrRVF6crtwoLu3IT5ThM+7YNlPVFXdZwYAVSHuvDEIQsEWqlfYZ5HacLkgN0
HigMloDACBuFCoQSq7OKHv1+LNqi8+VhCR5uKKwT8Whtbb4IMKlDp1p7phiko4m764sa2YjRoPMo
f8qJ4eamvab7jdNWVdyQhaYIXJbz/ZeGCKyf8felbVjMv/bDAbEIi1CW7w55qi95cMHie+L43ps8
4sgRloS9MCb5L1zg0JYamVUfnaMLKuIf+SaMGEh3sZQ3d2LA0sEJd/Cl5L0MjgnOMsKcGhFAb6VO
0SjV+yInCfbV2LMMNRbfNthbJ+hiZ/vdcvFdp6HNIlboyjgKDI012eg7vXey8et0TUBmDRvw8Y67
mYUy/6zLUHXXO6FC6GSr4usKrwvx18Fmf8nCXAs84gIYvok6r7EkNNpwUM2qTMoMYhEappX8SU98
fJXmG0J9bfLwv+6cQOJLvC0fjZ1q2R4bCFleGZu6jONvzRWlTPJHvssHulp3soKuSg+9w2d/8kDb
/cN6+xX6I/nNzY98TuwNROE29jKR9VnWddTgrPQ5g6+Xm7GPx2dk+gFzyQjTQazNJhqUdMfCDxvm
k1ODPEQ2G+onl5FNKItktkBF8QMBK5WGGdqE7RjxIu/fdA++WSMd1KtIoduFXJ/VQtMyWwIthxak
DqYaiwWuGvZNe+FOA7QNTmVnQbhscww2FO7U943YlUJXdm87Q6H11WIhsPoBHbOrjSX6wGN2Nxf5
fFyUxPX2bPmGiQl5eJDDOHcBWI4qFJrXggLCaT/umG2PysmikaUFQ9xwa1iTSJ9qVbZLrKHS3UzC
fY3owTsRdcAmipVkiUwCvz6dhyrPxipDegUGjx8Gbti08mH3HoTY0Lg7X3YqAzrg2fmmCvj8dNn1
VN6yKU35xEirdXOFLlkkqjxYkpEK5z9W3L0+vYP0oKXJ6pUBCeF8xbmmwdJwp0oX8T0hDF4JYG/U
jMPysxp7p6RlGjiJ628SGhH68LvsOF/FSSWM4irYckF4Y4lweMqQscZE5nRhtsYcubOqkTyUhkMx
nthYglJm2KaVFxm2zDNcWjyuRevzur8MiVc/hmZ3XQwJkQTKUnvDDjg056YFBeHa2LGqm9MnMBSg
9zNAxww0l36Pp+fKbp7aBWSKytQkuCGhzwqK74ztNZqXpqRijX0RvFj8eXUgVl0og1q+Ow2Rs+Qd
fBjLf+8R1/l7TgDklJfYCgt2zzlQ6taIU2Ij0iBykNUQTlYIg6fOWOXUlgs7yQ0I8bvlx09I+kB7
dFwv0W6sROZzVABC6jiIVZMNenVhFJ39l/WEkx3WDpOJXt5C3KP8iascGgbRi1KZ82H1rToUR8uH
C71nB+fFbsHPEwSIOWVO66YKZakQD+Ilv7sYXQ44mgwSXhFElE5a9oo+uXphVJ5hc4SUTjY1csBW
kdDZzB3ICMEOuHQch+XOx2Hpz/CgyQiz0cVXpmNqjAVzvM8zxkQnK772TwxMCDP+da/3uZH4wpJf
2yyVBhO5aaRljBoFVOWdS61sSB4ri2nMH2aXZFoeivnbF1DAPqt0U5R9dmvcXnn8fACz6CQBejSW
3TOwW+E7Uz4od0HeHOWbAk7/lNfTUYkeGlgGxBYNZy91UVfqgYVpzOipt/lb/Spv1arASc+GG8ce
wYd+GXlBCdUbJTu5tOdBVSxpIrLGTbWm4FlaYr/53cfr1uk2ORohznb7VbUUU6JxRZsK/wwrOyD9
n/b0GZpidsjNAt+pK1M6hOChyV9JcvMsCytx51MQzd7B7BkhrS5pLISOjTRYT3SA+lcSRM+XMlZr
/fu5kQNRQDYQCWN5EuYBuWx2dTcAcP9EGP6rmekTC0uJmVUejzlXoYQDTo+oSKj4XXftnlyR4QuT
Mt+/zYnrPZ90VWPVBTOMl/3ezbezXBSd7ZaLv7EVNcXbCEq4/56aqW0SHVlrZy4+NkM337rTZyPE
X+emPSlPTuyZtKjCTR7JF0UsllwD9lY780LiBk/kP8F8RjktcoRr7WUJOD2hY+N7QDAyN2RP/3t7
s/f2W+LIrJvlWAbjweWGdhvUJq9xPRu39QmNXrqxZMwXXE367yflb1D7QSWWNyBHU+NpelD/0oFm
UW4lI36DWzuJ5avN1p6m6z5d3QNOCMEegfqa8Kfh5404VTIdVZaNtP7WjelpXEIFFmVdBwGOOduv
FltqO1AOmzI+3rYmGeNx/IKRw4Rc0zGKT3zrJscUzGhJVvXt/RjBRKyM2HOf33pS7leaEHZbw5D2
i6Wfx1fJIOWIpnHsTbcDPQClc8bnemOmMlEC5CQqaefzKVqWlZXhfYXVPqkrd0h68caiRNfIixa/
p67dhB0faJkd0dOkd+L7QEkMmjkIyqgrBFOWmgqe9QeNtwutYtPGfmmpJgkHTD/T3TyOnI4/WVDN
MA2uJy75UOZjCXtv6a7eu0veTEPWlzJMr0qO+l1TpAJLCDPA14vwPnLs0U9Fc0HytKdh8YdvYQaZ
USTiZqcUwLxikGTAFfkBT8C8l4Obqj20vymF3IrqTPa8fQfaDNSuMIygPCkQ2ZXQuwPRAB3Ep7iF
kYbsTT34aFyG2uOBkjCLAjmZHDOHkn5I/B7nTnEiJF5esQn1hs9Vzzmi9FMl91Oj/Mrnqe9xxkIz
mX2caV4SoE5rWm9PkZ+qfcw6mhRy+dfL0WidcJbAvz6jcidi2c9K4EblWJDphyeNGGlHPjqmfg5O
TYdV4c7u1dCbxas3sxlwMFE/JJKa4iTVohRtiLgqzoBe53e2ldPdTIHglMPLK76VRav3mCaN06Xu
Pl0uX+Vx7mEXAfJIQ60D2KJPxUoiaZGuD0HTj/xacJrklgDb5lkNm7XY/BhnedqNEnUrAwstqA/1
ovjnDMUtSQw6XC2ua+SY7igi3oIcGWeKAJXGWvPMzzaEh5lV4UYvsLbSVohsv1EfE9kX4y/vBXK7
AX87zeeYYeWRW6zu03TZ/LfvMmkdmmgocnafzMwWmj8T2lP3seqSdH6bR0V+FHyabtxiol5Eb/Y1
MdZ3GA+f1mMfvAOQQaN8BXBY9qEZRMb63UhakUoyy5ggXHuKRX4oOQbsCo9fZNDYoqA0GrQ1sLJu
BhRRzcpHRSSohEbAnu9wt3DrFhGZm8Wpj6+OvIBKKg8rp9r2ZG7GzQUp4fnpPrwdivjMfOwrZ5Zp
aHdNtoA5f7qCZLMCldY2kSIC911CcEKcm6Oqq/TS6NY7vgXVSp2jNDEdJvvRq+8M308/j7pHybk7
m56Y4ENoA2yxL5gmypkF28LcyMtB7vTLwZ7oxTTdMwjsy6Nx0oubhe8UevSSVVaV9Qq55/HdTCwB
RZdVsDF6baLbooo3YOLQgCAmiEwG07YOzNoOobMOyhRCuHezPhTiaw2/lQHZEx1bW21Hs6UrIH7Z
pWB/PdogrU9l+Nc4+0MVFLOVUFi0FGFGNmjvW/79uqZKistosnMk+wiiPuha47yAIcXu3S41AeAW
ZiRKIcy+xNm7QcLMZI5mYj+99VsMtsUaWWVAZ71EcT7uspe5TUfamC87dKLTrTm39JcRLKZIhlFX
euMHmTFt9N7xcMzCObQmnP9DZ2t3phIF5HrI+jVssER/v5XCSiRf7hAFiW0qVKaDBkxrmEJ+AiL2
rdfg9XNwDntDSJ1JY+NJASSVIr7cMzyVM2evVh7umuFcgELyWNon29mex0qzaBb6nYXjuLl8pomr
dI2qPUw+9FEV6DpT0CXm0Y4jxV5qV8BkyTRRqCCDg2fDPIlehUCn7DsYTzXKq4/S6seD9W3Y3QhI
cQR2kxgJnvAVlos7rEizWTttKN8DfBXXmzajRQawn2ftm917uaddpCSpo7et8US162DyYxL5K3Ow
O5KcwE4EpZc+qpLNGeWXW9/OJIodSU7fCiFOa3sywCRSc/XbTmtT3s5HIQYnC+x//J3SqypAiv+H
dOd7ySmdHDWm/cAGPFYm4bRlawsEqIF2FRrWuSKzyEGY14sqKOFC83g41TwiLhv7+UfsOOqpt14J
mSAa1N65wB6L+6g3vLUF9Eoee1aB1AXhtyQ2AKF/0tNVHajqbmdLPRLoCOXVa5kfnfzS5skuAVtq
amWCi9ktEBIPaO7sgSDWi0cO9GbzubIs24ROq9ritHMlKH1mfQHvd3cDaRkOscXd8RVgWuCFEYdZ
foWUrNhE/N0QMT8pV1Ha18mQOd3QKn00EW4mDhoP/tAmb5/FDvCbYQaTpohUmae9xRJCLzL+VYIT
Digzwqz56ypTMCFa1ji4c0WtT1FxOQYMrvGcN1MEqdefTWSI+FCREyDEoz8MiGHVEaOL+cMIzVOT
K1Kfbhz91DK6NjECuhguVXqBRaRLDli0Edl7lk4zSu/K8JPemEDUazdXLTmjrqDwa/LLpXwyCwBf
N7nx2DaVxkoaKZGDY+XPeW/jHPsgxVOOMnvB1GoFeQ89jV7ySc3qJHEi6TTov6kHzM/0WkWUzVXR
ftsJk+CTUbDysqDWWT4TZnq153MNmLAGamWRcmEz2CrjByONLNVd0jYNDAxBYcKDU87ra6kmp8HH
kW8NXO0s2tr/WupDqDx7jX+VeByw9TSImXvsDrY9qPtjMlPi89DoBiq0oqkUCV3wTEolR6YCSBBu
09/q4EmRITurF57dJbmNOjLzKYRAFh4MAgSqoa51tdrEPnsDUalfdCT12NOfvTmwZnsvEGJfhBD2
WLW2dCyrkqE5+Pa6+X+2TjexjIMAxJW/otPYUR+2TVcrGNXnIAzl6lbkZFG74X9C+F/HBBghCYWy
YuiV0i13Ea9RYONdp23QK/4/GPmJPiyzuafxKludNLnpOsG05F8rjRuXMYF2RNanIOgadxlrbiY+
VSKoYE09k0vjxr0Z79BKGHssJIjVGZCGz1p3M2wLKmXtyaYHA1YqDL9eKJike3gidqZCfs9uomMv
iya1Om8EeY/T/0ZvzQ6xfg6U2IfXq74LiULwVGKYU4FouS/6TbVgqbw6DNEj4s/kzgPmZdpymx0l
3Ye+qmOsspxvjUrCpmGTJnNkwtpoqgmYFEEinynqHrIMujxz0X1GJhnm8ovuEQXZkJuveSRSs+Ha
auZwLRPIBsEeGW9TDWSvcTFVlQASzspFGkPP3lI1ownSSzZ+wcUT1eYX0vsOxXobYZXptF6XU/KJ
Lb/Lr0O+zFulBY4KHQ/5Ip7DXC+nXvHVmtdnIUsm37VZ3MAh/PGeyi+RMc5qKYXkISJ8z09zoZgy
VplTeWy9z7pogwpOOekpN2kEiogczLq/B7Y1d9r0URY+PKWrGdukt6phvqu2Z0ujbIElMqYKD309
j+nqx/fVdHQaAbJBmvo5V8njPMG4XMChWnTaCIwCUvdZrF8/Pu9DVT5yDEsSOQahUSjtqZq1c0Mw
tTUK+H+CPioBK7E26PL2UQQZvSrV0y1/UaYn8ai+NNPLFHBq9WVJ+cPhvIEM+GVCqcs0ekeGOvRS
K6/qJJYQv3RYMbaH4VMiAHoY653C58DhY16Npo2wJp2S6mefT2PNCSJglSv+AemKWRVO2I7AO3aA
FD7eQobSHWBp7v9v/iFgJCICZ8ye8WtTYVOtyu+kyXIWZXWOWweefrlhQcw5joVQbOM1gS9mfbZ8
/1Y2c/mqEXL8CauL5mGRqjMfwEPRfpewX63MIkWSFq0QmZghQ/wZCaPj6ogqSPbgFbzmVGR7e7Xo
EMbis/EPKdwjQve6fReqo0xcSL69yYFRtAM/gdHML8RdLS4COqUZXDZUfG/JIoQYnKzpXuuOIb8n
2A/sWyTF/2/kEymv4qNHAs6C3MU+Ql7ma96XuZznyPBQJiwqW6MxscQb006fYa0++I3OU+1ArQK2
kEo0ktQvUE5tLeP9tRgpD+jpODmFwuAzWyMD5sMDbHVTYjXwHEtk1SnKhiJXWyTjtVI4cso0yZ4f
Gfou9sV4mv+y5qtn3OdA7B2Mu6JqgPEMtPWlScCk1aMdekQiaz853Y0mr6HMlsp2MeSZhDum2PkD
1X2cgIRFiE053eRwmPsleS9tvOqzys9v5+9X1JMhNdMF/x8CTC9xCAUDBr/3LtiCKTOYVzZb6F9i
xw+BouzEtXo737L5O/wKh6OU1kSeIAhvvW44/gYxkTh27YPcD92Kh8BTfe6CZ8jDGnGc6/1ubUkD
Dci9WFiFyn2+v4/kUy+B4dygB6iCSFRr7aTay/BMEBL29z7gRxXbtbIrlnp3jplMZ4ngbqMxNm27
2A42xvUaCtSIQH+7WezywOJh2ZC9DiXYmOlajxAKwfn7vhaW0ZNN9oqqjNMx4BGDWyotmioyWP16
pUdHaD8W+ywkfOFbUfQClmqqrv4Sf3BkoNGG9cu1STPx6KQ96gVNssk/qcInO/rj/AskQogAHyI0
FMGF8tQs1hsfjlBU8WqejZD105Ym7k4UWuMmyquXfTX8p9I2lqj6zEbXmZNSCKy/Bp3LINFyqawl
/PXTAMaHXpn5InJ0czzFxmRRndYbs6h9DsC6LTdzh/L9pWW15lcOOSmc0GPZ2gWb+aqYFyxNtaVn
xkFf0ZC2Fl/hiB4sDPZwinH4C879UyQZQFKYZBYt49SjnaQvhQ3aPtTNwfJqMj1ENJzZ0iuS6hdC
8TyF/UX06INAXgsFEoBk3YaFliHw9Cn4k7cFn4DKbBZNp6cJDu5+WoDgkYkyS6RFuag5BPi8A6Fr
ZREBzpVMcTNlWZjV8gkzJe3UOa9LX+ucjY0fcE+EMe/3pSE263xVztshuurzE0wIxmgCHQjdxN6a
/y6XK60dSIhZdlpwK1sk4LcZa8kixDiMPu6rGmosopIprzYPUabnycZrw2mo7PpGg1/SaXJWsIDs
zyzuiODCWIsk91InMe/5SrZnCo3OmgEgQhknt5mhmbMurbc0z+OeKd8S3tF/pHroPRnwIcFswqgl
sUZqcmUedjU18mqqtaKdYwf8ywTFdaaMh/FjGHqtBsD3OxyZYpaRg1P+qFuE8mywoMzZowJkAsdG
BetsGsX08yiGkYbzIgBtsaRL2MjxGMJNmJ78fOMUDGznojQNHqJAoMrjCO8la2uyjwMgh0SCy6q7
HyZPk087MppGl2dTKAlvHtn65x89C2EBjhPBo20hH+8rVuwKZOn3FBjKJ3lPGHv+fEll9ZXeRwCn
87raDD1iivPn96+ccNEFBWT2B7PiJ/CxdDcFRyjB+6psfdGwIS/7MxI150N8giyhC37MEetqJeeo
0DSBSMet+lVdDnXXqCacAgezSsy1dMH/XpPLqKnN0733n9xTZ3Qr9zPfX/RjZxyoFFDqWT9N3dzM
CVDy0m41uOE4xWxr7BRQN6MIh+/43j8DkNTFqWfYlIvuha/bDMq/OW9bKFPkgHIddaN4l5v5ZEPO
MLgo2MmjrW0AC+6xtf/Eh2V8wL+G1J3gpWCq0XY0sysaYqqCxvtQQLKSnrkSvawR1LyhuUToMKCA
ErLwPRRsQ2Mt26YE1lx8i0rhTqJYZBjvX3fmX6xgeTXi23arrZOuqmlAu9HmJX+jd9uvS1rgerCp
URWy+19ga2wfieevdE63lmciUCYAssn05C5lDcr7HZ1OhBxVlNtGvB3oBwMAw6gQi2v1/aIHeDaU
lijdjzINWiGV4vPLPInpZ+Rzfpcm8S2npHU4Wg5paZWPOZ5OfYJPw+RSuCWQhcMRD/pHB6TP+htz
+pi2AS9VmXpnSEDcY6UZv3UjmeZ5Q5n9WlSn+gVfFSQTqRIxvsndYqXFZXyaBeRh6z3iz6guwxtb
jOutfDhgfUJi3QHzcWZI6hryRnNWegLUDhX9m/ERIV/vN9OS2lBEQEqkzU0O4aCUWNkwEvkTAp5+
axHWP1nJ/9r3Dw3Yd8CammLuiagFfa1dfI0khv6ltuq6vb7xcJzAALPPXqSpOIcf349sg0OXtG+b
ujsse3W4lFpEaqL5+id6qrJZbu98Au3luK1S3kmbd97c5T4ijtmZYpruku9QSss692Doea1zfCcu
0NVqgSKJZNPhM93zDzk6awUdLRycRvZNOG/XSNhGhUwJbybD34u9ieiU6uHtS+0SfD1Nnx68TaUe
WBNjAHd44MZ/GWLiWOaloo16GrDtMbZfpwp12+7ahj5gG2kxAXbCoyEAGoCWLVOTtkq13TIi/zgw
uTRdJtSDh/iZ0dRfeehFw2OORUcDKMsDlKqCXsmnOE2b2/LoQH1bcaCkJZTsVzcxaD6+mOtWC5UG
tDJkXu+cTUkovgAA5oYmofLX3tlGiLkdOKcby+coZIYk2PaMXTjcs84L9oyKVqqFEXygyhB6WWnx
SFVjNT0vOdr+Ce6gBFSfwKwLhaQXVbDxvQXXFjfvO0U+369/tswuKMBv0EFLSm9DCgvP8gn5RaRc
MFhKIuZ1KryvnYLTKwgO4dZIzqH3XudYUcXxTypYsvJ8IXBfIZS6WG0MtQkbgiYkZgoLFccKqcKY
NA+ZQFAtqCJ/7jAbrKoGF2ehhFt1JQUgGhjuOREE/Yn9znYoqoauwIzQ94FGGE7sCf/yGByCFmcJ
3uIaYjNRm0sfaMW3b8ISeBdVG0ge/91a67XE/QrRENL6zSmrzm2SOY1rgxnPavklKRVdEVfYvBMO
xMTVMywAVhQtck/EciadT5BXsnqRV2BzRlkc5rpNjhwZ4VCfg9HuMiRjvEEaFH74bUMq4ktYLwJ3
vR0B2YmCpDPovv3lDnzL6NBfc9cRTIrYqHHqR2xSX9TWw1dbR4Py4xSGKxhshr+kEpQhDgOIxuQb
1vpWtYe+HXpfkEsY95KtCpFj+/7d7WllC0DlCulEZBPnA9RPgmt/gbagcqpzIambmwSzTAYQLS0q
8mmW6GT5STSF+pnLgNaaKXqsgwYtwS7N4Gh9hUM28E3vXwpY41mHdIIqkBv/r9qMb2U38MXWdRAO
qVqTDFBVR3N8OMip1afaf9DVERqZYLGceYDTEiutTW+xpQNbb7Am3RJb3lPZGr0GHrSeKYoJ4MMD
YzXsYHZLCu3FZA4RfOi7OyqR92ts+GIuQxLpm3MEDqlul+sF4MPfqPk4KvnHZwjrcf4naICCXU0s
f/hI3sCGJpnpQydYG/l+RAkaTGH5JTNNmT1jmEJqxKeLpUqngupYh9GgUEnJl/RxxvZnFzkAEZ9b
R4/6G4fy5OHWkVugxpHkxifPS0QMdm4kDKnRyoFz9cNtEjojzo9PimXGAMw8EtkkqS3ys6YUAHZN
x7Vv2YbRLJl+p6o2zYAu7p/FgLODgvnQUqNgfx+Mz+vcTJWCATE9eBCUGpKVvgstG868StL0lWHv
XLCsd/xhj4EzrDQ1o0TWf/u4qjCGyNMLE0xlyBa1DpM1zAtU+G6vxcib/8n4igsqabxHQerXQX+M
ikdv8zZWD03zh5v1yZZgg4OJMQbXNYL1ZE6OXMGRcr1m7ozNLDkp01Dy/VrnIKwM2rnJzQJKymB9
IzCD7ZBhsBvPbWx5+DLZIm/ewczZ9RvzxTYCSH3gNHJkC9BRvNb8jANFAdBSQjmX0nXw4cLaVPOg
DdGlRtNp23MWptWZPYf1ZtF+QS+O5JwLeXiAn/6LFPVuvJXENIZ4u1cwpeKRbobPlhu5zHnGMRuU
vGcZUR1AoSFogbl7TG/PqVkPs8YdELyjbgfJdUDZbBJ/5sYcBv2zKOWoNoxX6gSOwxjIkAHd4mR/
FosqwdCTe4bPfe+l2Zb7y+ZpbFxisup34lsSVfPNjcCPOiNhhyEPzAC6+9pO6iyraDoMSaEzO4bD
vFZ6cAQoXNZlaCM5aunDy06b0brREueu7idHRTs69+n9oDz1EtO5SptbZRpteRfEn4ucSR8EGwW7
4SLiNL4T5ha9UfrsnQHiuuacbrHd/3EZvdxQkpRLt1MIJ4B60hsH5ZF2VAMEuQUiTuN3aBsuO4PG
UPKCjIvTNnzDzmSBFG4R8L4IgKV7Bx4QkJbWZqGH6e8yvUGD8yMAvkK5a8H9WgWPA9wX/X0eG0jh
SpO6UMcQrjX7MwDzN/vm5oiDFnRkdj455fqS2fttWQANlpna2S7gV631UTU+RD5oVfKV4OF9JZpW
nxw+lQmmlmcnJ1r5/M+ayFhdWaIcHljTox/xnp/DEFe0c+ud/Qx+VKxKozWMCAQFGNF41DOyoSZr
dojZ8gcV9sQ2KGh56IGc6owUlY9RJVxES83pTQ5HfnCN7QGuTvYCltDpu1dq/lT0DeHF5a8hmEKB
apd3O14ELnN6i1rmOtXXxBy/25bI3f86VeErzr546k547WUFhydTSaplfo1rPhMIdCh4g7AF042Z
Cz8xrf8P7ia+TKlYSdWzvV5ThHFUMyZ+ttYBfrM0uZFnV9SUxvXo6OC63E5IdmUD9Wn3isQ0WzW7
Et+tM9yqingIKwSenTUoRdl47z2He4KqvyPnQ55f0GCmaO9RAvEhfZf/HtAuoASQI58iwZhSE/Xp
yhKbzm7xcFPSm8ugXzb4oxuPARFDW3qcLN18o8M44Q0mdEbO9M1m1N2CyAHRQQ8qD6+0xuTdaJ+E
T5AIMutzvGzLcts6TbjEOmtNVnNxS6oo75YlZDZv8R6BRRLkP0kIaKXjB+i85r3IivnojH2zLzEI
IeO42IUg1xDbWzjld7qcP+udUYPBf0HGsLH7gywJphzZ+o341cQuOWpjhmeSk7naZJj20yP4e/yI
vhJJEnlKfYNAP+QSnHn3rmWXQsRTfSNuQ2PoOhcrDsDJuNAZqZpGLEnJgwVq7t0gGmWzPkMeQl4M
0ZhQZ8RFT5kd/af/zG0NGPq0StQ8PiF1ap4Winw/smxsBIVIpfmRrAWaaEntWkmnA608AmUoYEfX
DoSpVsd936KR5NngsKCjf9ZlMvrUN1tDzKcWQLGsyS2RIU4/eEgBjWEZF3kZ5YsgzGzkRE9/o2WY
mVuHBgQhAklECECu2pQgKRH99XhIsp5Bo6ig0HLoMiHhdlypqykJUbIJ8QJhVD+bge1hteWsuMJr
SSDbJinAyvolBIFHSggRBXZ5lMpEhaWwz+yGREZJepYRX/NpxxGc6OKgF+0M0hsuYwTD4HQkujkd
T7Z7B4eUvka8nWcV/1oJvUHfkHXyDHRPlqUQt2bg56pORRmRgDhCUAc4ENPsChETDwvVdZlKwYBD
CUKaw7iwWTWLfQX148SaVXn1mXKHNW7pspea8LHdzDDrcdr3YzhwfTjecw8WoaF6iUt1VRbhUx2E
FbZ375SM9Nq0AoVOrsQtUIBiA9UjpiEnrj5FJhASAUrySdgkAKpgygK/ztMjWfbZdTDoDkJoNEbu
n3st1qUPivQ8O1AevfleZFt4i8vASmrvLM37l5f5IIv7QnwE3VUmol2UxMfjdQlvLOAa6dbVPDf5
u1nun+JMS2Zdo1TOEaxM9rAb6YIA6IdrTB4TfrTAb+Fc9NSPgQwEAbt2cZmd3TsjcuIdznzAn7hH
v49LQ+2hRnaGAdjjQpU728A2EdAYize1+HJJ7qQIJtFlx0oyIdwFV3lDgvTSEboffm1C1Umi2u+o
P1C1dUdZXASw6Wv4ZWBWZmS8m7boeUspye7cy1Fn/s0RkcujX+B8L2FitAUAc2PwyNXGxFLFS/eu
ISkLMt7lBxXC5Z3fmSq+pj3Fk9ZePvnanbKF4PHT8t/cl/1ceuhYldGSawXoOmd4F1WaNBafhOgD
T8fqBLY80vK+VenVB7oMBVp8JuXx42kXvVfDiPzMriStCex1cS54qSIpnEXbTMVDrTA43DRbP4Wj
2N0/yWVyNM8H5OI80fNQ73BDs0y62NPrOJeGVNupt2Ic6l61Y/CC/z94STb42TNPpRWcPHY9kNNy
Vp69R49tuFektAxvBljaCB5GpEYCHlbRIUC4WoormwwR6SMSSIbqvnM8azcjTOeI+k4evkDdp3LV
Gy09lRXlTuK6KqRheaR0ZcAHL1kfZOIy2prFPG9dbEtnbMRyNispi7JTt4OsJFQ0bN7RohL3dJ1c
KsZ2lqeHu3q2wPnFYLCZAAK9FBxTQ8eLprOunO/mgtylB3yeqzZ1k94o/jyrTevxfEd9TjhqDFL7
I8YLBtTDW0tWFNzaAs5IlHg8J1Hf5sq9Iu4MlxTHrnVN72+gT1CIMjuyhjXkOB21ptFjaMlb17SI
KvUk9rJ1wgH1ro0+NhkAY3pvKKAjyfo0TM7MBiQIw/H7aIYwgHCiwA/Bwb2ZemTYDILyqpnO9sZI
oR5M7OCdf+waENxvD36KSqmMWxw7JJpAoEtw7PoFOjHloStjUTtqvb5zbLNoNWMHukVF3T/2U4QD
19Z3fQWd64E23dbsajmO6iP3c2VZFN3cWe2n4EVr4wNT4AmAFwfT6BEhFNr7wkrT1P3sevkNw0f9
5Ko7GyWpE0XmIafmVrlhVsTjvbB8vsFbpiP0pKFSH6l6EDW98vK+cOaa+0Dw33fFJS12hKfo3UeI
Y2oraOEm0IBZ63eoYombvfnzcjNYU8f9WN9L3qV2iOZsMd4G5VBoqUx65TE+bT+lkg55cX9j/25j
R1xIeTeA4T2H3SzhQw6Ft26ejACd6DpbSzBLAZ3UgrE4afYbwgPTLtP91QlW24mMba/WxrPGoG1f
xP9M+aAPWE9xGpr3wp4FM30UgF2wsvcV1hDnwS0kixgDw+pi7U3JPKpUXI3RV8GZ8Y2EG4R0z7GW
ZDul6k3zg2QdbfQFbvh/lMN6q6yl9MEkTdVwVt0Hlj8SaCAjup2bVRoT2uHnqPgCPhO52t/D885v
pDfQ5fQ1tF45LTt6KjjHAolBSQDKwGh0aTuAyxoGRC9QiIFHLFeAjR9q108P3E3IoSmHDojEAmxb
Z+putejW6WDNsLTnV1wW8uTZNtiIfjGKRLlfUdmoB8oiTMVS+PUiEgZbHeS/Mcaj0FugOG0gJIyA
7eBFHU/6kyX0V/eec8QjLjlLYdcmoMJfnKXZwsGbgKiRzxwBN9Z2bCgTAyYm7ypYaCvR58+8D2+q
CE8IFbGa4Tb8HIZ+bwVG/UHlqH94jbBkaZe2EjaCeZGCypQ927aVOvG2eQGbaajH+Yh6v5ucSvRH
QkLa4CbdMrmOfZodM/avz3mEaGU6L4p7Y8tS1cEzCyWCq9BBDzg6wtUw23J94mv1vIsl5g/FiZTS
14KlZ3zK7MWCq0psQroSKHlEB5etr5uClVDHtZxJc0AkFL/HMnp/Mz7EVe1NCQO6y9rN2wuXa2f5
/YRJ9KkkyAuQ1M+0prIgeeDYT+tFVr5VOY8nM2v3Nz8MtwJaSHRZLvGadptTm2PwN9GjeGpiyVLF
27ZIp2xDpgKZbMWDcPw+/XWfqUdSMhZt5pzjOf0RIL4zE5l9enjEvhnos5UBab96A/sKfPA0Y/jT
ure3C0ajVvgw1dQ7NYxqu22WXPyZnD9xtMMuyh+w+pWgC+71Wqp+GuUGMxii+BsWHPfAeIKKqaS9
DpEz4hNdAdE5MrIBvtFA7j/orBBDcYMZ2XWGeR/dDzla2Fk8wnaylrlI1o6Z/uRZCcOW4zC/5D07
CI70LnNV/irhyB7FbqA18q+jGXwlTfBSbIiKAbaTOTa9Jf1x+eZHSo+V0k4KCXTx0VzivGYneJr5
EEy+tjvyP/KZI+uN7Cd+dBHb7z29HQ+uMz/hy5GYdyVy/eJAsC/Ia5W64HCCPIDJ5XbO7SoMFDRW
AYPmGrtWp3YREN2I+wkYWqpm35rqOFaOpshCdBHC4JfMLfO7JQSRkhYqYkJdmhKMyoYkh6pvdUmu
n7nCb8pTB8vIeIq6abqcMRTAIYwo/QrSo8Jfp2mGtrMxfIMfjs8Phm7vXz2d5rSnUUEx5TCn8qd1
frCxEEGGwgmxKKeuhr9hOfPmpQYaWCavGlInig2FB5OEmNYqWLN+RN5Vizo0khKdClZOEAklj0lW
ammXuGY18ZCXFZAz6cWAZ4ujSg/7Xh0YUFriNTEm8oy7BseHgjmhmyZ1Ku7Psa3OO1fmMtN3xW8j
t508GCB42tNAVsyFKJDAWLu3FWAYF5nzJk1z7LMMSnJ4aGjNTjX9IsJleEA4A63vlHbpKKlK7bqS
Bzedjbc+dIf9NI96F6fY3BiRoUQ22EQenyjcHB3vGCCs89TcJKo9Lb4dsnY+D8ebpJrZWIaI373e
9qG1XSy6oohIbR/mFQSwMGPJcp1xDZ3NLod3/pKCOI4kgMbC0fuhHFqQoQFEiwaZomGvrE6SpkMC
jhne8x2xQ16Yp3uk8506joY0wXhLGm+rZEl2x/shYdxrgJyNMaTkMWMn1ozS/lWVJjY7FYH8ar7L
7GfRFgKwfVaw+uUYc3U32O9vinknsAY3ffPIURy1Zngf2kz22gSwAtZEJa77eFPxrAlo3oUH3T0C
aEPduxrkclor/k8kvFQpr3iF1EWli0ddT0A3ZPqCLXv6Y8pwVjl6VxiOw5FBYLNN+4OPqhaGvCpf
9/UYYY9GfZ9JjvTFhC7GdTAtw8Iil2XDs96MzRXHEj7oKFb8y1kIygPUXPGlAYtJ47ycmzKXKExw
iFbefiveEXrJ6I48/fzs8omMCqIvWG4AAtjMtirSsh58M5BDcCrDB5xA5ZivxP9lqYErB57Uf8Eu
XlnrlyiFaUw3V7y/lZBcugNiLPoWpxDpjWVu0jz4pdoUSwwz8n8AaKGIuUDcIy8uDD8DdDl/Y/zA
X2qey9AGhxgqGuq07zjijhH1TVaUaw+y9jTvnXnszETVyMOD18Byh2uWVM3Zc93VfdQD1HeZq4QL
Zmt0oYQv7mwWJZAZSEarKeKb17elBCS4Rch2eYGFz0ONrFTxNGbzpO8EbZuPjcHkTTomeeZGs0eb
lkzcVQKXvHBP5ekZe/UAuioYMDVQs2FmURYw/PtW5ihbfB11pzMtBgpgqWoSrveBaw/45/kJImc1
k/FzqFqlMQziZ0bC9+SswFWatSZGzeN5TqHL9HGcgmUkmwkjG+MVTg3h5V5D3/xezf6dUXdq3jaI
BALLTp3bxPbcoRoGgpZJslqN/PaINM3M0z6FGkDoZYTk+xTtvqku7922zIDgZyplAMbNXJrp71lM
ozt1sZaQ4g45We3V/a9s8aN1XlQzhN+fejBL1U3OwCCqH+UrTuWvgprImE140uRipSF036DDQMpj
alpIb3HlulO27TMTFyuSm2VRX4azpLtGIPbACU9xK/8zJfSva3on/uOv3X2MCTDLQ6QpSceiJoLY
Tkpqwd8l2eG1/MLW5jEAwv9xoCHi0jeoP14KIHVFt/QN9Fh9zpZBlmvi1QTShr/JzotLUwc8QBOT
6p2Cz07NHY9g4dHB3C55VGM7HFS8ZALz3WeJ9rri4skOcZdfQisUa/EGrwecyRyKYe9PVx7yP+Eh
2AXoH4L5GzmLbIEudtl2dHGSAcV1i3g+JR8H56e77yRIReJKXEy0ukCCtq9AxRveosh4k4ZPbUQf
cyO+mTRszNpBjM459odTMuK9W+F3LHFBGIMebKoTdnId829AnOoBS90mRnzwDcyfIxIsXt+ijqZK
LLp3B52a9a+T62piwU2ZPpIVGMspsM4yvk5Hg7ODEZc2jal8PwN3JQt9jnpTWNBlJSEJfpcZEKxg
EVNOcw5KihdNiXyi9vHlmsC11twLN71HBAME5AvGAqMEwmvrfhYdGHyyeVbAcuYzuxTrzNkLMdnJ
A9NER+J2nVH+h0AyyONgTXylZ2iWz2gOWQvMAoQRZsVQ31pGs4WTFbcILoo5TgdAnE4x8NtB++dD
iBoUmZyIkGT+qQq0A8bjDq+WKBJLwtEyRKjYz+GY6Kz7CoMzJPDiXmclfk84hnU0XsRoq4epoZQ/
UfrlFtPkaGk4cvxX8tLAwHS6f0WIuAFauUETzXylgXUqC9qeQJ7UGet+de70Sx3GyPM3SjcDPKsT
udmEVsk+yH698TRYS/DuW3agiZLXJAuu+WgrV8sBpukrXeMNfWXOyf+g/fC3VhqPZZEodw82tRHG
aq82fybfPV4Ph8xGP5auDn9gKzOBDx4KNJpsvKC8vf0kDyS/iuJ3xEhn8v8QdLiINtMCtFyaXKWe
xt3rQg6Uj/TsHwQzDl0/4kdUoyC6HjsvF/UTbKVpEN4VxTiNj5y8SrMEVmKD48ZlWXpWHYjJMExt
fmy+HjHX3vK4KqJwhKViGNme2V8AB9fAfNowlqql9fCna/0h2w0STtjax/7nzx7tEdyHMkvpykeK
nlmh1jR8IWL/1jATdBnq3hxN3lZ9PnCIOAiPrkPJwWgr4T1e1j1lk9SELLLylMLK5U8MN/er780/
7B+i+4UKZaDXu7dBsFra+OUISPzXtMJpLzpJvMumfFgIhhf3uYUOZN4rQKD4ikcJAeOugmJ07s2U
0GI1Iw3Ibu4qxqf+JosqvzGNdAQK/lzdI1/r3IJeRBVNWc0P/VtzjqFIOXUnpMXOWpvQm/pww//r
uJoyUZGYlYmUlaUNajKQ2829w2rFLJPxFxvzWbX/jCTC8NYU4eP7qCcx3NaozGaYnaP7Izo9NVum
oyiSrqxyFVG42taLaDy6wYk5Jdc/bJrVgSx0ycgdTBxmimzZvvteE9fPz1rpEST29MrWTYCAFi0O
AdLMZW5euZ0+cksCn8Pd1NqqGLz3kDa2QjWF8zvjWq8CVOL2Cf5Tb3zC5RDXNSgx2YBSIYros0Tx
mtuGln03WXjFgiIh6VEs+/BeVp1KilxgvFSkfEqcBLsDyCwO2KnFpZmYtXE2YpqWoZtJtGzwY2FR
ic5VxiPnDIadMDiGSqQjc4NNqvuO8SevL4aOTl6AuXvpf4BjJAqDHBhK9Qx402wsSsnNBrhZDAzZ
YfKL9cAgvtA96FqMkXmENSOiMCvlQk9OoYuEaa33MeT4vMrTxRHp/Ipun3FtqRKe7FSK0IFNv+5I
Wj59az0N4PlvRqWPJkHwz/XWkyGWyGZ4aX/SyPNMSa17oofMEh+C0GbXGbb9C2OXbh59VewFmdtQ
UDQ05QDQp08V6+m8I6NVvRPSkQg0dhXFB9/2I47Z0dCMwQ4CDzA5Jh2lKw0EZ27NUdtpTYGF6wFl
eFivWKUGqjvHqYm5JABpw6Sg7FQZntaT2DlacR8tStOvegoxTgiOPgGi80cgNbwlnDGqSmc9c/zf
apSiHMwCsYYBFGlmHuWcOlHRHkYkz2MqFODxfHJSLSpWvr5uAeidZoCe8ITm4+zrWVK8hw+v/Ti3
F/8iXqjPYN9fs1tAADOzIg9+Bq/eGsicHPxbNufHJctBsfPxazi1yXYy84UhRW5oE8vzLc6bpeb1
qc9vvCbf5cJT8ODlGK2tkyYkCANBJBYyWb5jCCqDeDtZEksunIHLGk7kvu/UClNDzmdIMJfWMxbz
jflzPSmBM8fG7uM8buomF5BMBD8NH0u9t/3yowrhN+aM0J87tAAXyDrQrjIqxnpiAy/BFKN2QfhL
T9+Gqs4UHVe2oIS48wgWziXEtUucHDCx6EMht2S6NnomkQPbJWFJnla3V5Swj1m9Du6KzNapTcZk
+c5wtQVurkucC+L2MOJQryQlQX1EZ/tzu2tSaC/HDthGQWwae5+dLb0RxFMabul5WN3+N4MB2+VY
oor+4x5DgGBA2ukkvtBYVjnIuZ2JigRIAMvmdMVobTCpUoNdj2tbyXB2RRbdA9DZyNsATszQY5hK
71WE0WsnC6EQ5LIo6LbbwdypowuznNb1FTUCA7UaiRsMEsHCYIkDi0cK0hk+vchcHRKKdkBSRt/9
SuAjiBXd5uQ+IGjk9IFHDgRUgkIKC00wQtlSaJ49q7MFGFYdaTaSLu+63PcLq3TO2lv6wuqF1yAF
D9+d4zvif63xY1hLpNgCXwXaHLEMoq1+l4l/wcgJs01XZgpdDZu6MTJ4EfjZyXOdBl6L/8R0Lf42
ZZDg9kwsOGIZPQ0qMJOPTMqwKzhpP6mBG1Bj96ISOvEM0JRZhkiVel2siyWlI9fCm7VifTC1noku
RRhsvUwe1kBqH7gmh5cxLrCA+AY3WyROtK/JSUouTVQPG7y01PJBCagbB/EkvtPy7pVhFa00KmRD
7+Rm34DsYi7Fqwss15KZUcms2DnfviUP8pX+FIqOdssJxrIezzTHLL4SAFBpqFgMg3x21oPLeB6m
um4Z2B3imYML6KMaIhEkUPTW4vqdO3lYQIp1EHqeK7GH0Q5nzFcAuTFNDVJwWrWRGmm1Qz7h+sMw
4cypyWHfRRbUE8JUu/Ofn0FmNkq0hF45tajT9SUWcxDAbJ2I1qOSW5lSqYlyvPJWZGhvqbEp+RdD
DPvIN62Q2ekRxyDNDPb9FEGXmlrLnWG/kU7aOwvFmQU3PvZOD8Brx2PrCSretijJIFrtcKAnXRl+
jvTKrK7CWgp3yD30OQH1nHL609kCRP2dRbl6B3YpGaxsbLxeMwyjUNTc0iub5QNgPIDLH1VCPce7
J6uZtriy58TV7exdfUHYxu4kuBT8dQUpN3Djppvr0/rTAPBVA5d23yWMcr7ANUFhoovg48rD0j94
scT2w44dGPlI0R/2euxBrmb9hV7QUHztrZauJhxZiD1ItgIQT4nKiiwvif/QvyMwnMJZAy82kw5F
4p3XzSc0lAl2BYzEpR6lRdINddG/Ck1bypF/UNfBsyP2jXUhgHgp+uvVOXwNw13TjQW20LoUeSig
4cZNmICrKVAnvJthbtBEoyboFgx5i++kHCWiX1L3Clrhm6X1KVo6LizOupnZz8Jg6Xca6NjIkh+i
XgNRr+VYgCuEtExSxYKUekuLspjVSEs6tVmQw58aFBvF7kF4m8TNBGZPgXpjTxDI3vOZo2stnOTg
akPEx6rqMWN+iOn1WY4qOIMXLVIGHqxQg/k7VXmPq2ntllLxlYwFcsYn0SBUFCW2/75Quszn6pTy
vNwKt5iIDiXXHRkbYqQpX8r1Stq0wRjXvT5xwiPHlCcDodBav+b8aix3QncqT4WA47dvwo/pMYSp
2Og7L+HRnME5z77t+ON0SAw1yPY0riDi+Tgn0/o1h7fFGw7oyGYPrb48E7SXZayb3W1LpP5Ep0ad
jyl/KDo6i5oxf6NgMuFpwPpFMIWmzUN78f2pSzD1bnMBXOXuqCq/tlkgiD3TgyIaPAxh9DAW5NuU
lbjf9vyPBgkcpvoWsKjXsZXM4pm+k1lSDCP4D87zptabG3vZqihZ3dg1MrKAl2bpviLfG6yJnQxw
r4cO1r10ngnpgShdWU2WuqpCHpkYdavtlchCnotm/2Vaygd91vs+NS3n8ziHvCUpYZzstszYish1
0zelk67Tx61nq2ZFv3BX/JkghTU+P7/nlGTd+73yjjXM/cpQM9/Y1CVcInXJmQI3xMR3gdVeLxPj
gmDYR8KvwJvQXnsKgSDyejg5kq1lpQ3CzSIS8vBogK4Logiet3wUWkx/jsoIm60INcsPGO81wDjK
yJ27Il2Qc/QOTTJ1UJ3+SwxLU/2L7Ob1XB5ELsOxSLOgcjtuvGNJx+es0y0FVly3Q1EtNBKAOIi9
l1TM0H/6w35X/5eTSLAIoZ6HiyJLPz6PU+DfYNrEZ4FptuT1DX08X2XdYNCU0ICRpH/sUt5xzd6G
3uzO68pilM40OS8vv5om3Pbl0n26HQp9GTw4XjTs3cdFMFpRkhK2pIBm7c4h3t08QLsFjaxlOd70
9+PxpLIFGOAox86BA+h9be0grJ5MJ8IKXkHs1Dct2oF5VJalswQ329En5RLNsGCTKB5wCZcLfWS8
3w8OpIftjhs8wqqf+lrIsZ83m7V9QROq9XKKpxGwKi+O4TrMrzWxMfU2HYXZj592Bf6Se3NnRzFS
zn+1Y/ojYtbLYDO/mjIwls0RrBEt18SWSuK4eIm+YdAQFdHUVDokkmgh64mTkz8kvG8aOgIbqhta
t1xzX5Ulz+9n/pJ2ZATnryOS0zx4a98IkJ2BugGQ35mA1ifcm/LS0VipB2zTpJ4vs5MEIeNYHkEK
UriTTXbUA+pxNN4X5E4W0I0DEbXXIuIKbV8qeSef+tozTe+nbsKN9CWQNvJg5axWw0cCpAqa2zn7
K9CUsmo4GY8Zo6PtQpowqY/jJRgDp4hFytmlZlfnuG47nlitwmx0znPpysz8Vhk79kH1mGOhcV79
1pf52Sff9U1s+Iwhe0qUbhbgXW2dV/UMhe8SLdXptyfYpNQFV+jCyLTJQjGiQdSgNsRMk/Q0io7x
LLlmyAPvRUU3ya9Bqt7fve5WUZzApnSczjrx+KIEp1DngGgMpS2ZdMmeeeUp9SR0R6AkeOnW49vd
C1b14oFcgnq2LocCcknQfnfb4NhVOWydhYheUrr5eoXtHPclj9VmHusPuzn0EZxCizlBoTSz53U6
zdA581WzUm3oIxGMVTdFj9drP9Jg8b2/4IpDhUrDUzOaCGnag2GVH1AfZd9mzHM8PYYLyZqgHrq9
wa4sdMFDrwxNTCvY/Ra5oxHX9PklGkkSJeu/BxKejDA4WqP/WCSdjivT1uDe2at61D9jNAL0KzDu
9mbdnEtqvwKNtep4+H/GDuzmMhGRpyGTHTXePKU1msnTMhJK3K4lwel2lbHWl0mvwjUCzjWvXenp
EZikalHPqtpUKTTW5Ch1Lm6eA8LAzw64vFfPvnbag0C+pVBbhzhtF9e/J8LtdIP26cCJ2k9sgJ4f
USftClMDMoFtxbgfdfT7C1ma6jX3QqSVgiXXgJv2FJntvqMWo2fvEjV5EONQLkxdR4Glt99vLkLT
4p1c2O9F1e8v5VhHNkK/w1uuTEnhl9dK3aimDUcle5CRxM7MyVqKYzT73QpA1hW1uG7t6plTNeWm
0S5Qd0fOdTjInjZ0h5N2bDtw8IDfxPx0dwQ9gPANDkP9Jm0eQ8nVhFgf4fbV5nOkKXOZX2bMaFWf
Xrc54fWGnA+vgHbE+bQ0ljw49jfSD1G0yDu2UO9v4x4hclFSaIh8Qzjdfgm0GZrKqKQkOSEmxpBD
/0n5GVU0F6nyuA7/pdNrRJMCOBz0vG2k3o2bd1e+eAZWVcxNEC65APse5/O1wigTn2/nmkGJxmEc
S4PgwXUweVF12GYjSPoJy/j49y6v9My++xjeUFUKxfNCS3ZoxVC4bU4PLVUCg9hgTVrV2XpF9HaG
nqLi1G8g/9x1ei8smhxI/z4pUJVoR1gqh8H8pbI/LeCrj4pYJr2G48IEV6bofx08rXNECYNfz6sW
wCYShbRGx6dL9cQkrdlZ0QxMmFVzTUUPLdvJwP0tzGh3zSolyksFz6Ph60zO/qqP4WQuvyj5cxJH
qP4NukkojfZQk1z2k8MP12c0MABoyZEezE91v2U60Xn7g2QeywYbXWTrBc/7JwvatsZT1V3gsUJO
KZN9kvNZBwERTa4g3ioUpQoN5rH6iZPjDqViN8x80RBOHOiF+wshXRnuFbwARh6KS/k9kcPDIsMa
F3drlNBBz0fvFaYnbiolbhGJMPe6IK4AahG/LHsbD7tJ/MGt59/Nl8suRHPnbeVtsLN+SPfuH1mW
NDojREEYpoGZ+T8ScioRd14HcK2To002sBkRFtX1HrKGjVu3ybP3KpS62k+aKm3QwZbt6P8BCFAm
fG0nuxDaJ4ubBf+31Mtn5QJkbWhHBqp9poVdbluufMAgrxKIgTmrq5CRJLsPSgnu11Y6W2DLXOc3
2TaHaw9M8WWn/Y6rtUUHQyPP87vtNWAUI8cho05EwZNBjk4KRtMyuScPGAGjRk5LdLCSmOoPlo3/
g2ry/NskQUV5nbAArDIPz56NSXMNu8ojL3fYr66/SaWNjVx9HnWDZX8lpXlwP12CUcae89Q+pB9b
ZMYla0zkf64Dn+IlEkivk19blqK1TodtH5RnOHXr4NJSFxdQjbsjuKTyjd93Yzv0ECkBJ2qt/jcm
Zfrs8REa7OAu+s+hm11rOkHKlywaZd/jAv2cqZPItkDaeKEtp68mhqBjfkJkUdYOCqZEim4gq4WH
N1oZ70owdCodFo9kIrtNCIwHY1JHy7eObOQ1AAyM9/tUZD5bo5NGLx0hGOFOTjy4Ny9EAlvyKXz7
JWbgvDBkg8ktTPoRH3RKpL/IoE8IfryhKBcUKmfro0bZf9jBy7uSg2QdFjEGrXutqVrh4y240XWR
FI/InKvl0eQn+Gma5+3ibCfqmDrUfG0kcRWL6ReJiNKn4ctUWD4zWdQgu0Zjz3i7s/jMqmCPBuV4
it0haZSZSCMlhIXgzAW10WF630DLnfE1gRVXPGrQW1HLPhs2nMRc4lQOyA+hQ7eQIXaIaXohpdNL
rZCWcOjrcbDjVF85q33lpOHmzOdSX83Wz8iCDQwrP/Ty1EbxdhoPXLPCM9p8lclxuCUY35AeDKt3
YE00ZJ/86sQxswuXM+q6ja8E7z7166gOMSF+gGtXiFmTeEo9KHc8tN887myNKwffB/7H116Gd7cb
rbQPfsxZJQKjuI1A4OR8Z7rkYSCN38C65MCcEu8iisa6faUXT7c0DOhs2sENQeIS6ARTVIyYKKbj
0lGxPsOEoMfolekmsldHhJ5GHc4sxMk+/QLx1lLccOWVSALh2hTdHcqacAe6zoJdbnhA11Vl77er
IJwa2D6Mojit/nbvtBA6/okLQERQUTVNg/0m+ZOfl+1jauNUhnaw6EFMTznw5KvwWxh4TSe0bBN+
X9GeLU4S3TxaSahpLmJHq3ZvraUFrsTnXG/RJ9phRjhWf04kR4RxLDzxZyrdveO5quwHucppsI4Y
Vt4Z39Nqx/c+1a7f8cbLnNuAbBZNy1J9NjMZM4FyLnC17ciswPQvZs0sIyest1USNGVXrsKdJJ+Z
tRN5zjaMiUT8CV/iERC5cBGEklzmaiavQNwLkpw7JvCFLnkBCSr8OGW8wmnyfjcyPdwQpLyc9MfV
XPKfZ54bSeHkdtWbovZ1VuUTfePAVvglVNRn/qTkyKyKzAsErnGSahVga3r0DZXNwY5LjQNLa680
/VcmpH4vDr+9iBtyITGXzA/s8Q/Ol8BaM3/H0+SfYuYU4QUoMEzCA4TzKXeWEN61LWR+Rtg2YycJ
0n7h+FBTfZrc8rd4iHRq3MsX6IMaV4xwy94JyZwQd/WsCv7PkXuFEeqywzq+HrmbVpLOKrBgOqJM
11LwTHRZpSbG6D+DKEbtv2JGiuKlxR9w2aJCz08+RG8g5k1rC+ObaWp6GpbDHspA8pzWMS1atWYM
k7b7rhSZ2qX29FA/xMMcHyuasKXeXbVr1wQmucNODz/hvf8qLWUDv4De6zhkcs3OanaF+v3pPZFG
cza+4apgXz4A7rK7HwjyZe6hFykys4eZojj8KvOGMmZCBy0VGYC5SjpBQEqeI+dV7n/Bj5jPuxE+
9SHYBtxjMMrDOc063nHdOnOizDh3z7m+cJftvp/PG+f4vNccKxt4RNrbQjg9BCNQoFslZeq98ndg
PjIMwx5fQh49tQdY9ON1k09qhcPFcyHQT/7jafPI5KopK+7e5N7RyBIvRs/jzAUYt7AJCSQW5jWC
Et9hH6prHjWfugFagbxrNm/ejbgD4FxA/fTfUa/7qksUIB/uJ/DOlmrlwyY/8iyhd89vMZXLLtAJ
0dkGL/lUEUyMlxzObnjId9X2RkUMcaxopi8ZHCM3Tuf3++0Uo64in+wiUeD9855+XICqZ4rbFqOZ
c6NYoyx2GioepzFUvZc8mdtpabLLTeWXvrcpCmu1x5/vwfZq9KFr4qdAayCfa5gyqCrz/ZDEqZ0i
iVsdoMxV2o+YjqIcJu2j4bV4LrEmE7JeBC9ydO48+XYpgYlmO/kyt6wIRsvo/ErKf7voNOjGqNtu
KR9baLwuCGl3RtRLpqAhFTaaBMcT4vxl701PpqGSPCOHy4zn3Z5XQ6qjWevnku/x2gyIqGB4XFOx
kL6wmPFMlqJ7VF/Hk+2GMqk6JBTlkoCVcLbFUe/kcuepe4BAQ+RvSbvfM2X51bjerm1gQfyeKdsT
aZOGg+lZTCjVkV8RKtuDSN7sVeTL6EDvdJ0pkN+FSa2SUEruJxs7Bx8nQB+t0ZXHH74BhBR1T5+c
8JWXUaRVJpeleGmxbIGwb3fPqcy4rkDHxyeKzAiI8s6QNxXhVdZ090no3Qjp5I1OQlOuA4vvf8c4
n89VviR5nz1vbk6Ra69TP9atAMqyEs1bdQtLPdVZqtGALx25YJuTohw4tq1uJorDAsIab8/gnV/c
vaJcvg2c6ZgrzwtKaZTPr8+EmLRL0RzZ4MydSOebbZUIreZhLLZThNv6PIM7bcYNRaniDTauXHks
f3sVfnevzMn956PuARtCaP+yFwuLy6nVMUb+bRh4gKv9jbTpeqCxJiHpWUKgV19xiYOERbnNODok
KohRc9VlffYaDGvxwAm/FK2zbhbff+kWDq2oSXKpOTAatxtv71qJ19YvW2+/ZRmwe0Jo7a+L/zpR
EKoWdmKndtiZpJB1awYpzIVIEdShukNnEYHNfhvWkVWRbEiV9xNomsVs6CiGGCT7TMoZ2fFSWqk4
n7TYLDQZmGJSYoxCiB8UzYURWY9/enlKtKj/rZtH/BYRfynopK6ZCuY4nLclnorkTNT1aI2AlIEJ
096TxLbo9eEbQxeUocrba1WAnwrlcvbrFaRe2U3hzUAHMG9GCKlOJ1OzghJ2okLLF//3PNwrDvvQ
QeVDSX8iu7I0gVLP6gb4lYHyG9fZeDF2CVbO3/iY+mllvLadJ/GyH2oEhnrufAM5+lmuNXuLxLhD
/RmDl9/jsLCT38fGBMrHIYxA2rAo0bBvsV1ZtGwXrM+87AFAFepyOrGOXlAgudiQ6A+FdMX9hgYs
E3xec24b4LiIA4DwA+43zHOFq5Ky5lJOOkWEz4F4Pm0n99HXALo/1AOJ6VZTF281UyG8J53jX6k7
4pOU4R3NH++4k1KWEtt7v4iZ4RBpUFKVe4RyuGePbfcNwOVbmr/83IbdjoZgWPQq3Hx4M0Qpduop
giaJwLjMBoalrRRlLMbLoNISGaQfOBTFolGU1j4wwnanVqyaX484Zi/I0MjCYucWKQjRz8qXHGVC
KJ8dIt59kRWn3JQ0O1UnwL1ReEFDNIkdPpQ0XjMbDEEeBWz+sribwI5hEBiznoiSLAr+XGdwt3rD
MS35HsauenIKksTFlm+0OBTxw4dDihn0yFa+7foo6s4GK2NkiOWXp4YtEx+MQszUSzJMivhjZqss
eXAONV7turXMFWEuA4D5rG1VlQH7uYZibgtYiZ05AeV8HygIYdVKH/LpUUkMSqg3uYad1SgzAODF
bOxIvdmQ2bdKSc09pTPWkA7u5CtDbZ+bI28SdKPDa5X89mBYVFU1wRDeE6ZDF0ylhBT/YwTZ7HSu
5BdCSjxJd9vgXdYDUuwIbHGOG92Wmrz6LKCw3sl7Uy8HqMg1fQBCqrqiuGXxSFSKmcuK0cv/pb4b
eT77Wdf498iBHpc8mC/p0Si7h5t53QSb6I1V1yOd1S3wEaiD5+NFDXF4rUHsF9o8ZQKioxdmS4Qx
XOyu23juH9W9htxhJ4NCySwTg4p9QMRbDsGNKP8O5fENG0f4ZjAZbEOW+NTWjbb8sgFJFpdd/zqM
T8MrBrLMN3ARli948UEZ5EwbVdR6Au8C9SQcL9vk+Zqdo87vzT8GwV5+UeK7GFt1KEVa3LdL2ZEn
RS4rfC4CqUb8HsOzstBcf1v6mfnWHoaT4TF6mtczE+RklcAdo8mzYhaSjQJhzzAnqKbtYWK/X++K
bkFijLfxtPiJBUjKB+If3cfAuYxJeedB6lKA7rmGWDfbu6tHSoKBUOsMySj35fDDp6Sp8sHBkRQM
zkk1p80PI4yu0mQD0+8Nzz82pheEGTBzxZpJZOsvctYvDLCgoSLgoZd0QTHIjB8MKSdoJZ2rcXCL
fc/+wSJ8/G5K3guopbaKvp6K4Mkd78/Kc6cyqEDMtHfgnSsnXhxbOZERY8wk+gX9UHsLj98DMW8W
MPP4RnmBCggjha9DBvmN4ezXMsHnEQAqdv+JL8s437LRoHxWepfca/b8vNQF90TpNcqpDcnjvwBQ
tpaICs5ApOY1rDaidwXgTM/4L/gZfsjboL7AYLFNv2SYD53pqjbCXwmPGByYCQY7Q9H2ZLC3vJeq
mZJmi9unTy5Q3T6otv7FrmjCXiQPs/UQAZdKP/W9LzABeqkuCrchTdcQXbO4mu5tKfFBKCkyVNEj
NPUm4GbtfYVV5wAycT8kumJKqd8b92JIbvVANL53j2lLPRpOQbXIe6BM1TtQLJGRwaKGaHwLF/GE
6CmJ/MCso7Y9KLdtxmwuigQrUCxmpWRXMrMboHuixg8VQUxukM0GLn5cnGFUybCwpvLJERICKsz3
g8Hgb7Daz3kVZgZCaXEFQHLqq2IdHjiY9wncQ51fcpJnqS49sZhZ6n6fTAend3iHOox3eAdBAmAH
pBCccKc2bZ1VgswZRpr4MM0eq56KCl8GjBXTyC/GfldVYI8ESUAWqsc4ptTcb8m2/9svx9KZIKS7
BE/U62TXwgcLxMaIZNyXVKiOxBbNm+YSm/wgk5AwdzRO2QGZtE1iiPk0gTpMV6QEx9vLbugeNq1I
P0BEf3yETKksSc3QS9r4TrvvhIwfUq6CguqKsqIccS4cbxFFZqrrEOkYKQ9M1gDVJinYIjG1ayZO
Na4QCR7qXVNbf5qLliYKapojJu52DSMuB2WwocTUVFbQYLLBnNjMvNIS4rT4eXFA6IoUKaH3HxyF
VYVACbpwWf+PVMo9iUBm5CgKhtpRcFX0bkbN9E9V0fFdlB4L+kKC0/bwGwrRsKMUjEJS3JnqlLtL
kXpegpaz+ayBpZPkF9Yy31mrgEX4/d0HCtAD0I2+3Kbl4nI3fkXAvFN6mDPXKHm5hdFmyYYnTtBA
nlkxRWhZj4ZnMT/a1s01PUdXGUTdpMEwVbFhEsNGX8lmQUq7z8y8s8Olr020IE6e2j5BKgSKvWPR
wl26s2yfzhHFHW6VXrP9tVDOUDRwKDDCbSa9iy/M8n/w4waK/iLS59q8ZecSrGZEEpetnxQi3WrG
kMYNHzhlVvaeJ1MJTKgvkFf2tNeInn3KXveh+8a4vKJikKfpWzfnPIfDP38YHZ6u3QiSb7Hdif5n
YQ64oBXiy0rTILSAC5ESM/yWfJPdKgtMiAEniWNirwa+xN35TVVghjMQ6I+5MMBnTGOPJHFsLWDk
9inGA1ZA54uaafOC4E3tW/l4sK3HQaQ18pMcHetERoewWKEoeqh4v5JGMV8QSAfxqRuzthZI9e1Y
O4vlDKgpi+Hrbz1w9Sh7PRMGbTXO7H8MtQ8PeBq3yKeVx3BnpXMg4v+69oohQfqmztGMTCHWgGmM
grusfxiXA7x+aawo0uXflUPhTEIUT6UEHdqJAGudDUuJKSR3G5SDXT8Cpc+UjiZSrzz6U4ExJGd9
rZnSebFuBILW0veEjdBGFpa9E6jroQL7QfEMoMFOTRxsH9LPNYY0X+LN2VNqX9WyeJ++6GZOrYaL
IvaooRy+W5OkeYWApZCJlZUFeUziAEaqs7kkOz66L83mgX355Os27vK520AvA3LnlUEimSoNpj2U
zo5sdftw6nVhpV0eX6RF0i256R/PDzUA2YM1gwOFXzyWrYsifES2sdF7hvCL8QrqAIXmpOdsY214
66qK1/9UTb+bjZU0+iBN2XbA6qgO+ute7vnjPcQXrqXtMouOcPg/G4Yg5mcGbDzFD31lyt8+oEoH
u2kKDIYPh80cLzc+3cmQ5JBgNzQCYzUdy1W4VYwWXT13xl9DceNkLj524xv11aVXhbE0zgCLLKP/
3gdMbI53evp5hozJ7NKbjxNfiUZqvP3pGZr8HoTipeTYe30thNQTWDSjjL+F0RhEsfiiq2DgtGW6
fM9zuGvRrpoJWZUX3NTZrONoWBTLmXU3ohKywp+AGOTNgr+c4lMVWYWnct10K9ou8syeyJEuNi38
sGv+9xfXDqGzAwEoy5XCeUsNKylUqkoBZ+GBrsDuQSF2PU8NH1tPmArYSpBPVQx5Lk5XkZdAv7xa
znRPDo1wcNX2t2FShukSapqLQjFv3noDHlPE8/BxZXgTbE36lFBf4fF3mpEjwvKL17TREcy81XAI
JqEsLBxdQKlQ/l7UwaoPw5yUqsqyguiXWV1A0F9fTlYaXHVu0B8n3B8cZuKMPZqWNND3OToTSmoY
WQh+b5EFKPX8ZTk0P5cDB7el4MyZGHo6Q3OINKHdSEb5d7t/Z3tRny835LHdoEdEiHmmaMeYiuQP
ZHtGv2YdxJATEgpzYUN8d3zA8o5tavUqTTsPw9RC4eW9S/9bwzuT0+y+5iXq4fMzBN71HdmKOLMb
eHETLWoOsuDdMV1Tjj6nPBFK/FCjeZoqIR8D0hiz45ewHmheegOs7Qwe2n+VVa5T4CE9hmS+NpTg
yKZ4wWkxlg5XAWz92VYsMHbNDtsBYjeC03cHbTBGfBzQTPKHehGCigJDN0DcKk8Xk86bXCHZWIhO
JuMUuo2s04EFZXpK7/hTa0XldzleXZeGH9NzQQgAiRP7MHiO+mWJ6CCXHJzR7r5SQtDmLkV4gPu5
fAmHHcvClA3BbIrhdXqxDohOztozbtNLkRC6IJ8+C9iGtVfTP4zImtcE85GeKVUtVxVUbKPRsRni
CptTuAmKvBFSJjkTPA+/03LrtZYZAYChltwHQejO41LLZoByva5cIND2TpZb7Srq+Yes9yXCjyte
biVAp2BFQdvtDdDkJJi9AB4R4PLhY00s6RsGd4/FJMSE6USO/TXnqYy75+jA61S0XHcTM2XAoiUZ
RaMWAUbX9EQdsZGLs5CtwRrS5SWSTpyz5n0GdVbGNX3cgYhr80sIXg4RYJfq5F6JRzOn5/RnD/Ng
ZZsKI80REQPbkgTnyRKlE7CrJTfejdObNSlx+c4tESR7BBjGNKpkzUteVF3mc+fojqFyCXYq6uw1
bERUg1fJT67H+Fplgq8blTgQJn0UlBe06ByGuITQ8IMfl4KGM/wcmgRh5ZV+TSW81FCDCIC8XRyg
+3vbeJ39+Ca0ufM3R1Ns8b+7NcirGW473CeLauClwjq4AQplI0Vp8nncp053ZFN+0x5KpIp5y4p5
exgtlmu0AH12vnzeo3xB4B4Fi9mQ9XzQxROOhICL3OQajDxjOJihXRTQa/y3K8RIRrQyzi+sQ3Da
Gl+esVsXzXuqbNlCdx66/rSErolpuwqhK4c4/G8/WPKiLtbCqn12gZSszyKB0q3IsugvBFRLxsiX
aUmKke0oJvv3foYi+RxWsCU1A90YyRpD2wHk0IaZA1PWbT3VEb3pc1Ubfz9GY11aCgr4gTgpKyHS
F1m/8v+PX85iLMUnrREMEKYNE7zcMwK6mV3LHmsgwOivyZUpQax1pc63pVtLkhIKIsIBXBMmhorP
jXDIB78RKebHhfuHG/LVYqeSSSGqSMBYnvCD12fWdz5aD28HdcxrugRQX+OzJ/RbzKG8Jo3oUo+3
1HPC
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 25376)
`protect data_block
EQJYeFJR7G+3dIeGxDnkwUwuvv/JuWq2wORu++gLua4ER65jNXodxlbZCDv5xTS4SCGrd02fMrvA
7Xh86Idz+o05chFBky6LrnvV44jrETMTKCwhKSaq3sPVnJm+MtTjAA67FvMOAWLIN+117GRk6R8i
NKNKDNTtjnbz9aDj/hK7Ed7CiQ6BcjyA4O/NtB1elyFDalAi+LFZohAkKW8HfhsGM3fLNiF9btEh
v3Xh5MSekc72BI38nV1kHFXVVdv8cBz+W8Wm8VdHgJJfCcEUJD4XAz7IDsaR1g0LhWEJDcx/yhgH
rxnEthH+nBs/pfJG/0WnBH7b4AitLnmFE7BGKPezMjxpyIMt360KxeCn6MJ8iY//vs/G8SGxvFRO
0UrTt8/IWCcvHwM6RwN0y2W7x8KDNDNOw/zqCUs4/QVjDqRVb1ENo1DLRAYKmmQbyu+1CPGtF/rn
mQTnW9jlRj/gf1MEMfmGZo4uHEyMLaeY2GSo6W2HzxRdwqRzctlOPvrKLpN+jzD+LolCTG7U9UTQ
UGYe7YDO7RJcfy0kHQNPVBIwKnZuEAAehOrZvvuATmcqTAvG+oMY8/+6p4gSRVsKjUxpL4zE8MqA
09FBu4Y888X/5z2UxKjHva5Kc1W+TGmyFnjRc5w4Ju53edeo+2q89jruvbbE+trRzailUrPGyip2
ccH1xWdHxTJoa1goS3ts6IN4wB8NTgxSWONpHRY7LfyF4lv8oKKYAYEV1OcKy6BvnMKLuc3BXe7F
4CPDgQvJdxxCMB5pENGJepxhkQqtYVzwcybexuv6WnbXLI9h9JwPh4o08+uw/IZN0m/dQusq67/5
pvCi0VVzYrLbgQ6fIX6jOydx5PRSvPyZAp8Gkp4/GrmInm6cuSEIA/E3g2vMup4XP+gmbempo9Xp
NfbeWAneaOC/B+iyYkVdMBMRNIl3wC+skjiGf01XnUBGToqWJl/Z2kFATjZy8M0nPYZPOUU1i10J
eOyqRYq85/RFrV5YpVPsbYYnHiVmdHRsEPoPN+jHFCS5K+Sqo7Q0N/jA8eRZq6j6erOGl1ww3nQY
x4UvRZbBe1GOrs/+YoS/eJ2z/IkiJ+Iihps8Fn2VctIUP4FDhF+HmeSDGH5p48YoTGVH++ELG4MO
GyJdvm84BicqRf3biPHWmomhs0BF3Do4aiovohS0eT6yQ4luS6IBkEM4B6SADR4mGIIC94axqk9W
mP0ENjZCfgiUjIPLfFj/n3mBQnjZx9Xx4q7df5eh1rGP1JJ8HUDFvCPyUXDU0svZawH4nKnaq1RD
u6dezw3DsR6IFI/Kz45skMLHD9BNBBB3ysC3qi1TUtTwAiP+M3Op4uKBOTp/aXPR9yfKm7riycDq
jATuPOCO7TLzHMq1CK8JyIt6S+IOpvqqlDAgooDTtBrFakqwADCpTsZ4SI2q6Ov4Kj/FC0fQcAdd
a2MWwsBCwfZtk4VSEMHacTx2YKXtrDzk3RQFTv28boBNFe2Jxhww2gOafDjqxtr7T62HWrxZKs8K
9VG8Bq4LrdHpBXrfOfC7xkYBORTym+c5SEvC/+Fg5uFt5QlUQUqQ8TJVBuMP8xmQn3Q+Bw07hkwe
KEvv1QcrwDNnpM+tJFjVZ7DFo19O7JL5ziWspwB7LdWLMo8VUfmw+J/CtEkQ0xrsHMlziZM4nvCx
kYO8j/xGbepjGNgsSTeAk+TQZCc74GPkP51e2nzb0CQok31CX/HOp2S7e1BMVd+EMQOJMLdtDFuq
SVdSRpwavoQQXiCpQNjYZqmaY/ElFvAzObQ+CF165dMwYIYpmVFMY5SBkn4W1/RJ2eUkpBOoz68V
rgwFw2nn3CZDqttj4zzAMRIFcV7ciY7veizPI4ZYUgiXmePZ1M7FBGAJlv5N2Xp/jkkLU1lPNtbQ
nKZBwXQ0D92ix4F5F8792qzMOKl2TMhhFSdKfFtgfJXrskuFUsr/2BpNqDykeb59+HANDbQRIvHl
zPLg1vc4hHsySUp+GQ0pdO6fhqv+aE7KhB083eUbaKjcaY4+8s7DIvnfxathnbV8WMiFeSBomXj8
9Pmb+MIi07cI4XymI8D0//ctEwkZ1PuZeDIXRX2+In205llzYdpGFZeZ177ha0BiAgJlHHE8tBVj
sF8R6NzQC9z2tr/1q80fVJTfOckLQwdtyUl1B9e8q9Xvu4Yh+eayKf5gRK+8tjc8wR1kl/hO2w30
nfYG9TPeYQbArvppdqIf2PQef8AOR5+NW57B2Ly5y4LrzATdXJr8jkwPhH8sjvCmFZTC42Y4bN1H
gnnWJfE7sIk3Ihs+SPoGHlisZkUKdNqfbCJdcloOiRbvPuhLRPlmZu88MOZhY2lIuRWc29ZYpTZr
NbecrSSALjktRqZOUZMAAGywTaEo1mj1kM9UzGnObD4uglsSKH98i/XxIEdR33oR92FC8h3IbEvM
oOALaIlnGzydViO99sbA44v3HJuAuwB5D+LOZLX5luL8gD+TgtOB4hkYgfiuOME/dyZ+XWowt1TX
9V23wdOPrzAJ5xsiYEHIzCqYwuneh6a1kxH8/wvDWUeYljj3dewXqVeh1kWGolyfLC9r/Zek7DQL
tsNFEFhR7qyEpvdbceKmvkAARUGi9CWvtSfPGKlJBXZFYPudWY/dw3QFuFvPhTDGfd6mF6p80DIl
olBwVquKPwyHpAmLfbA/mGy/lObKXEEKjeU0aJjLe/5h6ZkKu8CGNYIffY3iSJnrab/guftVA0Ys
mmDAnVB45a+YnoXF5SPEr0AkZSj51hzyin53t7mMxmQH7F8QhJBJ0neUzcDX+q5gC/0TB9VibRbR
WC2OGYfXN15wWK6/Wr1LtsaWV2bprApkkUuuL7JNcDH0C68FwzKhCDAu+4cAWl6oJY5vsoVRPjWD
MoT5Wl6LeJXpyM7Mk3M/wj0q2rrN9Xmw5GiznqXykqb6996bBfoT1o+JwSUeJ0946t2ngUBEnZGU
eMu+6a5EF2C57kZh9Qj0hXFtvy4LvfoZEc1IMsK3EJrHXAUocPIbLNnZrQkyX0NvdoHbz6mftTWx
ENRbCCP/5aQiLCUdwVNxCNYdIUWJGk/y9F/lzvvDumvwIj4ZSQwPzH54JszBR7qWdtBPOWiLo1Yy
WO1O4u/nKH06iNJAxgdWq0IoM4t11yIa/+rRownCEU01nvVmtgI+2CVwSN5GFKkuDRKsm0NlaZ/t
wWtSUnp6dotrexKFr0XwrWpK1+flnPfapfqKJOBxVhm8bl7mM6C3EyTeF5UNSGQxyXOkcOaQalrl
Om1Go2NCYhQNyIZTUjd+EEzl3J+x99nFtEJvbh5wwSbR8YCQUWSUGghOG1Zpfiu0HPduQLyRMjg0
mFGiJbeeeC1t2SlhXbbCiff2/PhKbH1ME+FiJTqPap9pgX31UrsYsdz8RAanvzIEqkoYNiiTOZfG
y4BlkHGA2/cEz7kMOQUcS4l8jp3sGoKFSkCmqDI88ozhLoEHyHCEWKnP6agJfq/X5KWESsm6Dj9u
08u0ze9iXNI2L/FEpJXKANiJez6ZtrYaJ3P2sW9CBYFtqIvwSerR7cZ8ZIQDttxJLBhFBJ2hsH/t
XqPvJR2OQr5nwif/4AZ1ARHsJGyktqOQ87NXVBFGUVRBVDRSSK1yp2jxznWtmCFE/cM9TT044pMk
Ixm9EBOcz+l65Zw44yqVe/rdlvAwFdyfSyk9lSKDtE8aVMeitIPVkX86RnZhCRD0QEXyVTb4SC9f
A6Q8MNNuvHeM2eySLuKEkZIJZEHFau66kO3hzRSVGx/MqQyVBAaqZLvnINCf1cXoolQ8gltflwG1
ATjIVxwpx6x+V97lxAw3pfw+eqTShiL+HUwAC3TaZRGV3T1daBngq3xA179HP4qSo24GH5TKps0J
9xatMuEqaNeyBKIVc6zc4QcVTNvKKQx+zDvCkjYFjfaEoX8UZ8i/jCdRA1mUqnohaesOHX1YfuLa
H9R8Q/yxCEVnptf+Uv7UCTsiqewgKIgS/PdMgx5FUtboRv8vzU/szE7c5okbqlThWW532SSp4ioW
jIpt5nyBD74Nx/6nK4ytTiQDIWgTphUZ7SBNhbI6OFaV2vdVghIxXAdrIeRnuszXRpi1dTj0yCXT
2jH25Wa7iyVwpWzBxwhPa7/FPbohQMTpkc6f7o+DcglYCePbVU1vOuYI1wMX9zlNUGzG5x5akV6F
Xd8Phz1aEkhcvsAD8bjJ/DrL7PnPu7w249VuifbN0sJU/urZvUnD05SJzD3BT9bwswdbQhSh2OlJ
dmUNhMNsR4Neymwz+yr2/P578K3QcnIDPd2xR1wPrmAM8FECEOt+b6ZaFHMBDIHRhnDLYeIbFIli
XNc6sf0+dRI1q/wgjxpnB5IYncIuWDzGF+pTra5WPbQhas7b+lYNUnKvj5YWGPllCMSlpGjd4VtF
0W5ewwf8MPxbps04KSJ3CgQ+EkHavHN0fHoQ7NOp6q0TJy4Ii4NvvMC7VdghsBrFFPeJxhTtzZ7B
BwFpG0Ny1BkkVPvVHtD9YlLIq3SzlWYYOM3rNKmaY8wGeq32M1fqsDEyzHiHLKV2WUMnkrRb9L8v
sTpA8POUboPuoEKD/aVcVtIDvPwwet2M9KnEc1PHU70XsBH9ipBUXNx8N+29MmvO/AA08uXPec3y
NF4qt7r6fm6zEJdUvxGmDf0Q4R8JrbGTSyK28gCMYjtewce62hp/3k8YviDnN0ElZpZOvitZskEX
Yt01uxXo1FXklC+wcgxRC8oiwFY5AdqiC3bmMLV7YFKb0VgyLxAhgCb/0OXCIUVqGpSeAJnhypgP
MYdShd8/WgiiUrT4i7gpeAGOSJGo10bsdbtUoMLAB/lVGeGLEcemovet2+IljHoNIAsdSC5lcbjD
EXf+Ps04Eddsnj0ZUy+VBXKkoB9tZ31AsxT6adK3rgzO8VP3CFtvW9dhip3vVfUz1J29QHLr4Yxx
eQMyXLhg5srQmTO2xGJ440lyDo80Bq9MRNgLPMkPzqvyYeTGCDlk7OQBiJYr9yyr2tB1kX5m+niY
IDED5gF3c4Xlh4WuS1kuL6rGVvOnaiVU2fMhWzpTm2VAmBTT0Ci2Mmxvpk3rvX6WNse/dBvsIoV6
obn2e/XaqOEYNZ/fLW8u0wlHK9ax9gokjXX7UJhApATnv8yIw3ONdXL07M4UcTNvSPBKemGgMIC4
+wO+Pj5BDBBwYHbEAGBbcoYVGUAiAsBS0BCghihRWsWwa9vaXgHPYqFVnDw3FBrotx8AdCsHHZku
POyLJO48mnwHsBD5H634dwGec+rx5e4rkY/dP2YyDLsToEyKrOTy/rHMc9XmRanTr8EdNL+7u7Vd
ceYKCPlJ3ACEbRGqYigYYJReqEzW7jGdXR5lBAueXTV0xfQqBSkkseMKRf6wolnR240YRVKgdNTk
y09jpxtZjOD3aT9wKy2FesmTvhYRSni7aXHFNS8I9P5wPmjwEXZw+NQ0jqUL2e6uGjpH+yn5LeJv
iknq1ae7og+CnUtMnXgVloIhcqYtZBVhX2jTv7wK8ldb3TD89jlko7VoMAkkf/n2XMv8o4cb3X95
DFIdl90eg1szs0tmdVe+Z7S3eSqKGnuOHOZn0VdHck1+/IvZFuQy9DYvHkAetySMekpxVdzOPB9F
ncE6wTFfPhmIAKl1NJztGW/TRumvn4bKkWU92F6RIlaZbvWFSykZZq3OqGBJJgN1UOUKGWzEYp6b
havo0XSQjtm84XdNqyC5mg/326dZPDbD1cnkCJCHwKMR4OltqGVtTOjpITGXZph9QwSl+o8pbL/q
ayXFNWaqZIpb/iAGPlKGrNJVl//jtagwGOIHb0pD/TISsaB+Ixr94b7360iPrtbV6ZLxpUPn1EF1
M5ycnVoNjmWCAeGi14ohnANKFLZrbUaylLXAzxL6237WIN/kFKdN453IjzyDVF3E3xrlBve2gAWb
X8o8S6IgRtys0lmXDr/y41kb6PqI0HmuZs+13GRndpDvOaZfT1NEYD2AZhlELac/JuV0P+Db+zRP
Wh9djostMgLujyYbuDT26zTa0n6MO4h60clRQVRtJlGuqNeWB4CQ0jezW4TRdGjOgyvsDeDy9GwV
RNO/DsM1noRs5wEfF7IC2nTY6wktcFi6MLTeTqjxb4hOvkr1jGgp54sSDYMatt0TsuXHG/ZwxCJZ
WXeIo88utirMo9wswE4L2pATQTGb/Vac5LyBxZZz4wNz4yB2+ijE4dmAHUbnBysTzkkTFwI115w2
7zXvAHdOdulEjZr7qGm7GUZT6iO3eyKmIsZ9z4xh3eN7Wg4NssyaPcc8kC7S4GMXLpnoioDNFWD8
cto9iFDkJFtm0uRScYbPQhAfiKpL23oLupTWTG+OkvsFvp73Iim5OrGnvm5tDGlW1NQfRx4J58n6
P/PeAZju2ySDHvRVogYCCCe/1NnlNf6nc0+kXCv46SZ2j/CKLy1jiVMdIJKV2AjZSl1+y9BmbHzb
AZRS1JyeWC6gvV7dafkuhauDJrMPSwZfPJixLx0EZuGqfDUOM2XSHKgYq1QOlclxEonYHQltJ6qe
v6r0YoW9HWexVmDAaAm5IY1PTjuGnnFiqSKosSSHI4u9GEOn02R+8Zm5QcfW98mnkwaPQDcPc8Wi
hCgjhOsW6Pb02XpYRrPm8Y6hn3dkmP4y/658TiF9PfYOfMDO7O6KwC1lFNUQp2VnCODClGsgCbYK
toBInnhs723sMirs4LZzUr3YF+GB1xFIB6wSj6z07YeW8doAIIXL+h3WHoDe9lMFP/AZ/iz63NiG
Dk5Z8KJPvwZmpOrLg8N8wxKmGeJH61xuWEAgxv6TfPjIICAzWzFfafBilxfU39F2ivkpYvUBABvV
tyRf55W7q8eOcWQlNdDq9PsL492UC4vjdXRtXPaX/YuVzL5/jPHZNPa79WgrJuf7+DS6MooKRtlB
MnCpTEQSHqOEu1WEFpDcO5XXlgq1lERVwLI9MJwkpWjD4SXKxLo8OGFnC9tw1yr/kMNzm653X+8o
O9zDeIO158HCNNZxI+V0XrbFKwzLvG3ySZ5OVniudQKerE4aA+wY+sv6VyGKAQABg62g2z2aMnUL
Ne/8Vn6PMVWjAlc52SUi4lrfnmcVSA4KqBdN9EoOy/8EWz6Igko8UcC9/xd7cRd1fDxafOay/Ypl
Wp9W8XzTOd0Ty+AOuUtMivUqi4kX4haB6FwdfqrnjF0f+mMNGwPnI/qV/dhkuV5mjKXG1hJvOQUy
2XuhhRN7QTY66hnvweWP8DDgaPQJKVisLBMKhJ+NG9L1p5JEq98lrm/tkwZZdN9T8dgG14V/BA0H
2X7vrKoeVth4pNBRITwvV/lE5psmK3ouoiWhb9a01yVUvaLNlIj1pqvsgIWvkdEyswHmHK2X4c2S
xjtCktf30LNPl+G/wl25nvfE1iMgcN5yWnWLjxHHSXiBIV03Qfia7cdYW3Mo4D/bF3M7Iez6IFiD
AuxzZwmxTFcjD+WdkzpIXDlGjLxDb/nYR4Pg/zZYve+MURrade1yyDSwWlVaSd6Cc/rqzc5VIxTa
xm/IzypsZWrS/Za2Y5c4usfq85Bar3DyjIsPpcYILcej21R9/VhZgBIp4GRDO7dsOckh72WijR6o
G+lj/PXL26GxQJMsu61yVm9iSJb9E4FdO34998kcLXQAcsbAYfhnmerqNsNu3NfbZ9uUyKlUggbV
7P8mDD7uUWoGrWDHZvBRXgYcyDU6zPaZeyaHapeTWuL7NkXVFi58VrLpVoV/4ItFtb4T/9HCiDKg
MK5JoWFqV8Yfpv5Ea1K/RlJoXeplbJJ28gO6mzl8mWRuFYUx3c7iVhwoRBnxd0nBPvsfHsAXyYG5
PQ3blavVr/+MRDREn4DoCIE7SSdmnPbTFnyXWgAxaAU8KfrRUSm206VNsQcvNz+OiLkx6Njzxy6u
oDOAjeSLqJAHTpUh3y/FS4DTJJASIK7tQBjZrMVaZGRvInFWRMaQjB/EGeVkxAahjVr1tbIEDZ6i
T7/x7JDAhIjno57ZwrX0rGZxbIWfEIPy/1pPsi1zafLftCnBTWsjVF/78m02TQ3w47qvEgEHp92X
TksSEnDE5wa1iriyBjBprYKTzfoavsW0uQArKbPBWCi8Fu/GRl46iEMPJwrJwi/POjzjbZaiP465
vyBjnXKnzwwBkoCe07xE74SJaz06K1uTM0/yHg9/G0Q3DQwoVGJuVa8PgcoYSuI0B1DlTwLWwEIv
VWsR2Pvjq5ffjTQWWCD9yrNglIGNT0TJmI+7GYpfRIT6bgg0CDoNM3gtR4ajieJgbAintaHriSZw
yF9RyRjdp5rnsGTB0Eel6NWrPnnhmj5a8efQFTSy5InmmDvywETZQTXpdg61F/KiN5Pphr6IkKZb
piaH6MtfDgqtmZwnDq1hU2scIWTJuYufh5q8jeyLBU/6ooPJ73m/KrEBoZzFjopfgxclD74lqHA6
PLwonuPDkUgCD2OiDeXW4/Sr9rjvLdMjeaWVsvQj1AnPDPvg83HVkiX+exzm7R8IYvgIoAOKuc5E
LpIYKzRCWlk1KwO+nLDKUgUfZmUmIhjclh5h9Wod9gdNyhn+/mJOd/e5uzDbwqOMYqiorjOeBdyW
55kN5qrvYezOxjuLsXJhgGqHWQ2wrllEVcc3DQEiYnMN8nWNeccsiUReXL77fxpnfSLMG3bobKrQ
3KhxYHbO+Ct1VsjVNC16Fp1W8l7Xz0buTtIMiGTdd1BLN8gnwtYGcMPmRHnlPbEN160uUqucp000
XdMrLi+KBhvTSxffyzuYFGezMSCjBYzENM9L0dXUz07R6xIlBHu5PMZQfc1h7IB5SE55UVJRHo44
LiXqVxhYwIzOyXKNWsubW/jq4EQnP47ALwWAcoItuyAO/v66ug6o5OEkCKPZad1tj/2dJveQ4eD9
aRb9SXruHbKPUJ56ewUVuLC6XDaoiRjeQ/kbHij9KuY4dQVEunOFWafOtKMf8vd8FLTCjzTuTEev
HYi5GT1Lb0BWPyIPuOxzwkgg+g5waE1sSDIxygXuuPFuVWmoFtLx/kGr4dwAHe3uHns1CrHXc3Xf
QSe+JogmHzv6lS/A+kZwiD2Xd8W91/PMQ0mPvmXleCRfh0L4hwHkhhARkoNIYPwu/CW2Em6qmcBs
ulO9HcFEz0rYqCuztJljEDlDUxNhmO7GBff1gEtjVk/juHb+vhFibQADLeA0KFjGjeRf2Hy+P8vP
qg83M5m40OB/NMLwSmRO15IxsJcdkCEmzqzekVa4hXYMbNzyZXckHWAkMrOBYmtECmO6j4xy8op4
YhMtSJm4pNqo88gAN+kT+LqAU10pydJeqHHV7axS4lE94SlRMTLr4TyT+gvSry3+mOjs/cNuUfjY
szcol31TawRT4LoIvMt2+RHPT5GfRgcofep8TtSkDfsqhQnY7k1Ia8VD1LROYO7MzK8fsJWq40cy
c+rjEtu+qk/rKhjxrcUK6cdOlZzg6fGKH851huTplryyMgZTqkIqdsQqZj2gDVZ9LMFUCV3RTK+S
K0e2RJc/usfo2znMScFkKjTiyYWDAE3Nq77ebueiR5WTxRb2jWFilKVMPN8EWrlgVT7RwyIHHhjt
3eokH9ewXZQiYq/xROo0DriBJ6wOebrqvIpEhfBPerZ85Qvv8gkrNmlg69lwu4CiRuUb3ZXT+fwc
5Jw/PWNKo00d6Qs6NFRbAN2iAx7AsCUk1Rlthvr9x+aDw8k24ZAQVR38RzJr55wcYfgaYgp9jrW8
vqaNhIZybnS0kgfdiHYYol4MdoL6LfIrJSCjRDKM+Oc9tqMyeSRw5fD61+2kT7O+jTQqrBNlTCfb
U3Z9ZcxKucScMrDWDayOqto5eXa9SnfOy2elB3SsnRA4+AMUcGXuMmqv0uTteEK0m2J3JMHnFanc
PAfbN1UOA66lgyNAyxrBECSHj0seX83Qj3bUvoM2/JnH5ICP+tefPadoV39UMGnK12ymYxmSJI0k
7EU5H5zH/QChklbwJCcMuIUanZliG/YQfNOW7PC/DS1gDOJ7JWnjlJEaDpdw8YtoIRG5GRLxXqYx
QXApn8sRV0yvmJMY4CAIrUZ7gG3El/WbGxQP8KiLJ1P1s7N5c5t6F/S7+T1itlT3oGEr7ITi0qZ0
BLMZ/qNaMGuWWFFXIoebnl9d43A873v0zu3z0bMk7l2YfnVCGs7wUJffzCwAghvxOo/6gUI0PxLq
VSuPQ6Hx7tzh8FlDIez3QWPyo2+b3lfNbVIAvkm3qg2VITJ3n1XivByswxTXgB238wR10/nDRL0h
+00qlePgjzhRXcuGCiCC0gTisSviYggBmq4jyptElW8CEwhOuZcezEJs3ni1BBz+mC8FLBhqiyB0
WaLsIO2HpsxV4iRklXgtElFoqHPzKiejgHMWhqmTlaRujEudbL+QTZhQDuDyNwTm+T7X+ilz7PSL
ij1VEKF6xBuH/4oCjUaeGjcME+05+kxgi2jgC1nPU0bYE49EtxbvIQZP9Cgg7ebGV1jrznWqqFWA
iBiRlV0bXTOaJvANyOF9DY2mq7muo7U2/ZmmyXX6vPViFMRhAkO61wEbp1uKl2BnTwCCM2btD1rP
32qRWtilYBoGG1ce5o++jOcek9xlJ5idoctLrB3QuhLdsDXPNP2lbhkvAWa5X9fV7dpoIyN+jKLv
n4NqX3GS60uqFT2FMTaCNms9QptcqbYeM3PExRgBFb5OXOXf/qwSndlvWH28jP7VtaOtZQ4/QxlW
6OHomtJxocrbD1+YBgyRnnN2UbWNEFkSm+DKltkkyd/Mr7M9Njo5H+xqV3BnzkZbcus5VZZUbQWO
031KvJLApLohsNeEsJtHT3e4lA0qSgIJCA8/d6xifzUTsviIulnHIFftqPGVrKqrsiuQDweZZOiy
NM2IqqFGP5MVyOE0JONCJ9A5yMRY3jOax4gyP3IoWUc21Y0yDV545S1QGgs/UeHsVbx/3lpqcOjS
6VUFT8szPi43N2m3vNwMM4mwscgpg9yI9vTm7L9dP+Zx4nWHFySizPEcqqKRSKlEwCUHiuGtemHj
BFpbRfVVQqArQfz3Gt+U4hAmpAQm/uqxb6mWfHCpC71GUD5Zk2Ju+MGGy6JZWKOkBwHNNwdhT54F
dGTyXPVQBNWBmPxDgzyy4CtgJh95VdtY1jHSHcf/ABSxitwSOwyQ1HIObyDkZUXCeaa4VJLwnh++
do7FjPn0/JZltnlE40v988xW6kKZhgHy5FFchPvUbeNgTUPYlOX+zfCowSNklbND8mEGjfCvFjYF
hMdbKwUahsJJiVcMsx5WA39KNNUtVlUif7Bg1zRbTpO9Y7eEpE8DKhOzR7O4YuKZEvMWLcDPQ4qB
EoCLxO7OtWCdNEifuPW5cdjDmuqrCCw8hbnSPWBsP7mPXlQ/yyhDgY/I/u5/c8RT3snrxK+O8rfC
eKF8fWTBFlCyy4v5ODDABqVs6NmGa6nFLMYc/3vV616Jfby7/FhVmbk6bbANxQFnZ8n4LHw1IVF7
HJSX1V0pKYg5h7QP4K1d3ke6EfEPgDY4IZUXVmukukVxDqLqiYkYgOYlVi8G1dytJCnZhU+PVPaR
qncNmO/8BNgAiOE/l9D9GoVKkqRdtUut8yDv6F2SamawAMTpBGy+RKlaKwwj4FoR9b2UEWTazfFt
QnlHG3l++hm99/mXokFwTBaQyGbVqtHDpzZBtaFdcso0sbxr5/fyuPfw/ktQ3hA56EWK2Q1Z4rNc
6n7Sq5hgpT4jE063JUOVog4zcKWMrBfdD0KpyhwRdK5OOYHqgNJ6LoWuzir8U93lJBEkxQFu0aLb
5zrEfyTUByM8OXGVSFQxU8f3npDKSmb43W5lQ0ox6y21Ydo/tf/eDOjlMsWYqREe03gWn8iSGYuv
W82qzKwlKwK0UpoOIH7Rzuy7aOnzLv6eYBZl/sX/7G37Cd+zi75jo5yX/zZCDNdINvmuZjW9DpMY
JEUjdLhABl9bDZuqNR94U8bmvoVipBQG8v4QzwXjYr76WZ9FFgUfmuulFjIqM86aNAjIpVStBQmp
OtWXoEEUioJPv0v1h6trugfvI2e3zelsjJmXzze+DM+2YcqQsB47LhicAHQT7jKGzfJn4wxVHjQR
zTH6XvURm6Z/zVyk1b9eIA0vBIdqcY9u50/S6dd1mjrS081/Je+nINu3MtzbkJ6HUWmkXA7AKs70
MZVAQcuRh25PivmqUS2SctiyedpNJPwfl/80aD9A254+p51CD3MM9pp3OawcK+8kTueQ0teKqn4w
8aTx56jhYR8kN+/qn8iX6LGoadxhEgh3CQxu+PRYS8Qftq086QOfxMVt5YhSuZplkkvCXHDV/BWm
vrO5POusTSlqYlRinqjaVPHhkLMvC/xFzxXkwYaN9Y59ykUXN9M2ARXPENytgIpbZVKQdGnDSFkX
zI6Xr4FO57n1bBUE9pMTPOvZkJAfnQxgpTXu8bCha7CMrp/abgjVWhP/Cj8/GnQH62fBp851nQWO
kCLDpGrCX48pYr4duTvDVOYAsLKPu9blKggldqwhYmy24MK8VGhfNiKb6IVa9iKzORKKQjHZpUHA
D9tcM4XtsNNbZXJk1fSurbyill1YPTBGTEdwEoSw9FhgwUR8YEisxKBXEiKb5snf/rze0AbXC0q2
C13U+zxxfV/GIeMHH1Y4Kkm1/72l1STx1t0gthzLwdY700CUFPmn+aA1Tc5ckf0CgZnnhLABwGUu
KpSibmb7OYqIEnfR/yfG1glwXiE40DZwgyYPR6kmD8WoZf1CspohHu0dgqqsWIeFvB/LNMieI/so
n6eiXPa2EB9XFm7r0510S17+jMC4g7qvdE1kf0ITNtEfRmvaJo+HrFGhGskEZSTJhK+yzhvtzZR3
95jMaqKqnbRd99w0Yp1sOMxHSipgq3kabLFfTGVq/yMmZYA/cW94YYG5uDBRk2cVoz6cF5yqodd/
YvbCQRH5B4kE7CAH3/4o+GjzaF6AFRhX5KOujav3Z5MwHx6+BfUGH/l6VqweGKhF2VdOv5UXgoFn
GSu467Ik1ij9Cx68Itiahta3Yq3Uc2KOV3xlZ7hqXnc4IQhCFScZiWgBla9iUTZXz/hMQai8L2S9
BLpH56w02f8rlEaQ3qRql5w7n7BcKC7VBxaEUh/yKb2b/l+zxfh59GtH1b8fT5aBHxh8azZhjayp
hnDNT/yo5pmOqEZZzG/0KmgvivqJIUWtKX1iSUTotoe4R9NeOQChY5xeo18FfR4oFdCK+9Wwajvs
Sz4WhaHY1mUHwOrjklVLdcQjL9BmpyHlHokHGP1dI+52FADgWUs9yxEMD/3R5JHh/C+qRPjbBzP6
uXPXQfJkMQABg8cNiOmbSk3VLViz4RogrRg7xvH79kMOPTTdVULeCGYDTSjKuRoxwam8CnFrEDUJ
DTVfx0MBhwkvDoCWYWYX8tw3Z1cBIFVLbgs/KEMaHZDcQWwXfv/tF3uCNEIRqW9PgOOWt1sEKCn9
mkzlkm+1HqM/RKLZoHVukQlht8ynUnyE8p8wFiGyD4a2JO7kV6xovz6lNpeOkrseJSjpVQKSqxX2
EtcCkqTxXxMacU80bkIikWcKZMVV86HS0o3ssuECyFLLIySL1Dw4q1bMQ/Lk2pI9HtOuWMvqelr2
x9s4KmZZWT9kFOmfot9wXwtlIPaOtKmsbiUSwUZRBG9FpiPs7o3eqyW9lEPRaAd30oBH1l7vDiP9
xZRS8nmHZv6GD4kOmnZhYfFY+AUleoy/X8cf9nAWN7pbUiz9ilk3zpZmETnkRBWd20ti7Mly8HSb
0r0cHO0OCQBjHRdyLVWkTFSr1GitjsJOYetWcr6C8Ue0wqR/YISVmP2TMvVFA5QBlmdSazY8kpDi
3676464/aiwCF/JWQSHMVBC+Y6advltBkFrr88OjnzN/hqVSO6VII22czu1XnHD+cO40h7/XFPa8
cjvrFQA6+fvom99U9t6te9ct3DeuLtTsUz2GpUw8fOzfU3z9JoVeen5DHNnxSptrdydLHTdfobDF
cQcVhooHyEXU6Qi8PelhXeBA3opqHp1Og1WjMUtRfIEJtT9vUdNg1YWvjj2YQcqaTF1825rPEAqs
4A/6a9jE3MNcNchwzARX6vL6w5NNH9b6NmnEEysMCkd5EzWE3bO8rMfbfo3YZVLz331CQ0YpBeCK
4hZfZyJKYohXBc5030ki6Yy2vmw3Z57tz8cphgQJA84EK7ZBQeJjsjIB9jxg2cZ8xFOC6FOiy/Do
mVe+x/aqwmvFnWgnricrNfmy6kk0527lEUAydrOwQZ7JNSWuRrHWzha5l72WMpeJzrIuCngsporE
3cR2oyyRk5MVWuPCJHUyhZiHHmR1vzariFD98GbeC+5wBFVNv0b4E0QXbCwm/RpsvU+C8ZE9PFs5
A5NsYELsvwVLrNjyORoS4AWeOYCcbCgR9/qorW85FvOaG+Vqb6yqHft6c+8OHeqf4cvALaOOv5/r
R6MIlI1ROtUYfbC+7BIGmzsalZ9yLnHT/r12LAVW39FS0L2y+Yxfor+cPN9nEcYK7+uPCCw1BJDj
Ow7dl3HSiux1ERjWVF5MbE5C1LKuFFfZTZCHaeKPjutId0QOPakLJdp8/CD4DWTJ6UfjTIHQfbMd
hyFgjbibrUXyxsCIwhGv1hKpwFlIitvOurMSMNM7MHvS1p5+Ia23zgcJvGTFMw2BLGtqU8/FACu1
ppiXjANW0YhzPxRcRBw4piBSSd4UPFVVZ5xfSzu2Vj2QkKcpcEUszBReazt2P7rsmMDc9FaUjsh5
A1Po2uJg0WBa4lCrqOgrD5/S88E2D1d51mfNcgUlsrZioecKhnPbnGXAkBdb6P12yC7ZYtoYqxCu
xnM8nV7GKvH9SGyyIhkTkUP1v5gjxHL3wCCkz8qhgb+qV3cj9ScHARL3cW2V4vbW1ub1H6UTd2Bx
u0WkT3WNJBL9Fjnn+wEdOrQqE6MNsupbLjGRZjuwycVjlmzUntfg1MHSpkl9vofCKDmmn8bSZBGh
+7rwxgQ5dHFb/EAPtOejoBrxDhNO8BtdSLSM6zGWYLxLTAPQ8dGhyrXcQy9re3JayYv+oHR7LMHJ
jxfXGwrYHHIbMqZmSA6X7mm5iLJAi/fhQNYm4DJLPlAohlPjRzVdUesv29hverUaKGNgaIjOTmK3
yqEhWg8M8zIRzTE9+sI8CYBHOAehnVi8l4xuDWNTBnKJpB0hCmpdxcPTTuzmaljOvfFDTlpbvNbr
LnyxDNmHTB7dfWNZ4XensmYyr22JLCc5c1EjINrQ0ld33Hi0cwwQrISQfnogSNKG/BlrchoFBIsp
vsGr2tZ/z75HG64eybAunoV8fxnJG3NqOKy/LT8G1RAyZRiTbuJcAgLatS+3nkyzIyl3UrJvsn2m
5jj9k5hCBD2QCwOh00MmqSjc2Zq/N6M4KjfpKxz88w2bOszfmmv5MUBohsUAbDqGHHrueIUNC+Jx
3I9dwRF35vhngllk7cOa0iKzHAUXrBq0jBrD7WnbtZgogbddV+0NVqWZ+G3DtBTWFTX8hNcFf+zm
1s4NJp/sLsBKEJF4z/elFPzUDWG9Q0BxGEs19WRIu228Ii4NAXPOwUpR42UZUJeNNKF1KNV4t0WC
JDIoJVvhZ32cfFvEb+9ezgJogJ/KOnw4uO4WOjF8ua+Hx/4ZHUCrlLec7xfvKHU+bZVCMFPtY3eN
xBNe+ueYWN5Dgv8xlbzXMenkBvYCZtNvqoriGV1ZgZ8CZFPzECTggCNVT6C4yCXvSZjvyt7oN3Kj
jt72B53uoQ32AnU0KutVThs1h3TTf78xYn+/f8ukMNW6eLIUcucMrsnLBoGisOVH5i2ASFt+9FvE
QfvJQ1rof/D/AZ4+ieZ9klBlJWBBFKyAAumw4hnNUcctCimQiS5bU0/CuCe0MaM0REjizXMIUVBs
Gq3VGoJPvT+7s9/4mGGtYxWYoxr3uUGuREUAAE/AZGaocWWWcF8njZOcNJCuL+7cTKe17jLiW5YG
cars+cMs8phzMfkSQHhDp2g241OJ3y7TBRy3/TxKC2WZO9lSCZsUFHOvAKKYqgkxpTRxxHlgSIwC
ByyosUO9f42wpARRVTSI0EwXGIO3FINLm9qG2XGlT5s5z2FU10YUY7m0lDY554eogJFNxLrsqdJz
ONcXbXBCcZWW83llCBYDldUZSELHo8QpTQj+u9vsWMNon9l0830jPEhR0UGvfMgvk/xig1U3GuPG
7+chSg40nynC61JPcO9TKjmHnOaFGOX29z6EEqHBDKS/b27zfEiuf/+XAOHIGMGxNQMV0OoCg0MY
mUgEQTy5qOVU/dwyaE+RuSeZI9swRt/6nAGczlLw5nMnvQpxS8pwo5Auu9hiyJjVmg+PfQTOHxbL
fUrjSwgM/4OKikDltbK7PvPN3x5qs9ZzLBweGglAJfCDerYHDbmWxTX8I2xkGKXOuqn3/kenZCQu
3z73eOdkyi7cXxm4Tv5JRZOPiZVbzWJUf9BVXIzUPWYGBxgdwTkg97M8N/Z2nPB8y5qOlckFuVQY
y1Ci4uzMUBjlB8+i7JKlZ2aBSMc9mi3Fqpzo+zZH+fF3juwp5XYKnVZPw4miWn301tuusnd0elsX
Vk8lEzy1O6KQr9nxdfjyij2DqpkoT3mJqyiG0DI0rQNaALCIyQLx/C3JbOtYT0YSqtCgN0M81nLy
VCiCxb7LnD22A4c3DBQcyRYZJEC+qCg5IETD+hi+WYAUfIvs7WAvx8BVzF4lO8Y//xqadAcXg3QO
9LHy5tgCgYgd4iCvee3SHF1GJug4KF3X+xmKwhESriJVGLiC2+KTgt6LPE4VioxmuCXFYBFU4n9Y
jFBLnNP3gg7zZnMpuF66CTQ9MVKCyLYxTHqruHSrCjRjI/hLWZYwO0s167piiA4lhPE8yjGQY8ct
En4F7J4mZnBMYMOHWPoFkV3YKgpmge3kFWGdYtgf+sm99Vih9x5XYAG8ODc8yegx8Tk77bcC2LI+
SXB9y8UDmC3F3cp65gTaIu+BwBMtrFoE90RfC34k+M2Z9jKsufd5HwJuWJeJONAQQce87ruezBpn
RQOeQFPl0+vCY1ZHd4eksSgITK3Gp0Kqe9wtxNOOw+CHe38jQG01jQ43V3SjKjDun64X8p7QK6nS
zZ5tyylEWG6WrcwN8EtK0ZHWGePkNZZzJ8zDr7o0lwvFJTnNdIsEVRu4r6C3Rp6C8QefoirJFYtS
53HdmHn67ybHwMZu5hX37ZK3oDvVkx5JeidHgBZXApEgOBRpFuzK+dLjwIDFllZYhKCzbN2ASE2Q
9/2CJDVwDvVNG29fnvWWyKdMU9B4kG3UlnboSsI3u+JAbP1IdSEYxW4ZFgxjV0G7pLKB2OpxUL4r
QuA6K06RPV7wnDXKzJRV9Iz7fEmwb4kZRWK3rvDo0kjKhf43vCsWyxiNPZ5KqVdzGiJHkomr40ZL
kdFtC0B55Ruws5qH203R0UWr1MeUO3CqVfsqeR0JhXGtuenNLfwoZHtumR4u6f2KCaZBC/j4EvN1
L7yNdTIfXlf9vxJXGYa86IpMkQTKLTqsNRDx51OHv8AO65IJZQukVroVzYWCTbJs4mlvrcnfR5m+
rwtbrDDY4wQb1xCRQvNCY6INPWda6GeScT8wwuAKhPQuDENvONNMEe/bEL/44kimLBibvhKIfIlN
6z23bAkVu0ekcGdtTu7orL5uA9UoN4xPG5PrHE9u8s5SO+3q++ybfr+As5Dlcj9BlKWgV02eU/5K
TKJcsRFA84OkAhN3DzWO8PR1ALWX5e4m74q+iSZPH3hEcwkJkeoFxvhLC5M0qY67hiuT40qD4tOO
TcjtqJI5gvSNuidEQpqe3LN5ChbV4ZfF2izLePtZqb3M6tzIGCHFFq+cb/v4AsobRIHnraaHdhdi
Lt5znPNSq9F96UTJFG6YC1oVdZ/q7R0M1RTB24g/npE110391vinYt/ry6ih1pQ2+0JkvU5VbNFv
gCNcph+Gy0JaPljlEhRgNRRJ9iy3QHlQQIebKWdHPHXtpvnbsQHmelCbKNPPUA/+9X3PcDfj62Hu
HbNuHC0hTXfPELa4Ld7OYvoQDeERmTL8nw4n7lhpntv2qZNaRckCJtVoqYLx+Xh2YATG5i9yJljF
9AYn6eWEdZkwluFaC+KeIAU5AudPOa8Qevh40xpIIp3WkOjFcRBQWVT3UrmwNTSkkU5kT0QHoVkB
qKwmcG3hGuSuwjuXssdnqvGKj65Z+Bg26gtAybdMgOj3T7POGmK8iFCrROcYekMOR2qP6xOyUKu8
Zw9iMeW95HXfYmxThpdA1IiPoI6v16yxy/mliRH+78KbNO8xZe3dSZ5NMRJ9CSXkzE0pXGzeH1Wh
IiDV0OyqBgijtUir/oFN7PkDgtnVgwqTpLhrsmaVRvB7Rvd45rWexuayvmZAealbT85uDb+tmOTw
fioBSWhz/+oCnlJIL9H8v6PhimVHmkLfcK4GJYyG4zkD3Djlm/yV0PimevAfgocDic4k0ggkbuRx
HZX9hjaUiJQKlOKhmpo5/XPMDVGhnec5JelxbLLJ9fece61nl2ZgHFcyILCJ7muyyswBKn5neM3z
+5tAzJBNrg3xhubPfH69t/qP1KK6NAeGvbRcb8MOGZzGC0gw/OosuRytr6FeWavYJ2gtvu1HwEgc
WqzYkiadeU6rBd6rgcLtl5Xc39yUc3JmLSoRp9ZIY6JlQuzvJLM6ilhSudfg064tB2Tas2nNrxh9
JgG+4Y4IBtYSQoF0j7FfWKvsfLms3R0MMyz98xpQYIgguJ1ll7rQX3m3cgX/+WhnC6fMyYprP3Cv
fI55WgGS2XEBYcZFi76IygS5x129tew1xj+A2ksLsxgcBkS1IcpRpbZ13PTsIvro+Bd3zIm1LAf1
69e/CGHVZ5TXQzgx0hnUazUPaI7KZW1zegj5tThJFHX5m1jZU9UAKLVr2+M4qkN16xQQg2fFl/hB
7s8yh4KtIrlbSXXwfpM8NK816eaRE5HSM/kgQVCDM1oCBq2ZPjqvQaLSmI1UX2qyyS4aRQwCe6Iy
e7/3VwxLkhI1bl4HXuJNx3pQebj6+5ftKXbh83mBf9Qb+E1vuOi2BpGzc8GyD/Zh4FnROXtFSA6I
mUGM0wLarF77MX53688I8f1H5PloB756iYduZISl0ByObkaqNkJB/79OXnO6hI9ZB8IQDITuTSdP
GQdMgGXy+QgqVxnq8eQeAo7fuMF8VIKl5DIM5oPZywnhnIodsX87mNex6yNheNETb6Ep7SXJXWMP
mga9b+jEx0CIOluLSik/Lw3RpEAUAdRX9Z4473HrvLYpeZg9K9nI096W++YiUq65cdSIsJHEid1k
kD2ILR6ZY6I0iLrn1xDmxVtlpMWOIvrZ5gdLjzFVg9voqArWBXs/uCiSEhDDuryL4kvHidU2dZY3
JoRsORzqXO5UkzRNL+EzKlUxG1RnCyfElIIqrCThN70k23rvZcZCCmiM+Hr8jVFYcp/LouuNWoza
ZWP0judlhLWgH9d9njvaDlq6qoqo6jJxIrXJ/Fj4UFvsKYKUOiSpuxn5t7gXeP1y3YkKDVYh9ABw
vZdLOyOBzKNT1lSD8tuzwjz7Ct//wdPYZDt2NK1MMjSOlRXojY674QOE93OdB4xTRFCsDGJyzkwY
U5UY5frGT+JwYxFVi0gICx/m01D7408JpOz9CjCXeW7Ult2zydECcserDKDyNSzjJr3gcwinhY0t
46Qg4TVXwB7oR8eBz4R0yd3CTIDLKkBP5jM+XRqT1kbW3BefOyN6+jn7sd4Ajbf2fnCBT3gjSTl8
Axxv4fHumSsmi4kIv3K/L6eDYYPIN1fXEfszcYwLZGr+VQA93OpZIwQ+C8jEETUU+wwLMv9IGCkz
t8+wKfdudPVgVB8xt18qeju/kB5X2PRxH+XgTuvdcPtEfCVjo35MhXSk/45zGnX2OqJNsBckLKx8
g/pTOi8d6XJa+AxnsPXTgtCiHRVrbjduzp+rX1Sgn2FiARqhVK54JivBoNXcK4qkjx8EnuXm6own
ll460DGrGS2GuYRM/EyxeVPFSt/WusW5/BJey/K8zKbRgQv6Qq87SHgH1nQ8LDG11/X87kAnk8pe
sFd6emiyQ4d/ccgTmwhUKMcaAWgRoRAB5D0tEnziRVNXz8wRNiERzQI3WcwvAM1i9xm1xdmhg4Ml
IyoGRb/BTb7G5GflZU55aSynsfu2FCpZ8XLvBETLn5bDn+LDU93f43CtXDJUeUlRht9KiuAdYfGx
HYW5Q2CZgM5lVD8aJUaVf0SIsU48AtuPY252sNx6uplerXxlGjXsdCuZZ92mAdAi5qoXL/rIODZA
OYu2SPsr/os667pLOjKRYMyImzzh1xxhQrHxYJhsjHZ8rStI4TuYPgP7cGMSUzPQEU4e8PUJg4L1
MIXkOBl3LIajzE72o0PIIPPRDVd4HvcnDR7CkqopNkvJDO3oC5B3Tzoh3prs3dK6ujQ8jixLLH7f
q5ME5AdMtvwIWPIIbAQgfooGzhSY/nfn2S2CmB79qPrVzZNRhtDqfR8K+dl1fpQN5vY3V324A+sG
1xMD8chWnZO6HBuvYTP+t7m8toAMmfjiVgjFNb7Xqrnn7ETIAvQr678lILTxPfsAuB4psPG4Blyr
XxEByXSNgcjl7hZqi7jg/QwdMUWvh0PTWfkXYdojfHqZkZEnja1e2qkj7NeazAAVuYF1Hj/zKVPu
cUgH+IeE/a7aPmcoberAghF/IzflGTrwENncI2BLCnqifFIX1+CUw2SSt9fi6B8X67fbIOvzFyV3
RJB7WxV0DCw3/s4a+yH8nyN85K0lgNhAjEJTm25m7AQ8A9Es7nKeSwXeOEtPHz0RdePWvnAvylXl
WG2ni1NFeiegES2i6eSE1riH2Cq0W37XpFgdMyYbLdV3UU5ilVLOVgD/9Ffg+Mrg854GG1yu6zsy
Zo3pd6n2Hwmui7EBV3BzWbTL/fEYujM7tvBuNDZYfmMSZEkkmhAoFMscuLQGnQNlYwFlTtmjFZbj
LWS/LQcwRAGDKPM+oqndslyowhantDygn3aSrEj5IaTLzVgzdgq0zJk63hEiyxXMTN6tDX0RXtdQ
T8eneLovuhOg69JDW+BgXvO3uKtJN3MQGgMDIny7+8dy/VQLWOrz534drouC2tzB/v4UfPG9YPt8
+q8UhlJdN0wnOdQAP6x9KxdDiY5owoku9x8C3P+J2darSMmxkZa3Ui4bUA1kLkGoxcbrv6+oHm6y
lN/4s05PbtKOMRF9x8fOPzjwHVQW6dU8+5GAxWovVXE2q7QLIx+xkvST5zPQ6JfcJR9FMRBkF3SF
QBN8u50pJhq3EYCMD498uIjC6qZluiXTS3FxPP9Ohe6VmSvpmjYM9XN4vWqesBGCCmPtQfEq8Ly7
E9s24CHxwzKSuwK4hh4myzCtDzLFJ53EZ9cATrYUGK8XnzEh821dknjlN+bK4ULENGXKqgzZ6SxM
qpy5VIH5hm1MQwsgzAx/Us72fyQvUnuNCfF2x1zsEWP03dxc8rUYBzgeMdHG7Qf+c3t6TC7kZFu6
i6eKMgp+ganL+EzSX8Vn0jVZZegdP4TxFsjEFNgze7BV1caVNAns8cPw+KadHlRi4PT0HwrTmBJ6
jR712hBbY5Q8XzyVx/PbKIpn+NYUvrSxkfvoGW5tSsGKFSY6eb3kM/M7FGBhUDFDLV7ZNGj6pOX0
9kCwJWOHN813MfusjWfqwHtFIBcryLCEAMuDOUvnsToZLziYGCL3PvE5r9X2yW4uUtE//b6NyQ1O
NZptFUxMIFx5Gb9OdEEjui/LpRqMkJNpooXCYWaPfWSNhdhAMGv7GJUTTTB/sApAnhCpjNDc/jzi
8NRZeFC/12quzytRqgK4achZNMgg2EALv9N+FLjH2atVSQkhpfIbzgRlDT212PiwOsXJwklea232
dzqTOknGytPFXVIqNFY9oHE/ZPI2yAKPZb1TLr7dMv/Kc2leNwaYj0gIYNE4JSwy/MBeLTRHOUo0
Gk7W7HtbeQy4xpqm38ahYB8WpTMOrBlzFAzbTwefkbDSlkvk2anYAZMJRFrYFP1XxTsVKILKfewW
ZnUY0w0YuTrmVwKcxjxlj30RgutwB2BqjPhxkhb2+8iS2nmUZX2EnhiIgQmcF/Np5ofYO5+ULE30
qaR7NSYBXS9s8fnDXWDhEOWtMEF4BktLS7rJeqLCrS4ltn0PIdagwOXdCKnhuiDaffuN+eewFI5m
6SIFyMr6E5/lDgG/OF6qwqOWQcAUSEfAdr2WbgfR/03x4ctrXb8GiCBKC/hQYIKnAH33uhH7S4WV
8KvI3RBN29dWa56ToKkBCXnlmbEMKB35POWWaCKbHWxiboqvaMgvG3u5XNGk6Hi6Fnt+cPJD3Ekk
Pbq7iVW7SWFwsmTQ4usb/IZeUfNMNM2WAxdmHht1UFwdzJ4S4PQvjFkfVC59iQrmbUTfuwhQydci
ONyOiJQD2I/WzOTaztbcDeUKw8SS1E+58EAOMp8/J31QOE6nfhZP9Z/vqSrLL7Nc4lKNncV7SzmT
I0BEHJ25ZXlX8pb8bF/lvN6YlpO+qYGEZvhIma/ZYul3CTok3AApnjy3NROVVusHR6jt7uEdR066
S0VscoFHhU5du4CJjskgKfT6/j77jEtyx4R0EkC5qhZ+5+uvwYKdqFrlk8GLu8e3O0RLXLMDrBNx
R36jEO9nFAocxJLVqLTYgN1khEk2eVIg332wg5zjRYM/OD3+DC0gsRQdIkRVFHKEkBWAGp5uXriH
ywEA9vNrzNaU0yW6myiA8wppzFFhhh7op0J+TAsWz+aaXPltIZsbgLAxw3LVDaEsi55CP2CL6HWv
CW3s143AYGg1jhvywK2nC+R9cqsHL3s4QHvl8gLbXZm8Oi40g95opwooZsEOkuU/XOAt3SI2fZ+7
pqLJV76jnV7DV2qD9vwMYBu8ibthZgm0pTDku6PFFEklk0/ksfipisELWlr2lt/bRXmWBQPkz6Sd
YjddRGqYHDAh6mCHeJKpFwfR9PZhB+dq7DXRJCzmzC5tcOQzd1VkmN34qNbdS0h6vuBgE1plcEV/
Qo4Bt4Ue9zCiz1gO/sjrmo5zjB7b9G1UtFW1l1ZVXdbs5tgYkKrcqvu2/Vjfso7AyrSEtzwIlMOi
BMxzeERAm6458awhbzeHsBXMI3rT7tsruYUXeN+pGmRRRSqjmUeh5MIFf1oeu+e3407z8c2kS7mC
WG4qMUuCR5rER08gp+DuISl7vtJMta5rZx0SRS5jm8xbksM8YZtmrqTpnkuw59vzX/TbyyUZpSJp
AeDkd9QgsPfQhamPV5d1/ZFq97X0QT9jSWklqnR9TC41vUGzq2wpu5+s17RNB0xjAG1hSumVmyTc
o2QpwQZy91vJy9et175yqCYZbOPaKyEJsUwXVwSdR1MMzTOUC487ozSJzV/jc7ZdDahzbb+xk0F9
jimqBSnNT+RYP4Aig9sNjRcL7LtzIuzU5n5C86mMYAdgZhy5c5qJwfE37GzIETL0PDEF3rn3nKl5
Ks/f/nZqtMBqNXUgxUecC7l1GkcqyJUmVO/vQPeM9qlIdk/Bo4Ec9ya4cYru5pn/9V+bLfCt7kSr
aOMF032qokwgvB5UmMfsDcxmG/iluRaOyDBHdvR7ZI/bl8XsA9Dwhmy+q0+lgf7n44YBuHF2UeHV
22qVHB1zYymGRRuqH412zhv4B1ORMNeeGe0X+FdCWnBBmXT2TvSNikliYNJTes6i2urV/upkXrDS
oM1iVoyAp9EFSTjluWmkG8+TMuKmolte4ELKNhO3dT6xrbd6sYGv7enwc1tpWhBZ5PO8O8zjWJCP
OVsgG3WbkQNzymuswfoF6EonuuqDrf5IkPJ+l+YrXv7iheKqnndScx+Dy140PPxHZtjg50x32Kcb
N7pcZKe+7ZrFkwOAzP9FTbNhidplpqWzPzfUtN1c7p5+qCDM4yDmWf+rT0jOQB0k6WTK/vrr5OTB
L0NY+m6vxS4U/PktBLSu81DbLmWC9Ynj61vmdy4bo/kdtHwLeI3d7RtnADkHs9u/D1D/ZwHqUArb
W7Rr983b6ThzLp9cDiNgE0cquaHNgoWLzsjZ729IXFkL3j9jHMc4KtumRQ7spwa+/+IrZS4YhrXq
Q6318tZN/ApCmFk8VBK/S98UKP/ajj6BHjLjZKCcguXaVucgVc03d9orzqJUDzyPoIeS9UQVM/lb
Qq7i5GKyjThsQLjxh7UMLNgI8uH0ECkjbIjlch0nQmwiHI5vLaXHpM3IAlCqZxWi1ryZWn20LqZN
LmsjCyO+HXnH21zKGMjJWRkWhV2PhPujgcTx4DCgwU/oU9wlUfQcLL3NdkgTL164Q66bErkf5MTf
QbTj+oqXmhCfqhCadUZJLhXw2gn/sqnTtaKdCxRxy3ApFCz+YH6IOx2baizPYp9cgFrZoUwAkV/e
m2UVSXxgGwKGjgpjrQTDiL6XaN6pyLjrm4MeNLiT6sRPXVm9KVeZqM6EkGCO0ERD0NJRQFL3zxTK
R4m/qIkyzu/8J56HiG0QmG1ZiLsrxBokWWa/FLD4o+h5McM3nG47e/PmR4YK5LVLJ2jTfe3Z+GoZ
1T1nj8msVjZtyZR8EjMPjbLac5RlqoRfRfZvj+HwUNdRqjaARlnSRmieRGKMrhpoWZIoXHwn4CkG
7gWc5/O28joMI6tXmEJpPINxFYBnY7iBXCm6yw1jMj+U3t59nH0tIwr8edP8Q5SPpCx4147+LN1z
LRt4mfD+p8FnCIVoE4M2KtVTxyVlDXCYtFDGBHhWQIWm4zsG1lIZXY2wsPNtVRIhR1Kb9HqDgjbb
CZSQmgO8IfdrPh6/24dT7ldKFjKtX+OR53oSXtwFHH4pBYyaqHGhU5mKlSecSE1ZalGDUx6Qfd2z
84Fs8CI9zdGLyHMkaP4Ptp0+lB8FfzVVAEN+ck9+H3scpMu0/xFvY4vNIkoGiERZXTIYjOF83gfs
pyftD+wsTFyGezT0kVGXnozqrajwbUslpLfm1bWWDAP1zzO1EzzIYLnw/RivcnuH3KRHzQWbUFJE
85dgt/enA/xAE8ykPS4NJ2zHK1U9ThZBybBcVdwVBtLaoHhRy+bTaulizByIuQxBFLM0AxJSJjBv
cuvFKHrlsw7s5zCjGVe1DPJ+7CTxdB6/NO0gmdZ9haHCG0HBD8HSpG+Re9stCc5p/r5RN3u1mHxG
CeIErdZVECAklPwTY+0OwJZd9cvksCZFxsTGcij8b98hCvSKaG4ncbv3whc5PAwpAmNWZs08my+1
hBrih5Q8pkC8guJphZWRJEHKC/bwk35GJqxpomjWR+ZXAeyWlWNwgWodZhvHzYAHyvHhDjiR9jwq
G6ttTAIeUW6eEukJFIU72MagjDGL4bXxQg14vQnrkdFqpBz7CeCc/HBAAV3qgnXxEqDSl80FyaUs
8t47AYGIZtt8AC9BgwXn4RNNbvl/KSt/Qlgha4yWhGYi01C2eZlZ/092m8x3qWSdvI4hMC/zFTkW
dRrM74WUXdc38LscOeNSoWqbqBiR46aTkhTZHQ3F0rkSulJRP/anom8WE2PPbu1ObtIPejb/voSY
w7Qu+vDWXPKAoV17kvdNNiyekY+fjmKMThRqt9C6yJM1l/AOR2X4oMYYEIWLjWhg8vuQMJaMGAgM
UsqRdGY52YkZgWZSWGjtNHtV/2K/F4dA1vlx0e0rnQrkhvui+CdU071gJjRYvUyfXCmvTkjrWgVQ
uZgWlAN4Q9lP+fznSzJBwGRsnli7v+/DFDwLHXqZ75HEozifJnshXI2O8BHtd2LHO1DfSVN61kIy
FzMO/IS+wMH165rLhBMdOKwbgplc2Fqwj0/b9puHm5gHXSHgmaX7sr7czCXRM4oWrzS2bzlNhAH6
BAOirgmBvXfol+JisvetnSi513lHWnDRENr19y/BTqVHucELdDBMEURfPFYli+PW3zoHlQKHWa2G
MZAGIqmjBE4gK/iP4Wl6iO+V5t4qWRvGvBK/j6/+gY0RtF5sUN6Mmb46wiyksrjZte4Fb8IJ5KW2
ly7FLGq+NlexoGYIPDGZQA0cLUZpBwi9L2m03LnBHHhkmKoIlCvl10V3uRZZq7tXDVqTrFYfznyW
f0FyJ96pnLACAuhGlmviOGcGlrXnqes3VcGpV6W3900zKYzPCR168t1IantxkJ7NrwyUmf7Nmgxe
RL1KZU02nrpQbiVGAkRWv3aGZTo3z2R4qlH44BBxdOVKeZXST4xq47RA6PG1O0QMxMVlmm2CmMrc
IlaEHS+klZnF49YWaUFwknILcrrd4Ojc5QDEtAfocuZChloeZs3QcHm/hr40JjvtLeIARN5x6cyg
tM1t07rV2oTn6DBOCywVBUliB8lmx94FKw7bLahOkyCM8wV6VoPN4pUkOThbA1Ev+vihqN1Tgtv/
gX9rsn4XT0OP/1HTJFffJexkmOzPjyiA0+7UWXq3aH0MV327WSCL0ucE3AK7Sy9J2t2Op/bHJtzb
6S/B/zlQ/b5/dhLSuSDu6lwxeOX4TSN7fVSUvqP5K671PA54VLWf9+tcYnKrVVFyoyjwp65eisNY
EPv7u5iunF3TLfB2SXDgu9J4Yj06Ehvig9cYp4RAOBdPVTsi/rpjcs99EYYv7H9pJUhtzx/ltpEm
LX48UE5oQQUsGq7IujEvHchyHeZGei9RjOfCg3Lx9NnscQEj26ZPFCQijJTRnsw4e6gH8m/7mve0
1bSNI/EZI8Kie3AGRoar90UVaGGN6TY5pjtKWvYyHG+YEPOqQelG6DC95FwvqNoNKjNMa5+Cpuxr
SyikgizGozUOBpVYxs6hVkaplb4fXqxpg07+QgfJ5qjOWLbs8SiYixt/2nF+3U9/QMi1zQySYSZ3
tagEzD3tQH3FWIPlme9z8YNVHYzsmLTJCe8+KJ1/axqI+gOVoUXQXMjlSFp0D+VQ5eu1QuWtZ4jO
9iuu7xFN0cRvRK6eRqiyllPsfvNdY5NHJ5Pp2J9kSft+6el6HJBb3wCPaw+5kabnP1lGZ0+B1xOV
1eIU5Ex8q1TONXzTYyN4Nt2Yljdnf4Ukj7JG7NDaWKcz+Eh2r8ji83ZKIAY+TdqZvgEPgrCUY9AB
Db/IyudjSi2qGoasUKWFxoTnkmwNBDLsq+boKHH9p5jgrlI4JnfKpJkXlIPzZ4Awrm5ahe7zvenf
UR7nQBouSKLi+UlPavobpjoyVKkswS4oXkjYwAoZ3TcucoX1bKFEasvP/t2XjWvonfRKDK4ZmBaQ
zo1bDX1wmS/LrX/hi/K9PdxLl0ILJR4enGhgDjq0wKcs/I0pj9zGjzzdBJ2Sjix573FNKc4xX2i1
4WjruIYOcFTX7KSTlgavH0i4U1N/jh4MaaKp19t7CLbO5mcnOX27b9n7PUbJxrUXKmStVZ6ceI+J
dr31qPwrI42dqKdyUwcC2+UkLJrbYpVBolMSK34YQoJX5Tbhn6UV+n03kUO2BjtuGrtkr7Mc5BAQ
t3+frZyCx438SUvbwuyke9Bg5wxqVDI4MCQXm4Npzed1FqkrFYXomw39cjeoo7enR8vWpldfA9j8
6D31B3qiF/dT4PHjpCzOujicacN/UINNl7y8QhkvRa3qw4azE+aqdAJdooFX5G3LRpHMZ7f7agn1
YYVuybmxMV5aZdfY+7R0G9GVAUXkKIM9PLU2+b2Axvn9wePKh7TrSreeoPp1696i4QXEFSfloepv
kapJpSopCFPMm1sab+6FtA2IFJCEGoK5S6fJ8bPeZ11u+EltfzTmE2yEzGCvi5TJIteIoLW0eXTF
almF9gcN56PnBK2Okfg91lJKlbV0Jb7WRRJAQveH/S6jtWY7Fzk9N/7VHQBvvOjFLTmGYvy5pr/d
bcB+Gh9BILrdN7qZmjEMUWq+3HFxgjWhKfDwemdmGTJi+HSRc4idN4wfN55ljO/c4nQFFNnVVupG
IHiTVRY8VmVqGYCd/CdSfvP0AaQRFpTqX6q42srGiXYO98Z56yTEFbJ80le+X3LleoO0mdb58Kw8
XC+mVHyEBTZ9xk1cqIO4HzH9eOR4JP6VDUMxDnqMV7aJNtP3rZC/+7yMYALFRMQ6ZYFk8Iy3vtMv
JoPmOGBD/3WOuRq7aiDuANAwJ8gMDtri/erw8FSuHCxV/sIu71AMOAyl+1BOJUKUQOR16inhI9dc
Uq8kFelCIp+trVuFA+ixJJtV+hR3tHfF7yomn6R3udcjQyA7QaXaHh1O474YfecMm8pTIa4TzVcR
m9FdZAW9wM3CqJKvMVinVEQrewEiM4P3ihdWsmgV2iFC8CVaCh6ZTgm+/P4JHb4esG7xZlETFCKA
RSpRW5J0tyhbaUmkWsfYB0mB3lLb6konPvDBOoUfwkR5shfHj7WENe76pqZBtsuaVV3LT96Ma2mq
hPV0dw5x2DEcpBh2KTAtPGxzJ32FG0aShwJkcOp+9kSqM1lWBV0HYjltPNPTtQ597eBXFx6mTXlW
VWWlzjSwpuYXHewAJLDPowOceUUg5WY1H/JarBNsCXG2rny6AfmDe17JCamVEwNkSIwJdjowNZOI
aW2QUPKZOZNlkwq/KJTH2Wi2crFWHSv5zW+yMLYSPpEBPFmxPj2tUm22d5+V22kcgDpKr2CttN+v
IUyd2+vc4u0qdFOOwuzPMhonRcaavSZXUfd/nwyVtDQk+aNMih1Z3+xkIzY49bxcpyka/jcBzIS5
H5D5JLiabBbu/3MLx2krW9Xlcv+fJ3AbXbzF/8e0GHxTJHurnPfCuuan7Omr3pD68qSm2ZYBGZ4O
4v0DrJ8uyXPyAwMJoIBG1j8dO+cLT7Dssim9TImH2KcbMcw+Wz+2kM4NxV1BJdQV1bXoeZ9tig8g
HB0QO7ct+Ht0OwakBAZdfrBAnYiHh7t6FiQ6+/O/hjuG5z1KL8YNgwlQzn1oH1lN1U6zxDp6Dt2w
rB0AIeZIPVQRE8P/2M+VnDUEoc+bTB6iE+JNZpKi8lFBzqgEKjB3ARppcyBK4lm72SviNcJTG7+A
d1522kgvvIDHr5X/TrS3OCU4kE135vBZdzq5m4renXUV+0lLLZ1Za56mWxDGEq4PJ/qVzXGuoQIX
Xp5W6oEKJzla3xhGAAbgtFVAK8H5GOQAfa6PDU2e3ykYk51NIqbLDcb/n3Y1cOtlwkv6n3wUn8wu
imUMS10ZqYGzPtmVLV3h/296k3Icom/eiTRsjZa/QHXem5AO37yhpI4jzglEhXEsoxoZg2GlY/9b
N/7671AJYOHIhvaT1T96e1AQBgomDUTKJp0Fd8r12otDHcXDKjfTy/QO0AKiR2mdQakm2zbplFej
iBESz2KDLjC7flSN3xdTFZ8qyNFT5y6ckDU28qDXBeLXsO4qKymbfatFjxv+W2yg3gGm8rxsAfZ7
iOzbO5+3k4TgvnJLOWuxg9nFsaVuXGP2b9Wy2q730wSLHV3cuFXERkEszDR0ltrnXoncXiTMGuQG
ZphQaxRYpqOyztIIBi4U3TfXjGGMD2CktQNG4v/kF4EgNthsS4gC2eAqLcwBMKztpiQtLzoPL/xk
r9+aF83I8T6lcCw8EsGv5v2B0EUY/wje9Kfu+xVAXHh9KJw9FSygLGJbRaFOCQybLBwNQfWtPiff
0TCm1F0MogPq42NrbeOduzZclE9IuSHCfTcyoO3Zj1KcSlfzRjfq2fONdt4eb4FnWAflsvoMz2Rg
puoVOm2dInH5mIQp7sIMi5MY61Kjm7ebdxvLxBtnAAHWGpmCkkFEroTACziFJLGbtM0Kc8eQ87xt
ZYEbPkn/vjJRcXUCOrVlm2Wi2gOTOAjZ4luPFqv86VgUfJ9V2wXJVXomiUbC3y9DY5DRXzQVQ8zj
d8XaHk7U/uoN/ha5GQm8AZ3WtGNE54VM4QEmXmb1uDB3T6gNLHNbfRn+kerpa+OND2VE4cVvXihs
d1K+x58GZPxRrFEAhaz9MGoLLdSbaOVr9VSrjh1xtTsbQPmZAyrhAJkJqCnbp8aw6Ju8Un+na7n+
DzJQTj75/t8NIth97S43AptJH06nNqkRRrUGChtR9b/30+dXZyUqCsk2FmQrtEHq27R6fWL0md1a
qBpUveN7fxv5UXyyK6o7H/D3YHOwreDlI66x16sKLVG64iOqrxicOh2i6/rAsYXVVdH21U1UkZha
7Ut/pA0vHwV+KrfXSm/4OENOQLyhIgnMymvlG4Acvm9bN7iIJ3t0r2SDk3cn0FEKh+VHbQ0WSMvR
EXoOXl4k8EP0qr4PlFbRhVZurNYr6zRuvcGEIXWm6fYSzFsP/+OZMZJxaZDXtqob4JCGICA2QQ3W
rDd5aNB/tK+x7AaEVm14SBvjP+c0dQTZBPPHGoiCpUR0o5092D8LamjngCg9mzEAXbbWVL6MrgO0
hsPO3Qxjumzr/8aA55zjHgDTDSDLtwWPFCJPlZppGHjr8QYshzxq58yeI/zWasjgeeJGSecvlTUN
ONDjRUOA4CwuZxj3F2We1VYfloux21Xb/E+YJ1TbtthAzSj2vGTI5nzHL7PGMWF9ghDbwJcUjkN2
hLuotNRfT5FBVm+Wlb/+pHN5SFhoQdI1yWlIEySILMlQpODsfsXdGaa7eszYAqiUz4+2wCGID9vL
J+N3y8z8VJsDlOGhiLm9PtI/oVmFhocDgqxsA8nt/eBcnTxoydKgcsivfM8peLE+mu6IaqjU/L+E
wwr/V0/X04MmQAB200KY7Mx0a1bnTfPlmoBnmZ0Axnq6YEgwuwxePFBBIZWulA3AevH1tHFo3bYv
GpQpfHbEVEFpyYP+74KSyPVMTF57E2mfJBgZMRiNO304u7QJIz0e3lfbf2W+mwOHonMf8AEUwNhG
4Zgm1pQVnybHoBvzLqYQ/mU/A64rtoFGChspcX91BEn9xkgsE69NJG2AIQdOo0GUopnlEEw/PSBs
nyCkQUEUAaR/Dok1cCZns62Wc6SoDhhLTvN2BkU6Vmbuontw2JzpY+ykSkI3LJVTjHWCZLqsEPVL
DqljLoYZscakowk6PizJ4ZO7ESY/L2paUvWkbpvaYCHeRKpqCRPONcEMKsNSuNcQEKOiFVAldU/4
GxRyU1l0psKAWDnyHNoUQnkVz/VlhfU2q3MvOM6kLTaJ3zZIHZCL4qfWcCQfeBYLs5Qthifm6kne
KIYbvVIcJWb3ktBskxFb2g0gJ4Y4BKNOvD028q4fdtGGoOWekwga2DHtuiC2+MabUs2r+1xebZ0x
DKOKWe5VgVDcee/kt7O/LbQwGhcSJagEkLERHRTO0XZoohHf3ZxTqA4UQUv0OFErUyHnisGeNVBY
G9YpX2mRmzABYy7/hF4I0p90ZI7+Fg8ZDdsJ4YEFq0Yu4c9vpr26CW28/1tM0YcQizFe7lv15+lp
WhvSZZX0zBKGHAsHhT2kph6dBePJYRcj8dceogj/gB+y7NbfPgj0a3arT/y0pAd/+A8MECDh124q
wrQhpanSlnUJv9Fqh6z6yUqGo1X9Zvi9S+IR+R+2VTdgvFc08g1y0seeqTQXm3u2Yo61iKdfwWJb
8COPJRzyl9vlqDzxaWQheI1aLYMQ8kRTSJRzGg2ld/oJPsrkkOoHUXBX8RkumojKaidvTKTpO8XN
jxlxFYdtCKkSbhX1faLPQYggyrV40mZ95+VuaugHepdfMF+8zvLYIveJ4dQdKwdh0zGYfcGqGcgz
ZRK8qDCjj6qmpeMJEHaI8/vSBMPsdT7b/OO0ocXNpi3g+0W2qPD1iCMuwjDmtFNcsVsN1CoYmnT9
kUsIhoUPQXA8gvy/haQrl8UofnntDjdKlsDVr3eHsx4uPbKNnTCV2zE7vFzMQ0qz9J3eHZXu7iGw
E+OAQqFBUe+N6jKWscOZEJCgTs9M4qf5IGBtwiLM6KgbTT82zBB1ZqJRKBkpblmf66kDW+16V3DJ
9kWslSYw5swTtN1WVoenGWkPh7WSXbR9KI/D2nGBdN+FohQc8mbnQaIlu9oNqRh+Cd6l2zIQti9I
8SDhv51+WMZdIgTVVjb5aZ30JT5nAFd8wIAqADat/xthd234sXpup5mNhFhsGHJ7l+gApfH7YcO7
URF8ZiQpn3ZqvxV+JiPQf6EpRNTrCe/6f5EVvfSMAGx2jVxwjMJwIYRWsu5f3C8WoBsTwkFAMV40
Q71lYEGZF/+3tn+vkeBwB3REZI1CoAY1anaudc4VKuLimkk+VLtQ5HTGpGonlcEFG5oAKY6g1x+l
kX5WVhalKg/CpFcmHt60lnpJFPlEZXn251IxbgLSQXmzzp5ePGZBdS1ZhMl87pzYhYbToiuJOCIy
0GvE1eFCC8U8dwk1obyTPgoJF4qoyMMjIcmv4Zsw9KPFjbzaqpVhggkmvEJwlkP4iByhQLB8FbEl
K5XEmV3IQQ7mDbUCA6wyaRyMKMMF7/t8tjhougrp87Se/kk1lor+5wLnj+BvkA6yhFWF2bqvbeKK
jo2jm0raRl6Q9CwtvJBkAA6bSxPjbgBcFLeGOFj1NYSiQr8N7Dhoe80HEjBq6o4qSRLSE/xuO61v
t+lI1/3QKWPKUoE1IXwUVswyMCUukvLP6m/zn+NR2YORv8UCdgwUYqohSrjOmMVwe5m5V6lWr3tJ
sYjVErR0N1aNkMIxJUZl7ph+5BeIkw3NhCeJNTfXTXBDE48328lc1+k4A+zZ6DRXzb6brfRQNJUw
rqk1ATV74ycdK8wIZd6t9GAhqr4UnN7AKJYcMHK2nG5Kmw9Q3tzZvV35CZfEANYdS5V9g0Gol/0H
8f5Bs5NZ2N0Mg6FCSrnBpWvuavZj1UvNACgQuWZHN50nbslMk3fAWZMAATxccOAFQhKr34AXB4NQ
bkhxTFoSvgR9Ze8ogRjHzh+lon4JXqrE1Xk+MIJ6ObVb6LEWwH9mrYJWxSTrkQ9rX0BJk6qBd14T
Xt56md92mSCyeV9UkMszEB1clD4i9/i+QqROEsQo5bqdSkg2+yQlcB5b2/hP7qAA0rpGz7Fj0/6w
VUEY6y6JNO0IL6i1zsSrtCFrk2d1Ew8xoVtc1KlIXkHDAlPG5ANEMG2OVFkQc9hCY3Guq34CFcLi
FZV0vq4PJd8DN34mpTO+kZ/CWwP2x5hdyR2/jaMs5Lai4Fc+NtjE9jwX2eSARbyWiS3vmRbX2NWv
IrV1mu0uMM71GWegi1iN6kJKwVM4ufMprX+aq+oq6sb/Vz/zdRTtuhx0zF/zWeMfZf/3OzcRIE1J
xf4SbiUcKE3JG2MW+Z1eti+NwENNHePGxJ/BgwBj/Hsdxi0B+YeM12gUqUs0Pv5MXmqhXBurtpig
sRijVU+EllQrfcb4iVKqQ43r9u7sUXRuRu2BHA3Ww08/M855sTPXdalYvv7ZMJtSKowagD6T+KdY
qZnsoFqKoPQ9SHO3vBxHkG7KWe0Rt/XBSHhFrii/Tzf/30LJnutgC47dS5ETqdAnhOlFZfTd0HRh
MQc8ffWY9wFdF/llZdqJVrRBzf9FkneRTxcW0OwVqyhKMIeUQl3eVRt/zZtdu5jdREfcAitERwxD
KWxyAcGOPSQ0E4htSB8sawuoblCggVWMPZWmnZmEEYBNNTB0P91VXyXtBA0PDqjzllXeJiSuNBqH
yby8ANf2uJvciGjWyrG+3j+1fTAVS/kS1mR9XCERU49KvnlDRhVKMJuiodhdqDr5sLwk4sEtR9bT
3KTClUdu3UoAC6Q2HKOpba3ccVM7eCd/SKybTWGykVgeY4ocAEFj8jCuVpgXOGAelyQfUWHEqali
pP/dWZnnGWBFIC8q8LT5TSyrqdMJIrbbBK+gVdszd7xvB4oUWp6y1O/lyPWl/J0a/B1q+KnPIzoc
6wTIclf4Cj2uMxvkTXjTmkDCDgfy0v1Lnfo3h2NGSG3d0k8Zeh2CRLTMXgKaw34Ii6P/fYNwHNvg
UuMS+yNa0/d+Ig0=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_controller is
  port (
    BREADY_reg : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    RREADY_reg : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \timeout_reg[13]_0\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_controller : entity is "axi_controller";
end zxnexys_zxrtc_0_0_axi_controller;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_controller is
  signal \FSM_sequential_cState[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_8_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal in18 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^rd_en\ : STD_LOGIC;
  signal rd_en_i_1_n_0 : STD_LOGIC;
  signal rd_en_i_2_n_0 : STD_LOGIC;
  signal read_n_12 : STD_LOGIC;
  signal read_n_2 : STD_LOGIC;
  signal rtc_addro : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_addro[8]_i_1_n_0\ : STD_LOGIC;
  signal rtc_addro_1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_data[7]_i_2_n_0\ : STD_LOGIC;
  signal rtc_dato : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rtc_dato[0]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[4]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[9]_i_1_n_0\ : STD_LOGIC;
  signal rtc_dato_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rtc_rd_ack : STD_LOGIC;
  signal rtc_rd_en_i_1_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_2_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_3_n_0 : STD_LOGIC;
  signal rtc_rd_en_reg_n_0 : STD_LOGIC;
  signal rtc_ready_i_3_n_0 : STD_LOGIC;
  signal rtc_ready_reg_n_0 : STD_LOGIC;
  signal rtc_rw : STD_LOGIC;
  signal rtc_rw_reg_n_0 : STD_LOGIC;
  signal rtc_wr_ack : STD_LOGIC;
  signal rtc_wr_en_i_1_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_2_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_3_n_0 : STD_LOGIC;
  signal rtc_wr_en_reg_n_0 : STD_LOGIC;
  signal timeout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \timeout0_carry__0_n_0\ : STD_LOGIC;
  signal \timeout0_carry__0_n_1\ : STD_LOGIC;
  signal \timeout0_carry__0_n_2\ : STD_LOGIC;
  signal \timeout0_carry__0_n_3\ : STD_LOGIC;
  signal \timeout0_carry__1_n_0\ : STD_LOGIC;
  signal \timeout0_carry__1_n_1\ : STD_LOGIC;
  signal \timeout0_carry__1_n_2\ : STD_LOGIC;
  signal \timeout0_carry__1_n_3\ : STD_LOGIC;
  signal timeout0_carry_n_0 : STD_LOGIC;
  signal timeout0_carry_n_1 : STD_LOGIC;
  signal timeout0_carry_n_2 : STD_LOGIC;
  signal timeout0_carry_n_3 : STD_LOGIC;
  signal \timeout[0]_i_1_n_0\ : STD_LOGIC;
  signal \timeout[13]_i_2_n_0\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \wr_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal wr_en_i_1_n_0 : STD_LOGIC;
  signal wr_en_i_2_n_0 : STD_LOGIC;
  signal write_n_10 : STD_LOGIC;
  signal write_n_11 : STD_LOGIC;
  signal write_n_4 : STD_LOGIC;
  signal write_n_5 : STD_LOGIC;
  signal write_n_6 : STD_LOGIC;
  signal write_n_7 : STD_LOGIC;
  signal write_n_8 : STD_LOGIC;
  signal write_n_9 : STD_LOGIC;
  signal \NLW_timeout0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_timeout0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_10\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_14\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_7\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_8\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_9\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_6\ : label is "soft_lutpair83";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[0]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[1]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[2]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[3]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[4]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[5]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute SOFT_HLUTNM of rd_en_i_2 : label is "soft_lutpair90";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of rd_en_reg : label is "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN";
  attribute SOFT_HLUTNM of \rtc_addro[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rtc_addro[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rtc_addro[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rtc_addro[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_addro[8]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_dato[0]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rtc_dato[3]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[4]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rtc_dato[5]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rtc_dato[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rtc_dato[9]_i_2\ : label is "soft_lutpair77";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of timeout0_carry : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \wr_data[5]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_data[6]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_data[7]_i_2\ : label is "soft_lutpair78";
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute SOFT_HLUTNM of wr_en_i_1 : label is "soft_lutpair86";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  rd_en <= \^rd_en\;
  wr_en <= \^wr_en\;
\FSM_sequential_cState[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      O => \FSM_sequential_cState[0]_i_10_n_0\
    );
\FSM_sequential_cState[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \FSM_sequential_cState[0]_i_14_n_0\
    );
\FSM_sequential_cState[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => rtc_rw_reg_n_0,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \FSM_sequential_cState[0]_i_2_n_0\
    );
\FSM_sequential_cState[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFF0DFF0DFFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[0]_i_6_n_0\,
      I1 => \FSM_sequential_cState[0]_i_7_n_0\,
      I2 => \^q\(4),
      I3 => \FSM_sequential_cState[0]_i_8_n_0\,
      I4 => rtc_wr_en_reg_n_0,
      I5 => \FSM_sequential_cState[0]_i_9_n_0\,
      O => \FSM_sequential_cState[0]_i_3_n_0\
    );
\FSM_sequential_cState[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFA3FFEFFFA0"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(2),
      I5 => empty,
      O => \FSM_sequential_cState[0]_i_6_n_0\
    );
\FSM_sequential_cState[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0535503053330030"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_wr_en_reg_n_0,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \FSM_sequential_cState[0]_i_7_n_0\
    );
\FSM_sequential_cState[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550D5555"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \^q\(3),
      I2 => rtc_rd_en_reg_n_0,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \FSM_sequential_cState[0]_i_14_n_0\,
      O => \FSM_sequential_cState[0]_i_8_n_0\
    );
\FSM_sequential_cState[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      O => \FSM_sequential_cState[0]_i_9_n_0\
    );
\FSM_sequential_cState[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070F0F00068D070"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \FSM_sequential_cState[2]_i_8_n_0\,
      O => \FSM_sequential_cState[1]_i_3_n_0\
    );
\FSM_sequential_cState[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \FSM_sequential_cState[1]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF00FF00FF"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_8_n_0\,
      I1 => \^q\(3),
      I2 => \FSM_sequential_cState[2]_i_9_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \FSM_sequential_cState[2]_i_4_n_0\
    );
\FSM_sequential_cState[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => \FSM_sequential_cState[2]_i_6_n_0\
    );
\FSM_sequential_cState[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      O => \FSM_sequential_cState[2]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_ready_reg_n_0,
      O => \FSM_sequential_cState[2]_i_8_n_0\
    );
\FSM_sequential_cState[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_9_n_0\
    );
\FSM_sequential_cState[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \FSM_sequential_cState[3]_i_6_n_0\
    );
\FSM_sequential_cState[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_ack,
      O => \FSM_sequential_cState[4]_i_2_n_0\
    );
\FSM_sequential_cState[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \FSM_sequential_cState[4]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555555555555"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => wr_ack,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \FSM_sequential_cState[5]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_7_n_0\,
      I1 => \FSM_sequential_cState[5]_i_8_n_0\,
      I2 => timeout(7),
      I3 => timeout(0),
      I4 => timeout(1),
      I5 => timeout(10),
      O => \FSM_sequential_cState[5]_i_4_n_0\
    );
\FSM_sequential_cState[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \FSM_sequential_cState[5]_i_5_n_0\
    );
\FSM_sequential_cState[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => rtc_ready_reg_n_0,
      I3 => rtc_rd_en_reg_n_0,
      O => \FSM_sequential_cState[5]_i_6_n_0\
    );
\FSM_sequential_cState[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => timeout(2),
      I1 => timeout(5),
      I2 => timeout(13),
      I3 => timeout(8),
      I4 => timeout(12),
      I5 => timeout(11),
      O => \FSM_sequential_cState[5]_i_7_n_0\
    );
\FSM_sequential_cState[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => timeout(3),
      I1 => timeout(4),
      I2 => timeout(6),
      I3 => timeout(9),
      O => \FSM_sequential_cState[5]_i_8_n_0\
    );
\FSM_sequential_cState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_8,
      Q => \^q\(0)
    );
\FSM_sequential_cState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => read_n_12,
      Q => \^q\(1)
    );
\FSM_sequential_cState_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_7,
      Q => \^q\(2)
    );
\FSM_sequential_cState_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_6,
      Q => \^q\(3)
    );
\FSM_sequential_cState_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_5,
      Q => \^q\(4)
    );
\FSM_sequential_cState_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_4,
      Q => \^q\(5)
    );
rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEE200000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => rd_en_i_2_n_0,
      I5 => \^rd_en\,
      O => rd_en_i_1_n_0
    );
rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      O => rd_en_i_2_n_0
    );
rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_en_i_1_n_0,
      Q => \^rd_en\,
      R => '0'
    );
read: entity work.zxnexys_zxrtc_0_0_read
     port map (
      \ARADDR_reg[8]_0\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \ARADDR_reg[8]_1\(4) => rtc_addro(8),
      \ARADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \ARADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      D(7 downto 0) => wr_data(7 downto 0),
      \FSM_onehot_cState_reg[4]_0\(0) => rtc_rd_ack,
      \FSM_onehot_cState_reg[4]_1\ => rtc_rd_en_reg_n_0,
      \FSM_sequential_cState[1]_i_2_0\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[1]_i_5_0\(0) => rtc_wr_ack,
      \FSM_sequential_cState_reg[0]\(0) => read_n_12,
      \FSM_sequential_cState_reg[1]\ => \FSM_sequential_cState[1]_i_3_n_0\,
      \FSM_sequential_cState_reg[1]_0\ => write_n_10,
      \FSM_sequential_cState_reg[1]_1\ => write_n_9,
      \FSM_sequential_cState_reg[1]_2\ => \FSM_sequential_cState[1]_i_7_n_0\,
      \FSM_sequential_cState_reg[1]_3\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[1]_4\ => write_n_11,
      Q(5 downto 0) => \^q\(5 downto 0),
      RREADY_reg_0 => RREADY_reg,
      clk_peripheral => clk_peripheral,
      \dato_reg[7]_0\(7 downto 0) => D(7 downto 0),
      p_1_in(10) => p_1_in(13),
      p_1_in(9 downto 8) => p_1_in(10 downto 9),
      p_1_in(7 downto 0) => p_1_in(7 downto 0),
      reset => reset,
      rtc_ready_reg => read_n_2,
      rtc_ready_reg_0 => rtc_ready_i_3_n_0,
      rtc_ready_reg_1 => rtc_ready_reg_n_0,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rvalid => s_axi_rvalid,
      wr_ack => wr_ack,
      \wr_data_reg[5]\ => \wr_data[5]_i_2_n_0\,
      \wr_data_reg[6]\ => \wr_data[6]_i_2_n_0\,
      \wr_data_reg[6]_0\ => \wr_data[6]_i_3_n_0\,
      \wr_data_reg[6]_1\ => \wr_data[6]_i_4_n_0\,
      \wr_data_reg[7]\ => \wr_data[7]_i_2_n_0\
    );
\rtc_addro[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A4A84"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => rtc_addro_1(2)
    );
\rtc_addro[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF0F860"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => rtc_addro_1(3)
    );
\rtc_addro[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B01011"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => rtc_addro_1(5)
    );
\rtc_addro[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => rtc_addro_1(6)
    );
\rtc_addro[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335F33FC00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \rtc_addro[8]_i_1_n_0\
    );
\rtc_addro[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEB"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => rtc_addro_1(8)
    );
\rtc_addro_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(2),
      Q => rtc_addro(2),
      R => '0'
    );
\rtc_addro_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(3),
      Q => rtc_addro(3),
      R => '0'
    );
\rtc_addro_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(5),
      Q => rtc_addro(5),
      R => '0'
    );
\rtc_addro_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(6),
      Q => rtc_addro(6),
      R => '0'
    );
\rtc_addro_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(8),
      Q => rtc_addro(8),
      R => '0'
    );
\rtc_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F4F0"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(9),
      I2 => dout(3),
      I3 => dout(8),
      I4 => dout(10),
      O => p_0_in(3)
    );
\rtc_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(4),
      O => p_0_in(4)
    );
\rtc_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF1000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(5),
      O => p_0_in(5)
    );
\rtc_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFB0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(6),
      O => p_0_in(6)
    );
\rtc_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C8888D"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(7),
      I2 => dout(10),
      I3 => dout(8),
      I4 => dout(9),
      O => p_0_in(7)
    );
\rtc_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(11),
      I2 => dout(12),
      O => \rtc_data[7]_i_2_n_0\
    );
\rtc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(0),
      Q => p_1_in(0),
      R => '0'
    );
\rtc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(1),
      Q => p_1_in(1),
      R => '0'
    );
\rtc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(2),
      Q => p_1_in(2),
      R => '0'
    );
\rtc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(3),
      Q => p_1_in(3),
      R => '0'
    );
\rtc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(4),
      Q => p_1_in(4),
      R => '0'
    );
\rtc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(5),
      Q => p_1_in(5),
      R => '0'
    );
\rtc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(6),
      Q => p_1_in(6),
      R => '0'
    );
\rtc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(7),
      Q => p_1_in(7),
      R => '0'
    );
\rtc_dato[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBEFFEAAAAA"
    )
        port map (
      I0 => \rtc_dato[0]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => p_1_in(8),
      I5 => \^q\(1),
      O => rtc_dato_0(0)
    );
\rtc_dato[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB888888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => p_1_in(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \rtc_dato[0]_i_2_n_0\
    );
\rtc_dato[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000022F2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \rtc_dato[1]_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \rtc_dato[1]_i_3_n_0\,
      O => rtc_dato_0(1)
    );
\rtc_dato[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F08F"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(13),
      I4 => p_1_in(11),
      I5 => p_1_in(12),
      O => \rtc_dato[1]_i_2_n_0\
    );
\rtc_dato[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8FF00F000FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_1_in(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \rtc_dato[1]_i_3_n_0\
    );
\rtc_dato[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E680060FFFF0060"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \rtc_dato[2]_i_2_n_0\,
      I5 => \rtc_dato[2]_i_3_n_0\,
      O => rtc_dato_0(2)
    );
\rtc_dato[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FC0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \wr_data[6]_i_2_n_0\,
      I2 => p_1_in(9),
      I3 => p_1_in(10),
      I4 => \^q\(1),
      O => \rtc_dato[2]_i_2_n_0\
    );
\rtc_dato[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => p_1_in(2),
      I3 => \^q\(1),
      O => \rtc_dato[2]_i_3_n_0\
    );
\rtc_dato[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14FF14FF14FF1414"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \rtc_dato[3]_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \rtc_dato[3]_i_3_n_0\,
      O => rtc_dato_0(3)
    );
\rtc_dato[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007030000F0F0F"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => \rtc_dato[3]_i_2_n_0\
    );
\rtc_dato[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88778870"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[3]_i_3_n_0\
    );
\rtc_dato[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAF3FAF"
    )
        port map (
      I0 => \rtc_dato[4]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => p_1_in(4),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(4)
    );
\rtc_dato[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF880070"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[4]_i_2_n_0\
    );
\rtc_dato[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEA0000000000"
    )
        port map (
      I0 => \rtc_dato[5]_i_2_n_0\,
      I1 => p_1_in(5),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => rtc_dato_0(5)
    );
\rtc_dato[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001E0F1E0E"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(11),
      I2 => p_1_in(13),
      I3 => \rtc_dato[5]_i_3_n_0\,
      I4 => p_1_in(8),
      I5 => \^q\(1),
      O => \rtc_dato[5]_i_2_n_0\
    );
\rtc_dato[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \rtc_dato[5]_i_3_n_0\
    );
\rtc_dato[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF5FFF5F"
    )
        port map (
      I0 => \rtc_dato[6]_i_2_n_0\,
      I1 => p_1_in(6),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(6)
    );
\rtc_dato[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFFF"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(11),
      I4 => p_1_in(13),
      O => \rtc_dato[6]_i_2_n_0\
    );
\rtc_dato[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \rtc_dato[6]_i_3_n_0\
    );
\rtc_dato[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8008888A8A88888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => p_1_in(7),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => rtc_dato_0(7)
    );
\rtc_dato[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(2),
      O => rtc_dato_0(8)
    );
\rtc_dato[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0B366600000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(0),
      O => \rtc_dato[9]_i_1_n_0\
    );
\rtc_dato[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => rtc_dato_0(9)
    );
\rtc_dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(0),
      Q => rtc_dato(0),
      R => '0'
    );
\rtc_dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(1),
      Q => rtc_dato(1),
      R => '0'
    );
\rtc_dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(2),
      Q => rtc_dato(2),
      R => '0'
    );
\rtc_dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(3),
      Q => rtc_dato(3),
      R => '0'
    );
\rtc_dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(4),
      Q => rtc_dato(4),
      R => '0'
    );
\rtc_dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(5),
      Q => rtc_dato(5),
      R => '0'
    );
\rtc_dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(6),
      Q => rtc_dato(6),
      R => '0'
    );
\rtc_dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(7),
      Q => rtc_dato(7),
      R => '0'
    );
\rtc_dato_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(8),
      Q => rtc_dato(8),
      R => '0'
    );
\rtc_dato_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(9),
      Q => rtc_dato(9),
      R => '0'
    );
rtc_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => rtc_rd_en_i_2_n_0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => rtc_rd_en_i_3_n_0,
      I5 => rtc_rd_en_reg_n_0,
      O => rtc_rd_en_i_1_n_0
    );
rtc_rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => rtc_rd_en_i_2_n_0
    );
rtc_rd_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE04EE45EB08FB8B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => rtc_rd_en_i_3_n_0
    );
rtc_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_rd_en_i_1_n_0,
      Q => rtc_rd_en_reg_n_0,
      R => '0'
    );
rtc_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100502000100102"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(3),
      O => rtc_ready_i_3_n_0
    );
rtc_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => read_n_2,
      Q => rtc_ready_reg_n_0,
      R => '0'
    );
\rtc_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => rtc_rw
    );
\rtc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(8),
      Q => p_1_in(8),
      R => '0'
    );
\rtc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(9),
      Q => p_1_in(9),
      R => '0'
    );
\rtc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(10),
      Q => p_1_in(10),
      R => '0'
    );
\rtc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(11),
      Q => p_1_in(11),
      R => '0'
    );
\rtc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(12),
      Q => p_1_in(12),
      R => '0'
    );
\rtc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(13),
      Q => p_1_in(13),
      R => '0'
    );
rtc_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(14),
      Q => rtc_rw_reg_n_0,
      R => '0'
    );
rtc_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E00FFFF2E000000"
    )
        port map (
      I0 => rtc_wr_en_i_2_n_0,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => rtc_wr_en_i_3_n_0,
      I5 => rtc_wr_en_reg_n_0,
      O => rtc_wr_en_i_1_n_0
    );
rtc_wr_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => rtc_wr_en_i_2_n_0
    );
rtc_wr_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABBFFFFBDFFEAAF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => rtc_wr_en_i_3_n_0
    );
rtc_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_wr_en_i_1_n_0,
      Q => rtc_wr_en_reg_n_0,
      R => '0'
    );
timeout0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => timeout0_carry_n_0,
      CO(2) => timeout0_carry_n_1,
      CO(1) => timeout0_carry_n_2,
      CO(0) => timeout0_carry_n_3,
      CYINIT => timeout(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(4 downto 1),
      S(3 downto 0) => timeout(4 downto 1)
    );
\timeout0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => timeout0_carry_n_0,
      CO(3) => \timeout0_carry__0_n_0\,
      CO(2) => \timeout0_carry__0_n_1\,
      CO(1) => \timeout0_carry__0_n_2\,
      CO(0) => \timeout0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(8 downto 5),
      S(3 downto 0) => timeout(8 downto 5)
    );
\timeout0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__0_n_0\,
      CO(3) => \timeout0_carry__1_n_0\,
      CO(2) => \timeout0_carry__1_n_1\,
      CO(1) => \timeout0_carry__1_n_2\,
      CO(0) => \timeout0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(12 downto 9),
      S(3 downto 0) => timeout(12 downto 9)
    );
\timeout0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__1_n_0\,
      CO(3 downto 0) => \NLW_timeout0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_timeout0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(13),
      S(3 downto 1) => B"000",
      S(0) => timeout(13)
    );
\timeout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timeout(0),
      O => \timeout[0]_i_1_n_0\
    );
\timeout[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101140010011400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \timeout[13]_i_2_n_0\
    );
\timeout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => \timeout[0]_i_1_n_0\,
      Q => timeout(0),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(10),
      Q => timeout(10),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(11),
      Q => timeout(11),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(12),
      Q => timeout(12),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(13),
      Q => timeout(13),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(1),
      Q => timeout(1),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(2),
      Q => timeout(2),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(3),
      Q => timeout(3),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(4),
      Q => timeout(4),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(5),
      Q => timeout(5),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(6),
      Q => timeout(6),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(7),
      Q => timeout(7),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(8),
      Q => timeout(8),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(9),
      Q => timeout(9),
      R => \timeout_reg[13]_0\
    );
\wr_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(0),
      O => \wr_data[13]_i_1_n_0\
    );
\wr_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(12),
      I2 => p_1_in(11),
      I3 => p_1_in(13),
      O => \wr_data[5]_i_2_n_0\
    );
\wr_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(11),
      I2 => p_1_in(12),
      O => \wr_data[6]_i_2_n_0\
    );
\wr_data[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \wr_data[6]_i_3_n_0\
    );
\wr_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      I5 => p_1_in(8),
      O => \wr_data[6]_i_4_n_0\
    );
\wr_data[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(9),
      I2 => p_1_in(10),
      I3 => p_1_in(12),
      O => \wr_data[7]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(0),
      Q => \wr_data_reg[13]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(10),
      Q => \wr_data_reg[13]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(11),
      Q => \wr_data_reg[13]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(12),
      Q => \wr_data_reg[13]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(13),
      Q => \wr_data_reg[13]_0\(13),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(1),
      Q => \wr_data_reg[13]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(2),
      Q => \wr_data_reg[13]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(3),
      Q => \wr_data_reg[13]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(4),
      Q => \wr_data_reg[13]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(5),
      Q => \wr_data_reg[13]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(6),
      Q => \wr_data_reg[13]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(7),
      Q => \wr_data_reg[13]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(8),
      Q => \wr_data_reg[13]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(9),
      Q => \wr_data_reg[13]_0\(9),
      R => '0'
    );
wr_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en_i_2_n_0,
      I2 => \^wr_en\,
      O => wr_en_i_1_n_0
    );
wr_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000148010001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => wr_en_i_2_n_0
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => wr_en_i_1_n_0,
      Q => \^wr_en\,
      R => '0'
    );
write: entity work.zxnexys_zxrtc_0_0_write
     port map (
      \AWADDR_reg[8]_0\(4 downto 0) => \AWADDR_reg[8]\(4 downto 0),
      \AWADDR_reg[8]_1\(4) => rtc_addro(8),
      \AWADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \AWADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      BREADY_reg_0 => BREADY_reg,
      D(4) => write_n_4,
      D(3) => write_n_5,
      D(2) => write_n_6,
      D(1) => write_n_7,
      D(0) => write_n_8,
      \FSM_onehot_cState_reg[4]_0\ => write_n_10,
      \FSM_onehot_cState_reg[4]_1\ => rtc_wr_en_reg_n_0,
      \FSM_sequential_cState[1]_i_5\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[3]_i_2_0\ => \FSM_sequential_cState[3]_i_6_n_0\,
      \FSM_sequential_cState_reg[0]\ => \FSM_sequential_cState[0]_i_2_n_0\,
      \FSM_sequential_cState_reg[0]_0\ => \FSM_sequential_cState[0]_i_3_n_0\,
      \FSM_sequential_cState_reg[0]_1\ => \FSM_sequential_cState[0]_i_10_n_0\,
      \FSM_sequential_cState_reg[1]\(0) => rtc_rd_ack,
      \FSM_sequential_cState_reg[2]\ => \FSM_sequential_cState[2]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_0\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_1\ => \FSM_sequential_cState[2]_i_6_n_0\,
      \FSM_sequential_cState_reg[2]_2\ => \FSM_sequential_cState[2]_i_7_n_0\,
      \FSM_sequential_cState_reg[4]\ => \FSM_sequential_cState[4]_i_2_n_0\,
      \FSM_sequential_cState_reg[4]_0\ => \FSM_sequential_cState[4]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]\ => write_n_9,
      \FSM_sequential_cState_reg[5]_0\(5 downto 0) => \^q\(5 downto 0),
      \FSM_sequential_cState_reg[5]_1\ => \FSM_sequential_cState[5]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]_2\ => \FSM_sequential_cState[5]_i_5_n_0\,
      \FSM_sequential_cState_reg[5]_3\ => \FSM_sequential_cState[5]_i_6_n_0\,
      Q(0) => rtc_wr_ack,
      \WDATA_reg[9]_0\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      \WDATA_reg[9]_1\(9 downto 0) => rtc_dato(9 downto 0),
      clk_peripheral => clk_peripheral,
      reset => reset,
      rtc_rw_reg => write_n_11,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wr_ack => wr_ack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync_10
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scndry_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce_9 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce_9 : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce_9;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce_9 is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic_control is
  port (
    shift_reg_ld : out STD_LOGIC;
    sda_rin_d1 : out STD_LOGIC;
    scl_rin_d1 : out STD_LOGIC;
    Tx_under_prev : out STD_LOGIC;
    Bb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    New_rcv_dta : out STD_LOGIC;
    earlyAckHdr : out STD_LOGIC;
    earlyAckDataState : out STD_LOGIC;
    ackDataState : out STD_LOGIC;
    \q_int_reg[0]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Abgc : out STD_LOGIC;
    Aas : out STD_LOGIC;
    srw_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rdy_new_xmt : out STD_LOGIC;
    \WDATA_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sda_t : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    Rc_fifo_wr0 : out STD_LOGIC;
    \data_i2c_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_int_reg[8]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    scl_rising_edge0 : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Dtre : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state[9]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_data_exists_sgl : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]_0\ : in STD_LOGIC;
    rxCntDone : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_rcv_dta_d1 : in STD_LOGIC;
    detect_stop_reg_0 : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic_control : entity is "iic_control";
end zxnexys_zxrtc_0_0_iic_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic_control is
  signal \^aas\ : STD_LOGIC;
  signal \^abgc\ : STD_LOGIC;
  signal AckDataState_i_1_n_0 : STD_LOGIC;
  signal BITCNT_n_0 : STD_LOGIC;
  signal BITCNT_n_1 : STD_LOGIC;
  signal BITCNT_n_2 : STD_LOGIC;
  signal BITCNT_n_3 : STD_LOGIC;
  signal BITCNT_n_4 : STD_LOGIC;
  signal \^bb\ : STD_LOGIC;
  signal CLKCNT_n_10 : STD_LOGIC;
  signal CLKCNT_n_11 : STD_LOGIC;
  signal CLKCNT_n_12 : STD_LOGIC;
  signal CLKCNT_n_13 : STD_LOGIC;
  signal CLKCNT_n_14 : STD_LOGIC;
  signal CLKCNT_n_15 : STD_LOGIC;
  signal CLKCNT_n_16 : STD_LOGIC;
  signal CLKCNT_n_17 : STD_LOGIC;
  signal CLKCNT_n_18 : STD_LOGIC;
  signal CLKCNT_n_19 : STD_LOGIC;
  signal CLKCNT_n_20 : STD_LOGIC;
  signal CLKCNT_n_21 : STD_LOGIC;
  signal CLKCNT_n_22 : STD_LOGIC;
  signal CLKCNT_n_23 : STD_LOGIC;
  signal CLKCNT_n_24 : STD_LOGIC;
  signal CLKCNT_n_25 : STD_LOGIC;
  signal CLKCNT_n_26 : STD_LOGIC;
  signal CLKCNT_n_27 : STD_LOGIC;
  signal CLKCNT_n_28 : STD_LOGIC;
  signal CLKCNT_n_29 : STD_LOGIC;
  signal CLKCNT_n_9 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal EarlyAckDataState_i_2_n_0 : STD_LOGIC;
  signal EarlyAckDataState_i_3_n_0 : STD_LOGIC;
  signal EarlyAckHdr0 : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_7_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_scl_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal I2CDATA_REG_n_0 : STD_LOGIC;
  signal I2CDATA_REG_n_2 : STD_LOGIC;
  signal I2CDATA_REG_n_3 : STD_LOGIC;
  signal I2CDATA_REG_n_4 : STD_LOGIC;
  signal I2CDATA_REG_n_5 : STD_LOGIC;
  signal I2CDATA_REG_n_6 : STD_LOGIC;
  signal I2CDATA_REG_n_7 : STD_LOGIC;
  signal I2CDATA_REG_n_8 : STD_LOGIC;
  signal I2CDATA_REG_n_9 : STD_LOGIC;
  signal I2CHEADER_REG_n_1 : STD_LOGIC;
  signal I2CHEADER_REG_n_2 : STD_LOGIC;
  signal I2CHEADER_REG_n_3 : STD_LOGIC;
  signal I2CHEADER_REG_n_4 : STD_LOGIC;
  signal I2CHEADER_REG_n_5 : STD_LOGIC;
  signal I2CHEADER_REG_n_6 : STD_LOGIC;
  signal I2CHEADER_REG_n_7 : STD_LOGIC;
  signal \LEVEL_1_GEN.master_sda_reg_n_0\ : STD_LOGIC;
  signal \^new_rcv_dta\ : STD_LOGIC;
  signal \^rdy_new_xmt\ : STD_LOGIC;
  signal SETUP_CNT_n_0 : STD_LOGIC;
  signal SETUP_CNT_n_1 : STD_LOGIC;
  signal SETUP_CNT_n_2 : STD_LOGIC;
  signal SETUP_CNT_n_3 : STD_LOGIC;
  signal \^tx_under_prev\ : STD_LOGIC;
  signal aas_i : STD_LOGIC;
  signal al_i_i_1_n_0 : STD_LOGIC;
  signal al_i_i_2_n_0 : STD_LOGIC;
  signal al_prevent : STD_LOGIC;
  signal al_prevent_i_1_n_0 : STD_LOGIC;
  signal arb_lost : STD_LOGIC;
  signal arb_lost_i_1_n_0 : STD_LOGIC;
  signal bit_cnt_en : STD_LOGIC;
  signal bit_cnt_en0 : STD_LOGIC;
  signal bus_busy_d1 : STD_LOGIC;
  signal bus_busy_i_1_n_0 : STD_LOGIC;
  signal clk_cnt_en1 : STD_LOGIC;
  signal clk_cnt_en11_out : STD_LOGIC;
  signal clk_cnt_en12_out : STD_LOGIC;
  signal clk_cnt_en1_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en1_carry_n_3 : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal clk_cnt_en2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_3 : STD_LOGIC;
  signal \cr_i[5]_i_3_n_0\ : STD_LOGIC;
  signal data_i2c_i0 : STD_LOGIC;
  signal detect_start : STD_LOGIC;
  signal detect_start_i_1_n_0 : STD_LOGIC;
  signal detect_start_i_2_n_0 : STD_LOGIC;
  signal detect_stop0 : STD_LOGIC;
  signal detect_stop_b : STD_LOGIC;
  signal detect_stop_b_i_1_n_0 : STD_LOGIC;
  signal detect_stop_b_reg_n_0 : STD_LOGIC;
  signal detect_stop_i_1_n_0 : STD_LOGIC;
  signal detect_stop_reg_n_0 : STD_LOGIC;
  signal dtc_i_d1 : STD_LOGIC;
  signal dtc_i_d2 : STD_LOGIC;
  signal dtc_i_reg_n_0 : STD_LOGIC;
  signal dtre_d1 : STD_LOGIC;
  signal gen_start : STD_LOGIC;
  signal gen_start_i_1_n_0 : STD_LOGIC;
  signal gen_stop : STD_LOGIC;
  signal gen_stop_d1 : STD_LOGIC;
  signal gen_stop_i_1_n_0 : STD_LOGIC;
  signal i2c_header_en : STD_LOGIC;
  signal i2c_header_en0 : STD_LOGIC;
  signal master_slave : STD_LOGIC;
  signal master_slave_i_1_n_0 : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_d10 : STD_LOGIC;
  signal msms_d1_i_2_n_0 : STD_LOGIC;
  signal msms_d2 : STD_LOGIC;
  signal msms_rst_i : STD_LOGIC;
  signal msms_rst_i_i_1_n_0 : STD_LOGIC;
  signal msms_rst_i_i_2_n_0 : STD_LOGIC;
  signal msms_rst_i_i_3_n_0 : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \^q_int_reg[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdy_new_xmt_i_i_1_n_0 : STD_LOGIC;
  signal rdy_new_xmt_i_i_2_n_0 : STD_LOGIC;
  signal ro_prev_d1 : STD_LOGIC;
  signal rsta_d1 : STD_LOGIC;
  signal rsta_tx_under_prev : STD_LOGIC;
  signal rsta_tx_under_prev_i_1_n_0 : STD_LOGIC;
  signal scl_cout_reg : STD_LOGIC;
  signal scl_cout_reg0 : STD_LOGIC;
  signal scl_f_edg_d1 : STD_LOGIC;
  signal scl_f_edg_d2 : STD_LOGIC;
  signal scl_f_edg_d3 : STD_LOGIC;
  signal scl_falling_edge : STD_LOGIC;
  signal scl_falling_edge0 : STD_LOGIC;
  signal \^scl_rin_d1\ : STD_LOGIC;
  signal scl_rising_edge : STD_LOGIC;
  signal sda_cout : STD_LOGIC;
  signal sda_cout_reg : STD_LOGIC;
  signal sda_cout_reg_i_1_n_0 : STD_LOGIC;
  signal sda_cout_reg_i_2_n_0 : STD_LOGIC;
  signal \^sda_rin_d1\ : STD_LOGIC;
  signal sda_sample : STD_LOGIC;
  signal sda_sample_i_1_n_0 : STD_LOGIC;
  signal sda_setup : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal shift_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal shift_reg_en : STD_LOGIC;
  signal shift_reg_en0 : STD_LOGIC;
  signal shift_reg_en_i_2_n_0 : STD_LOGIC;
  signal \^shift_reg_ld\ : STD_LOGIC;
  signal shift_reg_ld0 : STD_LOGIC;
  signal shift_reg_ld_d1 : STD_LOGIC;
  signal slave_sda_reg_n_0 : STD_LOGIC;
  signal sm_stop_i_1_n_0 : STD_LOGIC;
  signal sm_stop_i_2_n_0 : STD_LOGIC;
  signal sm_stop_i_3_n_0 : STD_LOGIC;
  signal sm_stop_reg_n_0 : STD_LOGIC;
  signal \^srw_i_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state0 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stop_scl_reg : STD_LOGIC;
  signal stop_scl_reg_i_1_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_2_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_4_n_0 : STD_LOGIC;
  signal stop_start_wait1 : STD_LOGIC;
  signal stop_start_wait1_carry_n_2 : STD_LOGIC;
  signal stop_start_wait1_carry_n_3 : STD_LOGIC;
  signal tx_under_prev_d1 : STD_LOGIC;
  signal tx_under_prev_i0 : STD_LOGIC;
  signal tx_under_prev_i_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_2_n_0 : STD_LOGIC;
  signal txer_i_i_1_n_0 : STD_LOGIC;
  signal txer_i_reg_n_0 : STD_LOGIC;
  signal NLW_clk_cnt_en1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_clk_cnt_en2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_stop_start_wait1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_stop_start_wait1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AckDataState_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_2 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_3 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of EarlyAckHdr_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[0]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[4]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_7\ : label is "soft_lutpair18";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[0]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[1]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[2]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[3]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[4]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[5]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[6]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[7]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[8]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[9]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_10\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5\ : label is "soft_lutpair29";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute SOFT_HLUTNM of \IIC2Bus_IntrEvent[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of aas_i_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of al_i_i_2 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of bit_cnt_en_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of bus_busy_i_1 : label is "soft_lutpair29";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of detect_start_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of detect_stop_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of gen_stop_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of i2c_header_en_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of master_slave_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of msms_rst_i_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of rdy_new_xmt_i_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of sm_stop_i_3 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of stop_scl_reg_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of stop_scl_reg_i_4 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of txer_edge_i_2 : label is "soft_lutpair31";
begin
  Aas <= \^aas\;
  Abgc <= \^abgc\;
  Bb <= \^bb\;
  D(3 downto 0) <= \^d\(3 downto 0);
  \FSM_onehot_scl_state_reg[6]_0\(1 downto 0) <= \^fsm_onehot_scl_state_reg[6]_0\(1 downto 0);
  New_rcv_dta <= \^new_rcv_dta\;
  Rdy_new_xmt <= \^rdy_new_xmt\;
  Tx_under_prev <= \^tx_under_prev\;
  \q_int_reg[0]\(8 downto 0) <= \^q_int_reg[0]\(8 downto 0);
  scl_rin_d1 <= \^scl_rin_d1\;
  sda_rin_d1 <= \^sda_rin_d1\;
  shift_reg_ld <= \^shift_reg_ld\;
  srw_i_reg_0(0) <= \^srw_i_reg_0\(0);
AckDataState_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => AckDataState_i_1_n_0
    );
AckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AckDataState_i_1_n_0,
      Q => ackDataState,
      R => \q_int_reg[8]\
    );
BITCNT: entity work.\zxnexys_zxrtc_0_0_upcnt_n__parameterized0\
     port map (
      EarlyAckDataState_reg => EarlyAckDataState_i_2_n_0,
      EarlyAckDataState_reg_0 => EarlyAckDataState_i_3_n_0,
      \FSM_sequential_state_reg[0]\ => BITCNT_n_4,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state[2]_i_7_n_0\,
      \FSM_sequential_state_reg[0]_1\ => I2CHEADER_REG_n_3,
      \FSM_sequential_state_reg[1]\ => BITCNT_n_3,
      \FSM_sequential_state_reg[1]_0\ => I2CHEADER_REG_n_1,
      \FSM_sequential_state_reg[1]_1\ => detect_stop_reg_n_0,
      \FSM_sequential_state_reg[2]\ => BITCNT_n_2,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_3_n_0\,
      \FSM_sequential_state_reg[2]_1\ => I2CHEADER_REG_n_4,
      Q(0) => Q(0),
      bit_cnt_en => bit_cnt_en,
      detect_start => detect_start,
      dtc_i_reg => dtc_i_reg_n_0,
      \q_int_reg[0]_0\ => BITCNT_n_1,
      \q_int_reg[0]_1\ => \q_int_reg[8]\,
      \q_int_reg[2]_0\ => BITCNT_n_0,
      s_axi_aclk => s_axi_aclk,
      scl_falling_edge => scl_falling_edge,
      state0 => state0,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
CLKCNT: entity work.zxnexys_zxrtc_0_0_upcnt_n
     port map (
      CO(0) => stop_start_wait1,
      D(1) => CLKCNT_n_17,
      D(0) => CLKCNT_n_18,
      DI(2) => CLKCNT_n_19,
      DI(1) => CLKCNT_n_20,
      DI(0) => CLKCNT_n_21,
      E(0) => CLKCNT_n_16,
      \FSM_onehot_scl_state_reg[0]\(9) => \FSM_onehot_scl_state_reg_n_0_[9]\,
      \FSM_onehot_scl_state_reg[0]\(8) => \FSM_onehot_scl_state_reg_n_0_[8]\,
      \FSM_onehot_scl_state_reg[0]\(7) => \FSM_onehot_scl_state_reg_n_0_[7]\,
      \FSM_onehot_scl_state_reg[0]\(6) => \^fsm_onehot_scl_state_reg[6]_0\(1),
      \FSM_onehot_scl_state_reg[0]\(5) => \FSM_onehot_scl_state_reg_n_0_[5]\,
      \FSM_onehot_scl_state_reg[0]\(4) => \FSM_onehot_scl_state_reg_n_0_[4]\,
      \FSM_onehot_scl_state_reg[0]\(3) => \^fsm_onehot_scl_state_reg[6]_0\(0),
      \FSM_onehot_scl_state_reg[0]\(2) => detect_stop_b,
      \FSM_onehot_scl_state_reg[0]\(1) => \FSM_onehot_scl_state_reg_n_0_[1]\,
      \FSM_onehot_scl_state_reg[0]\(0) => \FSM_onehot_scl_state_reg_n_0_[0]\,
      \FSM_onehot_scl_state_reg[0]_0\ => \FSM_onehot_scl_state[9]_i_4_n_0\,
      \FSM_onehot_scl_state_reg[1]\ => CLKCNT_n_15,
      \FSM_onehot_scl_state_reg[1]_0\ => \FSM_onehot_scl_state[2]_i_2_n_0\,
      \FSM_onehot_scl_state_reg[1]_1\ => detect_stop_b_reg_n_0,
      \FSM_onehot_scl_state_reg[1]_2\ => \FSM_onehot_scl_state[2]_i_4_n_0\,
      \FSM_onehot_scl_state_reg[2]\ => \FSM_onehot_scl_state[2]_i_5_n_0\,
      \FSM_onehot_scl_state_reg[2]_0\ => \FSM_onehot_scl_state[2]_i_6_n_0\,
      \FSM_onehot_scl_state_reg[2]_1\(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      Q(8 downto 0) => \^q_int_reg[0]\(8 downto 0),
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11,
      arb_lost => arb_lost,
      \q_int_reg[0]_0\(2) => CLKCNT_n_12,
      \q_int_reg[0]_0\(1) => CLKCNT_n_13,
      \q_int_reg[0]_0\(0) => CLKCNT_n_14,
      \q_int_reg[0]_1\(0) => CLKCNT_n_26,
      \q_int_reg[0]_2\(0) => clk_cnt_en2,
      \q_int_reg[0]_3\(0) => clk_cnt_en1,
      \q_int_reg[0]_4\(0) => clk_cnt_en11_out,
      \q_int_reg[0]_5\(0) => Q(3),
      \q_int_reg[0]_6\(0) => clk_cnt_en12_out,
      \q_int_reg[0]_7\ => \q_int_reg[8]\,
      \q_int_reg[1]_0\(3) => CLKCNT_n_22,
      \q_int_reg[1]_0\(2) => CLKCNT_n_23,
      \q_int_reg[1]_0\(1) => CLKCNT_n_24,
      \q_int_reg[1]_0\(0) => CLKCNT_n_25,
      \q_int_reg[2]_0\(2) => CLKCNT_n_27,
      \q_int_reg[2]_0\(1) => CLKCNT_n_28,
      \q_int_reg[2]_0\(0) => CLKCNT_n_29,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      stop_scl_reg => stop_scl_reg
    );
EarlyAckDataState_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => EarlyAckDataState_i_2_n_0
    );
EarlyAckDataState_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => EarlyAckDataState_i_3_n_0
    );
EarlyAckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_0,
      Q => earlyAckDataState,
      R => \q_int_reg[8]\
    );
EarlyAckHdr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => scl_f_edg_d3,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => EarlyAckHdr0
    );
EarlyAckHdr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => EarlyAckHdr0,
      Q => earlyAckHdr,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \FSM_onehot_scl_state[0]_i_2_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => stop_start_wait1,
      I4 => arb_lost,
      I5 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      O => \FSM_onehot_scl_state[0]_i_1_n_0\
    );
\FSM_onehot_scl_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bb\,
      I1 => gen_start,
      I2 => master_slave,
      O => \FSM_onehot_scl_state[0]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => master_slave,
      I2 => gen_start,
      I3 => \^bb\,
      O => \FSM_onehot_scl_state[2]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => detect_stop_b,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      O => \FSM_onehot_scl_state[2]_i_4_n_0\
    );
\FSM_onehot_scl_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_7_n_0\,
      I1 => Q(3),
      I2 => stop_start_wait1,
      I3 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I4 => \data_int_reg[0]\,
      I5 => detect_stop_b,
      O => \FSM_onehot_scl_state[2]_i_5_n_0\
    );
\FSM_onehot_scl_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[2]_i_6_n_0\
    );
\FSM_onehot_scl_state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I1 => arb_lost,
      O => \FSM_onehot_scl_state[2]_i_7_n_0\
    );
\FSM_onehot_scl_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \data_int_reg[0]\,
      I3 => detect_stop_b,
      O => \FSM_onehot_scl_state[3]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFD0D0D0"
    )
        port map (
      I0 => clk_cnt_en2,
      I1 => scndry_out,
      I2 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      I3 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I4 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I5 => \FSM_onehot_scl_state[4]_i_2_n_0\,
      O => \FSM_onehot_scl_state[4]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_lost,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => stop_scl_reg,
      I3 => Q(3),
      O => \FSM_onehot_scl_state[4]_i_2_n_0\
    );
\FSM_onehot_scl_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \next_scl_state1_inferred__1/i__carry_n_1\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => clk_cnt_en2,
      I3 => scndry_out,
      I4 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[5]_i_1_n_0\
    );
\FSM_onehot_scl_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => scndry_out,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I2 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I3 => \next_scl_state1_inferred__1/i__carry_n_1\,
      O => \FSM_onehot_scl_state[6]_i_1_n_0\
    );
\FSM_onehot_scl_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data_int_reg[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I2 => arb_lost,
      I3 => stop_scl_reg,
      I4 => Q(3),
      I5 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      O => \FSM_onehot_scl_state[8]_i_1_n_0\
    );
\FSM_onehot_scl_state[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => stop_start_wait1,
      I1 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I3 => \data_int_reg[0]\,
      O => \FSM_onehot_scl_state[9]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => detect_stop_b,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      I3 => arb_lost,
      I4 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I5 => \FSM_onehot_scl_state[9]_i_7_n_0\,
      O => \FSM_onehot_scl_state[9]_i_4_n_0\
    );
\FSM_onehot_scl_state[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => \FSM_onehot_scl_state[9]_i_6_n_0\
    );
\FSM_onehot_scl_state[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      O => \FSM_onehot_scl_state[9]_i_7_n_0\
    );
\FSM_onehot_scl_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[0]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[0]\,
      S => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => CLKCNT_n_18,
      Q => \FSM_onehot_scl_state_reg_n_0_[1]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => CLKCNT_n_17,
      Q => detect_stop_b,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[3]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[6]_0\(0),
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[4]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[4]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[5]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[5]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[6]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[6]_0\(1),
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state_reg[7]_0\(0),
      Q => \FSM_onehot_scl_state_reg_n_0_[7]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[8]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[8]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[9]_i_3_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[9]\,
      R => \q_int_reg[8]\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAAFFFBFFFB"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => sda_sample,
      I3 => arb_lost,
      I4 => detect_start,
      I5 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => Ro_prev,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => Ro_prev,
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => Q(0),
      O => state0
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => Ro_prev,
      I2 => ro_prev_d1,
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_4,
      Q => \state__0\(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_3,
      Q => \state__0\(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_2,
      Q => \state__0\(2),
      R => '0'
    );
I2CDATA_REG: entity work.zxnexys_zxrtc_0_0_shift8
     port map (
      \LEVEL_1_GEN.master_sda_reg\ => \LEVEL_1_GEN.master_sda_reg_0\,
      \LEVEL_1_GEN.master_sda_reg_0\ => \^tx_under_prev\,
      Q(7) => shift_reg(7),
      Q(6) => I2CDATA_REG_n_2,
      Q(5) => I2CDATA_REG_n_3,
      Q(4) => I2CDATA_REG_n_4,
      Q(3) => I2CDATA_REG_n_5,
      Q(2) => I2CDATA_REG_n_6,
      Q(1) => I2CDATA_REG_n_7,
      Q(0) => I2CDATA_REG_n_8,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(6 downto 0),
      \data_int_reg[0]_0\(0) => \data_int_reg[0]_0\(0),
      \data_int_reg[1]_0\ => \^shift_reg_ld\,
      \data_int_reg[7]_0\ => I2CDATA_REG_n_0,
      \data_int_reg[7]_1\ => I2CDATA_REG_n_9,
      \data_int_reg[7]_2\ => \q_int_reg[8]\,
      s_axi_aclk => s_axi_aclk,
      shift_reg_en => shift_reg_en,
      slave_sda_reg => I2CHEADER_REG_n_2,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
I2CHEADER_REG: entity work.zxnexys_zxrtc_0_0_shift8_7
     port map (
      E(0) => i2c_header_en,
      \FSM_sequential_state[2]_i_4_0\ => \FSM_sequential_state[2]_i_10_n_0\,
      \FSM_sequential_state_reg[1]\ => I2CHEADER_REG_n_4,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[1]_i_3_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \FSM_sequential_state[1]_i_4_n_0\,
      Q(2) => Q(4),
      Q(1) => Q(2),
      Q(0) => Q(0),
      Ro_prev => Ro_prev,
      aas_i => aas_i,
      aas_i_reg => I2CHEADER_REG_n_6,
      aas_i_reg_0 => \^aas\,
      abgc_i_reg => I2CHEADER_REG_n_2,
      abgc_i_reg_0 => \^abgc\,
      abgc_i_reg_1 => detect_stop_reg_n_0,
      arb_lost => arb_lost,
      \data_int_reg[0]_0\ => I2CHEADER_REG_n_7,
      \data_int_reg[0]_1\ => \q_int_reg[8]\,
      \data_int_reg[0]_2\ => \data_int_reg[0]\,
      detect_start => detect_start,
      detect_start_reg => I2CHEADER_REG_n_3,
      detect_start_reg_0 => I2CHEADER_REG_n_5,
      master_slave => master_slave,
      master_slave_reg => I2CHEADER_REG_n_1,
      s_axi_aclk => s_axi_aclk,
      sda_sample => sda_sample,
      shift_reg_ld0 => shift_reg_ld0,
      shift_reg_ld_reg => \^tx_under_prev\,
      srw_i_reg(0) => \^srw_i_reg_0\(0),
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
\IIC2Bus_IntrEvent[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bb\,
      O => \^d\(1)
    );
\IIC2Bus_IntrEvent[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^aas\,
      O => \^d\(0)
    );
\LEVEL_1_GEN.master_sda_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_9,
      Q => \LEVEL_1_GEN.master_sda_reg_n_0\,
      S => \q_int_reg[8]\
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^new_rcv_dta\,
      I1 => new_rcv_dta_d1,
      O => Rc_fifo_wr0
    );
SETUP_CNT: entity work.zxnexys_zxrtc_0_0_upcnt_n_8
     port map (
      CO(0) => \sda_setup0_inferred__0/i__carry_n_1\,
      Q(0) => Q(3),
      S(2) => SETUP_CNT_n_0,
      S(1) => SETUP_CNT_n_1,
      S(0) => SETUP_CNT_n_2,
      gen_stop => gen_stop,
      gen_stop_d1 => gen_stop_d1,
      \q_int_reg[8]_0\ => \data_int_reg[0]\,
      \q_int_reg[8]_1\ => \q_int_reg[8]\,
      rsta_d1 => rsta_d1,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_rin_d1 => \^sda_rin_d1\,
      sda_setup => sda_setup,
      sda_setup_reg => \^tx_under_prev\,
      tx_under_prev_d1 => tx_under_prev_d1,
      tx_under_prev_i_reg => SETUP_CNT_n_3
    );
aas_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => aas_i
    );
aas_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_6,
      Q => \^aas\,
      R => '0'
    );
abgc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_5,
      Q => \^abgc\,
      R => '0'
    );
al_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0EEE0E0"
    )
        port map (
      I0 => Q(3),
      I1 => master_slave,
      I2 => al_i_i_2_n_0,
      I3 => al_prevent,
      I4 => detect_stop_reg_n_0,
      I5 => sm_stop_reg_n_0,
      O => al_i_i_1_n_0
    );
al_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => master_slave,
      I1 => arb_lost,
      I2 => bus_busy_d1,
      I3 => gen_start,
      O => al_i_i_2_n_0
    );
al_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_i_i_1_n_0,
      Q => \^d\(3),
      R => \q_int_reg[8]\
    );
al_prevent_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => detect_start,
      I1 => gen_stop,
      I2 => sm_stop_reg_n_0,
      I3 => al_prevent,
      O => al_prevent_i_1_n_0
    );
al_prevent_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_prevent_i_1_n_0,
      Q => al_prevent,
      R => \q_int_reg[8]\
    );
arb_lost_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => msms_rst_i_i_2_n_0,
      I3 => \data_int_reg[0]\,
      I4 => sda_cout_reg,
      I5 => msms_rst_i_i_3_n_0,
      O => arb_lost_i_1_n_0
    );
arb_lost_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arb_lost_i_1_n_0,
      Q => arb_lost,
      R => '0'
    );
bit_cnt_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \state__0\(2),
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => bit_cnt_en0
    );
bit_cnt_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bit_cnt_en0,
      Q => bit_cnt_en,
      R => \q_int_reg[8]\
    );
bus_busy_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^bb\,
      Q => bus_busy_d1,
      R => \q_int_reg[8]\
    );
bus_busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^bb\,
      I1 => detect_start,
      I2 => Q(0),
      I3 => detect_stop_reg_n_0,
      O => bus_busy_i_1_n_0
    );
bus_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus_busy_i_1_n_0,
      Q => \^bb\,
      R => '0'
    );
clk_cnt_en1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en1_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en1,
      CO(1) => clk_cnt_en1_carry_n_2,
      CO(0) => clk_cnt_en1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_27,
      S(1) => CLKCNT_n_28,
      S(0) => CLKCNT_n_29
    );
\clk_cnt_en1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en11_out,
      CO(1) => \clk_cnt_en1_inferred__0/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\clk_cnt_en1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en12_out,
      CO(1) => \clk_cnt_en1_inferred__1/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state[9]_i_5\(2 downto 0)
    );
\clk_cnt_en1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(2) => \clk_cnt_en1_inferred__2/i__carry_n_1\,
      CO(1) => \clk_cnt_en1_inferred__2/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => CLKCNT_n_19,
      DI(2) => CLKCNT_n_20,
      DI(1) => '0',
      DI(0) => CLKCNT_n_21,
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => CLKCNT_n_22,
      S(2) => CLKCNT_n_23,
      S(1) => CLKCNT_n_24,
      S(0) => CLKCNT_n_25
    );
\clk_cnt_en1_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(3 downto 1) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q_int_reg[0]\(8),
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => CLKCNT_n_26
    );
clk_cnt_en2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en2_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en2,
      CO(1) => clk_cnt_en2_carry_n_2,
      CO(0) => clk_cnt_en2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_0\(2 downto 0)
    );
\cr_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB888B"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => E(0),
      I2 => \^bb\,
      I3 => \cr_i_reg[5]\,
      I4 => Q(1),
      I5 => \cr_i[5]_i_3_n_0\,
      O => \WDATA_reg[2]\(0)
    );
\cr_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => Tx_data_exists_sgl,
      I1 => dynamic_MSMS(0),
      I2 => \cr_i_reg[5]_0\,
      I3 => msms_rst_i,
      I4 => rxCntDone,
      I5 => sm_stop_reg_n_0,
      O => \cr_i[5]_i_3_n_0\
    );
\data_i2c_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Ro_prev,
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      O => data_i2c_i0
    );
\data_i2c_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_8,
      Q => \data_i2c_i_reg[7]_0\(0),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_7,
      Q => \data_i2c_i_reg[7]_0\(1),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_6,
      Q => \data_i2c_i_reg[7]_0\(2),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_5,
      Q => \data_i2c_i_reg[7]_0\(3),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_4,
      Q => \data_i2c_i_reg[7]_0\(4),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_3,
      Q => \data_i2c_i_reg[7]_0\(5),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_2,
      Q => \data_i2c_i_reg[7]_0\(6),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => shift_reg(7),
      Q => \data_i2c_i_reg[7]_0\(7),
      R => \q_int_reg[8]\
    );
detect_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A008000000000"
    )
        port map (
      I0 => detect_start_i_2_n_0,
      I1 => scndry_out,
      I2 => \^sda_rin_d1\,
      I3 => \data_int_reg[0]\,
      I4 => detect_start,
      I5 => Q(0),
      O => detect_start_i_1_n_0
    );
detect_start_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => detect_start_i_2_n_0
    );
detect_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_start_i_1_n_0,
      Q => detect_start,
      R => '0'
    );
detect_stop_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CE020000"
    )
        port map (
      I0 => detect_stop_b_reg_n_0,
      I1 => detect_stop_reg_0,
      I2 => detect_stop_b,
      I3 => scndry_out,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_b_i_1_n_0
    );
detect_stop_b_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_b_i_1_n_0,
      Q => detect_stop_b_reg_n_0,
      R => '0'
    );
detect_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2020000"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => detect_stop0,
      I2 => detect_stop_reg_0,
      I3 => scndry_out,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_i_1_n_0
    );
detect_stop_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1,
      I1 => msms_d2,
      O => detect_stop0
    );
detect_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_i_1_n_0,
      Q => detect_stop_reg_n_0,
      R => '0'
    );
dtc_i_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_reg_n_0,
      Q => dtc_i_d1,
      R => \q_int_reg[8]\
    );
dtc_i_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_d1,
      Q => dtc_i_d2,
      R => \q_int_reg[8]\
    );
dtc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_1,
      Q => dtc_i_reg_n_0,
      R => \q_int_reg[8]\
    );
dtre_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Dtre,
      Q => dtre_d1,
      R => \q_int_reg[8]\
    );
gen_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => detect_start,
      I1 => msms_d2,
      I2 => msms_d1,
      I3 => gen_start,
      O => gen_start_i_1_n_0
    );
gen_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_start_i_1_n_0,
      Q => gen_start,
      R => \q_int_reg[8]\
    );
gen_stop_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop,
      Q => gen_stop_d1,
      R => \q_int_reg[8]\
    );
gen_stop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55750030"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => msms_d1,
      I2 => msms_d2,
      I3 => arb_lost,
      I4 => gen_stop,
      O => gen_stop_i_1_n_0
    );
gen_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop_i_1_n_0,
      Q => gen_stop,
      R => \q_int_reg[8]\
    );
i2c_header_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => i2c_header_en0
    );
i2c_header_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i2c_header_en0,
      Q => i2c_header_en,
      R => \q_int_reg[8]\
    );
master_slave_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => \^bb\,
      I3 => msms_d1,
      I4 => Q(0),
      O => master_slave_i_1_n_0
    );
master_slave_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => master_slave_i_1_n_0,
      Q => master_slave,
      R => '0'
    );
msms_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1_i_2_n_0,
      I1 => msms_rst_i,
      O => msms_d10
    );
msms_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAABAAABA"
    )
        port map (
      I0 => Q(1),
      I1 => txer_i_reg_n_0,
      I2 => msms_d1,
      I3 => Msms_set,
      I4 => dtc_i_d2,
      I5 => dtc_i_d1,
      O => msms_d1_i_2_n_0
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d10,
      Q => msms_d1,
      R => \q_int_reg[8]\
    );
msms_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d1,
      Q => msms_d2,
      R => \q_int_reg[8]\
    );
msms_rst_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0800"
    )
        port map (
      I0 => msms_rst_i_i_2_n_0,
      I1 => sda_cout_reg,
      I2 => \data_int_reg[0]\,
      I3 => master_slave,
      I4 => msms_rst_i,
      I5 => msms_rst_i_i_3_n_0,
      O => msms_rst_i_i_1_n_0
    );
msms_rst_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => msms_rst_i_i_2_n_0
    );
msms_rst_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => Q(0),
      O => msms_rst_i_i_3_n_0
    );
msms_rst_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_rst_i_i_1_n_0,
      Q => msms_rst_i,
      R => '0'
    );
new_rcv_dta_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => data_i2c_i0,
      Q => \^new_rcv_dta\,
      R => \q_int_reg[8]\
    );
\next_scl_state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__0/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__0/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_12,
      S(1) => CLKCNT_n_13,
      S(0) => CLKCNT_n_14
    );
\next_scl_state1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__1/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__1/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_1\(2 downto 0)
    );
rdy_new_xmt_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222F2F20222020"
    )
        port map (
      I0 => shift_reg_ld_d1,
      I1 => \^shift_reg_ld\,
      I2 => rdy_new_xmt_i_i_2_n_0,
      I3 => detect_start_i_2_n_0,
      I4 => Q(1),
      I5 => \^rdy_new_xmt\,
      O => rdy_new_xmt_i_i_1_n_0
    );
rdy_new_xmt_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => rdy_new_xmt_i_i_2_n_0
    );
rdy_new_xmt_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdy_new_xmt_i_i_1_n_0,
      Q => \^rdy_new_xmt\,
      R => \q_int_reg[8]\
    );
ro_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Ro_prev,
      Q => ro_prev_d1,
      R => \q_int_reg[8]\
    );
rsta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => rsta_d1,
      R => \q_int_reg[8]\
    );
rsta_tx_under_prev_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF2020"
    )
        port map (
      I0 => Q(3),
      I1 => rsta_d1,
      I2 => Dtre,
      I3 => dtre_d1,
      I4 => rsta_tx_under_prev,
      O => rsta_tx_under_prev_i_1_n_0
    );
rsta_tx_under_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rsta_tx_under_prev_i_1_n_0,
      Q => rsta_tx_under_prev,
      R => \q_int_reg[8]\
    );
scl_cout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_4_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => Ro_prev,
      O => scl_cout_reg0
    );
scl_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_cout_reg0,
      Q => scl_cout_reg,
      S => \q_int_reg[8]\
    );
scl_f_edg_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge,
      Q => scl_f_edg_d1,
      R => \q_int_reg[8]\
    );
scl_f_edg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d1,
      Q => scl_f_edg_d2,
      R => \q_int_reg[8]\
    );
scl_f_edg_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d2,
      Q => scl_f_edg_d3,
      R => \q_int_reg[8]\
    );
scl_falling_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scl_rin_d1\,
      I1 => scndry_out,
      O => scl_falling_edge0
    );
scl_falling_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge0,
      Q => scl_falling_edge,
      R => \q_int_reg[8]\
    );
scl_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scndry_out,
      Q => \^scl_rin_d1\,
      R => '0'
    );
scl_rising_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_rising_edge0,
      Q => scl_rising_edge,
      R => \q_int_reg[8]\
    );
scl_t_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rsta_tx_under_prev,
      I1 => scl_cout_reg,
      I2 => Ro_prev,
      I3 => sda_setup,
      O => scl_t
    );
sda_cout_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => sda_cout_reg_i_2_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => sda_cout,
      I5 => sda_cout_reg,
      O => sda_cout_reg_i_1_n_0
    );
sda_cout_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => stop_scl_reg_i_2_n_0,
      I1 => \LEVEL_1_GEN.master_sda_reg_n_0\,
      I2 => Q(3),
      I3 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      O => sda_cout_reg_i_2_n_0
    );
sda_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_cout_reg_i_1_n_0,
      Q => sda_cout_reg,
      S => \q_int_reg[8]\
    );
sda_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_int_reg[0]\,
      Q => \^sda_rin_d1\,
      R => '0'
    );
sda_sample_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_int_reg[0]\,
      I1 => scl_rising_edge,
      I2 => sda_sample,
      O => sda_sample_i_1_n_0
    );
sda_sample_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_sample_i_1_n_0,
      Q => sda_sample,
      R => \q_int_reg[8]\
    );
\sda_setup0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sda_setup0_inferred__0/i__carry_n_1\,
      CO(1) => \sda_setup0_inferred__0/i__carry_n_2\,
      CO(0) => \sda_setup0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => SETUP_CNT_n_0,
      S(1) => SETUP_CNT_n_1,
      S(0) => SETUP_CNT_n_2
    );
sda_setup_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => SETUP_CNT_n_3,
      Q => sda_setup,
      R => \q_int_reg[8]\
    );
sda_t_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFE0"
    )
        port map (
      I0 => arb_lost,
      I1 => sda_cout_reg,
      I2 => master_slave,
      I3 => slave_sda_reg_n_0,
      I4 => stop_scl_reg,
      O => sda_t
    );
shift_reg_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => master_slave,
      I1 => scl_rising_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => shift_reg_en_i_2_n_0,
      O => shift_reg_en0
    );
shift_reg_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045000000400"
    )
        port map (
      I0 => detect_start,
      I1 => scl_rising_edge,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => scl_f_edg_d2,
      O => shift_reg_en_i_2_n_0
    );
shift_reg_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_en0,
      Q => shift_reg_en,
      R => \q_int_reg[8]\
    );
shift_reg_ld_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^shift_reg_ld\,
      Q => shift_reg_ld_d1,
      R => \q_int_reg[8]\
    );
shift_reg_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_ld0,
      Q => \^shift_reg_ld\,
      R => \q_int_reg[8]\
    );
slave_sda_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_0,
      Q => slave_sda_reg_n_0,
      S => \q_int_reg[8]\
    );
sm_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A0000"
    )
        port map (
      I0 => sm_stop_reg_n_0,
      I1 => sm_stop_i_2_n_0,
      I2 => sm_stop_i_3_n_0,
      I3 => master_slave,
      I4 => Q(0),
      I5 => detect_stop_reg_n_0,
      O => sm_stop_i_1_n_0
    );
sm_stop_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0DFFFFFFFFFF"
    )
        port map (
      I0 => ro_prev_d1,
      I1 => Ro_prev,
      I2 => scl_f_edg_d2,
      I3 => sda_sample,
      I4 => arb_lost,
      I5 => master_slave,
      O => sm_stop_i_2_n_0
    );
sm_stop_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => sm_stop_i_3_n_0
    );
sm_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_stop_i_1_n_0,
      Q => sm_stop_reg_n_0,
      R => '0'
    );
srw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_7,
      Q => \^srw_i_reg_0\(0),
      R => \q_int_reg[8]\
    );
stop_scl_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0EFF0E0E0E00"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => stop_scl_reg_i_2_n_0,
      I3 => CLKCNT_n_15,
      I4 => sda_cout,
      I5 => stop_scl_reg,
      O => stop_scl_reg_i_1_n_0
    );
stop_scl_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"626262FF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => gen_stop,
      I4 => sm_stop_reg_n_0,
      O => stop_scl_reg_i_2_n_0
    );
stop_scl_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => stop_scl_reg_i_4_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => detect_stop_b,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I5 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      O => sda_cout
    );
stop_scl_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => arb_lost,
      I1 => stop_scl_reg,
      I2 => Q(3),
      O => stop_scl_reg_i_4_n_0
    );
stop_scl_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => stop_scl_reg_i_1_n_0,
      Q => stop_scl_reg,
      R => \q_int_reg[8]\
    );
stop_start_wait1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_stop_start_wait1_carry_CO_UNCONNECTED(3),
      CO(2) => stop_start_wait1,
      CO(1) => stop_start_wait1_carry_n_2,
      CO(0) => stop_start_wait1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_stop_start_wait1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11
    );
tx_under_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^tx_under_prev\,
      Q => tx_under_prev_d1,
      R => \q_int_reg[8]\
    );
tx_under_prev_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => tx_under_prev_i0,
      I1 => Dtre,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \^tx_under_prev\,
      O => tx_under_prev_i_i_1_n_0
    );
tx_under_prev_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000800"
    )
        port map (
      I0 => sm_stop_i_3_n_0,
      I1 => scl_falling_edge,
      I2 => gen_stop,
      I3 => Dtre,
      I4 => \^aas\,
      I5 => \^srw_i_reg_0\(0),
      O => tx_under_prev_i0
    );
tx_under_prev_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tx_under_prev_i_i_1_n_0,
      Q => \^tx_under_prev\,
      R => \q_int_reg[8]\
    );
txer_edge_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF55C00000000000"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => sda_sample,
      I2 => txer_edge_i_2_n_0,
      I3 => scl_falling_edge,
      I4 => \^d\(2),
      I5 => Q(0),
      O => txer_edge_i_1_n_0
    );
txer_edge_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => txer_edge_i_2_n_0
    );
txer_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_edge_i_1_n_0,
      Q => \^d\(2),
      R => '0'
    );
txer_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFBFFFF28080000"
    )
        port map (
      I0 => sda_sample,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => scl_falling_edge,
      I5 => txer_i_reg_n_0,
      O => txer_i_i_1_n_0
    );
txer_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_i_i_1_n_0,
      Q => txer_i_reg_n_0,
      R => \q_int_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
  port (
    update_i_reg : out STD_LOGIC;
    \data_reg[1][6]\ : out STD_LOGIC;
    \data_reg[4][0]\ : out STD_LOGIC;
    \data_reg[4][7]\ : out STD_LOGIC;
    \data_reg[4][6]\ : out STD_LOGIC;
    \data_reg[4][5]\ : out STD_LOGIC;
    \data_reg[4][4]\ : out STD_LOGIC;
    \data_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][0]\ : out STD_LOGIC;
    \data_reg[2][7]\ : out STD_LOGIC;
    \data_reg[2][6]\ : out STD_LOGIC;
    \data_reg[2][5]\ : out STD_LOGIC;
    \data_reg[2][4]\ : out STD_LOGIC;
    \data_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][0]\ : out STD_LOGIC;
    \data_reg[5][7]\ : out STD_LOGIC;
    \data_reg[5][6]\ : out STD_LOGIC;
    \data_reg[5][5]\ : out STD_LOGIC;
    \data_reg[5][4]\ : out STD_LOGIC;
    \data_reg[3][2]\ : out STD_LOGIC;
    \data_reg[3][1]\ : out STD_LOGIC;
    \data_reg[3][0]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    update_i_reg_0 : out STD_LOGIC;
    update_i_reg_1 : out STD_LOGIC;
    update_i_reg_2 : out STD_LOGIC;
    update_i_reg_3 : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_1\ : out STD_LOGIC;
    \refresh_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[5][2]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[6][4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_1\ : out STD_LOGIC;
    update_i_reg_4 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \data_reg[0][0]_0\ : out STD_LOGIC;
    \refresh_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \data_reg[1][5]\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[2][2]\ : out STD_LOGIC;
    \data_reg[2][1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]\ : out STD_LOGIC;
    \data_reg[5][0]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_7\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_8\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_9\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_4\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC;
    \wr_data_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    update_i_reg_5 : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    \data_reg[4][7]_0\ : in STD_LOGIC;
    \data_reg[4][6]_0\ : in STD_LOGIC;
    \data_reg[4][5]_0\ : in STD_LOGIC;
    \data_reg[4][4]_0\ : in STD_LOGIC;
    \data_reg[1][0]_0\ : in STD_LOGIC;
    \data_reg[1][7]_0\ : in STD_LOGIC;
    \data_reg[1][6]_0\ : in STD_LOGIC;
    \data_reg[1][5]_0\ : in STD_LOGIC;
    \data_reg[1][4]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    \data_reg[2][7]_0\ : in STD_LOGIC;
    \data_reg[2][6]_0\ : in STD_LOGIC;
    \data_reg[2][5]_0\ : in STD_LOGIC;
    \data_reg[2][4]_1\ : in STD_LOGIC;
    \data_reg[0][0]_1\ : in STD_LOGIC;
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[0][0]_2\ : in STD_LOGIC;
    \data_reg[0][7]_0\ : in STD_LOGIC;
    \data_reg[0][6]\ : in STD_LOGIC;
    \data_reg[0][5]\ : in STD_LOGIC;
    \data_reg[0][4]\ : in STD_LOGIC;
    \data_reg[5][0]_1\ : in STD_LOGIC;
    \data_reg[5][7]_0\ : in STD_LOGIC;
    \data_reg[5][6]_0\ : in STD_LOGIC;
    \data_reg[5][5]_0\ : in STD_LOGIC;
    \data_reg[5][4]_1\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg[3][2]_0\ : in STD_LOGIC;
    \data_reg[3][1]_0\ : in STD_LOGIC;
    \data_reg[3][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rtc_0_rd_reg_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][6]\ : in STD_LOGIC;
    \data_reg[6][0]\ : in STD_LOGIC;
    \data_reg[5][3]\ : in STD_LOGIC;
    \data_reg[4][2]\ : in STD_LOGIC;
    \data_reg[1][3]\ : in STD_LOGIC;
    \data_reg[4][1]\ : in STD_LOGIC;
    \data_reg[4][4]_1\ : in STD_LOGIC;
    \data_reg[28][0]\ : in STD_LOGIC;
    \data_reg[6][7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[26][0]\ : in STD_LOGIC;
    \data_reg[6][6]_0\ : in STD_LOGIC;
    \data_reg[0][4]_0\ : in STD_LOGIC;
    \data_reg[2][4]_2\ : in STD_LOGIC;
    \data_reg[2][0]_1\ : in STD_LOGIC;
    \data_reg[1][0]_1\ : in STD_LOGIC;
    \data_reg[4][3]\ : in STD_LOGIC;
    sda_o_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[62][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[61][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[60][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[59][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[58][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[57][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[56][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[55][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[54][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[53][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[52][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[51][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[50][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[49][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[48][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[47][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[46][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[45][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[44][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[43][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[42][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[41][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[40][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[39][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[38][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[37][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[36][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[35][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[34][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[33][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[32][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[31][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[30][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[29][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[27][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[25][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[24][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[23][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[22][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[21][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[20][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[19][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[18][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[17][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[16][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[15][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[14][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[13][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[12][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[11][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[10][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[9][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[8][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[7][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_registers_0_0 : entity is "rtcc_registers_0_0";
end zxnexys_zxrtc_0_0_rtcc_registers_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_registers
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => \refresh_reg[6]_inv\(1 downto 0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[2]\ => \cnt_reg[2]\,
      \data_reg[0][0]_0\ => \data_reg[0][0]\(0),
      \data_reg[0][0]_1\ => \data_reg[0][0]_0\,
      \data_reg[0][0]_2\ => \data_reg[0][0]_1\,
      \data_reg[0][0]_3\ => \data_reg[0][0]_2\,
      \data_reg[0][3]_0\ => \data_reg[0][3]\,
      \data_reg[0][4]_0\ => \data_reg[0][4]\,
      \data_reg[0][4]_1\ => \data_reg[0][4]_0\,
      \data_reg[0][5]_0\ => \data_reg[0][5]\,
      \data_reg[0][6]_0\ => \data_reg[0][6]\,
      \data_reg[0][7]_0\(3 downto 0) => \data_reg[0][7]\(3 downto 0),
      \data_reg[0][7]_1\ => \data_reg[0][7]_0\,
      \data_reg[10][0]_0\(0) => \data_reg[10][0]\(0),
      \data_reg[11][0]_0\(0) => \data_reg[11][0]\(0),
      \data_reg[12][0]_0\(0) => \data_reg[12][0]\(0),
      \data_reg[13][0]_0\(0) => \data_reg[13][0]\(0),
      \data_reg[14][0]_0\(0) => \data_reg[14][0]\(0),
      \data_reg[15][0]_0\(0) => \data_reg[15][0]\(0),
      \data_reg[16][0]_0\(0) => \data_reg[16][0]\(0),
      \data_reg[17][0]_0\(0) => \data_reg[17][0]\(0),
      \data_reg[18][0]_0\(0) => \data_reg[18][0]\(0),
      \data_reg[19][0]_0\(0) => \data_reg[19][0]\(0),
      \data_reg[1][0]_0\ => \data_reg[1][0]\(0),
      \data_reg[1][0]_1\ => \data_reg[1][0]_0\,
      \data_reg[1][0]_2\ => \data_reg[1][0]_1\,
      \data_reg[1][3]_0\ => \data_reg[1][3]\,
      \data_reg[1][4]_0\ => \data_reg[1][4]\,
      \data_reg[1][5]_0\ => \data_reg[1][5]\,
      \data_reg[1][5]_1\ => \data_reg[1][5]_0\,
      \data_reg[1][6]_0\ => \data_reg[1][6]\,
      \data_reg[1][6]_1\ => \data_reg[1][6]_0\,
      \data_reg[1][7]_0\(3 downto 0) => \data_reg[1][7]\(3 downto 0),
      \data_reg[1][7]_1\ => \data_reg[1][7]_0\,
      \data_reg[20][0]_0\(0) => \data_reg[20][0]\(0),
      \data_reg[21][0]_0\(0) => \data_reg[21][0]\(0),
      \data_reg[22][0]_0\(0) => \data_reg[22][0]\(0),
      \data_reg[23][0]_0\(0) => \data_reg[23][0]\(0),
      \data_reg[24][0]_0\(0) => \data_reg[24][0]\(0),
      \data_reg[25][0]_0\(0) => \data_reg[25][0]\(0),
      \data_reg[26][0]_0\ => \data_reg[26][0]\,
      \data_reg[27][0]_0\(0) => \data_reg[27][0]\(0),
      \data_reg[28][0]_0\ => \data_reg[28][0]\,
      \data_reg[29][0]_0\(0) => \data_reg[29][0]\(0),
      \data_reg[2][0]_0\ => \data_reg[2][0]\,
      \data_reg[2][0]_1\ => \data_reg[2][0]_0\,
      \data_reg[2][0]_2\ => \data_reg[2][0]_1\,
      \data_reg[2][1]_0\ => \data_reg[2][1]\,
      \data_reg[2][2]_0\ => \data_reg[2][2]\,
      \data_reg[2][4]_0\ => \data_reg[2][4]\,
      \data_reg[2][4]_1\ => \data_reg[2][4]_0\,
      \data_reg[2][4]_2\ => \data_reg[2][4]_1\,
      \data_reg[2][4]_3\ => \data_reg[2][4]_2\,
      \data_reg[2][5]_0\ => \data_reg[2][5]\,
      \data_reg[2][5]_1\ => \data_reg[2][5]_0\,
      \data_reg[2][6]_0\ => \data_reg[2][6]\,
      \data_reg[2][6]_1\ => \data_reg[2][6]_0\,
      \data_reg[2][7]_0\ => \data_reg[2][7]\,
      \data_reg[2][7]_1\ => \data_reg[2][7]_0\,
      \data_reg[30][0]_0\(0) => \data_reg[30][0]\(0),
      \data_reg[31][0]_0\(0) => \data_reg[31][0]\(0),
      \data_reg[32][0]_0\(0) => \data_reg[32][0]\(0),
      \data_reg[33][0]_0\(0) => \data_reg[33][0]\(0),
      \data_reg[34][0]_0\(0) => \data_reg[34][0]\(0),
      \data_reg[35][0]_0\(0) => \data_reg[35][0]\(0),
      \data_reg[36][0]_0\(0) => \data_reg[36][0]\(0),
      \data_reg[37][0]_0\(0) => \data_reg[37][0]\(0),
      \data_reg[38][0]_0\(0) => \data_reg[38][0]\(0),
      \data_reg[39][0]_0\(0) => \data_reg[39][0]\(0),
      \data_reg[3][0]_0\ => \data_reg[3][0]\,
      \data_reg[3][0]_1\ => \data_reg[3][0]_0\,
      \data_reg[3][1]_0\ => \data_reg[3][1]\,
      \data_reg[3][1]_1\ => \data_reg[3][1]_0\,
      \data_reg[3][2]_0\ => \data_reg[3][2]\,
      \data_reg[3][2]_1\ => \data_reg[3][2]_0\,
      \data_reg[3][5]_0\ => \data_reg[3][5]\,
      \data_reg[40][0]_0\(0) => \data_reg[40][0]\(0),
      \data_reg[41][0]_0\(0) => \data_reg[41][0]\(0),
      \data_reg[42][0]_0\(0) => \data_reg[42][0]\(0),
      \data_reg[43][0]_0\(0) => \data_reg[43][0]\(0),
      \data_reg[44][0]_0\(0) => \data_reg[44][0]\(0),
      \data_reg[45][0]_0\(0) => \data_reg[45][0]\(0),
      \data_reg[46][0]_0\(0) => \data_reg[46][0]\(0),
      \data_reg[47][0]_0\(0) => \data_reg[47][0]\(0),
      \data_reg[48][0]_0\(0) => \data_reg[48][0]\(0),
      \data_reg[49][0]_0\(0) => \data_reg[49][0]\(0),
      \data_reg[4][0]_0\ => \data_reg[4][0]\,
      \data_reg[4][0]_1\ => \data_reg[4][0]_0\,
      \data_reg[4][1]_0\ => \data_reg[4][1]\,
      \data_reg[4][2]_0\ => \data_reg[4][2]\,
      \data_reg[4][3]_0\ => \data_reg[4][3]\,
      \data_reg[4][4]_0\ => \data_reg[4][4]\,
      \data_reg[4][4]_1\ => \data_reg[4][4]_0\,
      \data_reg[4][4]_2\ => \data_reg[4][4]_1\,
      \data_reg[4][5]_0\ => \data_reg[4][5]\,
      \data_reg[4][5]_1\ => \data_reg[4][5]_0\,
      \data_reg[4][6]_0\ => \data_reg[4][6]\,
      \data_reg[4][6]_1\ => \data_reg[4][6]_0\,
      \data_reg[4][7]_0\ => \data_reg[4][7]\,
      \data_reg[4][7]_1\ => \data_reg[4][7]_0\,
      \data_reg[50][0]_0\(0) => \data_reg[50][0]\(0),
      \data_reg[51][0]_0\(0) => \data_reg[51][0]\(0),
      \data_reg[52][0]_0\(0) => \data_reg[52][0]\(0),
      \data_reg[53][0]_0\(0) => \data_reg[53][0]\(0),
      \data_reg[54][0]_0\(0) => \data_reg[54][0]\(0),
      \data_reg[55][0]_0\(0) => \data_reg[55][0]\(0),
      \data_reg[56][0]_0\(0) => \data_reg[56][0]\(0),
      \data_reg[57][0]_0\(0) => \data_reg[57][0]\(0),
      \data_reg[58][0]_0\(0) => \data_reg[58][0]\(0),
      \data_reg[59][0]_0\(0) => \data_reg[59][0]\(0),
      \data_reg[5][0]_0\ => \data_reg[5][0]\,
      \data_reg[5][0]_1\ => \data_reg[5][0]_0\,
      \data_reg[5][0]_2\ => \data_reg[5][0]_1\,
      \data_reg[5][2]_0\ => \data_reg[5][2]\,
      \data_reg[5][3]_0\ => \data_reg[5][3]\,
      \data_reg[5][4]_0\ => \data_reg[5][4]\,
      \data_reg[5][4]_1\ => \data_reg[5][4]_0\,
      \data_reg[5][4]_2\ => \data_reg[5][4]_1\,
      \data_reg[5][5]_0\ => \data_reg[5][5]\,
      \data_reg[5][5]_1\ => \data_reg[5][5]_0\,
      \data_reg[5][6]_0\ => \data_reg[5][6]\,
      \data_reg[5][6]_1\ => \data_reg[5][6]_0\,
      \data_reg[5][7]_0\ => \data_reg[5][7]\,
      \data_reg[5][7]_1\ => \data_reg[5][7]_0\,
      \data_reg[60][0]_0\(0) => \data_reg[60][0]\(0),
      \data_reg[61][0]_0\(0) => \data_reg[61][0]\(0),
      \data_reg[62][0]_0\(0) => \data_reg[62][0]\(0),
      \data_reg[6][0]_0\ => \data_reg[6][0]\,
      \data_reg[6][4]_0\(1 downto 0) => \data_reg[6][4]\(1 downto 0),
      \data_reg[6][4]_1\(1 downto 0) => \data_reg[6][4]_0\(1 downto 0),
      \data_reg[6][6]_0\ => \data_reg[6][6]\,
      \data_reg[6][6]_1\ => \data_reg[6][6]_0\,
      \data_reg[6][7]_0\(2 downto 0) => \data_reg[6][7]\(2 downto 0),
      \data_reg[7][0]_0\(0) => \data_reg[7][0]\(0),
      \data_reg[8][0]_0\(0) => \data_reg[8][0]\(0),
      \data_reg[9][0]_0\(0) => \data_reg[9][0]\(0),
      dout(9 downto 0) => dout(9 downto 0),
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[10]_0\ => \goreg_bm.dout_i_reg[10]_0\,
      \goreg_bm.dout_i_reg[10]_1\ => \goreg_bm.dout_i_reg[10]_1\,
      \goreg_bm.dout_i_reg[10]_2\ => \goreg_bm.dout_i_reg[10]_2\,
      \goreg_bm.dout_i_reg[10]_3\ => \goreg_bm.dout_i_reg[10]_3\,
      \goreg_bm.dout_i_reg[10]_4\ => \goreg_bm.dout_i_reg[10]_4\,
      \goreg_bm.dout_i_reg[10]_5\ => \goreg_bm.dout_i_reg[10]_5\,
      \goreg_bm.dout_i_reg[10]_6\ => \goreg_bm.dout_i_reg[10]_6\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[11]_0\ => \goreg_bm.dout_i_reg[11]_0\,
      \goreg_bm.dout_i_reg[11]_1\ => \goreg_bm.dout_i_reg[11]_1\,
      \goreg_bm.dout_i_reg[11]_2\ => \goreg_bm.dout_i_reg[11]_2\,
      \goreg_bm.dout_i_reg[11]_3\ => \goreg_bm.dout_i_reg[11]_3\,
      \goreg_bm.dout_i_reg[11]_4\ => \goreg_bm.dout_i_reg[11]_4\,
      \goreg_bm.dout_i_reg[11]_5\ => \goreg_bm.dout_i_reg[11]_5\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[12]_1\ => \goreg_bm.dout_i_reg[12]_1\,
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]_2\,
      \goreg_bm.dout_i_reg[12]_3\ => \goreg_bm.dout_i_reg[12]_3\,
      \goreg_bm.dout_i_reg[12]_4\ => \goreg_bm.dout_i_reg[12]_4\,
      \goreg_bm.dout_i_reg[13]\ => \goreg_bm.dout_i_reg[13]\,
      \goreg_bm.dout_i_reg[13]_0\ => \goreg_bm.dout_i_reg[13]_0\,
      \goreg_bm.dout_i_reg[13]_1\ => \goreg_bm.dout_i_reg[13]_1\,
      \goreg_bm.dout_i_reg[13]_2\ => \goreg_bm.dout_i_reg[13]_2\,
      \goreg_bm.dout_i_reg[3]\ => \goreg_bm.dout_i_reg[3]\,
      \goreg_bm.dout_i_reg[4]\ => \goreg_bm.dout_i_reg[4]\,
      \goreg_bm.dout_i_reg[4]_0\ => \goreg_bm.dout_i_reg[4]_0\,
      \goreg_bm.dout_i_reg[5]\ => \goreg_bm.dout_i_reg[5]\,
      \goreg_bm.dout_i_reg[5]_0\ => \goreg_bm.dout_i_reg[5]_0\,
      \goreg_bm.dout_i_reg[5]_1\ => \goreg_bm.dout_i_reg[5]_1\,
      \goreg_bm.dout_i_reg[8]\ => \goreg_bm.dout_i_reg[8]\,
      \goreg_bm.dout_i_reg[8]_0\ => \goreg_bm.dout_i_reg[8]_0\,
      \goreg_bm.dout_i_reg[8]_1\ => \goreg_bm.dout_i_reg[8]_1\,
      \goreg_bm.dout_i_reg[8]_2\ => \goreg_bm.dout_i_reg[8]_2\,
      \goreg_bm.dout_i_reg[8]_3\ => \goreg_bm.dout_i_reg[8]_3\,
      \goreg_bm.dout_i_reg[8]_4\ => \goreg_bm.dout_i_reg[8]_4\,
      \goreg_bm.dout_i_reg[8]_5\ => \goreg_bm.dout_i_reg[8]_5\,
      \goreg_bm.dout_i_reg[8]_6\ => \goreg_bm.dout_i_reg[8]_6\,
      \goreg_bm.dout_i_reg[8]_7\ => \goreg_bm.dout_i_reg[8]_7\,
      \goreg_bm.dout_i_reg[8]_8\ => \goreg_bm.dout_i_reg[8]_8\,
      \goreg_bm.dout_i_reg[8]_9\ => \goreg_bm.dout_i_reg[8]_9\,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => \goreg_bm.dout_i_reg[9]_0\,
      \goreg_bm.dout_i_reg[9]_1\ => \goreg_bm.dout_i_reg[9]_1\,
      \goreg_bm.dout_i_reg[9]_2\ => \goreg_bm.dout_i_reg[9]_2\,
      \goreg_bm.dout_i_reg[9]_3\ => \goreg_bm.dout_i_reg[9]_3\,
      \goreg_bm.dout_i_reg[9]_4\ => \goreg_bm.dout_i_reg[9]_4\,
      \goreg_bm.dout_i_reg[9]_5\ => \goreg_bm.dout_i_reg[9]_5\,
      \goreg_bm.dout_i_reg[9]_6\ => \goreg_bm.dout_i_reg[9]_6\,
      \guf.guf1.underflow_i_reg\ => \guf.guf1.underflow_i_reg\,
      \guf.guf1.underflow_i_reg_0\ => \guf.guf1.underflow_i_reg_0\,
      \guf.guf1.underflow_i_reg_1\ => \guf.guf1.underflow_i_reg_1\,
      \guf.guf1.underflow_i_reg_2\ => \guf.guf1.underflow_i_reg_2\,
      \guf.guf1.underflow_i_reg_3\ => \guf.guf1.underflow_i_reg_3\,
      \guf.guf1.underflow_i_reg_4\ => \guf.guf1.underflow_i_reg_4\,
      \refresh_reg[1]_0\ => \refresh_reg[1]\,
      \refresh_reg[3]_0\(0) => \refresh_reg[3]\(0),
      \refresh_reg[6]_inv_0\ => \refresh_reg[6]_inv\(2),
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      sda_o_i_2(2 downto 0) => sda_o_i_2(2 downto 0),
      underflow => underflow,
      update_i_reg_0 => update_i_reg,
      update_i_reg_1 => update_i_reg_0,
      update_i_reg_2 => update_i_reg_1,
      update_i_reg_3 => update_i_reg_2,
      update_i_reg_4 => update_i_reg_3,
      update_i_reg_5 => update_i_reg_4,
      update_i_reg_6 => update_i_reg_5,
      update_t_reg => update_t_reg,
      update_t_reg_0 => update_t_reg_0,
      update_t_reg_1 => update_t_reg_1,
      \wr_data_reg[11]_0\(10 downto 0) => \wr_data_reg[11]\(10 downto 0),
      \wr_data_reg[13]_0\(2 downto 0) => Q(2 downto 0),
      \wr_data_reg[14]_0\(14 downto 0) => \wr_data_reg[14]\(14 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    scl_reg : out STD_LOGIC;
    i2c_rw_reg : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    rtc_0_rd_reg_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ack_reg : out STD_LOGIC;
    \bcnt_reg[0]\ : out STD_LOGIC;
    \wr_reg_o_reg[3]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    update_t_reg_0 : out STD_LOGIC;
    \data_o_reg[0]\ : out STD_LOGIC;
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_reg_o_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_6\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_11\ : out STD_LOGIC;
    \data_o_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_12\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_10\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_11\ : out STD_LOGIC;
    \data_o_reg[3]\ : out STD_LOGIC;
    \wr_reg_o_reg[2]\ : out STD_LOGIC;
    \data_o_reg[4]_0\ : out STD_LOGIC;
    \data_o_reg[0]_0\ : out STD_LOGIC;
    \data_o_reg[0]_1\ : out STD_LOGIC;
    \data_o_reg[0]_2\ : out STD_LOGIC;
    \data_o_reg[3]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_0\ : out STD_LOGIC;
    \data_o_reg[0]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bcnt_reg[1]\ : out STD_LOGIC;
    old_scl_reg : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_1\ : out STD_LOGIC;
    \sda_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_peripheral : in STD_LOGIC;
    sda_reg : in STD_LOGIC;
    scl_reg_0 : in STD_LOGIC;
    i2c_rw_reg_0 : in STD_LOGIC;
    update_t_reg_3 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sda_o_reg : in STD_LOGIC;
    \wr_data_reg[11]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[4][0]\ : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    \data_reg[20][0]\ : in STD_LOGIC;
    \data_reg[62][0]\ : in STD_LOGIC;
    \data_reg[62][0]_0\ : in STD_LOGIC;
    \data_reg[61][0]\ : in STD_LOGIC;
    \data_reg[16][0]\ : in STD_LOGIC;
    \data_reg[40][0]\ : in STD_LOGIC;
    \data_reg[49][0]\ : in STD_LOGIC;
    \data_reg[45][0]\ : in STD_LOGIC;
    \data_reg[58][0]\ : in STD_LOGIC;
    \data_reg[27][0]\ : in STD_LOGIC;
    \data_reg[53][0]\ : in STD_LOGIC;
    \data_reg[30][0]\ : in STD_LOGIC;
    \data_reg[35][0]\ : in STD_LOGIC;
    \data_reg[18][0]\ : in STD_LOGIC;
    \data_reg[17][0]\ : in STD_LOGIC;
    \data_reg[34][0]\ : in STD_LOGIC;
    \data_reg[46][0]\ : in STD_LOGIC;
    \data_reg[39][0]\ : in STD_LOGIC;
    \data_reg[59][0]\ : in STD_LOGIC;
    \data_reg[47][0]\ : in STD_LOGIC;
    \data_reg[37][0]\ : in STD_LOGIC;
    \data_reg[35][0]_0\ : in STD_LOGIC;
    \data_reg[8][0]\ : in STD_LOGIC;
    \data_reg[19][0]\ : in STD_LOGIC;
    \data_reg[19][0]_0\ : in STD_LOGIC;
    \data_reg[14][0]\ : in STD_LOGIC;
    \data_reg[22][0]\ : in STD_LOGIC;
    \data_reg[11][0]\ : in STD_LOGIC;
    \data_reg[14][0]_0\ : in STD_LOGIC;
    \data_reg[47][0]_0\ : in STD_LOGIC;
    \data_reg[21][0]\ : in STD_LOGIC;
    \data_reg[32][0]\ : in STD_LOGIC;
    \data_reg[38][0]\ : in STD_LOGIC;
    \data_reg[33][0]\ : in STD_LOGIC;
    \data_reg[13][0]\ : in STD_LOGIC;
    \data_reg[42][0]\ : in STD_LOGIC;
    \data_reg[45][0]_0\ : in STD_LOGIC;
    \data_reg[33][0]_0\ : in STD_LOGIC;
    \data_reg[50][0]\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    \data_reg[9][0]\ : in STD_LOGIC;
    \data_reg[52][0]\ : in STD_LOGIC;
    \data_reg[43][0]\ : in STD_LOGIC;
    \data_reg[36][0]\ : in STD_LOGIC;
    \data_reg[36][0]_0\ : in STD_LOGIC;
    \data_reg[12][0]\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    \data_reg[63][0]\ : in STD_LOGIC;
    \data_reg[6][4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[0][0]\ : in STD_LOGIC;
    \data_reg[15][0]\ : in STD_LOGIC;
    \data_reg[5][4]\ : in STD_LOGIC;
    \data_reg[5][0]\ : in STD_LOGIC;
    \data_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[2][0]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    sda_o_reg_0 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 : entity is "rtcc_rtc_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc
     port map (
      D(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      ack14_out => ack14_out,
      ack_reg_0 => ack_reg,
      \bcnt_reg[0]_0\ => \bcnt_reg[0]\,
      \bcnt_reg[0]_1\ => \bcnt_reg[0]_0\,
      \bcnt_reg[1]_0\ => \bcnt_reg[1]\,
      \bcnt_reg[1]_1\ => \bcnt_reg[1]_0\,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]_0\ => \cnt_reg[0]\,
      \cnt_reg[1]_0\ => \cnt_reg[1]\,
      \cnt_reg[2]_0\(2 downto 0) => \cnt_reg[2]\(2 downto 0),
      \data_o_reg[0]_0\ => \data_o_reg[0]\,
      \data_o_reg[0]_1\ => \data_o_reg[0]_0\,
      \data_o_reg[0]_2\ => \data_o_reg[0]_1\,
      \data_o_reg[0]_3\ => \data_o_reg[0]_2\,
      \data_o_reg[0]_4\ => \data_o_reg[0]_3\,
      \data_o_reg[3]_0\ => \data_o_reg[3]\,
      \data_o_reg[3]_1\ => \data_o_reg[3]_0\,
      \data_o_reg[4]_0\(1 downto 0) => \data_o_reg[4]\(1 downto 0),
      \data_o_reg[4]_1\ => \data_o_reg[4]_0\,
      \data_o_reg[7]_0\(7 downto 0) => \data_o_reg[7]_0\(7 downto 0),
      \data_o_reg[7]_1\(4 downto 0) => \data_o_reg[7]\(4 downto 0),
      \data_reg[0][0]\ => \data_reg[0][0]\,
      \data_reg[0][0]_0\(0) => \data_reg[0][0]_0\(0),
      \data_reg[0][3]\ => \data_reg[0][3]\,
      \data_reg[11][0]\ => \data_reg[11][0]\,
      \data_reg[12][0]\ => \data_reg[12][0]\,
      \data_reg[13][0]\ => \data_reg[13][0]\,
      \data_reg[14][0]\ => \data_reg[14][0]\,
      \data_reg[14][0]_0\ => \data_reg[14][0]_0\,
      \data_reg[15][0]\ => \data_reg[15][0]\,
      \data_reg[16][0]\ => \data_reg[16][0]\,
      \data_reg[17][0]\ => \data_reg[17][0]\,
      \data_reg[18][0]\ => \data_reg[18][0]\,
      \data_reg[19][0]\ => \data_reg[19][0]\,
      \data_reg[19][0]_0\ => \data_reg[19][0]_0\,
      \data_reg[1][0]\(0) => \data_reg[1][0]\(0),
      \data_reg[20][0]\ => \data_reg[20][0]\,
      \data_reg[21][0]\ => \data_reg[21][0]\,
      \data_reg[22][0]\ => \data_reg[22][0]\,
      \data_reg[27][0]\ => \data_reg[27][0]\,
      \data_reg[2][0]\ => \data_reg[2][0]\,
      \data_reg[2][0]_0\ => \data_reg[2][0]_0\,
      \data_reg[30][0]\ => \data_reg[30][0]\,
      \data_reg[32][0]\ => \data_reg[32][0]\,
      \data_reg[33][0]\ => \data_reg[33][0]\,
      \data_reg[33][0]_0\ => \data_reg[33][0]_0\,
      \data_reg[34][0]\ => \data_reg[34][0]\,
      \data_reg[35][0]\ => \data_reg[35][0]\,
      \data_reg[35][0]_0\ => \data_reg[35][0]_0\,
      \data_reg[36][0]\ => \data_reg[36][0]\,
      \data_reg[36][0]_0\ => \data_reg[36][0]_0\,
      \data_reg[37][0]\ => \data_reg[37][0]\,
      \data_reg[38][0]\ => \data_reg[38][0]\,
      \data_reg[39][0]\ => \data_reg[39][0]\,
      \data_reg[3][5]\ => \data_reg[3][5]\,
      \data_reg[3][5]_0\ => \data_reg[3][5]_0\,
      \data_reg[40][0]\ => \data_reg[40][0]\,
      \data_reg[42][0]\ => \data_reg[42][0]\,
      \data_reg[43][0]\ => \data_reg[43][0]\,
      \data_reg[45][0]\ => \data_reg[45][0]\,
      \data_reg[45][0]_0\ => \data_reg[45][0]_0\,
      \data_reg[46][0]\ => \data_reg[46][0]\,
      \data_reg[47][0]\ => \data_reg[47][0]\,
      \data_reg[47][0]_0\ => \data_reg[47][0]_0\,
      \data_reg[49][0]\ => \data_reg[49][0]\,
      \data_reg[4][0]\ => \data_reg[4][0]\,
      \data_reg[4][0]_0\ => \data_reg[4][0]_0\,
      \data_reg[50][0]\ => \data_reg[50][0]\,
      \data_reg[52][0]\ => \data_reg[52][0]\,
      \data_reg[53][0]\ => \data_reg[53][0]\,
      \data_reg[58][0]\ => \data_reg[58][0]\,
      \data_reg[59][0]\ => \data_reg[59][0]\,
      \data_reg[5][0]\ => \data_reg[5][0]\,
      \data_reg[5][4]\ => \data_reg[5][4]\,
      \data_reg[61][0]\ => \data_reg[61][0]\,
      \data_reg[62][0]\ => \data_reg[62][0]\,
      \data_reg[62][0]_0\ => \data_reg[62][0]_0\,
      \data_reg[63][0]\ => \data_reg[63][0]\,
      \data_reg[6][4]\(1 downto 0) => \data_reg[6][4]\(1 downto 0),
      \data_reg[8][0]\ => \data_reg[8][0]\,
      \data_reg[9][0]\ => \data_reg[9][0]\,
      dout(13 downto 0) => dout(13 downto 0),
      \goreg_bm.dout_i_reg[0]\ => \goreg_bm.dout_i_reg[0]\,
      \goreg_bm.dout_i_reg[10]\(0) => \goreg_bm.dout_i_reg[10]\(0),
      \goreg_bm.dout_i_reg[11]\(0) => \goreg_bm.dout_i_reg[11]\(0),
      \goreg_bm.dout_i_reg[11]_0\(0) => \goreg_bm.dout_i_reg[11]_0\(0),
      \goreg_bm.dout_i_reg[11]_1\(0) => \goreg_bm.dout_i_reg[11]_1\(0),
      \goreg_bm.dout_i_reg[11]_2\(0) => \goreg_bm.dout_i_reg[11]_2\(0),
      \goreg_bm.dout_i_reg[11]_3\ => \goreg_bm.dout_i_reg[11]_3\,
      \goreg_bm.dout_i_reg[11]_4\ => \goreg_bm.dout_i_reg[11]_4\,
      \goreg_bm.dout_i_reg[11]_5\ => \goreg_bm.dout_i_reg[11]_5\,
      \goreg_bm.dout_i_reg[12]\(0) => \goreg_bm.dout_i_reg[12]\(0),
      \goreg_bm.dout_i_reg[12]_0\(0) => \goreg_bm.dout_i_reg[12]_0\(0),
      \goreg_bm.dout_i_reg[12]_1\(0) => \goreg_bm.dout_i_reg[12]_1\(0),
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]_2\,
      \goreg_bm.dout_i_reg[13]\(0) => \goreg_bm.dout_i_reg[13]\(0),
      \goreg_bm.dout_i_reg[13]_0\(0) => \goreg_bm.dout_i_reg[13]_0\(0),
      \goreg_bm.dout_i_reg[13]_1\(0) => \goreg_bm.dout_i_reg[13]_1\(0),
      \goreg_bm.dout_i_reg[13]_2\(0) => \goreg_bm.dout_i_reg[13]_2\(0),
      \goreg_bm.dout_i_reg[13]_3\(0) => \goreg_bm.dout_i_reg[13]_3\(0),
      \goreg_bm.dout_i_reg[13]_4\(0) => \goreg_bm.dout_i_reg[13]_4\(0),
      \goreg_bm.dout_i_reg[1]\ => \goreg_bm.dout_i_reg[1]\,
      \goreg_bm.dout_i_reg[2]\ => \goreg_bm.dout_i_reg[2]\,
      \goreg_bm.dout_i_reg[6]\ => \goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[8]\(0) => \goreg_bm.dout_i_reg[8]\(0),
      \goreg_bm.dout_i_reg[9]\(0) => \goreg_bm.dout_i_reg[9]\(0),
      \guf.guf1.underflow_i_reg\(0) => \guf.guf1.underflow_i_reg\(0),
      i2c_rw_reg_0 => i2c_rw_reg,
      i2c_rw_reg_1 => i2c_rw_reg_0,
      old_scl_reg_0 => old_scl_reg,
      reset => reset,
      scl_i => scl_i,
      scl_reg_0 => scl_reg,
      scl_reg_1 => scl_reg_0,
      \scl_sr_reg[1]_0\(1 downto 0) => \scl_sr_reg[1]\(1 downto 0),
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg_0 => sda_o_reg,
      sda_o_reg_1 => sda_o_reg_0,
      sda_reg_0 => D(0),
      sda_reg_1 => sda_reg,
      \sda_sr_reg[1]_0\(1 downto 0) => \sda_sr_reg[1]\(1 downto 0),
      \tmp_reg[0]_0\(0) => D(1),
      underflow => underflow,
      update_i_reg(0) => update_i_reg(0),
      update_t_reg_0 => update_t_reg,
      update_t_reg_1 => update_t_reg_0,
      update_t_reg_2(0) => update_t_reg_1(0),
      update_t_reg_3(0) => update_t_reg_2(0),
      update_t_reg_4 => update_t_reg_3,
      \wr_data_reg[11]\ => \wr_data_reg[11]\,
      \wr_data_reg[11]_0\(0) => \wr_data_reg[11]_0\(0),
      \wr_data_reg[8]\(2 downto 0) => \wr_data_reg[8]\(2 downto 0),
      \wr_reg_o_reg[0]_0\(0) => \wr_reg_o_reg[0]\(0),
      \wr_reg_o_reg[0]_1\(0) => \wr_reg_o_reg[0]_0\(0),
      \wr_reg_o_reg[1]_0\(0) => \wr_reg_o_reg[1]\(0),
      \wr_reg_o_reg[1]_1\ => \wr_reg_o_reg[1]_0\,
      \wr_reg_o_reg[2]_0\ => \wr_reg_o_reg[2]\,
      \wr_reg_o_reg[2]_1\ => \wr_reg_o_reg[2]_0\,
      \wr_reg_o_reg[2]_2\ => \wr_reg_o_reg[2]_1\,
      \wr_reg_o_reg[3]_0\(10 downto 0) => \wr_reg_o_reg[3]\(10 downto 0),
      \wr_reg_o_reg[3]_1\(0) => \wr_reg_o_reg[3]_0\(0),
      \wr_reg_o_reg[3]_2\(0) => \wr_reg_o_reg[3]_1\(0),
      \wr_reg_o_reg[3]_3\(0) => \wr_reg_o_reg[3]_2\(0),
      \wr_reg_o_reg[3]_4\(0) => \wr_reg_o_reg[3]_3\(0),
      \wr_reg_o_reg[3]_5\(0) => \wr_reg_o_reg[3]_4\(0),
      \wr_reg_o_reg[3]_6\(0) => \wr_reg_o_reg[3]_5\(0),
      \wr_reg_o_reg[3]_7\(0) => \wr_reg_o_reg[3]_6\(0),
      \wr_reg_o_reg[3]_8\(0) => \wr_reg_o_reg[3]_7\(0),
      \wr_reg_o_reg[3]_9\(0) => \wr_reg_o_reg[3]_8\(0),
      \wr_reg_o_reg[4]_0\(0) => \wr_reg_o_reg[4]\(0),
      \wr_reg_o_reg[4]_1\(0) => \wr_reg_o_reg[4]_0\(0),
      \wr_reg_o_reg[4]_10\(0) => \wr_reg_o_reg[4]_9\(0),
      \wr_reg_o_reg[4]_11\ => \wr_reg_o_reg[4]_10\,
      \wr_reg_o_reg[4]_12\ => \wr_reg_o_reg[4]_11\,
      \wr_reg_o_reg[4]_2\(0) => \wr_reg_o_reg[4]_1\(0),
      \wr_reg_o_reg[4]_3\(0) => \wr_reg_o_reg[4]_2\(0),
      \wr_reg_o_reg[4]_4\(0) => \wr_reg_o_reg[4]_3\(0),
      \wr_reg_o_reg[4]_5\(0) => \wr_reg_o_reg[4]_4\(0),
      \wr_reg_o_reg[4]_6\(0) => \wr_reg_o_reg[4]_5\(0),
      \wr_reg_o_reg[4]_7\(0) => \wr_reg_o_reg[4]_6\(0),
      \wr_reg_o_reg[4]_8\(0) => \wr_reg_o_reg[4]_7\(0),
      \wr_reg_o_reg[4]_9\(0) => \wr_reg_o_reg[4]_8\(0),
      \wr_reg_o_reg[5]_0\(0) => \wr_reg_o_reg[5]\(0),
      \wr_reg_o_reg[5]_1\(0) => \wr_reg_o_reg[5]_0\(0),
      \wr_reg_o_reg[5]_10\(0) => \wr_reg_o_reg[5]_9\(0),
      \wr_reg_o_reg[5]_11\(0) => \wr_reg_o_reg[5]_10\(0),
      \wr_reg_o_reg[5]_12\ => \wr_reg_o_reg[5]_11\,
      \wr_reg_o_reg[5]_13\ => \wr_reg_o_reg[5]_12\,
      \wr_reg_o_reg[5]_2\(0) => \wr_reg_o_reg[5]_1\(0),
      \wr_reg_o_reg[5]_3\(0) => \wr_reg_o_reg[5]_2\(0),
      \wr_reg_o_reg[5]_4\(0) => \wr_reg_o_reg[5]_3\(0),
      \wr_reg_o_reg[5]_5\(0) => \wr_reg_o_reg[5]_4\(0),
      \wr_reg_o_reg[5]_6\(0) => \wr_reg_o_reg[5]_5\(0),
      \wr_reg_o_reg[5]_7\ => \wr_reg_o_reg[5]_6\,
      \wr_reg_o_reg[5]_8\(0) => \wr_reg_o_reg[5]_7\(0),
      \wr_reg_o_reg[5]_9\(0) => \wr_reg_o_reg[5]_8\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 : entity is "rtcc_rtc_reset_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc_reset
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : out STD_LOGIC;
    Bus_RNW_reg_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg_0 : out STD_LOGIC;
    is_read_reg_0 : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2_0\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_1\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_slave_attachment : entity is "slave_attachment";
end zxnexys_zxrtc_0_0_slave_attachment;

architecture STRUCTURE of zxnexys_zxrtc_0_0_slave_attachment is
  signal AXI_IP2Bus_Data : STD_LOGIC_VECTOR ( 24 to 31 );
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_2_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal \^is_read_reg_0\ : STD_LOGIC;
  signal is_read_reg_n_0 : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_i_2_n_0 : STD_LOGIC;
  signal \^is_write_reg_0\ : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of start2_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair55";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  is_read_reg_0 <= \^is_read_reg_0\;
  is_write_reg_0 <= \^is_write_reg_0\;
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888F888F888F88"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => s_axi_wvalid,
      I5 => s_axi_awvalid,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => s_axi_arvalid,
      I2 => \^is_read_reg_0\,
      I3 => s_axi_rresp_i,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => \^is_write_reg_0\,
      I5 => s_axi_bresp_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => s_axi_bresp_i,
      I2 => s_axi_rresp_i,
      I3 => \^is_read_reg_0\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^s_axi_rvalid_i_reg_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_bvalid_i_reg_0\,
      I3 => s_axi_bready,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => rst
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      R => clear
    );
I_DECODER: entity work.zxnexys_zxrtc_0_0_address_decoder
     port map (
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      AXI_IP2Bus_WrAck2_reg => bus2ip_rnw_i_reg_n_0,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      D(7) => AXI_IP2Bus_Data(24),
      D(6) => AXI_IP2Bus_Data(25),
      D(5) => AXI_IP2Bus_Data(26),
      D(4) => AXI_IP2Bus_Data(27),
      D(3) => AXI_IP2Bus_Data(28),
      D(2) => AXI_IP2Bus_Data(29),
      D(1) => AXI_IP2Bus_Data(30),
      D(0) => AXI_IP2Bus_Data(31),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4) => Bus2IIC_Addr(0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3 downto 2) => \^q\(1 downto 0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1) => Bus2IIC_Addr(5),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0) => Bus2IIC_Addr(6),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ => is_read_reg_n_0,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ => is_write_reg_n_0,
      Q => start2,
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\(1) => \s_axi_rdata_i[7]_i_6_0\(3),
      \cr_i_reg[2]_0\(0) => \s_axi_rdata_i[7]_i_6_0\(1),
      \cr_i_reg[2]_1\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => \^is_read_reg_0\,
      is_write_reg => \^is_write_reg_0\,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready_INST_0_0(3 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3 downto 0),
      \s_axi_rdata_i_reg[0]\ => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]_0\,
      \s_axi_rdata_i_reg[1]\ => \s_axi_rdata_i[1]_i_2_n_0\,
      \s_axi_rdata_i_reg[1]_0\ => \s_axi_rdata_i[1]_i_3_n_0\,
      \s_axi_rdata_i_reg[1]_1\ => \s_axi_rdata_i[1]_i_4_n_0\,
      \s_axi_rdata_i_reg[2]\ => \s_axi_rdata_i_reg[2]_i_2_n_0\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]_0\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i[3]_i_4_n_0\,
      \s_axi_rdata_i_reg[3]_1\ => \s_axi_rdata_i[3]_i_5_n_0\,
      \s_axi_rdata_i_reg[4]\ => \s_axi_rdata_i_reg[4]_i_2_n_0\,
      \s_axi_rdata_i_reg[5]\ => \s_axi_rdata_i_reg[5]_i_2_n_0\,
      \s_axi_rdata_i_reg[6]\ => \s_axi_rdata_i_reg[6]_i_2_n_0\,
      \s_axi_rdata_i_reg[7]\(7 downto 0) => \s_axi_rdata_i_reg[7]_0\(7 downto 0),
      \s_axi_rdata_i_reg[7]_0\ => \s_axi_rdata_i_reg[7]_i_2_n_0\,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(2),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020202"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_wvalid,
      I4 => s_axi_awvalid,
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(4),
      O => \bus2ip_addr_i[8]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => Bus2IIC_Addr(6),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => Bus2IIC_Addr(5),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \^q\(0),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \^q\(1),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[8]_i_2_n_0\,
      Q => Bus2IIC_Addr(0),
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => s_axi_arvalid,
      Q => bus2ip_rnw_i_reg_n_0,
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => is_read_reg_n_0,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read_reg_n_0,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => is_write_i_2_n_0,
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axi_rvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => \^s_axi_bvalid_i_reg_0\,
      I4 => s_axi_bready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => is_write_i_2_n_0
    );
is_write_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_Bus2IP_Reset,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^is_write_reg_0\,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => rst
    );
\s_axi_rdata_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_i_2_0\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_1\,
      O => \s_axi_rdata_i[0]_i_3_n_0\
    );
\s_axi_rdata_i[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(7),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_i_2_1\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_0\,
      O => \s_axi_rdata_i[0]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEFFFFFFFEF"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \s_axi_rdata_i[7]_i_6_0\(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[1]_0\(0),
      O => \s_axi_rdata_i[1]_i_2_n_0\
    );
\s_axi_rdata_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00FA000C000A0"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \s_axi_rdata_i_reg[7]_i_2_0\(1),
      I2 => Bus2IIC_Addr(5),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \s_axi_rdata_i[7]_i_6_1\(0),
      O => \s_axi_rdata_i[1]_i_3_n_0\
    );
\s_axi_rdata_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22200020"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \^q\(1),
      I2 => Rc_fifo_data(6),
      I3 => \^q\(0),
      I4 => \s_axi_rdata_i_reg[7]_i_2_1\(1),
      I5 => \s_axi_rdata_i[1]_i_6_n_0\,
      O => \s_axi_rdata_i[1]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \s_axi_rdata_i[7]_i_7_0\(0),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[6]_i_4_0\(0),
      I4 => \^q\(0),
      O => \s_axi_rdata_i[1]_i_6_n_0\
    );
\s_axi_rdata_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(2),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(2),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[2]_i_2_0\,
      O => \s_axi_rdata_i[2]_i_3_n_0\
    );
\s_axi_rdata_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(5),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(2),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[2]_i_6_n_0\,
      O => \s_axi_rdata_i[2]_i_4_n_0\
    );
\s_axi_rdata_i[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(1),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(1),
      O => \s_axi_rdata_i[2]_i_6_n_0\
    );
\s_axi_rdata_i[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IIC_Addr(5),
      I2 => Bus2IIC_Addr(6),
      I3 => Tx_fifo_data_0(3),
      I4 => \^q\(0),
      I5 => \s_axi_rdata_i_reg[7]_i_2_0\(3),
      O => \s_axi_rdata_i[3]_i_4_n_0\
    );
\s_axi_rdata_i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(3),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[3]_i_6_n_0\,
      O => \s_axi_rdata_i[3]_i_5_n_0\
    );
\s_axi_rdata_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(2),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(2),
      O => \s_axi_rdata_i[3]_i_6_n_0\
    );
\s_axi_rdata_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(4),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[4]_i_5_n_0\,
      O => \s_axi_rdata_i[4]_i_3_n_0\
    );
\s_axi_rdata_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(3),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(4),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[4]_i_6_n_0\,
      O => \s_axi_rdata_i[4]_i_4_n_0\
    );
\s_axi_rdata_i[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(2),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(1),
      O => \s_axi_rdata_i[4]_i_5_n_0\
    );
\s_axi_rdata_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(3),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(3),
      O => \s_axi_rdata_i[4]_i_6_n_0\
    );
\s_axi_rdata_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(5),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(5),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[5]_i_5_n_0\,
      O => \s_axi_rdata_i[5]_i_3_n_0\
    );
\s_axi_rdata_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(2),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(5),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[5]_i_6_n_0\,
      O => \s_axi_rdata_i[5]_i_4_n_0\
    );
\s_axi_rdata_i[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(3),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(2),
      O => \s_axi_rdata_i[5]_i_5_n_0\
    );
\s_axi_rdata_i[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(4),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(4),
      O => \s_axi_rdata_i[5]_i_6_n_0\
    );
\s_axi_rdata_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[6]_i_5_n_0\,
      O => \s_axi_rdata_i[6]_i_3_n_0\
    );
\s_axi_rdata_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(1),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[6]_i_6_n_0\,
      O => \s_axi_rdata_i[6]_i_4_n_0\
    );
\s_axi_rdata_i[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(4),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(3),
      O => \s_axi_rdata_i[6]_i_5_n_0\
    );
\s_axi_rdata_i[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(5),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(5),
      O => \s_axi_rdata_i[6]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => Dtre,
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(6),
      O => \s_axi_rdata_i[7]_i_10_n_0\
    );
\s_axi_rdata_i[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(7),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(7),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[7]_i_9_n_0\,
      O => \s_axi_rdata_i[7]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(0),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(7),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[7]_i_10_n_0\,
      O => \s_axi_rdata_i[7]_i_7_n_0\
    );
\s_axi_rdata_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(5),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(4),
      O => \s_axi_rdata_i[7]_i_9_n_0\
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(31),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[0]_i_3_n_0\,
      I1 => \s_axi_rdata_i[0]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(30),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(29),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[2]_i_3_n_0\,
      I1 => \s_axi_rdata_i[2]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[2]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(28),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(27),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[4]_i_3_n_0\,
      I1 => \s_axi_rdata_i[4]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[4]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(26),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[5]_i_3_n_0\,
      I1 => \s_axi_rdata_i[5]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[5]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(25),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[6]_i_3_n_0\,
      I1 => \s_axi_rdata_i[6]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[6]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(24),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[7]_i_6_n_0\,
      I1 => \s_axi_rdata_i[7]_i_7_n_0\,
      O => \s_axi_rdata_i_reg[7]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^is_read_reg_0\,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => \state_reg_n_0_[1]\,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FBB3F88"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => s_axi_arvalid,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFA3A30FFFA0A0"
    )
        port map (
      I0 => \^is_read_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[1]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aVqOWmO2kbox0mE/FSHanEwKobOLQe90r+hmAo7nMLK+H7E7JJ1EWre9SQ+rgDCGTqGtAOcd2IYr
LnrfseYON6FXaWZqE0HNlTcO5g+Wvo7WF+LIbHDGPhQJOEC3FSFPFsOTr+1VfBDlhvp/6bDHeWgW
Hu+icfNGcKMPUQgfenc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
o1DybZijQUNK+s7pVs010qjGCm5HEM19zKjMS/42O8MDzgi7b4P/G3+dpd1I77aC8iSEkJ6TNijV
+saU2J/tjzh5rJtpo1Azm2qjzzXLXe8DbTipJyIiAAevYgADjSQ1pqdLHiXeTyG6UK1SFkTtbmix
mR70qID+xjfSwomWUpgrQX2nVH3kzhyMIMCPSxiWk6VEddz8Nub8nEJJo9MeBzoreGokLrHEcFdy
8OPxftcYu0qhyrzFayUYgK9OXYM1kV5Lkcl/Fh8Bg8WIrZaPlOJsYbAcEMSuqTsJKsY4GPlUy9aX
lW8+1VVyKRG1e1HjR8/g8q/QIfPd//r/yQ/GTg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RRjECH1hUuBwAgRdaCldPb2kBTT1oI+6s/r0yPmyiylg9NFpf0xsHS/vwCr8H8YcSaSA8jWUfYcz
wFO1QWJjsXWaFdszTZwOF3rqScb4Ncl2rq19Kl3yb/2FfSsNwONM1E8UH6DbpCph6JWRqesFSUak
xBtJh1zbE0ccEYtqgjQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
SsDTAreRtzfQsTKX5xmVyBU4PdmRNmD7I66peqVgSdEcBrG0ifJiliFTNK82WAPGi/43bgege1qi
SV1S3H91SmxWNs7nuKe5jB1DErprTbHGrqYmZ432lOmLFnNEsQqtJYzqQIGWEVVjR+1VYL1FqcrE
67KpzX4k+LVcy8Oksde2sTRkykQnjGHfdbs2VSwSwel/jOGztRgkIX2MvdNhXnPQWGZz6qFK5Txw
kEzKQT1i4J/6WxZam76vBOKvQb1qsnnLtcnJ74pc7YzGDF5q8vtakqDIVH8OZ0U2IuTRJcGX1AXd
r5UoUFnJXbTEnA/LtPU2sGiEMdlS+p0vttqUhg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ERjiV8Y4eTDePHV5K2Q8JgemkzXS4Al/8qsNpIHIx96bzs9hVwTlRyQSbz/ZROppp1ZBvKrxPWNJ
o/VuHR1FVmPPSO+H++FzbR/j6vRi99x6YJow74ANwYObUJb/KbKHbdNMkf1KmhjqJqjMzHOLM4iu
hdqENbzKVEze6RoN9T1+C4/vQg6J9a+GRF9Zf+RgUbaLGAGf6M2OmSV29v6jWdAP8+pG5D1qQdBo
19hHe8Vg+6rs51CT2gm45ONGhddapaAZSJaNjUa9Dkc0iqpfN6OGwgCRtMC8MiMddYE6yJrJGu2B
XExbeSrUFJ7tmewbLwnw61H+Yu1JFXNj8qQXIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MruDWeQouWio+4ns/wWveq++EhvDeRPJvtV9QT58f7ifwpjHAD/8Blv6tqERnEL91Ir8f2gAFKCZ
9S3zwEU3R5Nqae/hXFSQpiWgkvXeYV2wM0Y7wBnBLx9YW1uBk9ttk7TuQ9AWkAlkIcrteurSeg/r
ZltM08ggrfxtCLLttE7F//vG/n0GFl2stB1pO+/AUrCrJ82gAJLsRWPNxW21WBuk3bTY8Xw7LHeW
Oz3xvsq+YlGy+H9r5u/ErfGeSVIZzqJME5Rm+dTGouPW30HuAdr97HniBRat+EJ/gJ/DJGBLB33V
KaaIRxRLqGhqhJLRnRhCOjPRpNSMTsfs0VBQ0A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNEAlYRVlpiwqmb7RhgNiLSaSZNezm/jmePz56j6Njfz2FS77VVPe2hBgaoZB7R/0u1HHTnQNTtE
UEh3nXlo5MXYlZkqGrad8hFo8zLCbAXmPclS5j2SGa2y8Qc45E/81nGkH1GuV5uPJwkpCNtN4o6G
UXcWqqsLwwNEYTaU3xF6wTGe5fEnJjr50WU60D8D4sVR2dEAyCxDE9NMpfRs/tASyu6rOWr1PcFQ
9bH48S95/OgT83TEXIiVlHnWQWU1feRrBe1xYTxw+JwxrRXc6XCIJA9DKW5ucOwU5rRD/LPXAs5Q
oV3K1BvEKBj0WReM0/iYo8YMzEpZQ4M+FXYBZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
MAepI0LtJ1S/x3AQIc+Z0ErOXLYn06JNnJkUOArh5w+6wzYi0VqM8APVSLtlQv5es20s9GtFAwZ0
ljjUQj+Lj0KpPg3fF5DyEbOk1HsXdzW72gFAO8eD00ka0lKqDaMbEX0V4FHdjVEIsMV6Qs7R8bFu
zZHBYf78zRPkvVeuzbPbbuBXCH3gWuMf+PS7yhnv8O7vzGsrsbLchQhCKDiAIJ7U7fEXLYVNG2QB
BZdySDCBLbfvQOBESpzjmo42yfC8Kc35fvS3vQIJbJ/xUlVWV8n57+gF2gAklGkyUtCBloYP7fZZ
TeZKF1swnvyeQPPhnZWw1E9k5RIrcwkZchWym2OQ3j/BLLAURq1IrMiHHfQK4KV5CL6mFbO7ekHk
hL5Ov6fmmSd07k1pe/W75L6dW8r+vkK3iNrhWYGEhKS3oEslBx0RFXKN32J2BrLxoedUQ7O6fE0Z
+7S2gt/XjTETd3nB6LjuaUlTwmYERe2hQO1WOhb1mAjUCUwAAbrAv9/N

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BN5gUd1lOhxu4K7douzWMmPqSDQ1N4wU2LiHlwJpc3sqMBLPrvSypiYAutYqHxJOKpQS+COa4yiO
xMbh+BgL4Hk8rkGPkNobbbYes0QNgArglJmUX/DzDnQEq2SH90NwceAUMZNfBYG5RAWpcwtwJAKN
od7ASb0vIEF6kvMdPirf8VtQlYBycc36aMRVBREUx5VhfxKydwp8fmkXSV69h6uHBxx3kEnLfDkW
YxwroBaxxq5ZctLkcKDDW6XOBpjSVFRTpuzUeGhWV4F1SJ+3BaFe5CGdRncH3ZFBkZu7AWPx+gzh
FIB2T0EghfC4xHD35+NJ3sQvmm4QCZFfqt+2kQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6832)
`protect data_block
CDz2M78AH8wjEzBjsTOW/7KJJJkastqPx1y4QT4t2KrzewPfXA4DgNKwe67IhBwA5tpOaZ41QCZ5
FAB87hu7VBzn1CHW/QMx3hv+DpiKmyY5tR9zGNVZ5GMdLbFbxSbpIO6DqfawwncXPY0flJfVxnEz
J/VESp3X3lo4I9zEX9/TUhPum0kHI/LWFq2+JVxNycBde5xCraxVg7bBUfn4DRz9HeRt7cOm86/b
SD3aNo1xd7+CyaaLDIptoPNNejlSRMD2WuyBayu0wVxId/tP8mD7oNWYc1WwDLBOntxkZhZj/+01
dATbnS6au2h6JBmXvyUlF1vX8KbI9nsPH2O0nZt2jkcJivdE+uYT3qianh9wtxywS4DrXWsgTobc
xCXhfaAgoegux4uHN2MY/Aia4p9sQmaV76AT3Mf/xRK/plShZOgQ95ghK+ThXP320OPEitYX9nIg
QSvoSb/WxBhMVr+MMdPmAbH1KKPNXkfr1mMUb8ulb2NKKYJQxDP3DEAmnGxymHEq15uZuSfHekJT
Sjb6GCOmiTg/4xePkwy6JXr4qMcL3s8+MajsvS90aWcYoT6e+Zw6EJd/fCKcYBZ1YJmxKTj1byW/
DgE0E6O6/Urh19g3QCXDdIAVC9KDS2UembRjt+b1m96Pyo5/pglmDBDlSb8w303xa3goUKOmCm2n
z43MQ1gB/vxbUiV/Ln0+1oYiv2UnCDPuUWGxgHjaEnj695Rcc765DORT3R9PkXKA/AZOQPjqdkPZ
HsWu4bdaK9hJzNSkOE3/oWUb2eflpbaDd5EBO4FUzxwr3TDuWLR2m7A5e3Yqn6Yv1uWN58A9cXqx
Cwj4AuT8YZFEFPfcgivFcCzSvUyYPsIuZZfOXQJjOvmZKsoJdoP9R3UQ/BwzKv9X7DZbGCHVLnsl
qNhz7tGAKRiXikx5I96SMZsdpFzwt/AgEq+fiYbuv2wbOtqcaQ0a5bqsIlkssoh7prb39DtJj+BD
CDDK+CU05grGKQhmmJvV9D/pgULoS0Y475PfgNLR0jPTSnEM6YABl6W7O+DTbUk3Gb+whtbWDyoR
c22Fji7Ys5laFCt0wD81Z19bZJe/Z3kIbmtYvJ7LEdXyGbJeAioVnaNR9rq2UuW4dLR3N2HTu1Ah
kaqHiBywBbtvCKtm7BceJG3X2KjUwJJYY2lp5X7V3RFfFDBTAQhTlVOHjhphMTFlfK85tefJYRaL
Vy/PRI9RDx8ul55VcrkoH8jV3SRUPFPkQ7En384jrkpZfWzpxAXUBZ91GbpsNcH+82FXLqwqMI1r
pQi36fA22D8EirIx0idpE9eQPKkRQKE+RQ1FF57XzXQ+9u2xa3KvuTTfgyU1sbOfN4+PVF74dsBn
maT34u7SVVsOBCaZx6JEPKry3OMfiOhw6AyPaZtW3BncJnfbYqubpu/G/U9LhnY8GB7KZzfsR3te
9o7kOmDTHZ/JdAD1BVUeQSocJLEcJYfdKNthE0iBr/tSBq2l3uDiP8qFBovDQshj7HEGcD3F6oij
kmzw0tDtw9a1miAtyeZXtlCtcuDK0k+eNYCI5pThstBrvNPDgwBurd0v3HY08oK8HyKSudvEBqXe
mjaSTOsUqWGT2ZMvwpSaKOG0YLWujjyDGMwYpnYrJrCQBwASIHCZ4TrUV4FjCRVQEC6e3MoOdM5i
HP/4XtFHUuDeDByDkwcLFpkyn/aLguCemIgBEtP5uq0ndePk4K2DNWqSbQ/a3p1xrh9jRrXfZR3R
1iaGGYh2EHFkBnvBSDMr8gXOogxoIf6ZYUi5954r1mIxh/bzjDbJI8zmESWb33nT2yo3WW2wrTaZ
2Kh2VISK4YqV9sstlZgT1AFWqs8D+8D/Ob99eKiykxetE4+27Qc1JCTgOzpijq5QL72+iNYcvVWb
vIBZAZKL/BQL9cZ667OJSKGpMnh+f+QoLsAhJI+qwEtwDRifuHcCSkQ96Qb/0uuLXFQojEhblygy
Au3PNY++yRQXr7bA+Lf/CAbPCy9LfCO00s+x7/4KBPQ0/5W9JAX+Jz+NbtSgePVn0NPt8YVLfPag
nQGwv8KLIn5aMHULoV0YDVZcVg3KBTGYjJA1NaKlFkt8efIzvCYeDweglWHpTiwSv1rgjY7m0Nu7
g+UimmgQS+ZM34tsLcVSgkNISbNne1kuHXIduvvhC/fkIDc3FY6nCu4ajHFjkO0zrwzv5H1b/Dlk
872Grsm+2eIi+bqbTDmCwhD2L0LUi1b2Z3xN7iyYR8szxFM2FhNJM7/r5ndk5RbDLS8VBGELpjzD
2eccpyjL+ss7M/SyY4aFyZfkoAmMaPjGXonP4HNpu/QZMvRdE/SdDRMBgc04McuPwXiXAZP51XCg
0Oax0sR+vr595mmgSyWw6P/WTyN7x/FlriirIuBI1ibVNPITYiNpDE6ViX1xPyB54G/k2fvQVonV
gGau47ooQJQw6jB1BG5RQd2t5ZBB9X71GZ4s5uoMRqnxsYC8kTM+uP4maJu2xWFkDVQBO9dBSXaC
nZoA7yNpsBTnvcGUJt5py1cdg5O7Zy+naQZ5GQBBddpB2npQQLtv3hj1h/ivah3qbJYB8D2E+mNh
C/7Pieo9OijPpKgtnGbpLUaGeUY4TIAAshQFfjvi5jo1G4NGWv2VIiXBXkC22UPS5Xt3NmhbnPSM
B4JUB1oHSS4jR0HDg/bW6Np7V7OuuZ/IC29hX20Pwcw8g60vRdT0FL07sKuxqVMJdHSHieYXrBzO
W7QraH36R8AGKUt1pRvK7zpumP68p5QdYl4zDFTTevJAEGXoaSby3Z/TFA3rxfxks/WQnd22Ehnc
zaYWfM5fN7eFEXLHwecNSwJNBIlB5Hc9fB8Vexri+FAetwUO8E7thn/WGk3dJXJs/QlYVuzhNbcX
I1YLKQ1T9Sgx6/uWyb/GOL5LfsPqNGj2Snwxq5s/tHhAvLjGQe+GOVR+DLDEZ5wMwA7pUf1HI0MC
00DLXchh42KMDbItrEQcHA/yeKSf54MLd8jAIzmi+gNBeDGlBNEZs0GBET/I2lf77NJAF8Ymhu9r
TGiiBYBUVrSC2XWQipD2qOfnwmv2E04CE6TtxARYHdIq5gkYP17bibiQ1HbMD9y4FuAtg5Lntg5g
CjhX3JSf7/6w8MrHJijFEkEqz/Uiba0iXSc9WY8pvm+2OwKU8gtiQeR8h5LQMZsIqVI1Zg3e883f
sNTG2ZRcJW54zTTxJNPJ42o2VCefeZnBjoqDDU/5JfbS7PFvgM4ZtP0izvx1SSaW98cI78qsR2Te
wHCAltVr5NcBZP2JvT6eGb8rbKela9F3T0K4v/U7eBMu4tmAYHkGwI1kNp0Doq6sFc45fDSCCPMr
gtBcZxpLVXyGFGShcpGSQ/5EwcpUb0YUu43G8n0yBgQWNcNohbm6RRTlkCQ5q9k+mTvpIF/MOBbQ
ydklZtbbgCuYteXXOrKcN46izKSCrIY81ranI22Pb7bNgw7n+lF/GnefXO5wfZwpI/LQF39nVMCb
RYjjjOMqjK6JefabrognCav/Mk/tYbve4tFIMJSIFFhqFtuSvMfV9eC1H1uHYJ53jAZAmfksds+m
/46wx04D8HeHmm8U4MsWEOsuxfCnzMg+8uNPXVyYnU4A9xRdZ0pZ10dRC8tRsH+rSKRpj8UWzMoS
Wmi5o2cbinWnK4gk2/GsfWUUwDZWC7u17NkaA3/NUVMPCoy4NlzplfwgTAZVsAtBvy/hdPEXU9yA
CLx9TLZOkiWaJsQa/t5HmIGG0caie6TxO/YewiXOYyPwuYB7qJZVykpVTWkZQq3OutHBavsxAl4/
zEd4/rKE1IpPPsSmH2BujwqWMr/qgie6tQi4bUQBrhuW8UIOSLb+WvCydZSHBOgOO1PjG884OTVk
ZgLMZnjE7PUOdijkBjZRb4gxrElt6uol+18Y3D+wuaCvr0mlJTo6lYjlkR/1O/0qiz0N86AT+KMX
r43OnKplWmeRFZiPDxofjwE+eSAJ/QNtg20Bbmg6ruBjzguuO29mvj5bzraeAPforUPOiioqktOu
TngleIs6uwWcCgliWHYfLn8H+C/W05hClp0qy2CRR6uAAfJqYlF3pOjKOx5xxPwg4ffSSvdCP3E9
3y8MnpieFtLl8FxDX/1Qx83SS+B1v8NMguWpElbG5Xxjtm3LR9fRl2dlJWPPUbHMnHcvwQPa+pgB
Shd4v43Dnd60mDtGjUzVcI0QDSI9X/wKbSlyboKtncQCWsFznO6iaum/ptOf3wOg6KFUI35AX/DE
K3Y8pVahuiDSDIpYVDmh6LqrZVvdoP4uVyusTbhaMnY2irlkuhwXadN4MA1Dzu41VSXplXnuW3+9
YgZpjlF6Mwzuhxlchx8OzkAEwMpnqkXlTzVk2r3L5gdgrN7KhzVBUVbIUsZQ0TqeogRQset+BCAp
v6AGWBkuVyYJxYSIl42bLMGvt4ZZOnnr8XqDA7fJ1ultjhOI8jDR9avh0nky8akDpjOSrINohYEM
ipCOLw9MRJqKfpDZDV7Q0vBO0GPUxh4wOJ/wM9HeWXLbjGrRN2z3G0jN3345Da6bM6+opE28qD2I
hse3XDuV6Gcm/nimg/Buj5GxEUfOpJZ36WV49LaCTf384R8TYnqIzjfK4EfaAjllhru5tlfgjuaL
Dn9fBHdEmxj2k5C7WTw3dyE+r37/9q2HYfilh4uMVGxYH8V839vxYq2dm9YKmbooPX9NhPfR31le
oNhPQZwdZnF3g67fIPm9efmdJUTcnTbPp9Z6nL5e8HK7+WtsUcVxSYNRovZZ+bLpWSGV8Ii5xUqh
WesydQ6SC5KFyRyCimgP+uVDIEeh8hDvvfReg00P3d5tUEfMZeZqssYg/TPmAhH9zqavkcZivxSZ
wJC/Y9o0/tz9N8FkVxr055/PQ5mwYImzqG6JY3J0fhD0HTwPYQSNm+eOpdr2k+3snPep8YwuRNkK
E6Hpbr/R39XN+T6ktCBiQvhxvFl5HJf0WFERH2UAAnkrrSXri8xSn2kWwLs37Hz3/yX+d2J6l1x6
3XhNoR+dS03AhiR8Wp1aP2Hra34sMdaA7fCx0D5hmVZwS9NqkhfI//vVBidY+Zl+9NLi79XMEnIy
U+Qnw6WYescEjuNHr6llIeHlVbKkTZztlhl6Lb9sN/Dm5kBOeSVtXL6vS9/DbccVlC7+eoHl917O
RpvLJZ1Jc0v7+B8RfEyn+jblbbR4jIQUriGFxrhfeg8iS4UNEXXzW7Fu6VJnmNaCTPTsIp2U04EC
9+KpkOpCD8yRHCzPmxLVbdtrsB3VO6JGLtn/v463vDVtVxPIy/FG3nKSi4k1ms9yLuYy+zC54CSK
KAa3PMuuxg7WA1YDRRm/5OZ6FV9s0jOXSA/p66cShpmdASORGZoolTbJt/UaIc1fTb93Lf8qoSYK
dgsjQgBnfuAS+2hiQ2FNYOIXjUBxctCU2Ht3a05+RI8/rNN1QAOKFDU639j5rb7Ehjgo4Xu7U8B+
yQRh4cMHDsMFVH3pnB+E/jW+4ZbR86SXfIx/bJn/i2jMsKN/XxQSK7NIKbO0zzX7QcKIox9sRNqP
evghKUHoIHl9FHoOLyWrneawEjWmgMw9b2qWm6sHDAGMrBOn1oIVdSQtv8e3UHpcDP/8R9WnzrWK
pvWyxNx/yjHPorOj73lkfUva//THQtG3xnUCyXd4xfx9JtR76vWagr0qIVgqXhzyFGwBUvAVMLRO
SxWFm/IsWJWQu0vY/KC2tJLfW0vXImu0yd7P3o2uyA9Q/IgFbi37LF6RZtBSWADfNU6rgmqo3Vy3
k73QIywGxzbX+s6FwD4ukG+XX6/UJHr2eiPuWUqMKjsGd032pRxF9pqpEOXt+kab8KHegrd0qa+Q
y2Acdazf/2yrbiIezONShpbsRNIGvZjS1Slywa+IrEpPspBZoiExV1jSCbczFqRmGgNI21lzgUma
jZlNavB4ZRh9Wd2Yt6kgYCUtFmDXNkCzmd7LIY+teGHNRc534OZTTIfGPnybXVOOzh3e6cVGoZlo
moje/044PirbYiaC4Crn4w+tZRHQngCGeXUpp4OZqUcJXoJleNoB1sZMI/4XXwoGGmY/3Oi8KWS1
e/HDeUgrUIASpfYfdOFFVcRRQEE0fKSnfVrhwDbQQoxMQGLmPzn1BdODlN3gZdpVJJEfxhKnCmvQ
er1V8UI5G5X+R6i1E5Eo8MxHp2mDmL6BZ/JiGDPMrTIBwpHa63bywgY2kn5U1jiFIaZgGzB6jOe6
ra6UzT+L7H+NDpr8qxjF0xY59ZAfI22bITAxqZaSfzztLxytT18g0NRo2NRLbcgBZUJGDo4M973m
UQy2UoIKkNlPZbthZNfOtfSGfHlv+VV8Q2v25aZ/HXwsA8Un0bbXpPOCaM6q9Ponb7DyCIYYsZvx
KkRnY9kAwwQdHygotN09El6In+8BTwV9v7TBpPV1Rf31SZ5XiVwEtXBQ4R4jwtcWp5os1sAMp9r7
Q9Rcce2hVJyMD9cGoPRT5YD+N7JTUBVibWKLhZ9s5jPNxsn7PpjGsQ7o6GEYLIuE8DyzAyndgWU7
npMwGSd/Sbcy2z71X9VGq19C/IQv5PIQIrirYzjc5Uj5SRtlARqMjTJJlWZRCFXEtjAa8Gg9+ZKz
dgSJXXT666TxULrt46xq2gFbgElDWp8tIV0ZU5lR0zaTQHkbox52XvxBnDyYpbQFNrKQyT2o4VUw
0BrDl6dMgn4GZhkI51098pD7VwVTbeXCQOvT1t6qx+BQv1SX8JIahmnl3i2K0GSc48uMwA9a44Ac
hJzY/j8Ltkh6EKucp0gK/UId8DpkaEUM+BzEKwpwK0flNrXJQl39DHm1kQssra0w6mkomoN0zui/
1dwrNH6O/qxDDorRmurGnLavuK/xij1Iw0OqZB0DkBbc8EenVTLTsH6DelaOPAfSHma6XEW62obd
IQnq0eK0my9by1eKth913dEOMzMD41M8BUQCOrggZGTsDwgrm/XdZKpp6oI8ZYAer5GrkFuRoJgD
BrClw3Eu4/K2/RwqtNy2lxD6c+ur69Ai0f83iPtIcgP00epp0Io1eGIzei2SeyAxtHsKFRPRaHN+
RJBd8Fs8jfpmQDRL9PzfCmCyycRV93r9pWk+ZZRR6P/phtZgfJivkNHZjD5ZibY54qRwUrOmQx37
wdBsyDbg/4Y8qcl6XCy6c/gIp4EX/ziQGiv8dpvJjJn8bjX4oWP9RZH9Ge8r9HTrrwcSDCAlibpV
MlBEP2VuS5uW6plUaVP38Pr/UlIzteVEU3XFrs9I6LFsLDIMgL9sKuB7jze0OWMgkDZiyEechUox
Sm2ipYwgcLYW9+9xnNqSyT0FBEnjQhrKavkkJ0xbjXdfdiImjlrlNd+sJ7Usf+8wOks+80SHCN6/
e9tnl78Y8669nXpng3A/c3hLifOUYV+RVw3Nq5uiCPlRFmR8VUWrQsNqQdh47XBed2Ynri9KN+wH
6jgpFHQorCVpoQBSihs2sRIxBADmlfxAWu0F89EOUytwsS8RBj9WoZiqvAxtCcCzXrFkN7IJBYhK
jY15fEbljuEJOQcIo5mUWjogQh6jvhtR1YJKrqFf2Io9EzkQSdKKISDhko2o28RLKrIEUkmoWhIl
rfp4lPaAhFagMZMqxwTMxSa+4RCz6ssKeiXa9hEmH9A/ZRWCxvPOxkG6zuBH5RX7NJh7WpXMfU0g
OBO7Hm4nDp3D7QxImr6JKrGBtBfH6iCEPxCQTIX3mCNGGfGlzuP2oLhL+PM3lMZL1lxwCqImzhdC
REQBW57Rql/dPHzW0QjyBUYL/Q97CRR6P3flmzdAg9Ace114ogW90+uAPe7O9fkTO6Aw+/xfwQpm
adxXcpS47oP1EFi6p8UiKYB3FQL/VObcsacPCURLaWvFWK0L5CaFh4km9EnM9OM21ipbDc44BQYN
AdI0GjCOhL61lkq9neZ6QiEGUpIKpO7bUOvRuYizmMpcY+Mq4AFqoEUaoFf+15Kp1M86Y7bS/whZ
/X1CbaSdBBX22u9F3iVqqMEg1EbCwbJirMTnYGu407MG8QP7w6EMkuDGo4qvKN+qZGsUwPb2QF47
HyYDEwahN30BA3iRpsAUaHQLIjrE3F0hOaCLmOx/eDHxuERU5IC1oJ9t9kp3dfX0I4pFp6+g0/UC
h8I/aKjEIhsLiImE/CneIENACJGI1zYX9eadqnARZLQXJTMso5e37dRDSldUkuuepC6JffcaehQJ
wDoel6GnkDB3Oi1Rarn2VKDI8DxfSwHxSfvpIu4GT79YjYHx01cQj3e3Nq914OjVEhboPaJR1v30
YAGoyrNQ6l/ykFgXenEi5M5xfZWOVj0ovJtoQLUDFKoLuxJuXKDH5MDKjr7aRCP7TgIkhGhq07lx
Z5EONlTeeAaRNngLRdPuzZdT9YH9h9DzVNyk6fbnviSB5ejMpCp1NDWPVHHC6U9xuQ0LRspn4hF9
MVD/N38CYkhcnerdsB2siDg/EFumjq/N3SjGp3dDBV8XQbmTz6NTlBiuzD/2r+xqv4dPyBFsZizd
phxfNcqLAtAXnEBJylOHIHosQMGmPSrujLStMcqRfveBdXkhUVTK8WnT7DyW+8C9TWxlCoDK3kty
x7O9X7eCx72XEFfSVcBCBZblAe/8y5lafJ3awisJoJRvXIDum7QvABVcKAlFp1R+6aySPOEvaUxt
cnPrhd8L6z0xK2WNsTmSJWrasQvGtpWuAZsLpxdgniefR/dRGgc17W8kFPfS/JwOXCf/kkV0WNdo
ph3cP6v21bw/+/zyb9+TQUpg7aYZ2dcoxEdQ5eNwbdJcbXnvMBtvBR42vqbrbyg9/DR3CfPVr0Z1
c+wI4pRaqlBPh/lpKNocXuNtaipxY5IL5PPRR/dwF75nK3vCUrZ6MvtOHktwR5f2DoSo2V/0aLTm
qeXXtbqjb1gYvu3jduQWVViUpF/CXcF6+CNcO3dwMO6KnRgEcY9MW/KYxuiAHHq80yzxDljZ6EyS
m4xTSyj444gYmOpvrJAfzxB+HYU+3zZ5/iiQa31B+mWqlza3L1FbQ+5PWxRDq9JIVUI7Z5lKKBW6
4Ta5CEtxe4lM6D4rsjgslhuwEoGIO1jLORYI4KbIJ6pbi7hgRIvC2Z5t76GON1jaHw==
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2288)
`protect data_block
EQJYeFJR7G+3dIeGxDnkwUwuvv/JuWq2wORu++gLua4ER65jNXodxlbZCDv5xTS4SCGrd02fMrvA
7Xh86Idz+o05chFBky6LrnvV44jrETMTKCwhKSaq3sPVnJm+MtTjAA67FvMOAWLIN+117GRk6R8i
NKNKDNTtjnbz9aDj/hK7Ed7CiQ6BcjyA4O/NtB1eLRIhi9ZWfEHb7+LIdaNrRFTTjwU3oH0ifUva
0Rq517XgrQa9zYS8JbvnMVkpiG5plL89pCnqQBCHJZAoCaRuKo/kFoNI5Ggx698L3tj63OoBaVSV
xIgyHX6EUNZ+PgCmgDVHfjfBnWFWMRQ143FAGWbYF6pm+/1KTi0XQsaOh6qtLlwCyesB1KXr1rvq
nmzqI1geAhYiLlWjX0WObIPrI7scgDb0V/kOTgEfrL1sDKLJMH9W8MTafFVULEkJIBdqFLEU1ASc
EI3vGfYSh5Ba4lPzVv55CGO/HRC2zdHz+fnUsxfoNo9Vs9+/oVmPlSmPBjDJUzLqxmXqlgjm+HMK
V9rtKyCz2tjphn4R+z6bVs2d6qnrkhPOTTgTGzIiVgJUjRU/5VWPHh+HXOKz1lmuLEAZw71Naiau
oKbe7RsoU44M1O3AEUzwhr7vesLJQgiYO2lJz7zYCmkOc/AzjjqjEOCH6aUiT/n8NeNLC/Po9Bvn
8OCh9lLHQkzbM57RcN5jINdj6p6ptu5qw2FvLPqar3oPm2bTjeqezL1eebkUhl3gZp1LZhHl1TGY
I0gzNu+3TCd+NYRJM6zKFMTHcc02zPe+3eyrsAAND6Vaq5WUnPRFcGp3fYwP7kVMyrsiMfByGV3t
4YzmSRY6dFmSQ4oAfIHRsCiMwazKhghXSqRoWjK/eIKVNQvJwySNZZro9A4zxF/NHOpuxf9eUEoe
kdB+cwxGvZUzFwFv9I91tk11W81ZOYe0CSyXoMLcdVg9WfE4ZNySCGTualaHL/6WGIRQIR0Yjyu9
3M5ntrVVGAHLmzLUy4g3yVlQwG0kvmNzig8hP2UnMqdv2vfKd6puK3ZtPZQwLSktL96a2pkuPuA9
qkgUaidqx4NbH6yW8doKx2uPz7Lr0WX7GpRNFsKB4D6sr6w63I+X0uz0zNGWDmlLoHxBM7/X2wOr
hAn2aPFeb2P/L+zRFDdoa7vB5raLiBnw3//fWPeDM9RNgEbsk5LMOVCU4zhkT8yt5ZTbIoHBIdeT
Ylq1P0aDKQySWJ5PtaFdYfm4XIkFXgjLzIo1SfgtStQLOU/NjAzUVQWLrazsIYJm9I8K+3EPlJIx
w/+eAVznEJf2lCQvt8IsMBfdLfspSKU+dcoI9McIjmCgx0+Fc/CrAtqraxHWOVvYcdgRRTWSkjjc
E7dDNHN2Jh8nmNImE7pd43o5nuIOr8qu6eVEeEnf1Ef7WlHgcbJjI10KICHY/t216Ur0fIni9GTS
IDlcWD3p4HD16OOeo+BRSJs5JL5C+dnVa8gVMOYNYafbL/JSDLeXOlNQKOtbaI1RzwhOtQrKkQB1
pBdo/s9jp30xkFa9rRgqWXnof4XcnVN1JNJbifcE95opmqb/mK50pechpJsjb7Oqb9WXKZCzYgf6
XdIuacpqei4uhX0Sy7FT0Wb+xCFG5C7HitvWael6picuUye09xT6MmPY9jaGD9wYLbFAppZGUHhb
+HGSL+zEKjyTM5qWx/cQDJvdn+F47CnPjH7D8JtB3tya5fU4BZyIUHG+WbBkKHmh+W3QoaDAqqTK
F3B7rZunKGsRF1qvHn7OvkrSev1tLePaxm3Ylys5aauhxR6CkmcdPbpAaxdVBPndlFzHuN5S7LRv
NDH5C9WVDEMLdwjJXB76M6CRMPj+wP6lwWoc1zWo0B0n8DhND/cKdLQMo+oejos7Dc+PE8PGGSNL
7zUTtWyrt+GOsIRq75voM4tMuePFsqyMhbqBk0wZHtzEpxcq1SK7/BkKkxqlDmV8fKs83vOc4m3R
DVzzrurXi1HxfTAz7lE0Zfk7YmTE0eEj5Fj27ynIyiv0QTse0M5RNOhJ08df/aaRMRTZRYwJSKNn
A8YWjNqRx48pdls0ccrEqlwMb7xR/3tYiWHL0ul0DwFL538HAHEV1fIp6pmhi2/+xwLYlgg0p3Ti
NyLlHPHjzWnECG3M6C35qEKiOE9FHrTdFNyBbHgaYDP2IaIJEZEhDuRgjemv68ASko9V+vsRPud8
WcoyYJG9BRpa8HUAqdk4vy8xYXTTYhEFSXxAtA8BJp2aarbyQwj3AX9nj5OAu+Z69+sWHtfwkOvK
f+OLU9YsVg0W04BUzqoxHDlAq/fa/IE35GntZi3f7jdFPJzmhk225D+f8vmhSKMCe/RkSvEDtBKf
lcvNIFNMlmtbUQe4T5NBX42qgnspw7pEfvSogY+9TJRXpmu9Tm8OAmtdVHv3cWuyg+UjvXFxiab7
FYmgq68nUt/Ha7Xh3sv+dkBRxiPJVjgtNatYkfLHUCzSpospdS94h3b9PIsL0pC8Guq+FxLQxKq9
5erND3UsW5aWtP2gAZILFr/Q23pYe4CXwaGI2iEkUnxDaojaR9IUEzwQk2gwlb6iLi8t/eHt/ZC+
6CqCpZYWOEF1Pkcqu9C8lOWXLkYsGnP1GnnU73ATmG4iToKa955cjCdrACEC4z81a150PdIU4oV5
n+ocfrOADjHEuEJFsymu67PFhTnCjnZDax3wlQcmulB6o+w8xP6jq0RSebUQyaZF6hf0ZS7WqCOU
bFxO3+s2jkvWeXJLuwhWFDx4k5Tjba9sRi3DkCJEjkHrU++GeMaISLkY8qQa8o4SceWyPcp/6OKw
wIC50MjGiQkUIGDmKtP+k8XKzEtsPgIBV/n3hFB+HFvDpm+LHJnxBF0PqVMM70KyHUeO5TQtnmff
ruyhmagVg1ytdabFlpXj6RBBo/kMfokiwL/srb+8kvX+gW7OtE76BVexyExo5EpvXG2mI0HnEgWC
XsfOTGb+W/6q0sBXalasR6Euvsh8nLdwiCG9GzlA9NK85PDcC1F9ZryzGyKFrshtd5ahexKfK2hc
z5Ngl6EcRyY=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_lite_ipif is
  port (
    p_26_in : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_lite_ipif : entity is "axi_lite_ipif";
end zxnexys_zxrtc_0_0_axi_lite_ipif;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.zxnexys_zxrtc_0_0_slave_attachment
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg => Bus_RNW_reg,
      Dtre => Dtre,
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => p_26_in,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg_0 => is_read_reg,
      is_write_reg_0 => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4_0\(5 downto 0) => \s_axi_rdata_i[6]_i_4\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_0\(5 downto 0) => \s_axi_rdata_i[7]_i_6\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_1\(4 downto 0) => \s_axi_rdata_i[7]_i_6_0\(4 downto 0),
      \s_axi_rdata_i[7]_i_7_0\(6 downto 0) => \s_axi_rdata_i[7]_i_7\(6 downto 0),
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_1\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]_0\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_i_2_0\ => \s_axi_rdata_i_reg[2]_i_2\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[7]_0\(7 downto 0) => \s_axi_rdata_i_reg[7]\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_1\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_filter is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    sda_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_filter : entity is "filter";
end zxnexys_zxrtc_0_0_filter;

architecture STRUCTURE of zxnexys_zxrtc_0_0_filter is
begin
SCL_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scndry_out
    );
SDA_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce_9
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
  port (
    axi_controller_0_interface_aximm_BREADY : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    axi_controller_0_interface_aximm_RREADY : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \timeout_reg[13]\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 : entity is "rtcc_axi_controller_0_0";
end zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_axi_controller
     port map (
      \ARADDR_reg[8]\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \AWADDR_reg[8]\(4 downto 0) => \AWADDR_reg[8]\(4 downto 0),
      BREADY_reg => axi_controller_0_interface_aximm_BREADY,
      D(7 downto 0) => D(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      RREADY_reg => axi_controller_0_interface_aximm_RREADY,
      \WDATA_reg[9]\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      rd_en => rd_en,
      reset => reset,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      \timeout_reg[13]_0\ => \timeout_reg[13]\,
      wr_ack => wr_ack,
      \wr_data_reg[13]_0\(13 downto 0) => \wr_data_reg[13]\(13 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2304)
`protect data_block
EQJYeFJR7G+3dIeGxDnkwUwuvv/JuWq2wORu++gLua4ER65jNXodxlbZCDv5xTS4SCGrd02fMrvA
7Xh86Idz+o05chFBky6LrnvV44jrETMTKCwhKSaq3sPVnJm+MtTjAA67FvMOAWLIN+117GRk6R8i
NKNKDNTtjnbz9aDj/hI0vgw+Eg+l+oxSfXIgGIRTVk2voy9TFL48xi3b2cOOoGF62Pz91o3fHBSc
L/0vY6DWGY7jGLxNOLDvIfZCqV9GZr7Qvn4QNYcAGfYhFtDZT76mb8enxDB99qJ2JGwLKdbx9rn5
i5P3AOuBbo3rhsneJkcOuvU4w0E4Tnk9MRZDx8rjrc/czAUwsbnk+yBWEmipvq7D1Zr58QP+7Til
Ik8AS4Y2mEWGcRupDVMaAKGqqbDH47oTQRAntRNWxzwToVNoU+dcZtlS0zcMpkgsHzV4O0P2kTob
d09O0ynrh5HE7FMysMxPP4g0m3QTeX/tdQpyyCR17r/S5BJAJVVszHyPZQxEIOQRu+Eo28M1TrCf
chegshJYii1/4lCdum6iuHahtC7ZuZefrAhEFIFMPg6SZBhNFCQaCLyvXVj7miQvwf9X0dBNKkjo
ZZpjGBpsHcyq8GcU6UTnYQxDHxuhnmKt5GArKgWZZJsdTZPfLyv8RO1i7HMTaNUaZyJh3qERRRnL
YzHMH4Gz7Irj6+/oWibybczQ3beUGr9vHB67UcGRdF5Vtg7QK/6erqqula5eRuD43T2FayxL4CA6
iUE6E8cFtRD7eJAmSOtJv0ovCUN07P2Ae0X/s9za5zae0dLiCuseJ60SDmqJdhPbwBfxRBpNlFyS
jGYcs485u/WkKeHS2qrv2Y4KnCehXft9BBy3Ky9JXlVyLmlLheTzZhRUMEO2yqp6R0mI4/jnMLLL
tD/BPwtGhjgBQdIBPxIxgcwHOnS2ZqY4c7yAWGlfVYLaQPfUXFBjv4cuHtDIY11mR3zcnEzqq26w
8fkf2t/gurW7jHUgsncMKgbEEZe4M0qEHcVPSBTm+6NtkKALM4ptLp1XfWue2S7KBf7mEdlJY+FZ
spw/pK3oCSORku+eTz7kz8ayJc4PuWYCp4Eq9dDqSmeLYBAu20kpFctEJPO+iw10Td/fnQVBJhS4
m/NKNH2bYBVXKotBbw3+hnQp1wpF6tDAeef7TqVqCfdZ83QBIyv5AfawlZSrVpwJRERdUO3xRPIV
CD0V0LyTXPCjGxYK3DBuCVipauVByVyYKXKPr9Uw1C+ieZZDxBC4046loUGzL0nusx7oalURv7Qg
ci5JjjqQEYyy0j1qtFcbMnFuHdiUlINxhpdyq/FwdybYYHx3nUhZxGdYSGAzpwTEfZa204Gvju5g
mU8YEYy05reXa2zeX97i113TchTohGvKqb77wgDAzYNB7nZzsIChxzRF6lHZb7aDVjd6LgQt88gN
f8DSi24tuvoHiOzCQRnLB+deletCZa3xo+0UWlVpNVH+9+HPuoOSeNnA72QMGoPUDp2zdG801SWN
2Z2HJVSb5Hjp39ZmaQRaChSAEBtAZGMWwnfnZfNImtbVy2i9eQlJ1X0D8A8vCpwRIcBVpfma8uPn
6ChUwHRG1E4u955tnvNIey7uC/idNWJkf+OTmpKG66womPZ4pAQxLeGxHHZlsldsQYbGrNKaq4Kq
/S5UtmuKSla+nRCkajCPWMSsT7PRcNTmCcz9Q9OZfPExO/s9CB2af0f2uC6qQ9bTAuh4qE3Rm9B2
7pw/4kXR52LNO+lpKxXX5dmiiwjg3El70MHwjsg0Gz1+qy69aDetc/BXaX0uMRCHKTxA/mVvx5/9
FqlPIFyGi/aS0eF9zPpn7QbEwPXDCUQMJffeEcja50dc9DipPsrvvZ+QRX9zOqIi+ymF3mpD2mOq
/kgT+wTtveJ7zFYEjVhj7GuOMVTaYgt6xvp6sGBDjwCNtc1Sbyk9/7LV5GbapUQwDxb2zAthdbqx
QNZtO2Sf9J/aSfungd3FpTy7ZUQFp7UHPSAsbQjXLzP8BTpOVrnC3ifuSu43hDSMJbdMvS9/LdLs
08j2Pqpk2Yky+q5sa6sdbuJblbZkjWsDl4VOWViWlOVZFGr1a5NYAaBGHPNRgspFmwD9FtpyLdil
W+MTBWr6G5MpHWl6LoUe13ZQGqFIVXTkHIMUehsfhwRe4cF8mNBij3hOcvZ6A/K3jKx5LTjSeMqI
yt4Hi+m35/wiy6ATw5mX87yoipuHWLUkrf/31Dxm20+aWyFCs9ShlEp3qP+9xKRnh9m7a5sn1H6C
pWuL/NKJ70vCHW7HLy4dPdKQ7G4sLLolxliFSJQsaDToQHNEoXsFbprNMCtKheUM6tDz2ayH3nXp
JJ2tTrMrLvivCyptulXTS2nnhQKGO6CVNjc4LHX5b5h1nUnr340rbrEH3bo9R5PQYHjMDmQlH5XA
3A6CQFnMLab4n/E0SvO7EZHHBaC3phPTQeQVskGVlMaa7SDzl4gKI4nfANd0HXu3RSTuDO9VXarr
WwuqxT0eqLsrv7FkPdq/pg8eLajpO4P9VB0frKjh9icxPJpThKKuKvK0yKnV948P2jtoh2f/JDGV
r1wkz7PkIAX1FjK0Knec3GSh3gDBa10mDYrFFL6m96bHENnV07uw3+QDk1LfhZKWV33eC+uu+WE6
ggRyPq51dKePh+uhsQOCDHsPdIYZwgcJwoHiyrOtmx8ErxhZOeegnDigNd/4OPbIhaMx072rSD4r
5m3MltbXAFMw9QLeRxJsfPAeHB01p1hS19r6zdiiBss93BpLmUgCS1ztiKG4pemI2H4j0eFct+RX
UORSu0wajAhCF/Jsaex5tTxmvBoDl6dauRf/Hh53LNpzD7+E6omaKIvytm7q4Ja0cvCjMKHy0dJM
YNSBkTQniu5SDFFxRFKNMIUdwzA6V1OzYFpee2R8CetzQHUe9TVhi2u5E3iSb7CGq1HV8eyk40zE
vOs+H13/ObGXslqy+zTmfKbb702SIjlMCjz26ubzuoC/hGYJNmZNXe7qwqE6q8Y3nVqJ/9BMtcAw
hYjIH4Yaj8JraboyoCDx7+fJ55lUXKYp
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  port (
    Bus2IIC_Reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS\ : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg\ : in STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_ipif_ssp1 : entity is "axi_ipif_ssp1";
end zxnexys_zxrtc_0_0_axi_ipif_ssp1;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  signal AXI_Bus2IP_Reset : STD_LOGIC;
  signal AXI_Bus2IP_WrCE : STD_LOGIC_VECTOR ( 10 to 10 );
  signal AXI_IP2Bus_RdAck1 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck2 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck20 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck1 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck2 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck20 : STD_LOGIC;
  signal \^bus2iic_reset\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\ : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_0 : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_15 : STD_LOGIC;
  signal irpt_wrack : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal reset_trig0 : STD_LOGIC;
  signal sw_rst_cond : STD_LOGIC;
  signal sw_rst_cond_d1 : STD_LOGIC;
begin
  Bus2IIC_Reset <= \^bus2iic_reset\;
AXI_IP2Bus_RdAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck2,
      Q => AXI_IP2Bus_RdAck1,
      R => '0'
    );
AXI_IP2Bus_RdAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck20,
      Q => AXI_IP2Bus_RdAck2,
      R => '0'
    );
AXI_IP2Bus_WrAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck2,
      Q => AXI_IP2Bus_WrAck1,
      R => '0'
    );
AXI_IP2Bus_WrAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck20,
      Q => AXI_IP2Bus_WrAck2,
      R => '0'
    );
AXI_LITE_IPIF_I: entity work.zxnexys_zxrtc_0_0_axi_lite_ipif
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      Dtre => Dtre,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4\(5 downto 0) => \s_axi_rdata_i[6]_i_4\(5 downto 0),
      \s_axi_rdata_i[7]_i_6\(5 downto 0) => \s_axi_rdata_i[7]_i_6\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_0\(4 downto 0) => \s_axi_rdata_i[7]_i_6_0\(4 downto 0),
      \s_axi_rdata_i[7]_i_7\(6 downto 0) => \s_axi_rdata_i[7]_i_7\(6 downto 0),
      \s_axi_rdata_i_reg[0]\ => X_INTERRUPT_CONTROL_n_0,
      \s_axi_rdata_i_reg[0]_i_2\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_i_2\ => \s_axi_rdata_i_reg[2]_i_2\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[7]\(7) => p_0_in17_in,
      \s_axi_rdata_i_reg[7]\(6) => p_0_in14_in,
      \s_axi_rdata_i_reg[7]\(5) => p_0_in11_in,
      \s_axi_rdata_i_reg[7]\(4) => p_0_in8_in,
      \s_axi_rdata_i_reg[7]\(3) => p_0_in5_in,
      \s_axi_rdata_i_reg[7]\(2) => p_0_in2_in,
      \s_axi_rdata_i_reg[7]\(1) => p_0_in0_in,
      \s_axi_rdata_i_reg[7]\(0) => X_INTERRUPT_CONTROL_n_15,
      \s_axi_rdata_i_reg[7]_i_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(4) => s_axi_wdata(5),
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
X_INTERRUPT_CONTROL: entity work.zxnexys_zxrtc_0_0_interrupt_control
     port map (
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ => X_INTERRUPT_CONTROL_n_0,
      \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0) => \s_axi_rdata_i[6]_i_4\(0),
      IIC2Bus_IntrEvent(6 downto 0) => IIC2Bus_IntrEvent(6 downto 0),
      Q(7) => p_0_in17_in,
      Q(6) => p_0_in14_in,
      Q(5) => p_0_in11_in,
      Q(4) => p_0_in8_in,
      Q(3) => p_0_in5_in,
      Q(2) => p_0_in2_in,
      Q(1) => p_0_in0_in,
      Q(0) => X_INTERRUPT_CONTROL_n_15,
      SR(0) => \^bus2iic_reset\,
      irpt_wrack => irpt_wrack,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0)
    );
X_SOFT_RESET: entity work.zxnexys_zxrtc_0_0_soft_reset
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      Bus2IIC_Reset => \^bus2iic_reset\,
      Msms_set => Msms_set,
      \RD_FIFO_CNTRL.ro_prev_i_reg\ => \RD_FIFO_CNTRL.ro_prev_i_reg\,
      \RESET_FLOPS[3].RST_FLOPS_0\ => \RESET_FLOPS[3].RST_FLOPS\,
      \RESET_FLOPS[3].RST_FLOPS_1\ => \RESET_FLOPS[3].RST_FLOPS_0\,
      Tx_fifo_rst => Tx_fifo_rst,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(1 downto 0) => s_axi_wdata(9 downto 8),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2208)
`protect data_block
EQJYeFJR7G+3dIeGxDnkwUwuvv/JuWq2wORu++gLua4ER65jNXodxlbZCDv5xTS4SCGrd02fMrvA
7Xh86Idz+o05chFBky6LrnvV44jrETMTKCwhKSaq3sPVnJm+MtTjAA67FvMOAWLIN+117GRk6R8i
NKNKDNTtjnbz9aDj/hKBxSacek/PRs4OmOptReTBuDZm/HYSdx1D4NlgQLhP9PnWTRADF0x55u6E
F5+DWdnyoFFFAH9XRv4rte7/oTl8f71UQPuaZdJC+jb0bm3T4KYTg/SJu/c2npLrlyJCT33XmAZd
A/MDi3mcAbmmo7UQOoPm1maOX6FCQ7RPxTHzkZbEtHY5KbuA83rMbzyXFDQyDISbUGT3E1uIT8CV
zE6/cRcb+oE3s0CdpeqVF3cW70piQT7LZgtepKE8XhyD88yvUrEQkzU/VinBoO6IDbPV204XMaFy
hNbZwQoHSSUoGFZHU2LEYhZSxnS39kQxNr2fJTAL0Ea0UQG1REd1OG8+iE/txL3C6VJp1bqwWRGR
6o/v5OAm0uiJB3g9Zjpq9pnhKgppviRsAjxl7unyXB2vHAi6ehP9B4AGaDQctnmn/V86rwMS2YqG
bJbYcAeOdwIdJUHJxQlwEk2aNGzrNxD7Kw7nGuAhhwhtpUT5wv2NmUxDNOLo0bK0i4OjkR9bOtT8
GpS+sM+x8eLxAb6IKUalk7bZpoiw7C2jshuIHgMJUxxHka4/BpNx6weeQS9pmYg7zAx+GyVp40gf
Rkg1SkUJ+L0sVBd/WYGSOFa4SjTNYzvLpnr+sa8OQLyO9EzHQfJGM2ZtbMFUcKCioyTFWcQhIx8r
J5mBLH+MsrJHFOawruYrS2kU3cLNgDIXjkaMH6mzd14PiwRG3v9F7viLkOT1TvYP1f7Fw/BwEKGt
Ib1U/FwqFuZpAraV4Y7HM+QxyEcoEUgJ0hfS3sqh2HqdfxgQ2Sip0Fvb8d3401Ahi/qvEJMXriDh
HOjcR1iNdkiQtmMciROXtGpmT142aByZcp16hY70wavftuedRq1h+qPCxSvW87Z171qr5Aw99xRs
+2bEqc3Uwjs8tnfYKyY0YSW8/cKCnZwvp0JwCKicvMMcg7t+1DbHUAfRfSGvhnT/v50qz+MldJe9
53n5L7VBcEMidwEJ/2Mtzbtw/sE9MLBe9pAhFPD/vhIZheP4P3rdhPMC5A4yzXTPUQiNrDN0rtzy
uEF0GJMOE4D918/lwvsGS4Zwl+91lt98YUHKmF+o7nDVss141Hxa+eV+FoM4Q3rHdB/kznXl+VbC
uY9yH0wXcX1TQDkl/XLCVp+BGRFV8NiDWxrTV2mytRMrOyl++yA3ffQamzEcwTAKHL66orZbTCuq
h1Lku4R03NnPYFW2ZdaDcelFTKyDRFr8BmgSonDlOM+/uVJJoh6gFcZ1r9N4BhKww4d8PxD4iLSm
TiOBPnw+YNHBHifDLDR4opaBZo1yLGmvVJtgpyHLlJGz/gzSKUu+KcdlMYxci20/wnsV2S+3nigh
XG1plB7642bA9YO5SWfiLhK9z1jHw+9Ej4wPWC1ogwn/N3W9V3E0T+gud1teifc3a3GW8rGl8zGz
ehNnYOSZTmd7SV01NDspQqt1ndKWVwmvEMP9qfUux0dvSLpJzG0eLLbCD1TuRezVAM/7kxtL7dtL
1awZyFrBhFisru2GIBk3HXVfYKnqNjW/0lhomyYYlLRYABWv6QG6szHuVK54xab7LgyjPptw2J2e
9TMn5KjbbdKw2GdxZaNC5sfeBlmG62W2Q2D8ehimpk99vRZqFnrxU+sNKGa7rOU1+OVGnfHUMshV
R58k7T0k2G6QjuqrJXgTJvTtUBWqFgduBZllxtCpU132ZS6EtZ+gFzizBhZrpMzMfn0RQHiIH1RQ
i4Sg+y0Pt/oBSRufJ5L3v6BMxU+J/Szuhb4DNfWxDiMOf0daI4XAP7gYl6D2qCoBLmboBCy6wvvP
Xyt4PJbRrrUuqvyGbgCyklxR5PG/aklcC0ZJ4NRCxdacNZuoRVJ1el4b4uXVoHqPbDvbXX7H40ob
yUpfDUYQfXn9lQS0M1Fu5DV9ujWOJniz/zSrhJ5jPqyFM8MW2MizVTuM6/gll4w06GXxrzFzgRBx
4B+FoJ48AeP88D+RY5UygHWRETI1TsGhI5SrwMUnbOj6O3vltZBYMOmJSqXUueT8iIpbB31iCl4U
yhiGmPCUlnPJ7gcvX+j7GtkQBVZveBK/klGAgZu6odcMHzStbXSp+Hrq1oTvVQnDUZYbVSU8LbBi
/xdiRHj7UBs2aCMOKbsIT1LnSwInM9kVPsuPio3PCmpV3v6KRtXagnAWiPzX4UTjEhHfayvo/zCq
JE9PIpmKOj1CC/aYaxCiqgoad4y3poz7ypaebnHiK6J+BZTLhCD5uExxvaAy82nA0EBATN6MaJNj
M+sju5V6yfPLHOGmGiJ9p7joC4+ZivfXcWZdaMhJpiJDxm6S2gyESmLthaw2s5TMrJZgWCqqMaut
6VMIFCuxICv72kfv4O0gl6LWqJVx4ddPyAj1uOPxa4A8s7FNNZJjG4/T6sjokI3VNcdVt93+tOpd
6U2xcyWZqKbFE4GFM0mVM/PY/L4stJBSYQAU4ySb5GyjglVLC7ZdTHCWOjsZVWha0qnZC0T4vySn
2WNyif7R6mY6dJceHrM93i5LnCrzgHgajQCqmDSxcuzeKM0Chp7RNHQu98we5mvSVeaTpTOxfzb2
iFy8ohQGF0obuDvrhsz9+r7hrvHuNMi3/jkuAmglMf8QPYOux6rKAGWE8KpsSFtbEXNkYnaoUeAk
FGD+z/JIu9ZqzMVHvPwCIp+fCyWiRCtxtrD/1wwyOI2K8jeLAuseUprhTWO3s6Q7DnNjBnoXlXq2
aBXnpxHSFhN+Y1hKBdKY59txxugY0cHtz7cYIJsC+Oz/b/fb41NhlCwl
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic is
  port (
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic : entity is "iic";
end zxnexys_zxrtc_0_0_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic is
  signal Aas : STD_LOGIC;
  signal Abgc : STD_LOGIC;
  signal Al : STD_LOGIC;
  signal Bb : STD_LOGIC;
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 2 to 3 );
  signal Bus2IIC_RdCE : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Bus2IIC_Reset : STD_LOGIC;
  signal Bus2IIC_WrCE : STD_LOGIC_VECTOR ( 0 to 17 );
  signal \CLKCNT/q_int_reg\ : STD_LOGIC_VECTOR ( 0 to 8 );
  signal Cr : STD_LOGIC_VECTOR ( 0 to 7 );
  signal D : STD_LOGIC;
  signal DYN_MASTER_I_n_6 : STD_LOGIC;
  signal DYN_MASTER_I_n_7 : STD_LOGIC;
  signal D_1 : STD_LOGIC;
  signal Data_i2c : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Dtre : STD_LOGIC;
  signal FILTER_I_n_2 : STD_LOGIC;
  signal FILTER_I_n_4 : STD_LOGIC;
  signal IIC2Bus_IntrEvent : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IIC_CONTROL_I_n_26 : STD_LOGIC;
  signal IIC_CONTROL_I_n_27 : STD_LOGIC;
  signal IIC_CONTROL_I_n_28 : STD_LOGIC;
  signal IIC_CONTROL_I_n_8 : STD_LOGIC;
  signal Msms_set : STD_LOGIC;
  signal New_rcv_dta : STD_LOGIC;
  signal READ_FIFO_I_n_11 : STD_LOGIC;
  signal READ_FIFO_I_n_12 : STD_LOGIC;
  signal REG_INTERFACE_I_n_28 : STD_LOGIC;
  signal REG_INTERFACE_I_n_32 : STD_LOGIC;
  signal REG_INTERFACE_I_n_33 : STD_LOGIC;
  signal REG_INTERFACE_I_n_35 : STD_LOGIC;
  signal REG_INTERFACE_I_n_36 : STD_LOGIC;
  signal REG_INTERFACE_I_n_37 : STD_LOGIC;
  signal REG_INTERFACE_I_n_38 : STD_LOGIC;
  signal REG_INTERFACE_I_n_39 : STD_LOGIC;
  signal REG_INTERFACE_I_n_48 : STD_LOGIC;
  signal REG_INTERFACE_I_n_49 : STD_LOGIC;
  signal REG_INTERFACE_I_n_50 : STD_LOGIC;
  signal REG_INTERFACE_I_n_59 : STD_LOGIC;
  signal REG_INTERFACE_I_n_60 : STD_LOGIC;
  signal REG_INTERFACE_I_n_61 : STD_LOGIC;
  signal REG_INTERFACE_I_n_69 : STD_LOGIC;
  signal REG_INTERFACE_I_n_70 : STD_LOGIC;
  signal REG_INTERFACE_I_n_71 : STD_LOGIC;
  signal REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal REG_INTERFACE_I_n_78 : STD_LOGIC;
  signal REG_INTERFACE_I_n_82 : STD_LOGIC;
  signal REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal REG_INTERFACE_I_n_85 : STD_LOGIC;
  signal REG_INTERFACE_I_n_86 : STD_LOGIC;
  signal REG_INTERFACE_I_n_88 : STD_LOGIC;
  signal REG_INTERFACE_I_n_89 : STD_LOGIC;
  signal Rc_Data_Exists : STD_LOGIC;
  signal Rc_fifo_data : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Rc_fifo_full : STD_LOGIC;
  signal Rc_fifo_rd : STD_LOGIC;
  signal Rc_fifo_rd_d : STD_LOGIC;
  signal Rc_fifo_wr : STD_LOGIC;
  signal Rc_fifo_wr0 : STD_LOGIC;
  signal Rc_fifo_wr_d : STD_LOGIC;
  signal Rdy_new_xmt : STD_LOGIC;
  signal Ro_prev : STD_LOGIC;
  signal Srw : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_data_exists_sgl : STD_LOGIC;
  signal Tx_fifo_data_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_fifo_full : STD_LOGIC;
  signal Tx_fifo_rd : STD_LOGIC;
  signal Tx_fifo_rd_d : STD_LOGIC;
  signal Tx_fifo_rst : STD_LOGIC;
  signal Tx_fifo_wr : STD_LOGIC;
  signal Tx_fifo_wr_d : STD_LOGIC;
  signal Tx_under_prev : STD_LOGIC;
  signal Txer : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_0 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_3 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_4 : STD_LOGIC;
  signal WRITE_FIFO_I_n_10 : STD_LOGIC;
  signal WRITE_FIFO_I_n_12 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_17 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_21 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_3 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_8 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_9 : STD_LOGIC;
  signal ackDataState : STD_LOGIC;
  signal callingReadAccess : STD_LOGIC;
  signal cr_txModeSelect_clr : STD_LOGIC;
  signal cr_txModeSelect_set : STD_LOGIC;
  signal ctrlFifoDin : STD_LOGIC_VECTOR ( 0 to 1 );
  signal dynamic_MSMS : STD_LOGIC_VECTOR ( 0 to 1 );
  signal earlyAckDataState : STD_LOGIC;
  signal earlyAckHdr : STD_LOGIC;
  signal firstDynStartSeen : STD_LOGIC;
  signal new_rcv_dta_d1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_in : STD_LOGIC;
  signal rdCntrFrmTxFifo : STD_LOGIC;
  signal rdCntrFrmTxFifo0 : STD_LOGIC;
  signal rxCntDone : STD_LOGIC;
  signal scl_clean : STD_LOGIC;
  signal scl_rin_d1 : STD_LOGIC;
  signal scl_rising_edge0 : STD_LOGIC;
  signal sda_clean : STD_LOGIC;
  signal sda_rin_d1 : STD_LOGIC;
  signal shift_reg_ld : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 1 to 6 );
begin
DYN_MASTER_I: entity work.zxnexys_zxrtc_0_0_dynamic_master
     port map (
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      ackDataState => ackDataState,
      callingReadAccess => callingReadAccess,
      callingReadAccess_reg_0 => DYN_MASTER_I_n_7,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg_0 => REG_INTERFACE_I_n_33,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      rdCntrFrmTxFifo_reg_0 => DYN_MASTER_I_n_6,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk
    );
FILTER_I: entity work.zxnexys_zxrtc_0_0_filter
     port map (
      D(0) => FILTER_I_n_4,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => FILTER_I_n_2,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => sda_clean,
      Q(0) => IIC_CONTROL_I_n_27,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scl_clean,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
IIC_CONTROL_I: entity work.zxnexys_zxrtc_0_0_iic_control
     port map (
      Aas => Aas,
      Abgc => Abgc,
      Bb => Bb,
      D(3) => Al,
      D(2) => Txer,
      D(1) => p_1_in,
      D(0) => IIC_CONTROL_I_n_8,
      Dtre => Dtre,
      E(0) => Bus2IIC_WrCE(0),
      \FSM_onehot_scl_state[9]_i_5\(2) => REG_INTERFACE_I_n_48,
      \FSM_onehot_scl_state[9]_i_5\(1) => REG_INTERFACE_I_n_49,
      \FSM_onehot_scl_state[9]_i_5\(0) => REG_INTERFACE_I_n_50,
      \FSM_onehot_scl_state_reg[5]_0\(2) => REG_INTERFACE_I_n_59,
      \FSM_onehot_scl_state_reg[5]_0\(1) => REG_INTERFACE_I_n_60,
      \FSM_onehot_scl_state_reg[5]_0\(0) => REG_INTERFACE_I_n_61,
      \FSM_onehot_scl_state_reg[5]_1\(2) => REG_INTERFACE_I_n_69,
      \FSM_onehot_scl_state_reg[5]_1\(1) => REG_INTERFACE_I_n_70,
      \FSM_onehot_scl_state_reg[5]_1\(0) => REG_INTERFACE_I_n_71,
      \FSM_onehot_scl_state_reg[6]_0\(1) => IIC_CONTROL_I_n_27,
      \FSM_onehot_scl_state_reg[6]_0\(0) => IIC_CONTROL_I_n_28,
      \FSM_onehot_scl_state_reg[7]_0\(0) => FILTER_I_n_4,
      \LEVEL_1_GEN.master_sda_reg_0\ => REG_INTERFACE_I_n_36,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(4) => Cr(1),
      Q(3) => Cr(2),
      Q(2) => Cr(4),
      Q(1) => Cr(5),
      Q(0) => Cr(7),
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rdy_new_xmt => Rdy_new_xmt,
      Ro_prev => Ro_prev,
      S(2) => REG_INTERFACE_I_n_37,
      S(1) => REG_INTERFACE_I_n_38,
      S(0) => REG_INTERFACE_I_n_39,
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(7 downto 1),
      Tx_under_prev => Tx_under_prev,
      \WDATA_reg[2]\(0) => IIC_CONTROL_I_n_26,
      ackDataState => ackDataState,
      \cr_i_reg[5]\ => WRITE_FIFO_I_n_10,
      \cr_i_reg[5]_0\ => REG_INTERFACE_I_n_77,
      \data_i2c_i_reg[7]_0\(7) => Data_i2c(0),
      \data_i2c_i_reg[7]_0\(6) => Data_i2c(1),
      \data_i2c_i_reg[7]_0\(5) => Data_i2c(2),
      \data_i2c_i_reg[7]_0\(4) => Data_i2c(3),
      \data_i2c_i_reg[7]_0\(3) => Data_i2c(4),
      \data_i2c_i_reg[7]_0\(2) => Data_i2c(5),
      \data_i2c_i_reg[7]_0\(1) => Data_i2c(6),
      \data_i2c_i_reg[7]_0\(0) => Data_i2c(7),
      \data_int_reg[0]\ => sda_clean,
      \data_int_reg[0]_0\(0) => \p_2_in__0\(0),
      detect_stop_reg_0 => FILTER_I_n_2,
      dynamic_MSMS(0) => dynamic_MSMS(0),
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \q_int_reg[0]\(8) => \CLKCNT/q_int_reg\(0),
      \q_int_reg[0]\(7) => \CLKCNT/q_int_reg\(1),
      \q_int_reg[0]\(6) => \CLKCNT/q_int_reg\(2),
      \q_int_reg[0]\(5) => \CLKCNT/q_int_reg\(3),
      \q_int_reg[0]\(4) => \CLKCNT/q_int_reg\(4),
      \q_int_reg[0]\(3) => \CLKCNT/q_int_reg\(5),
      \q_int_reg[0]\(2) => \CLKCNT/q_int_reg\(6),
      \q_int_reg[0]\(1) => \CLKCNT/q_int_reg\(7),
      \q_int_reg[0]\(0) => \CLKCNT/q_int_reg\(8),
      \q_int_reg[8]\ => REG_INTERFACE_I_n_35,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(2),
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scl_t => scl_t,
      scndry_out => scl_clean,
      sda_rin_d1 => sda_rin_d1,
      sda_t => sda_t,
      shift_reg_ld => shift_reg_ld,
      srw_i_reg_0(0) => Srw
    );
READ_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_89,
      \Addr_Counters[0].MUXCY_L_I_1\ => REG_INTERFACE_I_n_88,
      \Addr_Counters[1].FDRE_I_0\ => READ_FIFO_I_n_12,
      \Addr_Counters[3].FDRE_I_0\ => READ_FIFO_I_n_11,
      Bus2IIC_Reset => Bus2IIC_Reset,
      D(1) => p_0_out(6),
      D(0) => Rc_fifo_full,
      D_0 => D,
      \FIFO_RAM[0].SRL16E_I_0\(7) => Data_i2c(0),
      \FIFO_RAM[0].SRL16E_I_0\(6) => Data_i2c(1),
      \FIFO_RAM[0].SRL16E_I_0\(5) => Data_i2c(2),
      \FIFO_RAM[0].SRL16E_I_0\(4) => Data_i2c(3),
      \FIFO_RAM[0].SRL16E_I_0\(3) => Data_i2c(4),
      \FIFO_RAM[0].SRL16E_I_0\(2) => Data_i2c(5),
      \FIFO_RAM[0].SRL16E_I_0\(1) => Data_i2c(6),
      \FIFO_RAM[0].SRL16E_I_0\(0) => Data_i2c(7),
      Q(3) => p_1_in3_in,
      Q(2) => p_1_in2_in,
      Q(1) => p_1_in_0,
      Q(0) => REG_INTERFACE_I_n_82,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      s_axi_aclk => s_axi_aclk
    );
REG_INTERFACE_I: entity work.zxnexys_zxrtc_0_0_reg_interface
     port map (
      Aas => Aas,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      D(0) => Ro_prev,
      D_0 => D_1,
      D_1 => D,
      Data_Exists_DFF => WRITE_FIFO_CTRL_I_n_4,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      Data_Exists_DFF_1 => X_AXI_IPIF_SSP1_n_3,
      Data_Exists_DFF_2 => READ_FIFO_I_n_12,
      Dtre => Dtre,
      \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ => REG_INTERFACE_I_n_77,
      \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ => REG_INTERFACE_I_n_86,
      \FIFO_GEN_DTR.dtre_i_reg_0\ => WRITE_FIFO_I_n_12,
      \GPO_GEN.gpo_i_reg[31]_0\ => REG_INTERFACE_I_n_28,
      \GPO_GEN.gpo_i_reg[31]_1\ => REG_INTERFACE_I_n_84,
      \GPO_GEN.gpo_i_reg[31]_2\ => X_AXI_IPIF_SSP1_n_21,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      \IIC2Bus_IntrEvent_reg[0]_0\(4) => Al,
      \IIC2Bus_IntrEvent_reg[0]_0\(3) => Txer,
      \IIC2Bus_IntrEvent_reg[0]_0\(2) => Tx_under_prev,
      \IIC2Bus_IntrEvent_reg[0]_0\(1) => p_1_in,
      \IIC2Bus_IntrEvent_reg[0]_0\(0) => IIC_CONTROL_I_n_8,
      \LEVEL_1_GEN.master_sda_reg\ => DYN_MASTER_I_n_7,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(7) => Cr(0),
      Q(6) => Cr(1),
      Q(5) => Cr(2),
      Q(4) => Cr(3),
      Q(3) => Cr(4),
      Q(2) => Cr(5),
      Q(1) => Cr(6),
      Q(0) => Cr(7),
      \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ => REG_INTERFACE_I_n_89,
      \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ => REG_INTERFACE_I_n_88,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(3) => p_1_in3_in,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(2) => p_1_in2_in,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(1) => p_1_in_0,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(0) => REG_INTERFACE_I_n_82,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\ => REG_INTERFACE_I_n_83,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\ => REG_INTERFACE_I_n_78,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ => REG_INTERFACE_I_n_85,
      \RD_FIFO_CNTRL.ro_prev_i_reg_0\ => X_AXI_IPIF_SSP1_n_17,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      Rdy_new_xmt => Rdy_new_xmt,
      S(2) => REG_INTERFACE_I_n_37,
      S(1) => REG_INTERFACE_I_n_38,
      S(0) => REG_INTERFACE_I_n_39,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      Tx_fifo_wr_d_reg => REG_INTERFACE_I_n_32,
      \cr_i_reg[2]_0\(2) => X_AXI_IPIF_SSP1_n_8,
      \cr_i_reg[2]_0\(1) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]_0\(0) => IIC_CONTROL_I_n_26,
      \cr_i_reg[3]_0\ => REG_INTERFACE_I_n_36,
      \cr_i_reg[7]_0\ => REG_INTERFACE_I_n_35,
      dynamic_MSMS(0) => dynamic_MSMS(1),
      earlyAckDataState => earlyAckDataState,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg => REG_INTERFACE_I_n_33,
      firstDynStartSeen_reg_0 => WRITE_FIFO_CTRL_I_n_3,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \next_scl_state1_inferred__1/i__carry\(8) => \CLKCNT/q_int_reg\(0),
      \next_scl_state1_inferred__1/i__carry\(7) => \CLKCNT/q_int_reg\(1),
      \next_scl_state1_inferred__1/i__carry\(6) => \CLKCNT/q_int_reg\(2),
      \next_scl_state1_inferred__1/i__carry\(5) => \CLKCNT/q_int_reg\(3),
      \next_scl_state1_inferred__1/i__carry\(4) => \CLKCNT/q_int_reg\(4),
      \next_scl_state1_inferred__1/i__carry\(3) => \CLKCNT/q_int_reg\(5),
      \next_scl_state1_inferred__1/i__carry\(2) => \CLKCNT/q_int_reg\(6),
      \next_scl_state1_inferred__1/i__carry\(1) => \CLKCNT/q_int_reg\(7),
      \next_scl_state1_inferred__1/i__carry\(0) => \CLKCNT/q_int_reg\(8),
      p_0_in => p_0_in,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \s_axi_rdata_i[0]_i_3\(1) => Bus2IIC_Addr(2),
      \s_axi_rdata_i[0]_i_3\(0) => Bus2IIC_Addr(3),
      s_axi_wdata(8 downto 0) => s_axi_wdata(8 downto 0),
      \sr_i_reg[1]_0\(5) => sr_i(1),
      \sr_i_reg[1]_0\(4) => sr_i(2),
      \sr_i_reg[1]_0\(3) => sr_i(3),
      \sr_i_reg[1]_0\(2) => sr_i(4),
      \sr_i_reg[1]_0\(1) => sr_i(5),
      \sr_i_reg[1]_0\(0) => sr_i(6),
      \sr_i_reg[1]_1\(5) => p_0_out(6),
      \sr_i_reg[1]_1\(4) => Rc_fifo_full,
      \sr_i_reg[1]_1\(3) => Tx_fifo_full,
      \sr_i_reg[1]_1\(2) => Srw,
      \sr_i_reg[1]_1\(1) => Bb,
      \sr_i_reg[1]_1\(0) => Abgc,
      \timing_param_thddat_i_reg[7]_0\(2) => REG_INTERFACE_I_n_59,
      \timing_param_thddat_i_reg[7]_0\(1) => REG_INTERFACE_I_n_60,
      \timing_param_thddat_i_reg[7]_0\(0) => REG_INTERFACE_I_n_61,
      \timing_param_thddat_i_reg[7]_1\(6 downto 0) => Timing_param_thddat(7 downto 1),
      \timing_param_tlow_i_reg[7]_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \timing_param_tlow_i_reg[7]_0\(0) => Timing_param_tlow(1),
      \timing_param_tlow_i_reg[8]_0\(2) => REG_INTERFACE_I_n_69,
      \timing_param_tlow_i_reg[8]_0\(1) => REG_INTERFACE_I_n_70,
      \timing_param_tlow_i_reg[8]_0\(0) => REG_INTERFACE_I_n_71,
      \timing_param_tsusta_i_reg[7]_0\(2) => REG_INTERFACE_I_n_48,
      \timing_param_tsusta_i_reg[7]_0\(1) => REG_INTERFACE_I_n_49,
      \timing_param_tsusta_i_reg[7]_0\(0) => REG_INTERFACE_I_n_50,
      \timing_param_tsusta_i_reg[7]_1\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \timing_param_tsusto_i_reg[7]_0\(7 downto 0) => Timing_param_tsusto(7 downto 0)
    );
Rc_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_rd,
      Q => Rc_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Rc_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr,
      Q => Rc_fifo_wr_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_rd,
      Q => Tx_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_wr,
      Q => Tx_fifo_wr_d,
      R => Bus2IIC_Reset
    );
WRITE_FIFO_CTRL_I: entity work.\zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_32,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_6,
      \Addr_Counters[1].FDRE_I_0\ => WRITE_FIFO_CTRL_I_n_4,
      D => D_1,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      \FIFO_RAM[1].SRL16E_I_0\ => WRITE_FIFO_CTRL_I_n_3,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      \cr_i_reg[2]\ => WRITE_FIFO_I_n_12,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk
    );
WRITE_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO_6
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_86,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_6,
      \Addr_Counters[1].FDRE_I_0\(0) => Tx_fifo_full,
      Data_Exists_DFF_0 => WRITE_FIFO_I_n_12,
      \FIFO_RAM[0].SRL16E_I_0\ => WRITE_FIFO_I_n_10,
      \FIFO_RAM[7].SRL16E_I_0\(0) => \p_2_in__0\(0),
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      callingReadAccess => callingReadAccess,
      \data_int_reg[0]\ => sda_clean,
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      earlyAckHdr => earlyAckHdr,
      p_0_in => p_0_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      shift_reg_ld => shift_reg_ld
    );
X_AXI_IPIF_SSP1: entity work.zxnexys_zxrtc_0_0_axi_ipif_ssp1
     port map (
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      Dtre => Dtre,
      \GPO_GEN.gpo_i_reg[31]\ => REG_INTERFACE_I_n_28,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      Msms_set => Msms_set,
      Q(1) => Bus2IIC_Addr(2),
      Q(0) => Bus2IIC_Addr(3),
      \RD_FIFO_CNTRL.ro_prev_i_reg\ => READ_FIFO_I_n_11,
      \RESET_FLOPS[3].RST_FLOPS\ => X_AXI_IPIF_SSP1_n_3,
      \RESET_FLOPS[3].RST_FLOPS_0\ => X_AXI_IPIF_SSP1_n_17,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rst => Tx_fifo_rst,
      \WDATA_reg[0]\ => X_AXI_IPIF_SSP1_n_21,
      \WDATA_reg[5]\(1) => X_AXI_IPIF_SSP1_n_8,
      \WDATA_reg[5]\(0) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]\(0) => IIC_CONTROL_I_n_28,
      \cr_i_reg[2]_0\ => WRITE_FIFO_CTRL_I_n_3,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      firstDynStartSeen => firstDynStartSeen,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4\(5) => sr_i(1),
      \s_axi_rdata_i[6]_i_4\(4) => sr_i(2),
      \s_axi_rdata_i[6]_i_4\(3) => sr_i(3),
      \s_axi_rdata_i[6]_i_4\(2) => sr_i(4),
      \s_axi_rdata_i[6]_i_4\(1) => sr_i(5),
      \s_axi_rdata_i[6]_i_4\(0) => sr_i(6),
      \s_axi_rdata_i[7]_i_6\(5) => Cr(0),
      \s_axi_rdata_i[7]_i_6\(4) => Cr(1),
      \s_axi_rdata_i[7]_i_6\(3) => Cr(2),
      \s_axi_rdata_i[7]_i_6\(2) => Cr(3),
      \s_axi_rdata_i[7]_i_6\(1) => Cr(4),
      \s_axi_rdata_i[7]_i_6\(0) => Cr(6),
      \s_axi_rdata_i[7]_i_6_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \s_axi_rdata_i[7]_i_6_0\(0) => Timing_param_tlow(1),
      \s_axi_rdata_i[7]_i_7\(6 downto 0) => Timing_param_thddat(7 downto 1),
      \s_axi_rdata_i_reg[0]_i_2\ => REG_INTERFACE_I_n_84,
      \s_axi_rdata_i_reg[0]_i_2_0\ => REG_INTERFACE_I_n_85,
      \s_axi_rdata_i_reg[1]\(0) => p_1_in_0,
      \s_axi_rdata_i_reg[2]_i_2\ => REG_INTERFACE_I_n_78,
      \s_axi_rdata_i_reg[3]\ => REG_INTERFACE_I_n_83,
      \s_axi_rdata_i_reg[7]_i_2\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => Timing_param_tsusto(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2320)
`protect data_block
EQJYeFJR7G+3dIeGxDnkwUwuvv/JuWq2wORu++gLua4ER65jNXodxlbZCDv5xTS4SCGrd02fMrvA
7Xh86Idz+o05chFBky6LrnvV44jrETMTKCwhKSaq3sPVnJm+MtTjAA67FvMOAWLIN+117GRk6R8i
NKNKDNTtjnbz9aDj/hJAz0CGanY7L7F+g9J2AfiHsitLCaKlUUixfFLgN+Woa75SlJYNnj3ZANhz
dnxqHXkTOHGmESx/dAAGkrIPFm+Lgqj/JwyqAlIQPGT8JVqW8M65RU3Sv5vpkFqNDvNMl6ZP3UGa
fNJTl8peLDBk4hFuz7sxflgBHeClaoP8+mYr+oc8+Lj8RHtot2qhejLA9j+uOe8sJCAvH/jatGsV
mGYWSrd5JnujdbS8+kd6T7rnA9X0TrLTnpMffJAM1NdaEnUqJZDfDXehI2EaCXcDZqhdgw26wpaj
OD8/WOIJUsRtOzsD2uEPOAgJTHdOOhIC5lUePnVsNMwmOc6VeqDmAxwL0WWKuDV36+ret4Dtn8UO
2PsWB6Ly95+2WS7vJT1jrwNrsKY9HSPJXTTZexehkrwNr6iFUt5L9ghGYJ26LbsHuZXc0z5vP6m0
5vtui0n7riDtq0B4RO87rSi5kN4i1EimlJhtaAtP2A/Votl1sPS7OS5c2Dp4C3DdlFc3UUA6Q1jN
z8pkeKfdUqodjzhL6LYyyP1HIIXKGbfWd+jaOCIicNYblYEjelNwSxxJjKAN73KzDphRt7QZxKRZ
6um1eaXwNwAwZP9VGJhAxA9oMFBpmFCOOkUlTO7PTD4AeSy+Jv5fwFvkG2bYv0SzHAg8BgnxRMHx
mSJmj4JAeGpjsCRLUvVLERYicQpUs/BC3/2iK7UTCqI0o1wLx+FS/E+Ue/5FGofqwz2KOcI6N6FN
AwiC719WMiTHP4lESTE/pXsgxuyZXvnHEY9VcKmfigy/Fy9up4Vx3FITyvzwAuWozv+o3aeGF37k
xefbR5WCZWwu4Ab1z7l5K4EL54ZZo4hI6V9poYL6cR8N+qGy5pFupx/U1eexVzex5q+Igm0Fo1ZR
G3PA1INpQz7bRBz4Vm1Q9KbhWcH6m7U9c+agoYUTVpRBrTzc24bYgwG/2TzseK46vhFeFW1sYKut
q1nLEi/JHbAgzS6T/xdx14nU52IfXiW+Ajo1ZP5khtAlJKW67KQIhumvr65OOhLDbp6ggsEnG5IF
SJJFKxpIi8qoNc8uSMcMxlSuoU6XUmMEcP5ruF/xzKtkNAwOTxxHdoYHChbUc18AV7R2seSA23Ut
2kZf1NmKZ7pUJ8/ihk2QARZdJaZPmVqHxmB6cDYnKBEDpU2o/hlYMuCxSgmFtU3oUgIadLAe9+CD
Agss91uRma2PWWKMOMMeRlu7IPWUmtrSI9l5gcLRtumxcbuuq/OYw87r9sG4Pb0quadZiGgmBsLi
Go7z8DFtQEgTqUEsGQJfHRtVLogE8mf5mdBuLLc19SgGiGcgQ2cfIZ4ExZaSH/TfzVq3MDYgsL7I
4KgFRNO+bUJKecxQNd2Tp6qrSIr/AtQpbp1+yNOGBpH8QVJvp21r5ygHJy3bmpdassyAKWaC5SJa
bM2tiOcmu73L2EKN4uTTCffNUJV8OvB8LvnCCNGFu6/11Os2UlNsacr3Lv3ZxJGpw8kxdg8azHw2
sVk9/FkNfSzwExJAvW366uPRWPQzssxYchU8eeOA0PXGB/FKZhg9ka5nfuCk/X451CJj2CCcvQQy
L54xzA39B3BmcdbAq7BzIZRjZbXvWRJnp4eDavvzjK2alfhnkZr61GTgIGTf2JErg1urJLKZ5+ZA
3QEi50eRA8LXS9pTsuzkR/gNKRbtwZNC6TC2MuTaxMTjHslzgf4DH4HIonvcBgNXST2YGGCHrD31
RX4NykRryHg8q4RG4XmIOVqfD5jISkH6bpx5eAO8BVQ9qNOj+NoaEQrMWK7OSwkyuDQTLT9Or2ut
C/nqLOZVom6fX4AMGCAPHzYVF7INHJsQrJ6GMuIkVR4dwYDbKlJmQGCqv7LR7zB0lj1Agbystelb
87eWqqIoLnSXBlh0zivqxQx2DPVKZxOyKtBtTD97VX46B7cPJz4YbrvKTGPXfgH05avIll2T86bp
tA1Vk55Giguvk9d2qIpYS3TGEMBEHr6ETPP+1VRa9gO7CvjOD6FP3i9SivHmo+7Z/3sD0bDdyOf8
56u0fMWXDGXBAzoev/2jpop4tJg0R9LN1CHXTkbCtqXsBSfx+TMRMWun1LgkuwzdCW5rNWuJY8wD
5t7EYTK7YOrlF4J62jJ+gS2XV5UZ7+xVgGvjBavaP7xGgy6g0Huq3cf7yvql688+4z1NJhe/Qkw/
x04HmlChh6Ofn/5GKi1gj2OP9luP8oD+mKAj/JKkp/sojGDLNl3dVtFgdqr218VK82y+/c1rnvPr
2bZ3MqTgeoiHheAqG4MpMUfNY97r2RyPRJfJppSUC4lkGTa/h7ACVY+OGoMY7oUuL9pnbOEXlENs
jQy3seldFLxd7MYbGZI0nSHwYNOvUZHGY6psTxmI5BZ/sqaF6oxDOewGlJsXs5YGYV18OSpHVfHM
7aPO+QuRJQm8NswWLbzEnEWNMBIh9rBmxoRPwF0VLIi7Qr3hSRupJIO2ZecjrL/2CKafNjhqHdqi
qogUqoIDVPFKjFDAzccWe3c8xYmKOKLpMb6o/c4KxhbHuqV/ySmcpcidc61AjwT9YI8jFfB3ysEc
gRX6/HWtxX2OCUFBaOu9NMGFnXM2aG2d85HVqwEKpklNqzfa1/VRGW2eWHSgNHeAHeLLfETyJXET
dTeRj68BWpLrYtIk3Ls1865csIHH4aPhejrtZzr7v3u8TeqFW5+7qGYBwg9Q7Pn9L4EBiRoLvTgL
7b8w36rVxigWOxd8Cq7AoXMTz/HuTAp0UM/eFCexgHbeOmwg5Kq2839wOsA/D2CABYwdbB7+aS2m
ym9XNqgysK/GAqBTNVuNQApxDj9iJvPxK0tjNJwFpsVsux/mbaFHSyYGBIfB72xUDdxBp8oL5I4v
BrBDXjyyW5sq1NhxW2VPDv5oYoqNRN1cL0jSpNNx2yq+8f/2wTsHCQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_iic is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of zxnexys_zxrtc_0_0_axi_iic : entity is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of zxnexys_zxrtc_0_0_axi_iic : entity is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of zxnexys_zxrtc_0_0_axi_iic : entity is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of zxnexys_zxrtc_0_0_axi_iic : entity is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_axi_iic : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_iic : entity is "axi_iic";
end zxnexys_zxrtc_0_0_axi_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_iic is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
X_IIC: entity work.zxnexys_zxrtc_0_0_iic
     port map (
      is_read_reg => s_axi_arready,
      is_write_reg => s_axi_wready,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4) => s_axi_araddr(8),
      s_axi_araddr(3 downto 2) => s_axi_araddr(6 downto 5),
      s_axi_araddr(1 downto 0) => s_axi_araddr(3 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4) => s_axi_awaddr(8),
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(1 downto 0) => s_axi_awaddr(3 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid,
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 31312)
`protect data_block
EQJYeFJR7G+3dIeGxDnkwUwuvv/JuWq2wORu++gLua4ER65jNXodxlbZCDv5xTS4SCGrd02fMrvA
7Xh86Idz+o05chFBky6LrnvV44jrETMTKCwhKSaq3sPVnJm+MtTjAA67FvMOAWLIN+117GRk6R8i
NKNKDNTtjnbz9aDj/hJAz0CGanY7L7F+g9J2AfiHNXmCL5rqlnRvQUabWRembXOLQ5A4hzXekrMB
iyd5w98mggxJOjCraeAYvpkOQjxm+Z+JpY0Rg+UkRpcmmuY7TZXejfCqgfGYTLCn3Z+9zWL5u6dR
Ev7WOCnHMpFXdS6MeEzOPhBmhlSskLwSCcXnoprOnuY9mFuld35kpW8L6Lm/nBj4tlVYX81lKEui
PBXYgVc0TS43oQ4CnwY03sWpsZDmwq8W1eTUlbOArXoudHy928gzSmmCQUBxg3eRIld/0M7zDzV6
HXFp9ICav8I4Kzn9RY6RCd+KCK5xqUI4hpA8py6e8+vNAwNl3uqxDNxaJN6q66YnayEnRXVLHVwE
Ki1gsGWa+jvqSou1VHVJ3VS2WnD0uDVS0T08EDUqleekjw+AeN/SR7AYkOGjxRjkNSa4dzX++ha2
ozrk5IFwjdh0eDvIquZ6TlqM4garltKPHYlNCKcDmwpjPKvEQjh9apVjfdbP2+pWySrQfzBC/POj
RW6DIYXKo5oxE8ubiB1Ink+uQ8+qicsaY41AGmfwnLiZ6hGe8RXbtStrQhfou4jyfoX2dgS8iUzS
CxRMQPtxo3DOrWXoBHYWCXuPFQaiblCsrSmfZ+cAW/zo9cV5etl6WPRWWlYdZ53u2yOuuM9mN+ck
QtijeLXtH9pd6XCGuozPiMSCzcQ+13NY/SCO9Is/9tGUbZCivMid5qbEWsFAIq5iO5Dug4MbNlPd
sY+Y9CsC+n62/fniC/6odCMqRXR8bHpjzok+B1Se085jYOcSU5etMw2oxwrRzcc1U2yf5ZI3ffU5
koNGC3UfSU6wkkhj6idHLwUmlv4J5FZVZ9vegsEaeV0Y2OGWu57enFq9l/Jiy0MCNi/P0zdYJZSk
I4vMqLTHPe8gnX679wWlIp297yYEn8ixL+pUAuOkvhk7xuxcIhBJZZ6872Uca4UvyV8ZnrSPkoVQ
cxpatVvW6VLHHs/9VI6qcDvUD4OpA8Rczg25bL4XE4iDP9I/R/t1N/P1XbwBxnQdSqWa/6Ehz7U8
i5HLNtvbtwHJ5OoabrD4VFSJZ8JZTRlUqIWhVJXnIV4BfFOuCHxGHKk38xlpfLm40VRQ+KzQx6L3
VeqfZYi8U4QEaXd1gdygw0Ci4yDSrZtDE57gd7yVRI08tXdLPtg8Kwz7C8kXGgk1KJBtGsMgiUDO
WXSWcNmwehi522265l9Ej3XtuYEfXTkdUZaaF/rvuD6qahdWpSnM/nd4BY+npfUDPfTLnPmIiova
ui0DeefZKgNaswKyjetMwI26QSYuLXAV/kcJPrSqyrm11xntFTMWbYAP0Fgeg0It4JSHS8EQxqmq
zBXCUmYj24eA69bBqmmeIq1YK72SnkXVlx4CBQAL0YhNgAItnOpnXBes90EmSx1MnoD7+ZDcYVyc
OgrrSMc0NzF3iZQ/5VRsqldBv4cIqQc3Bh65I2M/oR+MrUYTTamvHSJ+2h5v3QBN0X/gzBp8D/7R
weGHYjuBmXEJRMzyLuzJQY4U0VT3SDfzfkJ3XvMpsNOwjUD0JYo95w9sCTMYjjcqi5B5XoscaVYB
3voHpuODkK6PwOY8N5yBHM275anNjN7agIne6WNY187D/oIEiOm8kRR1s4YT/DEkTi6kIXwjasq0
RYIIfVRDzDiFDuqrXabuqsKFKjaV/U/ixuLERCCn05NEZjuTKquiwFBlxATcqC3moG7QQuouY/sK
s/tkzgR8ecbp7L7R/pxkwACPGZe1hI26/eak1Ht6tcSvV05zPKG8gkn33Ixh4rrkkASWq+WlVy4O
6z2nNWuXFeeoyHr85ejiT6l5FcPD/VqL5yqLAJaM3IhbW6b2rFsJ/ymZk5ifdxgyLLoHoa6DSADI
vqH5CSA57dlxBo9SNmdBZozfkgJC1EnKbSWEG1gk1wYeEaPdmsxZJ0a7tdCnqMp+CP8iKwBNgfEp
GU2mg0IUE1PneGyMjvKMWoQ+ecxx73lKtJBIl46ahwj8vO+7jCRbjX5l6Q/mTo9xSep5EiBq6KGL
MSdWXCNixKupwGZEUCTKEw1oKxOiGcHC+4NMu2GVNMX/V3z5EZYBIQLE2bjvDUgemPlgHgM3DW2c
mVmH42b+JxDM3ZR45C6NlK+pa05+JOLJ1UWo162Zl8hWVjrRtZNbKR5PC5Yjgc15JGRJ39BfcDB1
V6xZeub33NxAk3bTDtOwM7HtMrmXLxnvYKjfJo9dp0/yrmzemmkn0GJOXC+Z3Zh3JCoHG+evlivc
ZXhgR6t5LSVY07hIWcrGLq4/V/NatxI1GGG6LLnWknhR8M0GmhHC7/MQW2riOzNXSgvLxGmu9Rnv
UcngJL4uPAecRTyb9I5havcjtDBZX5EyNvgKoltncv5eyR7OlUpZQS+HAuyuLKfGZFFAE70O9uHn
YFXQJxB5NSH51TAcF7V1J1snkB/BbgoMkhWcp54tRMswLh6McByJ77Lbp2aQhP0/tcS9WSQFt7j/
ZUy914ULriM/44aSXvgfeozf8rKjl8Q+7wo1Sif4HxbfTOnPWBcYtLb89R7QUCQ307k7ISen7HCR
OUhQ7eaR7MS4Lwv5Evfulrze+quv/p7RlRcefBfgGr6zV/N1x2H7zbcD07sdz3dNttcP9Lf+a2wK
fSRbVcfK9njHZbQ6tdbXo3X7+nikUC75VlT4WQzXxuaBvLZhJid6KsKvv5jQBX4dMZaw7nS8e1ek
cdNsh9n5Rb+aTC4Ks4SexEESbfLB3MC9S9LE4joNdPpFRCXD0epopyj5nEoWTm1SIv/9zqSiZ3Qd
VRmehVGIEx45+W17KndZuF4zoY3m2WLKlWv2FhLtEdnU4bIGqtXAa1lRHi4qvbMMvVhmYjy0XdY7
Ce3s08jnwPy0BHney9HL93wTuf5hbHCimM+soBduKTrnhR1p0oIHzqTMzYQSMWS4lIwdZ4peAEur
8GNe4GdDdRfRqKzBkhNr01Mjjom4mhTz3dxcWjmzphJ3DG9kHjjp7BArn0yDhAmBkNe/vY0e2dce
wKYCiFRDJcU0L7MtUfGHZFYZG7q92woB5R1MKBsC73tloLG9aiqstJ9QLH7e3UHuy5urBlnArhme
TVswGpJuDcKwDcNeXxtVaRau6kHdiujMEu7SAS+X47Je4s6JZUvUx30JsIueOc1xp+OdFeTws3gp
++A1Ggxav8GKICMPKnqqGXvlmFgFvZ8uy4wW+NmsoKGlNTRnbBn9CuGw18BLhZk6+iz/W89DgjpE
NQT8k+v+mi93tOvNiEae9gxnom+6L9dW28MmGbwjvZLB4x6w34++KvTI0wZYAZrYcgwrXHboj+j1
Pk8Yku8PuLSheqxmsrkQlfCNdudbnOoMc9gthnulU7qXY9cJ4oSNG+NoD2rRTquH2Bl5sm3NAz6c
ogSJjl3dd5lSgtSFSwlHoFtKJejAYFrpYHEYM3hd8kRmDbD2NkPRxXB2E5wKUlgzZPTyZ7STCZYX
IL/o+SzAZSoYWnvrcDQaxCqm3K3SI2/fcTM5XKaI6Rwe3WP5YzK9KEtZPF+UNlH9PnC85yVz4jct
uJqgHKNIHPGhqehpK957IViRqH+v79QcBCoi6OL7dI0QXk/szjv26X+AwmTWMH9TUsWE7xA2Wo8g
FZJ+ffyhBqRNij4hWLizEC7HGvgSnffFwKD7qRsn1Dr4zMtxcHiT3s5Mxe/IhMJjPAsIwgumF5xZ
bqPxOTtnOCAvy4ohZtrVEKWlGEOae8rRLB21y0VB1/GUR4HAT+oQw9yt4lPk9yn3QfE9FFYzTCY+
uJ2URpucE5V0IXUb6s/kNMWsX5EeansvAsHfkBl+7Zgpfoj9Id2EPljACSafPDdijZPKIMs9P2LM
pL/W+sO8MPzkHv7/Ow8huEEvZ1bPBVf3Uo1L3HGI5g/1vF+7SmhURVEXj+f1N+8nHoGlIRmZLBeq
zT9wWlDWwHEr6bxN+zTiHY1kmIsz+RiI58a2fMX6tJiBZmJPTIJHB65a1ntLKvQB9FwOWtsf5QKE
rkrBE94oTVZhhcJQ02E/DLurhhQkfSlmTNvrDiKViO3y7imMqNylDybB1mhQVFTbNpfbcdse618j
z/70Bx8ZsJK/mo5wdq8rKtmEojMpLbhhInQUaIDp7z3ZoJRS9ecaDFVqAxwrNEt1F+dtMA/+Yzgx
8jyiZ5fhEhCky33OBXt/XzeuCHZWwL3URrffcP+QpYyEloLjcUkn5uoG3L40GwVwGSKIAaeMyAe8
GdyqwR/yFMqchahEMQ3LiA/2P2cQgPLQhOfBUIYEAMRXMXR5zRYXyb55Jz4gpyh6aU2J/0oI2YHW
eHLPOZLFgJLYRK8FEWaTrLFyY5FipcfWk89BxRLgBL9HpF5WRgAjVbDI7rM9+RAzB5/tgWNZwClX
YiCSvhqLQJ8x3Jl7U3LJ6BEXD5c/99i7QVA2/iWJy0QV9HRqcp3ApjiSh6bXQbt5AhzYJFkQPybC
ydIjU1UMrLhYXIMFqJtPknxsKB7fO5mIIID8Gs+BR1e1NR2bK4/6/5LI7fWlI+d/N0oHHfcAYmXD
b9tC8/K2yX4AdxCZRsCo4CqR3cvQO2HuzW4ELBiSyqTUlvEZtMaJlRNZEqUATqdPiKLv9P158t2U
AUMMas4zywC159acbazliC9sK620elZro+NxJ+Gw5reZDgE/HoFMw/X5Up9wX8+oqWNP3O3jKpoR
LgGbSL7kecKs5QmCW4fJm27mrjg7+dDbpSAry8YWq1myFOCMiOKe2Htw9Q9V/d2whaYRsMdU23+Y
5K5WYc7Oz2a9MEvDQ/5LzPa08JiB8kv7p/dC4lsCWWvkbh+GuNYHGu396N7LcwZPkqFEtNuMvTlq
RUXtc23ZlzrF1Kmp/8MbOHZ4fXdANuOsvf3scWblSPI+MWQ58YTwReTGEVsj1ymAxwY9q0+2dZm9
m83ER8uYuO9nKTQSa7ZJz39uYhEMXlOFZzofhr//p+tAOBAo3aKHzl0rKg6dZPFiiFuK+QYhM1Iz
0iu5oQ/BumnqZlt5qMLKC5dltCOSWyJCIiJ3tiYpDvDMlw/k2Ua2tsSIdhoYw6rdsyHnX0o7RRbe
zKFL6pU7YNk13A+shTgCTf3lamt822B/+eBI3PVzb4tmwOZ3PJUEmiJk+V74FrF8NGaI7qYROhvp
g/eixqJlYcdZUiZ6y+mszIpT46k2+tKyJF7X/m5kTr4G7MkK0CEvsbdlM4HsyLbKQqLYZBBKBYR7
+MZF+OOcpgQlbmol9JOPNf74UmGwHe0nQl+R3mNt7EtudlQcNG5qLISx72TtOrCNhNrsoo4h9tlM
Uf/0u6U9NXPIqHInRlYFu9DCXuN25V0IB8dhT5+O2A4UUes+k7t/eJre39a97gRCs8QDWo9hT2qp
ROu398SB6e9hNHAjbkIjKH4X5jx2kTk37oTSzfy+INYIrrisCzrroBFHtcR+xU5s4/3nBuubJbrZ
587cEwVgWRNHjTskWr1zxZWP57E3an0+CxvkBpHx+PJEh7TLKLKWb/Q4bfitvRVjBuWLMelsBY8Q
9m/+u/UGt26tyXJBWuZMkEB/AnZtYBqE53rNA9dpz4xJ6tZ4TqER9HqHgPzxZ48UdzyB5ci93sBu
7Essd/KWnFm1XBbIh9TP1rc6I/aLa6lTmeqjqJ8oSpKcyaJVlYh9FPqey8J5osACsxpI2BUOfYmw
D1JRNCERxL6fBrrcdZAWxsdsF+NgwAVxFVXm3REx3Nfx737u6/k9CL0vcjRAqyNhF/1KA/ykCfcU
Td7/wvZxLpO8nWHHGo885k7MV6Qbalo7ofD0oGm0jRYznqjPErSDUfOOg9iswpzLwkqcA7aG/m9V
65P9xj732KrLa1WLpJDY2vIwM9keurt/NQc7/IIuM42fiJzf8Ugvdqsy2ntSsmyfBa2T48CPgp/E
mJXf3SyZhskYNRnjtXGSXwhUoBfHqF+ScI7PHeUJlycFqjhrqcu7iqmBeoqcDVQar7gk9TWj1LXo
E00vWuU+jTg2rNjdwvKkDgJ3/GIJm76f6B/oBkpr/+VTF+JjRhX+JMbKQbIkR25SDgl6uFocDns4
Mz3pycg3X/dPEWUYFZR6q9rVQWLH1ZFXs4CfG75AIeIcRT4DoEbYtt3Qoz054yA9C7aXcOtWfzEx
uoskQEJjU3oZJ8T137k98YiQOyuESCcdwkFgE+Ybt46wOLHL3PRsaYGukBswR2M/gGsfp2ItMLq8
bGjbb2hpAECpe6LE5vhHyi/+AiTRLdigkZMOQ5x5tlnOGM5hnztBb/QbI1kuBxPWpqJgY7CaoqrZ
9FFdBb7KKQab42K1ij6L6v1oF9JvEkSMCSIu/asIPk442CYG1xvSd0llium5GTvYq6xljPKKfmao
NutVfaiOK08fMwiAyul+SunrabD0T37eQVS5g7+1Jg7wGqsRksn8xuLcrKXjkioGv6VIK6aVbcGW
XVMOF+CekWFsq3UwYi7O9GnzYsLin8gb8KEOCGhq1R8GIncGdySivqAj9wmBbv3efS3robb3I8GQ
VdlIRUJ8maDGd+mBx7MA2JcIM2Df+mw/1k8nlKv+uqm7wxRryFGlhpqQUUo7D/gWFirJMggDvFCb
a+ecC7WSBvN4QeGk5qA6RzR68d6GiJDUZnxXeO4GROqY28ri8sssszfDAAPP3TVSkOaikYQDeq87
4RlL1wM6ZUAhDZhUIxo6uyXFLFc02z7vA+uZP3ShqhaCK+0ZsCsM0SvERYCHwbeq++OquT8yRqUY
ulBNOFe6Z8+gm2dnEqolpFx3hZon4qSkdqps82L2AfMcMvbFU+mR87C3orF3QmtUeOZPftPE9nyM
F261iN/cMIfqWxG2jj9Dvu52ono9px4hiWnCzNBuDVCa/MbsZf9B/SUWJ3K2bf7624EdAolZH9kh
XM91Q7WdEsIRl0ndJoybXFMDkx+WGM6lOKqRClJtezDvl22YDqntx2htAq5055sRlIXYpqck3Irn
t5z7/3W5sosUBeQ1EPlrXoZr1p4kLccWTFpt0W71tatp55FAXPjWcNkTYUTLVgnOBqf4zhUzDd3A
iIvo7FhHDHOyh/1h3SvY+NQzXC6KWDVhM/4iio/9oAN76BYqkAH8qThEIXcLdbGeUtydOyt5UzvJ
QeiS+t2cFccg6GhH2ut2rRW/O7Y6I4swKyEFQlmdTHj0hDKf7hAPjhgPlfEplwdp2XfylLu1MWrC
F16/KKCcuyzTCDmHwhiaRDmMOoxCWg6sXfmO9Chgg8AWXCQgRkeIfIa5Ow+UifTrrRBbzySIPkZt
OwLMT8zZWcrkiVBZsmHbV7so0Etv2idBSKsOE7XhhpKBsdT5TxDv2Qo6RGd1rPUghLr9UVy2wXmx
km5HlGpljjZeXWBO2IK/WSodn61Nkw3d2r3yE+loxfsg5t3SmgTvflgm+mwDn7iCZQfYrUehv5ZL
PPD4F/usrIflt0gGa/6wcg2sE3APCMqG44+7yUPWY49iPIhq0+WJfpel5up5S3MhDS79aYQf+mLt
kvM9ksWZsP7kCKtr41+k/EpKhEQxwAa3vrQ6dFRRPkDacZU6E6IxN0TFZBAqseQrZ7gQOTozOG5r
8Q+UssDaCFeYsUU2sIQx+vmiLjcscT6btWD5SgL83uqXz+oT54CcsO0MZGIId3OWMiaAQfdqKUT5
BsIlqanc73CDmPxe5kjlpDZsHy5eSOzZLQ4p7DCTwqhOD/HKySUZOrlfpmADgQ1PeAIGISPVinka
zGLpLu9TbDHvwhh44h2XLmTlBqQ3fIwGTXcprEe6vOOc5EuUWf5MCRJVAq5cU0Rp5xiswP+zEd/L
3HFoYvqSjiIPWpHX/LC2ZyWNEKfNxbYDctrLq7ilyGWhpg0W89zM77GmS8RAEKNfkIenPlJA4sCK
ndPYlT9giYSinXnriiGfLwmBra7Ptw3HZDD13zm309lqaJEmzzLB3W1iny7GfX91CLK9d6qRPTQm
vCTiCIU5b0QdL7tTMwftt+qVqcje+TifnRT/TLQdGezUMj+kicIqodYZ4vVz453iCFb5d6UMC+8q
yl6oeFawBgLnV6qBi93wG8I84VmME4Hoo0fRcU/0Y+eQJcDwW/CTNDN+EkT74XOdwhFZF1tdd2pF
oIq0GzDdJ3ed/QbX/9hYDWKIPQv6lNZo/vqwiwZs8qEsVqiebJDjnhyqISPNyZnGr7DwydidVFA6
DGCath0ekl6mgvlUG6Gfc3yfBiJy57Yy2MUdXPwgHXqUNaObJqIJOZOMh7MxZMlQMrYbQX54uPbd
huQ9vnBbeqFGhaln+IcQYk8ESYAdCvvzt5PvyIXpSZETduFXXRYtuykfZFj/6+3LkpimIf/bvcs3
netHfLbqTgjWD1jFgJrjSzQ99D99frKGQWMl7zeCFrfAScGUCOujfXnY2NVx5fCe9+KXBZqBSzts
16o+wp2rykMISPcAuifnQkydIEXPJ46xhoP+gLCX/I1D7NVdUZxTJov2MoXcXWfTHrxZMAt1Wt95
KB/HDo/pexDNTY+OAVyLuLEfRM/NRb6/3+jDQpY6vhobJFxz+bvGXwFrpM/ELUBwm6r674VYPtGb
e4wrd9m5HPjrWwVYuORGnfN0b6BxV78/aX7z6HBflcMlZAJ9P+G46DlBSTLp2HgvnYmdb65xWKxP
8udpNlLfDfiNTe25icU7ovGTKUokgPlF1Xo9TjjY8iEIVm8J0A8INCBGdRFggM2yIPp80soabVoA
TAK8pw0jCpzyQXhALFkSVbN5I+SRQCC4TrwsD/6QJN4YLxIQhgiB9BT0vpIP/mfuYiQsNtffNcHw
Euiemz1A1dmsERyl8mUYTCFO38aXBXVIgUWdbAX9sEcG9AB9AXUXz5gK95CXdNcX6M5o5ZMkuYK6
Ulr6qFxW+NDd15tiVNdPGc9Kov/7mS/c2Kw1WdOCY/GlEw+/Fb8alCyth2m620YwyaU/2WaZbxy9
0ymLdY908OdM2KPmlgxa31JNHqHce1uWws4gQ5rAOpao3fuQV01S2Ix6G2do0OhdEu/V3YuVXpKP
/IVU9MsfzKD2Yoc2M+ExyRMJ2xCbhbIpwrZy7V8SJOHKt2B5hL2YUAWrV7ru/RKTXPyIl/6J6YSA
mxvdmmX0Rj3q3zB96voC1pSFfJRf72EmDGgRkNkzqXYEYr56hW19HYe+UHLIvKMzJJH6zIaUxQmy
3KLMmqpxHe5bt4386CfTgoOnn13B5YnqsATB1wh5MY2pDcyur+iZtca8jMw37Oqr2dprqSU8AJAV
n1Knn04DxnP2xWEaguwW6pJxqOCT7c17EMOs3ZdyoIIzyPfC1fmdoKpsIXira2VLgTyaw2HXx1vi
TtzcNe3OkqapHC1Uev4YG4A0vxWKTWgbOreEEVRttSnB5DZUnoHyfqDWFiTEr/+snJezvPe0d48X
OeK0ZfjL5HSvwaqLNLDH289XctAkLJpKLF4OraPvNelxqfpQbVZOIfKwwDpcJNrvUHm5nGDYDdI+
NqEKjYj6ox8UjrhXTONGydQr9wtE0vtGiwOT2a+WnSYEWkAH8UF9OuEhZ/XyfOs35pEM8VeyMOhW
2oQpad83heoVnieqbtUNtcul7rmO2vXAKwD35EvrnCgLsGmwwwXX+UI04CoKnlq9tbjO+RmzrBUn
M13Z6+SjHC8V57dgXngyTqmVlBx1DbJP3yOBIcCR1tESzAhTcoADkTVpP844RLFVdl3TVzio5slh
a3FTc4tIiw3DBCxzl71Qd8lnC+q/+I41IiuzsBLHnpYueGqBMXECdr5kXB71oMrm0N1dwEbyN68T
Vm+6IY80Hxomv4xTMsod179pzSv2qY+l8zz0Ab9g3gxEjLpPwbsyrG94IOC+mg8OariOn6x0x4Aj
nKyVuM/PalUHn9szJSBi5vQQvQ8fQI+YEgNCkFNQ2WsSU4eDgpX7CjxJE+9QUKgheMO7itskPlYg
wihbNl3W/x2MeP1ggnxd/P+M6T5mR2YwOPc84++r6cKZvcLskeWRnPOaOFsBQgHw21ikjn0xe3Tt
o1lqJgmKQnUAUSJKBxGhSKd8N5nVfGqXOTXvTHXmnfyYUBli1i/v6O5Il9c8DNqk0BKbEu5rVDJt
F0XJ8iYqEPBPgwpEQrKCcVO4oW5ggE2wQ8YWjzjJzzOCBAhnwIcOmK/fOkLFigDhREzLqYmWkEqn
LQhXEvHWJ1wpAKcc+41DA5y077W9Y82WBxb6kZ5Qu4V5pY8YMt/i3B8xzx7zCKseo+TeyTtrMg3O
pmBpgPLh82gYA/lMGNgVJHqXJkSylBgLAPnrBwz68ESGqkMISXJW6Et2gysCIzIZFsQUhv29gpK9
e1/rPd2gKXYC8v98P84A0avdO3gKR9uNE3uo+Lj9xNH2JqQ6/yDzvgDXyLebHcX7Rs5D3zh+twHn
UomvgVrfcNxopvVnCFZve2Nius7wxghxC5cdLgkWEIpowiF8I3yRhDYFvE4A5KvjJKQKVNAk/yGz
345MHtNjKh4hwgGABSUnTBV5XFIzvImS/G7brxmYNUHI6CjWXZuw6XpsjlRD50hIKOEnNbEEp68G
5CHT//FgeJynWeEidjJZJYS2PAF1HK6MKN96+mXjap7D9+d2vLpYbzgW11yf6UESDPoVinwooShB
plNjuSXhW9NPBOXdvtvY1ROm5Pk2c/6JQLzdnsNpfe1PubnbFAox4g9aXQU/Qzohh7uA+I58wLX8
ASB79ud+Gf6nPyIj6AEdTMol8qQzDFhDgYuj24TcKmmDIJc3PbjzrhHo3p7JMNNJKuX2OZu/nARC
s4/yNXp+MRatweBGruHDtbD+TTTPLaLQD1Olakswy+7axYWSWZI5BBIb4V6e5DJVOHUFaMF1DGNm
mKXxR8Idi954533a3BSC3rJWoyXpYz6qTpm/yTiSGYrjQ2N6SdkRQLL0AhOQwou8iwo726iBNDoL
xKVGQRqYB+zp4P9Dz8lnm5lB38Qut7IKGbX92EqW5TlHjnmxWG+766oIgPVTsQbnP1nVvV7+U4/q
bIjcT8ekZh9SUYozjmrOD8m00cNXMQ2pDurEqWazB4+5LiFbn9Lzlc6Oymj82nAcFH28IRJK1dEF
RL48TUB24/iNvYVzmJpRbwZpenXK8KnPxjEBeof+utTzrsBJqogvYbw0JPL/NrxKlROSFT0MDeXf
GMbmbwwcpHYYx+PFQiH7gdAGlN/YUNjSau2vq5wGfqafzYiVZby3s6KBdtAM5x6oAzTttOGSN/V9
v7PPaYNvb/d35qFQsFgbcEyzEPVQuW6x6Sqy4WuD7JCzzMpQlmRDbxDysyRIXpfuOOac2miyJ1Au
i3XPVxknTyFbqHhXLtJHS+JKoq9z2E3Xdz8AulincEf/3ZHi3xbm6WZAdutmYFx+U5Qaez1QtaEt
afFEJm+TdkGzUa7ZW7i/NI3F30WkpoGutp3yfF8YiWse6NeaxtGYgBKooL+Yyb9DKOUgdaHpt9+G
xH+RyLFQ7A+vWxVqLVw5L9RAzP+Tc4D99y5uSXWcecCKVHD7pLnSaoM+mVW6qtxGlAixZWTPDb8G
pORgnYtxomttx34Zef1HZeUSOBaTs6MVJ3oZRRiBJOiJ92j28wczX3Wf0xePIe3E7Qi7qxekAFMG
ZsXrt1ssxlTQvnurP1sE0bwOi4ln8ekCYBGZiJav1Z4vZJaZPhN41YpOivHMU3mwTESq9B6CL9lc
eDj9j/8pVaepEQKfhJOnZvVF0aj3vMfW3UPf2eqeOGf8lf47EWC/yhofWgH01dZgmRod1awU3HNU
02YyJLxP4CbNnEEwhK3vg0LpEj7XyUAVSX+c/yAxfMChKNi2mSQxNu7OFXWn0rvYdMb0B+SUx5BI
Vg8RCoFkuPJkikL1A8sAK+IB//PUHNuPYIa4OE5fhPZYA63CvPZG2l5Cr2FL4dlPUaEfV+q4XeSd
r68T3AJnG8mkPIY99XClKf+8zAb8jaVL1rx/N54dSGNhtDSnykyxno3uPCp7W815kzQMw3hNKN2H
yK7XK79xTMANqwbfdxwlbMEffg3GsxoGwLxPvQLMWgOyClXaFHyz+u8UXhi1H9tT2CL5tudSace/
/YLVAGfZc3jWQYsr3nLbYgSpzpxCPeh4p/ipZeBFGRGvoyjqNVvjN0c9aytn/MJr6XOqk5YW8W8Y
WgAYOFJqgkENvH03H/zrtt+hUylI7Hm5hVSFJPg5TQrh1ptmaMioN4hVeiaWkTVfoRB3WBIWx8R+
41mhkVFT6t4v/ZCKYN76X9QyX7pVPUq+rIl9cBLFanW88MgPgCCYU+OEkZq4iCJnV+bQ6XZJCu/S
da0xaeFCkMgmsy9qNdducH0M5XG2l36i2NUEUkZa4iJdv1RrDulw8vJ4ARD/HNOV4YzBOf15AD7m
MmJiN+si1fRzQAJ+/iwUtyitgqROqAi1tc1SUpOm0V8B5ZBrgl1WrhrXR9kONUkhHxoWxlJxVkCC
Hio2QAeYixYA5Em5VF1xrLkYX7BHVmqMsP0Xe/TP1FKIv6mABqOnlvbKQfAVMNOf5Np3CF9BQZE/
/44L/Df0hL2kBaczUXf0wCfg7uNZYGRhsiHWLKj52/r2gE9LDZZZ8FtH0XfHpB2SrSV6u5+4VBft
zsoUcHEmVcCCdpJs450C+b22bccNQuUZrI30dFqmWPTeFE30NX/P9lVoqpLm/WAJJVJ9MPyfvyFI
8ATLDIemyDrnYtd/2zy4OAl9lc1ucz0GAdF3IhOTOpq2k5QXFK6R1F+l3AwUjS0d+dtHkqmoABde
mAo85zbhybjubsk93Y2oGMwFYHi+5jE/W2j424ZgVCI5zn9zfoG/ttOG79jsJ+mHx5feK8RoNIMf
JZjbvsv89xHc7LbaESDpXimED0HnWQoqf10y5vIqm7KldXeKcKGCUp/3TLrGutrp0ej6Uv3qlfQD
geMrwzmr+KiF1DiYueqZrxBtkvGsTcR/VMRZS0fov5MXxOETeKNi5zpYZLrUWdyTO97Cy0OuwSVW
GnSNdDxREJgJSR9bKokI4Jktboiwm+c0SnW5rTIWTmp8Gkx3wPx+JOlZVXi5sKigu0OB1aYkSbpQ
rrH0PTaIkNrSJzPYJjyjXyWvE82E7wZoHejbARYnWbsFvm+N5+v9blTsePtSpv9HEcwqGzcoXya0
LEJmn6fDSuqFOTWuI2QMvnwQpnV9Mv6VNwOI4We9I4YHpHDvKhuWK6QjdDye7f0kCIz6946EWFTm
fZXKxgNFw4zPrFmsmRntfhxdlFWyscOhhWHUNn2irUl3T09AMUv1ixuun08mtpsfW5AdDn8WdSFI
XjPmlk7z1ciiwyobXGocMUuvhm/jqoHqSPobk4YIzfJeKSJU620jKVHWZm3iZ96TEklOpFosnquZ
aTwPgsCQyyueV0DdX2DwIb20mxDrsE5CI7gLMcwr+UHUeeftzt09gpi0vtPd07hbpP5XL++RLpL8
s6NSQs67uvYalG7eP2CJGvCVgAAcHFfS3IgOg5yocRrassxRAzrSg1vozzl9FC5KlNKq3xNXfqqt
jJ30Qw6bvKsjDojLMCGpFlXeEcGZGvYJfwDFsDM9GCCWU9p6IjnVgP70A9waOTzK16JWa2FfWyZ1
Dj6EDcbkCNeXwqBT00+bM4Io2aC3UfktUl0HXOmzE+NtNOMisghjxCwg2GJLalN7jHyW5hQh1mq7
/gbTgFLHuXsjZjYC6WiFYLlO53aEBZ9Q7jVmJVXrN3MBwTj5D0NwSJ0AdWDRZq6PfA9mwETZvG2i
TMJmpMRZ3TOIeM54AKw+hUX+CKVixML1SPMjToy7vwq9wVJfaSAwzOJGqg5+zp0obw3l3ZLLl1QZ
NPFJaG91+NsgbHFRIKOyGriJcp5xYWGmXdMWSAS47cpfZwEQjLQNK5VWX5DemldbxGGKmcjAa0f7
+8DbGqPVx+hMkU/WwqLqinWkywpOe6fqn4ASpq9ktGoJwAOevyrdSbD8RksNJWIOZv6iJCxk2MdC
2Xa9YHXUFEbFlAHZjrUoxHmljjE2xMCtvV0hK6WhHrfkzZ+o10T3LPG71Ir4oZ0TSnelKc0C15Fc
ZwysNslUlb/2MTJKGAw6COwk8/bBtEmeBi/aWwOuvrtbb90bteAf3WzM4U9ugd/+JsVF9RWSU73L
zPzffo+N+KWmX4x0LOCUe2OAfcuNQCZhQwtaQnXX5uU2OpXZAmL2toz7ZaznoEA4oofH0O9FW27C
ez1D1WFj+QChO4JrdjO9as4sBe3YadTduE/h9VSePzD14jWBbf4lsD9y2WuG4CUc0rTPeU/ENnYI
yjpfgC+z0NfL38GLBiLeP8bG08wDNvqQUzsRmNQEbZnEtEMDOVrRQgLEyfddg70aV9yaWQNET6nb
4aSY81s7mrLkjgPfgP1gP6o8zPRyes6QkTqun/jeiSFJjPaa+Ac6YXlrSdFfOhKZ7L2pCCNcLMF5
V3E6MYilLAdkyMd95MNnLi3t0ZbxoHdB/23kSWv7Nl+IEm2o4MbxuBAltYOFJEsMkOpwwM3hViof
h3qqE7DAIEWJr01d48/5C8PLLMNu0J1Zo+hw/twzxMkSrwodwMBv74YYLQ2outTi3qYZKtYSYhO/
mowEbb0OVNrD7z7ACURx2rq33DSPT+sOOrWC1tF1oCdbJ3kZ2olozmdx4Rtjz9Tp8FWCxenWt1rn
fOLPXQQKcXzC6tWniBFSJ+aFPHjTGC1oq0Qojidb4tSn1Q6ixBcjjPjsdW0ewKStUx9a9a6JhZuZ
7Y6/STxmSK8mBPKNNimdG+sSiG9Wylit/aGf/Omq2PJa2TyrH9xsiypPFnTGlSGO9YgXayClwEde
e7v1UCcQIKyOtY/qLzr14dNYbr3wyIk+Wh22KzM2cYN9Ia5dxzrx24jxWDAXcZ1ZTPzDRtuWKmH9
eVU50MbrCgkuGQf9NjsCh4noEJv1GgfL63pL3gpd/IsYMz8ZJp3JUyx6/rONt4dP9cR9WJN4CSeq
UaPP2iUlTyPXltUPP1ZvPZYimv2SmjYmdSuoWrQOGLqZBywfFySj0huOKhXTpbk+AjJuwOILuGxG
lgBUxsYbh6Q813vPGmwgF5aKWLdFZehrCym2ohb8x4O/BpcM5AC4eV5ohRG0r/1+a8BQJMIYmGRP
nkDYYZWL9OPBhV0IoNuus7YsCG6tvFijC1NSJfaGJws/h6BK62Q3ZcxfoxfPHn/xjNwHRrFjfd9g
pU18hKTFFVTFX8lLm5XdERtKlJbuC37lBHov2YNg/181XqNaJcowx0DlBi+xL4hQic3BTlws3bwQ
GnHjQVZmaGF753/m/EvVAtsVeImLtH+qErpKjDvksk5HamspPlXFkWbvMnC7NxUvdx6lK7zLinZa
AOdKwjvCEfbZ5MzxYUSOchGMwBRd9zjxIT4M7WlGjXixEGOwNfq2qsqLmWXS/1cOfJi9yDu2ppKm
J3lhPSawM/IjIPyn1BoEInYsctSfeXxMmZuC8wjAU4VEv1U/3daJoEW2Hb84VsYIcjxw8SG5jqd0
riZeAnW8hLJwUOvsqjQOPBuZKuIBsUtFy25q7FYaQAlYKBbVQ+woNBlVcUWYhDP4GZJrJXcaYVgZ
1MGTMbmpqvcd9BC1+EJMfexqr92bm/uZdgvrQjWKpsjk2DRA3TsXdXBgcwhPq+JAyVewGgp8Dwch
eU1qwFhdqmb4KHcPc64ft/iQY9xdaaFzl1bhxWnN59I/LXpPKUD8btfHY0T0cwHGx9RerzJiFY8k
PZzxiSe4ODvgY1dYjUWFdIZpeDpKmCcPsgHBL5YB2CcDuvF03y+rID1Ul8KZ88RIt4Gq+PzSPHxr
LjQ8Cls7X1cKJxD7JaG+/qyOzQ2X/3MGqkAqjld5OJ6uOjkh7zvxinNjitouNp9SeYzXg2JxJJkb
RYGoLT3NXgnj+ZeBAAZwus1aeN2AjcOwfk/V6j8VWUyBUVrsqJfaTEuQVhruLpK+ixQgDhoLG66C
kKX3F+isvyUiSfdQ8KqieuYPvfQXCUsQUaz7vfssBaEGeqjcnAsj1hcUie7Bcye9s59mbfIg71JE
rhqkIsa79eUPmFnIfWvdGlwTd5aNgbbKf9w8iVsj/6qQlhNA2AEWVaRV26AX9BmBHUv9f8jgNuXc
tK11TkRdzAzzGivnxRHapwXwqDerfBXVrTEoH+e8ix2UqATkUnTjwN0zT8o1t1yq7BBsHK2hwbZH
aSuMu29+nlAFCauFh0WS1gRb7piCe4vevSb98V+eobBrsadm37hUSklWIDIuM13R3dKm4y777Q0C
IFGtM53SSl5CnmSRgLVjlMeYeNRpYWnQ/y3Dtd04OGCT+GftUJDAYZOUszQzjyms01e9MoqChIB0
n2C4L4j8lBF5/miuaHCy1y/f2jIhtJg9IbM5xjPHH2OlYuryWErzRSn9pkoJO0F6AEmuj1p8iMPJ
d9dWb24N+buAaGIOJpNZ75ZwMSIWcOB0/yV9h5s+Z3wVYSVlZ0sNOQ9nmmluEsjMCWk312j4iBAJ
N8E+MZeYgtRzN76kzLDJ7BUCiiBphmcJvGS+duf+vNCQapJfz9O9VLOKPPe9jO7LwwthICJRASzM
09OCMYnvLlJ1UnBJpZI9Dtbp0siv/MnOWzMPUU2gIgWZdcmpad8em1HYZJNN2DOgAux5YXwcM69B
zZgtin9WQUaehnxSO7NPVL4R9RB9yctpgJp5oG46ySg8S6XL6iZc2HSLqpiEel+r3tAc4hCKwp8p
ZwAFpdQm2bcPM2Weezf0d1lDXsGKPmH3L8+ZOTAM2PxHMNQFagDGh+b8YnpIog1cQdWbWm7AJObG
+WV20/WxWjtbxvHAlOvCyORZGZv3qZGb3J5RnTzcpk7z5f0eJv0LcFUQw1OgmGA4UPKtglBIUhpW
C1CzDkGPZwDhYSyJDmVZkZ1fh67r+VOzErZhGGuEPEvjB6hw/4DjMf5uZQ0IvSR8fPGGkfHu0Tug
oynARlYPzJgnbz+ZduCrOaz/FKQRekcqnSHWVGGRxBCmBDXafzU45TWhiBvFEq+Qgc73oDyG43NH
8zluWH2rk89YIswx9Uhe0xAabQK3QSrEnCje7g1M9q8iXNgbYL4gDM1Z2TNmqzY5/gJOYPlLp5S2
wTic8UrqLncoVQP2sV2dqm+74NdxsiuZNzzEu2TGub4RivE94uP6O07d4hG9z33UpXcYjRFD62Jn
Z7XweiZ0kc6sv5F5zzmxvuWa6fzRxQqckpxr1AYeXFAKIWol838lyFJDlRTj9oTCTM/y4sTngqg8
u8sQmXxdz/qYJCqWHYAzdye+UyEVpT2n50EYOJZCUHzRcL0ctitd3VJQ6W9i/Z1VqkivPcxNoO86
rVLORvhOB5D9rxpF7oK9W04PJ5HdaZy6h5EtbzCjGM7mk7RYv8xFv/4hu9ksebKzChHz7obzf7xf
IGEJbK0xriwAxTmrCbSywrU1RRj6ghr7JxotQc/g8U93ndzVd4wMyuD7cSwh7afKRlGkCWnbBfkl
KVIifZpokZPRPJLmWMlRDOPWoj1F7GBJpBw6K7wZl7uxp+pkwF/GeNTc4Z03O6U/gq3dHBBQX8KU
kRN/5oE+vkfszrirzgYcntx5sI8A3odlTv5se2HKxkP+LEbZobBSrQyxwgigA4UlxxcWg0tlEBka
Ihz/aC/VMmmXuimvMhZSacrPo/I6CsplMzAB/7arJpvZlVzp2RkssJ5/nF4RJfFGvubAWdQHQ0hj
ti7gX11Lza2e6htXXrXtiCAUFL1HZfuj7RNtIzgCNH+m7ohTYx4a6F2oPCEzZ26AVhgT0ZkkOLiO
r3dSSxfuORoy0RW85sHMg3GifmfKAdxHs2UcPdtX9WD4YiwqiXGA76uoDIBA4/VdRkNB7DEMa+bK
sX4IHzIqxqJuH5mxPrFpofzw731a2Ge0r3I2cvG/3sXJGMoEOVWh3538ogPBk5Z1/At9cy1inEzw
MxU3yLFp1K4zA7uvXqij4DrKp4+iJ/09tQGu3zRKwmtIn6ejnuOGsq8C/shYhpyQjmdZ9XkUJvG+
TWc0WfFksmo5V+bhsZmHtkLqs+jWO2axA3axRRKuFpe091baJeixFwRDI+WdPA0dIwo/AFU482GN
TYeSbWoHz7XKyjR1dWImVpJx4NEvV/v4BXvWY2cyEuI2vwzqUPW6HAr6MVkGT8egixR7j3GxahGH
CUmFIplK9w9dLSgfjql+DO846/OndAxANg4t6lTsf3SUlTK0rUmKTfYljYOLWem3l2DHWfd9Sype
35rI1KarepNuV+zxJd/6XxU18mSTT2Sx+HkzpqpJik/d+Q5rbOOXGQxPKOiEhwrzDJ/r23A6ZHPm
VmEe/U540F7M/SzEyMBMV/3rQNlkmTdp5D+PIvY78UaJmHuuopeXZHGd4Nr7ybYG7mjS9Cz+L9Cz
ZswYjaK/mI/7xWM2B/wlReSPFoulwM2CM0t/Ac1utHHfF/Kvj7Cy/W/zjBmbuv75u7Z326trC2Iw
ZPAePGl5ykON3dVoe/WjfY+3UNL2PlT54OZhCApneLW2N135hYmTKiVWi3SrPl+dlQD4wvTmtpc7
ZZnV68lOBN6BZKE49u6pXh5MtElXcm3jqqCbDmUo98KYz6WHptxjOOCYWyTtU+bUrMQfv/wyXyNS
Y7VpPUMHMxQVd7WgGd1mAV3SN4jPEvctjhfqi6Haz8JBC+kVF74MGxIRim+Thy32ZxvzCqxj1ttc
8Gj5BRr2lVw2X9ioWME4j2qRWnjpYZc+hjISxVqRdPRywEX3q5YZZREwnyYBqsy3s8sYxEZgpPll
sRx+6XjIXG2VYQHLFuQRgqgqdf+MlIZYxKJrAKREelh4qdIVsDhQSaLO2qtpM0iJCkjGhFc73LLM
CCIPww2isP4EgcbDswgPcqqo9AAYTFTEuOgb0qhguXutr6fFXd84OCIsq2oi0JeYCJ46N81PGWPG
hb2E6k2VUgNKGvvD3xV9tyawBvdMZJchqdz4ch6BfB+rbUJ5C1Y6WDL8FEgUHTEhkjmWUO2hcghL
rxjWxaLpvQWlebP7PYBVq6OMp62Z1m2XAjfFKo0XwENSNuz94fnK0HNOMcTCY9pI1MwbKA6peHf8
38AbGwvJqXbdMfyeTfHKYnT3og/pD27LmL8/6RkqHaaIq4WuiT+PhkHqeult/4gtvMmDlan5u+ll
olIxcFrFbzh1nqWut/TNTgUXSFYttj16OQBdHaFs08Yr7UH7WZxcbGzpyigyYnPMldSxkVgNXcYx
Tq7fyepuo5kLagHrcqOGOUacxUH5xgiiocGd0VEq2M9SoH5W60nFRDQkf5JQi8R3LX+G7X5skBRq
s52AF6DCc8QstCJ72i3ezUbsFAgKnBGr6xg/bWSXYhbWQDZsrx2qKA6/Vi+7jCsVLprelck9ThaB
sFTJ8DXWV4VSaINdCIZRkLTRbgz91QDkN+NjK+6vh9wJM2y2P9Llh7Xkt8Uhd1AUCqfiduVnFSvZ
SMLmylOm7wD+oZwxe8wxGFcLi8qe9/DMWvW3Jh3xVELsXjvJ0VxJZbDMAUsjgSZ/SxZnkvY8EySg
TYf61GY7iXclhlSXvAB4rXm6PtvP8jHQBg2rhHsjcwjSJYg6WSoQYhhMPlKqXJ/QWtzLuhvfn2PD
+0eqcye5JXIirfBNcBH7wsGYjLsd+m41q5dKtFfw166vyK9dL8RQWBix2eJx/L6ylj6BAxkJMjhH
iuWoFsYYGA5C1gcuZd8M3HZYYXTyY9mduj2VkGlqckoW9pmKIfkIK9S/4kSeUwDEtxMTVQzT7TVr
EnWPZEjyUq4jKFoy+NCuPbhM8/XbJBSx76BOZLTr21dGAR5JVBYgUB4zEQHRYzIQm6qQq0fM+Kzd
WD9XRm3T8nytAAoPSuTI1AJXVErNsoIdJ4lYkjLUjwCst48M02TBhxNBmyS6TA00RdZ/45uhMrAA
EQfc3PBr85sKvJAKlQSTRG9TGo/J5lF7vUWPm9J4ZPhCMd5pBDMvD+tIdS2N8BftXwj050ga6m5R
Aa3ZTABeSe1QsT6ehf6qN5NA3OrUC5/nefoRwcYAkpWLjA7Fq9XgwkgRwv6S5Cd/LzRrKO//3Q5o
kMfvY7JpaEsn9QCOdQ0mZ2IFN3lIevCUCKuUJc3KaV82mz5zZMRuyDseP/qmEcSmtslJohcPoZrL
tE++OrGwgstPC0w8M3ljJar9w4pkepEBF47ma/HmGQPU4QHm9SpGMf18dWYuQjQxl7Na5VHaJA/l
CmxV+ZJrkvGa2Vpcglg56hcTBUiV4yzZdmKu0Yv6JDFRywFsk1smmlfhrX5rJy5jHxpR4ARDd3++
06GmPf6mHFW7xQGa/QLZxMz1KA0SkEooZboQKnn7BbxfPwN3y81QqxOpt8aFhgCPc/eZrWA+u+c6
Y440O7uFybPZdSIoYx2pltXJJvQapVUkdA1Go8+Vgf2+q/gxuiH9xuZV6WoIPuS0Wz/Rfo9PzmB0
rF3Hs/qkiOJBVTwx3DFqhS9CVHRcLlJa8KxCX9XdYLvzXpqoIYfygvw0Xk3OGHYmeDnAs5+rZ0PQ
23jU4YQZXssMiZ4NGJuxSPTt+l3EiaApJqmMA+aykU/JwTqNYXJmeA8ym+4+CwLXgEW5wrvW6mcS
JTUUJpKo+sD5NGdcbi4xk2J9Fr4ZzSqxA3BjUtybpYID+7RfqBXnbZzU1mds6ipsPcRdjx4VE1vS
l3q/k0hCIyh7O64XvVrqJ7Q2nxTWdlFHuVpGHS0hQcrsbaUqPhs2A9MlCcQh6iaNwyENAQyoIzO9
rO+T/97LHdqem4QAsao9qr1ghQPUTe/FcIVRQFE0QB6NbBMq3QKTx6XshIEPLX8wQSptC8kys4U2
7euXH3am929id3FDQt7l8F4mTkv9UpWuaUBS+PBvZRKAy/9qE9yE3LZHARhj81L8Y4hss6+ZaFwY
jRhgrezMTUVwJ9CuS1PQ0lzR7Q81JgxuFZOGWELQHnlxhorTq5iLhTKj0Jw0ar9rNBXiRQSaQJRh
mJjxlACJp0NUo3jtAKMXwr1NDRNWGgtsDCwVB0zZ5XInr3d2kkptTzBPm+5a7ou/0pg3sZJL2tM8
0fNMORipBP43DgMk84JzSQhSldB58a429/KfT4ZW8QEOCZU/VN6/Ii9pv6Lc9Swd89KmNyPHGLQT
01RdcIQ4qzpkPF4+sFADBqYhep+2is8nIWnXVsi+FCkefncF1zAJ7OEL5cwZrH1n3hX2k71TYTCO
hdzyhVnshaHTWTXKdwpkZakQ30Y5KEiGBs7gouddUiuQXuNKMrNDuPrK2d09dsmV05HHj6ER4qoL
y/YtOma00Th9OrLXhgFIFKmMdMZuHQgIRgRCt75VlwqpgF2XWe6yD0eDAEkkuD+9Dh9FjNjCLgZ7
JdAp8Z1Kw8+Lc+fKSgqWihGSDIVrteIU000Q/Svzlm/efwx15fj0E9wormiPzbdJizz2rLdsRum0
bg0j704bMWIAiUHwqJnPy6TrOEht3nL24V+1nfPxgQTXOW2gRLTTL/fMVCmZRyOD0Mh55E8wtHcp
OhTZ4+xB5HoJ0T8akyHN66/MZnnFLY4tet3t9GoIw1OTjkVVhbfWbd23/pqrF61ymZgtBQW8Aov/
84NAxpJnKU8oTJWfM/b3gzYVl0CDQMDbx4W86L/NWJHk3NaEDcPiLkNuWA1Qpj5OKD9Ng3HQHHcg
3qRDyDGJNZbewrG6NWbrClSqAbNR81yolcysIybPtwTVp5I0Dtar5a01UGPbuWBmD1yyPf/BScjL
ngjKbKMLH88mxGg7YdQNi7D5RwfioDBCbd4AzSIVEL5+ybLbZodMUiyOov5CDd0572tpeoHYAtjd
tyNQJ6uur6aYYkGGAm57zOO/Qd8J7zmdd2qvknLc7n5R+uJdIGnKwrMOfvRlMsfWPPvmBJ+mRZ0E
oAUFdA/rmbnCgHfsBFWMP5+aXjmlqXnq5wSKZjpnZ7ZogjYnAvQnPDzwk5Skvml2izPo3nSZaBn8
NcSfKzk83EjbNJd+r45hWwAilZuWV/oHhj1HbKtjYRFfu/xuTiQsbAJc47iaD7e2AbrwfNKAydtJ
oTaBq1rekP7/BhZS9fYmLcFk1pyyEDTOuLC2VyR5jX2U+MlsC/FnX0Ql2puT0876gkb0B5oOAlOo
Wc4nu+tHRz48wu7FygUfuXeJPUriirUTQQGAtyO8J1CqHi1bwzoSig1cI7I6dO+MGGTT2Amimbsl
G4SSEY0yww0VXp3IB3R5eCP4yIf/uJQhOZ/STuXPP0k9uA3FdPpXNzuzX9LJUkvDJ8mWYB+BK68+
maRc5nw82WYiAyeJT6roBqZT+51HnJv8z+UnUEaOXijTU3EvnnsdumxLtUQyQhRiZk4wCZeyulv1
jNvdUGcUeX4aN3FJnwULcGqbhe8Bjgc5znejRXuKbcEzkMr6IPgpgra5FqBB4j24xFgyK+bqEH9m
RbXe9jm20xqEpwxkRtIF8Sx4ZTWUbcGrVwNT45PJi+mF4d6tba9JRh891D7x6TdrPalq+inS33ea
KKMY8dY1PvseLkv2mEDDFcI5nexphR9/nfsxSbkuxEEicCldLKixbC/MZuOyLEUJToj3QLaAgIQj
DUh94mvPVirmn77Zj05mFLqxFF86Jhq3oer6lIcI7DFBDfScDUVe+QwhuZx2rt34cBx6062xan0L
fCXDVTeWjmKRlh31W1eSvqHydfNwiidUZENtVNg7W3X0UxzAwFUtdv0XmPpuVgfD7qSgxVGZghAD
KdAcjmBcirTsSbI0mmimgvOI2HYEoLF/XjqffWB8J2Mci85n22ykFTCryuqgo/HE8Q4wvZy4HaKF
Q8PhwzGG99sDlpda0BL5Mc40ew9mThLk8KlX9XauUN5CopAezOTNfPi/CmlEU73sYaFabIOaKIk7
0k9U0+uOtEnzERj8c+k+dUbwnDYhJqLAz3NzNtwMdsupV1l4UrEKrAvKWQeg6agv1nmm6nhLzDZh
Al2HRTufNaUG3HQ5vqxOr4vqbsqcNhUdVLiwecuJAADF5f/A7QPjtl/O9khmxoFHLzkuYO4MtHAB
icSht/AgGBJKU6xCywarjLpwiOZ+PK8DvKPsaAG/5s+ISkwfKNsHq7NhgCpT/vRvNzJA8qrwX4JI
Ua6ae+Vk7fqhqWHKjq13gvLZebQ3amBAeyat5f3KUOnCrSxb00CUjY9MjUCftUy0SpWBbn48PtCn
I1Ka1dE62iXZVCojZziv/XziaZ3VqC+0gB7VTJFV6nQ8UEOXJ6Y1aLO8C9dVNA2Uuui4lroKz5uK
5VBkr62L9ruO6bnE8ikeFwWSXohQ0oQ4z41v2hYVupQJdzicCiYSi57LJijMMYhosvhTwH0Zw6UJ
IMHi1vkhKwayMGMjjDNp+3rsIOj6hO41zg5bMESzG+sXdbG18OAhXpgXHdRxTREpZZ+xJgir5k+8
4JikhcuX64aQ2Rw1aTOJQ274JhOg2t+OfeKPoLOPZrf+Z+GBt+LfaZdCQ/ufnmcjlpg0v4VTMYcZ
YSzQnjVGyA/f+CcVyaqDMbSZvm+KRzlSdN6R0IDpixX0DldLtZ088Hdy3zIYurQ24VCQsDnsvDQL
tTPiDvH2Y13f9ivtrwaQQ7JAu2aoMUqfDNh1iYQ8MLqMku3pTdMpJLYYzL9uNNVpSWNqQcsskdiQ
zf8j/AyHh/ckRxa1MY1e561jWZf3+LtzAshjQn56oyyLjbXYsE6pGWsud9SEkOKKup2NgXJB9jr+
stoecUnjZ4gvTw6jQjqXRz+/DB2lfgUeZux3URKx8MbSvkfNRVT2/H2jzYrUZ16e1ABRJPW8gwZN
Hk+OL8MzTEgUBoVxuOx8VgE2TQ3toqA3qgz8TaXj+rpiOJ3JsJcukMYNUJhTP9gQFnr9E86Ugo0K
yFUdP5NfMfjfR5Hrd++l9m5brcjNSKN6SlkP47T1zsaR2GOyhcmofdmu4i86m3hCDDvrYWAaDf/G
HNupjoouzG7ywhDEEVbZCSuiWiMGKEXm57JTDyjc8ufq6LRvjuAWbm05sMXrtztCZNSddPxDiL2R
n6uCfWeHuiit99mV4FLnXDt3DeAj/telALgQdQIlhUPY243IHfEZTSmZXUi8rMp5HvrIM04zPuxl
ikBbgs0SUCrXEWOiTf6UVpwgOPC2z9Z1FnT/W6S8E+zIRhpeLsdrSBBxVnvpn1jlzcq4+TA0WXgH
K4y7FO03b6ArP/b6jcfubacKtVNJ35P16ifMY6FptOryUca7mnJRUvimiCJv4+YGv2NnUsMUqT9d
ylFjUviyQoWjVAd7k20Y0IOqe1WlF0Cr1Z/AM8xY5KCk1oxKUCkrHwuo8+LL3O7DDRIelqeCEusw
rrKOGhgUIKCO6zmjhPFA5R9uNehVhf7j6weT7ghEMbqCaTXBWmzKKSoI0xSRVD0Pr1q0ySi3Bai/
wU6on2WdLaw+NdjQzzVbUazv7BOERi5Ub8ZV8cusjbBwKy4aGxmdb91O8WsVXXocAtwd9f+sDXzU
hGbji0nVqc9D7xhLI8gkMQtuHMSpZtiB38WQzXTmpNRU6VX6JxajiH62W6wM0hF9v/ErjmMWaN+U
pyYjcjxCP8p6XBd7NsK/vm1Gcm318hQv8pHtkfXVUajcByo6YQilaA4vsfAKln1ZpRNh7beULWCc
2SftzP4Us17jeZ7Oo6I4X75JS+AW6rx3l4aFicVDRuCOxc9/DCEPlzCjo7Zn+RK2KJ1XcNtpBh/n
3IDRHxWEkbjszE3bZ6+uQOL/AZQd6R14JWmc7kVEnn1AZnWlnodQKJG21Hcw1nachDVmnI/lpHQe
ADbp1iKTY2i3lUjT1nZ3fz7ma1wtEycKRK1lUeQ59J78+HqIbRcTGevfP9+f00tL/pTdHxFdAqTK
yHLEd8Yu0uqDMSC+jlBk/kjOTsN1Mthdk2PA3MMqv+N0F7Fc04PutW+X4cL/ehjs3YNKD+HibzuB
jMdRF11mvMURlDgLJM8UfgsgA0iemiBt4jGsPP8OKQb1HKY7Uq0GY2GWAuvV2rG7kicWs3XObSgt
0byo/ADmZAKRU7PIUHH2wIU7zevc3iU1C5m1ZAEXNyUboi8fzwUEl9iKb3IN4fQ3r4Wf117lHJvD
NNdnouSqc+D0Pz+mjMbj/v2wkKHpDcN71fQdIYbBX2Egl5wPr1f1lBIofdyg6LpZRXaCRoLcIdNh
G31i/LO1CRxwvW7cj3yUYQSFP/NAM9/Ttavg+CJA7F1Wv7OZPa3C0+SuOLDDkOjI9cWlqdUFIYnl
sr77jjpw9vbxx7kqnln8k23tCxhRA73zg7lBUkFd2yU5ZPOeWW8P2jNxBSc+b1awStKsEgdwwnA5
0cQEfalMLSHEyY3ZW0L+B0Bwi9EyyiwYJUhwoJPyDveT0fQmmmJIp5H7THMB2BFfT7nMD0gjX2Y4
SfAG1vm890Zkp2Ivp2wvxg6PlYLax2bULY/bq2Y3vzkjNiibNf6CiMk42+xObpvewlR+ZaCDuy3S
6WxY04LUvtH67k8JdUEJcIuXXcNRhXZAhg3cKBtpJeNBBX/AlRisrhPmblYPoQai5gWjAXIvdTfA
mtF8tbSOu6I6yiVprRnnPpMI8Flv1p5GwzHQfkowg8hOI8gfx0VP5nt/0USgtlBWpaYixlFARP9x
qGWh5cKeWNMp6LZSOep9OU5UpzJHomVSFhnyP1L0cK9zb0MBm5Tp9a4kmG1dW3yjbkPr7z1/cmz2
wjLxLM9iUV7NQrmgMeZrt7x0p4draAAeCwpuPNZ/e7YM+djxWSC9P02NBELeILjPz+Yc8a3R/7ci
GOFP6tfvySaBOtGhcPPIoai9e4yfF0jgnauABQelJKssP1oqcKVVSa4JRdD72mKL+SurfrmZIF7M
3CsNm16OZrcg50Oi7PN6h+sbBwpOHlpXu0V/pIW9qkdKivCLyuUP1TlNE+mDvE+GOp2prQD5g3Gh
ovDQFu0h913Nj/w4ZJH9cxLZAtF+tdIM50n74hh4r252LbYbR1yOf9jPcieR2ApMZMeaG0cfQ40f
/mBl9CLaZqO2Qqfo/r+KzgX1aBHInGUG0ZqBwrL27mQy2LT+jwch16vgfjyrLfN3YYqP6dyI2iGE
A1/e9HlgraJbEkS7F3xx0+tqxJ/hj+PL0NlfuT5tSLgeW/OmlgrJPyv3aJd35kXX2B4hPq3OW+Kj
K2TarrD/NFek30XmInErNazJX/46mPgWMF/zjm8h+DjxEIZR7BjIwCEQB/PG6unZfKaEpWQGTg5G
cQuhYgglOdYoDCUyUm2O3tZbtqTsnn7BM5ZYWvotzIc1V+0u5lR0brDofRwpwvM57hLu9UULFwjQ
xyBndSBeg1Krzqj1tcPenVS9CYWs56/UOoQZyUMsePhFprvw5a/IIdUnJSo19Ist+RycPgug6n56
Dg+CvYvFkpSrQHVdjty3G+Z8wMaExBxIlNi8ItFtu0Gy5ZrKNpNggF/ge9t7UjyXIg+cT4177qZL
DnpVhKlcAK9DRTVaNnCkmgLXhgMWYfnJHHy4GKHCNTtXZR952HmOh7MGknlYwVd+Vf0D33c2r6Rq
96IrWKAP19ODqcoy8Fhbmfv8ydBY8Sh3gP1LsSUZJIJJSiIZBvWOdzr71S4MTeYJMiVwZcHi5ZFG
kVUKeo60FNv7OJAWnxYBci6eI9fJPqX2KyesBKNrMwX1tsZJCZv+aGlfAuNmKhXuKl1ndldBR2pu
hTY12RaTvUvVDTMnBRui+AI2h+Xj0C6dRD4t/6oPotcrRASi5p99h7TiIGXf12NcKS6SfN+q6l8e
gqQVaJ/8uSRu3q3OJ6IQBY1HLb1c04R586buDtB9u0r93XumMWxaVpERocW//OXed7AVTZKzjV3Z
7EG1MsLGErh0b5qIC8PbgI8vrZNHNuSG0/tgKSSMJq1Nce2NbON5HNA9hLZfVxJf2AQT07K50iBq
/C4Vla4v2QlUukPr33B1pBGcw7Un2mL7B4wLBbarC807nC8qK7HDvxgBJN8zqAAojd0VsQdcRHHm
/nNnl7c58aAkZeClp5I6fWxwHrMDuYoWkGBBQY/N1P+usSwuiwi9/QXPv5QBA7VPW3tBnplBbX5D
uZw9PvOlLSEoAMmYK5c5G2szsLnjsmT6zWsBQc+rdFPSf60Lytjw/iSraE0thhrokAxDiYJd0Vfh
EOTzVWRKLidRRl/qOxb/igrGj3IWfnBdfV6rjVQoV5htAvvEh0XZFSfo7JXT9Gr4pex1mBv6kSAx
fJKElr9TxlDGNNB9rs94r0OKcEm6ZjmYVXdgOsEKEy+g65Xr0uDOhNeC4AO/1isjnv5EE+oW21d5
Fe7sw4oq5zM9QCn8f0JvBk6poum0oS3JfS1up5oHFqbPI9/3dDSUi2qNniKIwcBRc1HyEuzklkBv
nFgZ8tpJoYoHM279f7TPWwy96oYOUL625hyi/0LHiGQvTb9ws8ITIHWOQ2FlKjaoTYnoYumMLtRP
BF7Kwc7IfYcgOjot68CoLAp67kWqYwnPsRlNIaN5l2IVfvgIyBHj67bp/v7fmzNTtnTihPC/mnsC
iL3o+7Zuen5Z9lK4D9kgzjZQekEpjNduT1uNyLUCXdhoVDtVTftLtPY8JaI4yDfMn2XTT+VSDx7C
bdGLsBCX//Ms2VY46qNRat7vzB4d9xZsena5aZMgMQxqUT6xSGGzY98vKGMb9/27N1U2NchhvEqT
5bgRwNRxSXdmzI3UkA8KQtNNz6DTVWvGMlwnxqIf++WcrJb79h3djXmaFOWg7RuCDxs+3v73km87
mc0KMHzXiAxI+/fwFz8ddVGuc6HJzYVneG9kWg8SLxJ0gqm0tu2KTiUXx5zgn5FcFRRqVANFfysg
5vkaLMPY14qfCIVw9yeGJOJdeOQ3M6/V2TgpXuJem62StwbiC1RC8tUpuRruKoRWz+V/9SaWTRTY
7SIM9FU5sAb1QeE2sARrHYppLz4c13/5qrQkd39BM/xLO/podY2j0bi5ZRju7cFrELWo/y1Z5nU0
n2NGGYCBBvs65GEOQ6sop65sGaNtpJr9esGY/BIjU+9s1FD+nQPLJ1pxZ597ubfBbTTkfpfWpAGR
8n67WHb2kupWapvNpAXOwRggKbttMaHIW0Yg80aG7Dd7kK/wTZ9vd92mGQcgdpHNPBb8L4038mKK
KSAfbXst4epMFsDbgAQagma9+QeF0kQV0yOCe92tagjqcDugYBShKVtHyQGe8vBNFx1V3pwRRUrj
LrxLc6egO55AWmOh9Z7nsVAwNdAkwLNxgKR58NS0Ir3oCLV+ZntQrvCqqymptlrBUzX7QA55D7JN
oFYfyEP6UdTSi9wckBjnKnhqPpO7xoJpQ2Gz7L3NH17XHNzy83xZsHuvWmVHzW+ONSQUI61UI8F0
TrmeJNHFhz3zDWRuHDrq4QIRe7L+U5FhGC23FOglFogB40zhQ5cNaDl4JKV829cMT0t8G64cv2al
WlOfM/kJibSdfV+r9hxomjsVUtUdcFej7YBiG/Yhg4bvH99aN9XrYad7uQcnBb3EqlfffvKLjY3W
hFgoVVf0GxFvSgAEt2pXanrX+vN/+5VSFU7vK3tjHJhWmB2WqQQRm2oPACztCNUvPaLW/ORN0XY8
IRhF0lbZk/Ftw1VVh+qogsKOo7fkd4p2GFx3HE968Pnz4WgpZ3iZw4lDJgHANkyCIzkCtp5t7Jf3
3sIAdBd4PgMDJYJRf+bMAsrVp5XdAVM9EA0UW3PA2Mzlqp6XC6E5kGeOgIzmQwnr3qGpTST8f0qg
s32rktwch1mBfXKpnNuZZ7m5jWU0myeToUqBKsff9zhXWvLKjQf6iRAvBzXKbaeJ4fkRq0RKcpUR
Rn0LEB1Fj2mYhc8PoyNN4u5MfkvcovI65tb9OsO1HeyXgyFdkpaWYBviECT978YOX9Vy8zbKp9tB
mvtwLAHiIAkSSUdw9IFPL8hI6zwezfH8moZULw+OzznbXS0s+FAkBVL0PvPZenkYSN1x3b8nzvQW
CP2bPqovgwl0X7eZSJplLzvDA28rYkPzDgg13hJzQZoMipQAimfjGtPmClnFblV1pRjmoHEI7rV/
z0tcYDK/5MePyYoy4y4lA3/EjS/TYI3qgyMm/iItsrULM1IkCtfEb4U5ydX2UQ3caw6oBWqTXjAB
MTQhSVVU3boGLXB50nNrVQmVBvhrPvRzfFpWwEh3JMSUbHflAHKio+gPCzTYaso0BqcRkpwn9br9
bqEqXnU/0PqyH+jvbmPVgHk6PTCmqKLeO14SmhJ8jLlO5XkBX1TPwVXVbl1wCqjXwJexX+MCdiIg
MhZJ+3EA247aJ5+w6FSgtwct9CCKx50JEyw2hkelyaOWVEcepjcPf/SfAk9jFmPdndeD+Fz85n4P
XfNvy/JK0G0yRWjHt3KwmcvN/QGlBxLbMdbiBQJJbW11UtXExU+Qzz5ikcGL/bd07NWMLF4og2vU
a92cR35JCx0NS9KV2dOJHAiecxktIWqbH7nXCWNeViCbYg4IZqMaaZ6EXUHoE5cFxftjLYl2nWtJ
jPy4YbGi1RGXvNJepwkzNEUUhLn9xSIRuPURgpt5HryrGIBYJED3TYHtXhHomYfkPiyoAK/jjzJx
I0HH86ER10+FDVbFEIXugyjbKUU6VQ4s1rG1pRZQiRmhyF9fmFWh7vrnJQ3x1eX6/HGQjSX1D/fq
Lzx+nzyJQnoxMNwYsVQobi752cDRotlto1gpWRCVqkIfo3sSJHZyQGExVG6IPNvIfNjEN0l8HIhw
zkLaWXph5DpDKeSBiDjrUyL3OhE8CqbFb4asWL+RHDik8ygXoUgFRrP3kFsWLFg4qNu45nragRie
EDKhQBCnH2PZqR5+JOTI+8Fyl8kObjSw3Mh7+1cZ+LZ0UCHTpcDijzWQ72SFKceeusSXCDyCuNRV
NpnD2J+due7idZJbB8913gTMBLPNQMQujB0VH2hBEgOTX/SfkBTx1z+hKKqZ7FGB7yj5c1CJTf7j
0cQgVR7Ol0AYgakaxw7yvJ+izVdUdI50i0CPUYuuEKSktKdVfwjSZdE9524RHOHAc4ulwL9q2OdK
GtkCTc//3CpL18fFeHVBQL+cHC3yqI+4crRB+/OV67+6Pt9aZc7Dj9A2WJx1eE0HaL/WoIxnYIZA
X9EFebeM7MrT3+ZXfMd+CwZHN1BwdlXLArTTjRusU0JdMJx15pICHaZ9yat8al5LEeD4gCR+4gmT
dTlUVbORcLA7CR9kSWfYWiWwdbOvRMLdsURfUPTeL1UR/bAG+6a3DG3rZPuSrcHPj5lb7p8es+Yd
9Ueb0UAzAJA0Oa7dTIn5V8SrzLMjt5fHg6OD8nuivWanJdoH1a0klTiM8Ymu1IyjM0e7fc8IVKKc
fMQ75vL03kA9AbtL9XDBliUhOoBhhEnGteyhv8klxO54GBI/BgvlLsYUymfCiH4EruMIiT1LeHTv
K3bk+HJcmYl4hhGAHLOaIZMO2RlutA0IM4Qq3/dGLbELAO3x8FMomyh1lIJpVfw999qDo0bXgTzZ
149lDZFqUi7zEFv1LMeGsGkAaLkZ9cyboaPhnlaO32w9pzrsxd1wfBXUqY+u6a0TB4iqjL6pVrfE
ddFzb/DVWRWg/btYWJz6t1WG+xKNnjlBX4OLHRO9C+CcnOqQzZJXg7Je+8OCGig5cyLxY6C0cQJv
K4C/B8rXXpeN9b9slu9Hoju4s1/hp022Qpg45hbS8aiakiSotLMEn5N6EnZrq90tDFj3333vcbHY
jTM0W7YJqG+XWsN3PJZawqeJZnZ1u4kLmEcAx2J3eCtnwKqL+Wv+6y4RbSZccvu9eOP7vGXPO9lu
AcLGUAPF363TwhFScLWmHwJ3cwMaWsv1tCqGX5T2VrUF/QgiHd88rOFMj3kmQXC2vSbkEZNjjKTr
jvGMwbJ3zq2hzp9icAKUUTH8Ez9ACIcOKN6Fb+7eiULUfGYjpcHWobWApAFc8PfQUlc5gIWYxAGH
zp3NnuqU25g12n0zr0BQiNfRNEqjmGFU34017D8MU5Q7iQGCvmG4FmF+TQboasyc5/XqmVCnRoe2
DK1tYon0qMDIIkgFwMA30jwGdgeuVR6WIAxGoyk03kNxqlRJAQ7wtG+wwxrqI/DFGti7WS6HQ9Zi
n+FV7OUKOZhO/5YM5qmXM3RWWkQZWZPqCJf4s7+nY7Jk6lGFd4SfW5jZf8uNibpwBznxa2NCrZqO
nzWP61ehqOnIuD8DoHAyI02IUYF28u32mRYAVVlEuea7sH/muofmFP9oaEESRXCQJoz/DtCGtJqV
xsnM/DgR8DLYVw4kG7ErYmjNqjKET8oWpvod9db8lsyCBU3fI1N6l9uStJRzEiX/4JCFVB1mJEvJ
wLt6DH1w39I3X1jWVpZmurTiSSg3ngtNJfY9aF7GvNhiyuv5TU7VrQ9rkdGQ1duZoi2/mXhx9oJ8
2+Vv8EVUDyszagkLDuSTcRa7IVSiMptt0qm3IOfGIkxRcpcrlyi2TrjIo0MD7Fag+5sIZSdRFmhZ
FpFXGs4Tic/wzcyGmf0qfFb6j2nl3SLsfj1pqEICbe/kBLiqZWT2qN0Hl4SezedXwvo6fcIxYGci
uispr5VRflfzLeUBBQF3U0ppibw7Qr1b603TspgOLz6xP1HLirjC01pW1pJ87SS3PrAtR14K0dz8
e0ydUVfYDJm09SMAVK8ij7SDssGuizFD2arwwTDZsWtB3ulSbl+qZfN0hUrobfnF7aikG5fJFCgt
CY6Nj1DGdn3UzssAtuqLIWK7zf6GtmBY+0mP5+xO4OtHflEH5FmHExhiG0v6n9YkT602Xy50k/gg
MTx9+NIUkz1vxghC8Uu2/f+hjyQt6KlkkI1V2zFqUXMk1OdojJVTdUkASh17XyjKvBNFhffo15i0
uLjBadhtaiYRp5MjABp9DlsylxbwhmTh0PiP3v7bOhtSJKp3c/lmzRuN+HaVet2k9U5TMSnq2XpS
RCjobTNFhKSQNBtyGdJhEcZklrnvGYrxEfL+0Y6XyrXrcqs1bJ1FDNJI+kQSC0DRTLO2z0E193r3
51KlF5R9ST15YdcxQhu8cXg5UmPKZ9xT8bOV++eGXZvTqTSCp9XoJiHvIFdkX9pmY7Hy6MNYx9Fy
Ip9XRPau1PWe9m8uDaFrf+UJABWUqFGT2Vc0NGoPqUU02eWLDOqLfb631GplAVkwJcL80DiHUi10
q6FRZ3O6GRaDxx3Ec9ySJsi/GKZ0SQn//pbo+UQtMrk/p1JHroT8+/U84mUKbu4NhxpivqUvVx1e
i7Hbky4bRk8uGyKdV1LsvJ/N9jRI6hP1D8nwoct21/j5Bc62p9iIlP2QbFbJXSAwz+4ZsZCe9Bfc
hJ9NuF9ov3j9T7vvoqzERV2JH1MSp/3wmPbiPP0s1hXEyCJTEx477tizh+ZCm1r3LCYMOBhPWqug
uW6/Z3/fbQaK/IE3ozeW5AlA4of+yYtQmMV7U2Y25QWw6UJUNWRSPDAE6CkjYiumgmqxj7dO9uk9
GMUf4NjCjysvS5FKCeYbzg6wiLblO8jQQQDsOnF6BGRXUAuUQNnqzDwi1WA1sz7onEySxSp/4yZF
T358l0ZJWL6ll+QWbHhq6jZfqG4+6O5A+RaO6ts6YILKdPEcszoc8ABS4x4yOEjIhOEyFCzdN96l
fQEkFCP1UGw0Mrx31beKL5OZvbG+tVyQkCHdcdwUTkEBONWogTbvHOpCPpcAX2e8lcLgnwaVsrwJ
mkDR8MDt6W2kiBtjvbwQYp1+qbhmi9AVKd7ZDenlllXITdvSwN6qxtyQg60m7zJzx8/xNwT89/+j
y8PkzLcZipLgur9o0T34u57hr6Guj369r06cQrpfJsoUqyDtryVEyTX5vhdZVwiI9TvoItCEBSTL
IWPJjXqckEEw/8eTgFA+v6vNVC1NEqhLia1UGOiHjuA75vjbUAUt0I9MbV6B8BMhq3Bjyj5+jfMT
5QQWXxM/twSeMFkVxl9ppIpIahRPzVSj8tjwNFrpywh8p1Y6yXLPQXHxPFtjqIUwmTS6MFJdZHfh
Cyu/HkgbBOJYX1U2yspQvsrqDQJshlbhV1aKU21BJjRXRMfSTRD/hKQGog6GK99hBVLCeSox9GBi
k10Ze198H5lI1R5RcoNd7KFdvAT5BsmWOPyyVpmE70uo+n9xkLtESTY/1SfFtWR3jhlahrfnL6/b
DD2GnNu6AREKNTeWfkbxoFqiv1fAGRhcZuqZnWRhM7k1TrWefRqrpXCdVhGk06+cvDPisrI6XVOI
FqLmM1Kg1E6nlRf8yjoRrZsAUHZ8CH6hq8Krx5I2pipQKkLeCxAYU0SOyQXKi2nqCJjyw1piiS9A
3q2LFQ8nXkYwEUjXqs/eFUxOhifPGbfDibaAW7iBaVK/lm5vBVe9zlmqtF3dwbuNCbfVkofreDq4
vWgHSNfCz6U0zxOpUuukAv9pBN5hUW3qO3Mz+HDLPHu9P+57ePExrJEoZJdOMQTaOG9qhq7O7B9W
jhUZEaiVV2TEk/+LuFraHhK7/vfsM3rxua/5OImF8gq0PuQvvDwiSVrZKuVmUvXCDw8s5Y/US22E
CueFL0cyHR636lBMWZgHnMoXLbX7CwWB28H21Gk8k0Cv3bFvERv+UoixXbKF3mJDf/3/PamIazY3
8zeTYbMU6/sSsx1w8SWBUiAKkPo1bfGN8Rmk1SAiCcDcfRqJHySC8P0nKsDVkz1i67unHKa1rErw
FMO6WXzjBmXq5rHL0CGB3jqlD8ZXKXG3/owOJIdmp4D/3JU6bDPgqRAaL5hph89EAe3x2m3DmBiO
6OvgW/vnHQMt8zyI8Z85RVvmmMc88dPUbJ+xVuo3wH/LZb/D6z0OFZpCUITlODRQT3O6Tycj+rjj
KG1qpkKIAkWakYngxCBdEdS+E3v2DlKgDNeMD1oYbFkxMTHcjBy7hCK9cq+O//2XE8G1b4I6Qk+H
TNd2OSkpeNQBrVcMsbpLgx58lBl9XZTRUqUw3x3i3csngath4qX+vmKpGkvSXpHPrWsKvB5N+0Am
HSWsXyrj5rK0gJHlcS+zcgIQ4+roef6Y66AdRGXYaGvd8cjkWjvtktRWMew3dA+mvwa6QH2CEBT6
lLj1mjly5u5bL4A0FFNVsxQjFDld1qv5Efu0qQMy8Mgf7AmIRYjmcGqbOZNq2oQ0YIgOH+Eam2BR
hTN9UlCB9eLw2C15dG5+lpplgn3SmYJU5GYwpWmZ7N/QUXFVJYYkMqhtYHlMioRi3xqGDb7V59dc
uao9PCs/o+81AMTIWuhl5ln5ZEHTXczyJlq9m7LShGfHfpac8wrlHx2fHC1IPXDwSJQidTdOE0jW
JJcWyf8J2+00bvdfT8wOd5nU2wWmMF5femkLLOx1zu2O47po9UEFxOyfSdFqHftwwThOa/oapksH
xdQxapWeXpkRg0krRiwKpLFcQGeYtSeDmxrsetgqaR66m+DdZS9CA7qpdbeX7tmz9/T9mVCMsQT4
DcYqLaFG7YlZyqqzGrmLxlcPFXJFMX5ckqjk/LXQUqwFsRVk1h2PqDne3Zc/4p/9UPAhDAShY2Vd
/EIcSs2LHLgF7g2Z0a3vCNufxEq2eKX4IuThv9nncVihhD5gRqOsPpmIRixLCp2DQKMhC+GL1Uyd
bYiXrveaQxcxmYhZ95vhsZUe/1v3gwO21ir4zSf0O2TeKLWSxKpxN2q+qbfqRdC4mWwSL+daWaVA
6UaiYjDUXQezKyiHMl0mNRxTUaPKb0Ghn8eBMYfjXvx3z0Zr9bx1ZN4Gm634bE4/JWYAEsQnAqUV
s2ztzyMjasplNjrpW8Zci1Rvl4b8XmarPZ3GlqXWQZwt5B4figX7kXZeOKw7u36ao9wnUa+2NmzW
G3v6GiQgqla3E2D/ERjB3+l/JwbDwrCrx2s7wM4IaSen9Ua6j2YHG/Bq19t8PQTCnpWqft9+ZF7q
ES2o6a7bnUAHm/RHThOE2rq2UupCKUM0b9DS0ZEpf1F5z/j931bFpviVTOnfK5w8tXusA7PFQ2pC
3eWpN9xJ6PNhF1tJ+Ln/YF2ijiFGHXfJWJE5oZgHiQzn2YML2RNDQZaLM9T5Jb3GunijJViTGQT2
7IEcvptv74iwxySOcq5jugnwkxPWKK1ZJGXX2z79lQmmacsbOThfK3xmXAgrK3qjrr5cpqrSuvEk
+WCeTX0Z7HtZSeeUDZ6mFZa+LrxMPhMVe8EXFoF7OLSUN4ccNvRVOJhi4oKdvvCDtdhxjXkqZT0H
+E8r1y0EH9QE4Vu11pI0jSt1XU191D6VwWuNHZmR/2mSjDaDxvWxmBLbfZGKzJ8gbIVPKkWF6TDL
YgCkX4wjGtgtRTNKMSZaeyog/a5qpdKh/XZo8YMGza7HARHKlBmxrhNodzQItG19aeya7dfr7VkH
wT+0u935vS+ZQXvr3UKMtXMzdVxfbSk/iFUVtBAZ+pags2Uw64wBsJBlwGKFqBn6A0869Iokt2HF
16xRiQ0DBKUH+q7vOFtLUesaI7QZvLGTAfL9Uubw1Z708b8ZLmuBLlJCagwQsLKUXEnhDgUt/oxG
PaGHd8QICdroYWDA5/5pwmmBRQDBKrDB7iD7zt0OAW8MgnAP0aFr6JMLXfahWQCfqlZrPIITyPHv
ws+c6xs6j4OMDSh2ow/ehm8MYYnAHdtNqwGjVfChVs4WA6h9OkxBtIMUJjRiWXb21tj3WRepGMnh
RDTN6YpooVh9FlTUm55CsxoCxmDidVXGggFHFZJDtQlR8r2lPeT4oY+kj+A4RprQsVX2IQBJqwk9
YaUtOepCGwDD6ujn1zkkyBeOSDS1brC/6/YQ9k7pp5d3Crq5SmAtH+O4ssCg8iEm3zsHamL0nacc
FItiCMPKIX3tU+n0iCqoMoFxvVhNaV6CEylN1y98SWJGrKcgplsiciAvQuNDHh3KAJcWArV3/xEp
6q8WTYRNwqtrz31owuW0OF1quml48FSIBBjVy/88V1nlIw7Rm9/n6AUm7lBhdx3k/bTiu+BUX6r2
LnT3/JFVt0uyNj6khmRcSRdpIwOVDB4T2juqHkuNy2ZQGJijeXWHeBoKwTCGBKIE4+nlv3KmgXuP
OJnNnFQxv4bq8lBMFZjHjSeWJwM6Rj9fOX4RC5oTiV+tWJlZ/HXRdkdSDLFGSB0dbCTXJeclRnDa
pDe1GjH14YEFD+UxfjK0huBaRcr5801ULKgM5oaeajTG4hVYgKT9bNqeimcMHbYzT3yYfFWKFBMy
R7LoaSDpNuBEu8Xgxt0P3xdZHvr//d7RNcTbZLFq7hPEG87xaACOmc5MhhnPI+ugwcV663aTXrI5
Q99kTnJsGASUqpW4WStfJg/Ru4NKChGjPGIBZmjokufzsCzsXYoanmPI2gMLIF6PE6RPzK6ggcNv
IZH1xL7i2WAmLt5FMdaNe5q50kbpG1LU7LMMXZHBRyz8nHoBmnfAYPq6M1PaYZbMt+sy3ngGWOPm
27FxodVlKJ2BKY88ynLjs+wOrs04zplfl7Ph9KS7exxpe1FUj9gQjBOIZ/JMT1cCkFsAxKirVOHY
xRdLV9LABaK1aTftvp90fCqfGJbYJXZJl8Y7STSg+e56i+UMtu1nss+xcdvcEN77S0liuqJvb+vG
0FYlLy1K6nmm1MNqdtp3nIbF/uHPd4/YlcY2fKExHIwkEyuJed48G+8YiUu7JjZv0DYqmvq6EMI8
u7NHFyy/Hnw9MsQhDi6HFxORQcSasU4zzx/gYZWQcEK3MO2PlAbTpAtRxjCdXnOqZId0cGR2ZWSP
7SiJrFvhq5yX2IfrAkaXKwU5gcOGUh5DsISiUnhnBUPcf553i1FcTqXLpRk1O37KZbyHTFVOZWNS
r2R0qNvl9y0dDux1zH27zNDQeMMrJ7I/Dyy7fG8I6GDlBt60w9Lr/fj5UjC1hajsrAXDqodU5MeL
cqrZpP57/q2KPIovdHUrFrM6Iv7+znBKhKdBLPL4iB3o5YuJ4sFJlYt7YEFzKUSw57GHge6mTigs
+CaTJYyo0FQFUlTamXrz5ZYVjFG173sVIoIwiKYb8dvrQl+lkdzlFV+3dWZOJDZiBmPNGlW+PEEX
8x8E32y0ek90Gb7i+HyS34iD0wkh5F6y4TDNL4biKpfw+WT/+Ufw4FhKRFIa2D+XDIhsQ/q5l1Ho
GNWKoWokQdCg9n7XmjUxDbSQIMSsPdqeakExVgpLKkEzeUeY3FLGbJB/QWM4DezFhwVNXGUmTZ1x
NIbIlo/HQbqIDfjKbd1iaNqB0Q8Ez7RAd0WCnwrE0IBQBTIinXjTdSLgYuBHf4wH109JRVCToWV1
DYpWCLzfp76ctoj4WigvOgWrMTByRmkEU2SvoAMaO4Fk/bZKOJwDxHIGginlEoh+AiyjL6xh3Au6
E5/dNtNrxoUZg2V02PRBRyLGkk/XOqhkggAkQ7yIcclJRYFgmDtC9jRTS4Q7sOqfS1WMEGh/lQ+m
Hf3kkZu//v0DpFFAbt6F75wANKwy0Ft6I0woJrVIOBNw0Y1HnZ6BjvDr48A86vXT39c/Hi3iMTyc
fu11wHJT+FMSwy/oneft7Q+T/PrFALZnf7kmRvhBxXHcIcDdlhxg1GA+7x8UggvzLmoVzs2Pn29c
mAHsFaSbdl+I+iuifJFIxl8bxjbMgmddY7uftBEPLvEEC3J0zuGUGb+YRYL8vevgtKQeViYudIY3
UlPSSszlpvfuzk2yhOic9WU8Q75nW3+hQGiHbgg7LszavSoxGW279ku39ggcpLq5o816deBxtP7H
OhwU82NY19I0yr5ULVsgwjv7OPKQ2BFCNQ/IiBMMd/mwzxcD1K6pNorSMWgqDtzZQDLYK0pm27wH
QDuQ+XKiXtDayOi922he0sm6A5T5Z0Fo525sl9x4RqhKITFtVizO9e71LtGrYnlkogxj1l4Cy5sq
udUp6JZotdU4Bpa9kirG77vF7/joi0/xG6rA/owKy5fwYP3zACKIpVBPrRmlqwHtHKFlHDZ3Ca7Y
iptrZ4/G33ZcJX2AQcyx8kB9eRaiawYRBDX7hApzGvBuWB8o2Q069Qalp04Nr+X9EqE7/wxO8WZt
lZ5vkfX2eQSwgJ5YxHNEcm6J7yABebO0e7BD/TOuVuzi+BOcc42bNltVxXTdswBFvYeLkv8FVURc
fYTqA3i79iLPv7WIylUyizBqr/iW0Ui8nfzM7HZSR3V/qc68O8vhEJ1Mp8hUlvHefUu+q20oaISF
UG7B0PR7NTJIbcbQ6yAlVIw3Kk+uT2a2Rz5+36UVtofJK/33m2NBIlmYLZ65/AXEHJscr83OJ7yU
6D1OkcEJ+OFzukjGupTi0/qHVWObnXqiJcztCMxCVYPcKzQgJ77B3yz9Gb/bqOUXJ1gpyEMvCCxS
H1glutdneEscux7y2pav6qGMURKIEuj3niEkmG7yqn5Dh04d7x02pWNnrKfjpLjQWQKooGC8afY0
fZHvw8kt+7i6LM0SvF/vXiCIfI/RmrpUf8JqxtUUhEBjd5afcg5Z1b1zAt44xKHXu9E0klUHb9qI
wamokqqS89W8daavWTIEBDy5OE52gGqjiM3WvB4Fa0jyp7ZM+bFIiUMUMdnPq3h0Cr03pcxo8G5Y
oJYKySR3g2SkLUIH9cydgnFc8Xc8OS6x01jyVj0EmXZiIhjw9eZAZwtiMGbuO3wfAYSRs+I5txqO
yrKOEldskoFXnVy8ldEzA3JqoyPQP+9tr3s1QwXwBHQUJvEpb4YUdkj1nr/cSjwEsoD9Vd6SoV93
NNfH49DPkPH1QYKO5sMSv9AFcCLRsKWqvdBsuw1nsLh5HN2F6Q0W2cd4HTxhl5CrxVqeTtrSKJ8O
GdlGUfnaRmHcnlMiIYP7hKg6mjA9OUE2ouVMQnae082kksj0jPIDaGWDMWfXSB6OYo/JnOePDk47
Iexzg4daDYVNsknS5nv69vwOk1HN/KTc7S7PZ7o8ZyK+5d8gzKINCMiWO0sF1zCJRlTCzDxH9Ss0
qh/hE6vregYasNCTr8cuBAIANE2Fd5HMl5vOPLrK7ydKNPqv6ZDjTgdYcsOwp1Ew7jq+tIJGsUW2
RRQQu8mVTDJgaDLp8m9Eo0r47Pkv2VFYvG2wHJi3GGuIUKebVWrMf20Ip12Khwesvacf2g10PQSn
nQacXGPCjT+Qq+3wU3AHBZu39UxLzojzMeZgrQfBHpTxDlEhSw+U7sGPrOIuGQrzl93ofi4zFdg9
Nq5jegho9VQeumZ9GqLgskf4LjpTL13CRv0pqxt79fjN/SD2DwzsDAjKioiuhtcKJQXWpCySJtRU
A1E0pZVbwiHJR39OLnkEvhzUwWdt80zUi10H+i4LHocLW1NRWeiZDUdxEOvQbsVU+3mBkQ64AKX4
nXcxbC9Q6CGwy2m2kCnuBnvi6DmttEiagnwtakIA7mxTZsCLdZMgeuMmGlZvlVLSdXmFWvuJNpeg
gqYL1VTFkuHl5YRs37UjWigGLDwkOTS8EsEowjFjV6HvuBsAvhLim+dcfjXPP/JmilxZ49QptBJH
rml2R5tLmQWqlmLEHOP+KqlwvMyx2eQUgl+anD6dYSp/nIANBmOp7lRxegnX//TDn3khFMBGks4x
qVvSq7scm22tbV7Rm+R9g4y2NcOso+GmvB/dW9l5fazDGVQXtzhJ2mLJT1wjRlRSNC6H0cJcorNV
YnTHTl/XCdsc+MF70Ne4BEwnNw3KSPUKm4+juHJ90xIuz2OpBjSg+H6hJnheTQvHUDFYV89miqEh
7lG6CucOFQwoz5L6uiJysqkWold7TAC2y6lH+trioSG/i2+fH8qURuYm8pisy70h1aNMDRXFuktL
eXVrjBUabt4urFHr4kWEKjFotA0AzUtswtvBszK1HLcylx1fKhZG6PAVJRKJlZ3nDUkg0prsLC7c
canjsN/DrQcMKNTIULhS/NuxlKhNuLxlaouJHlCHP9kNs1ImKHS0YhnYwHgJXyNt7LFVFfCY2vX7
U1gD5yA3+/8qVMbJMUALoMedm//N104KdVqdRH2SPIQ9PXHCrL6kWGCOPHcAPS6YUY1Yl2RzZ63v
29IKhRwatZJK0gQ9pnkH4ZqKTrGqLpLdRZW1fvWvI3YbCjii+KXlfm/VrXd6mpIucsgaBDtIEqGm
Ak17jlm+ipLaQP+hy2czIH+0HDd/sQQNhjwSuhqA1k97BO1LRuPZrSMzE+Nh7XEipcsiHgmceRd2
zNgKwSeEnNv4vt7kMAlXCPnrmoFHXvqc+lo7arhtlZ8uqHu2NbWNsejeSJKeE+bGIWi88Of+xKVA
vZx6lb/OC5Zrixvgrb/JbRNnU3nKcnymqriUJrURRlDDv/33NOchHohGbbiaFLEl2g634CfKUx+9
3QpOjliNjKlgVvGWqGqg2q+LPKlvAQfaBnivSR7YW9p28I6yLoBaQycdGATKLd2FyX+uw7aEGCxE
A2AsLw7X4SxBPSkU/b2W56WIhOnV/tXoPP+yBK6EFI4t62W/Rn9HAfCnlsEhbQIi7I4j44T8EgU6
7IgISR75csKEWVk2t6zI84BOJh54WunVn8GJzSvKnqnbw8e3ezoTA5LnGQoFFd5e6tG7Pj4hxetd
2np01VkxVqPUiWzgpOOY0opgYsHPEOT7Pi+Ug5uBtabT5PSpQq8ZhlEAyU3Ok/Rqfv0iY78Cxtqb
tDL8XAfvu9YDSBRaR9uRXVyJhTJSiptE6X/e/WFaalSfy3G6dl2TX61Ko+0NrA+9vv0OxTqpvoa2
KYIzQU8YfA1walq7u+lFN26aREUKMuGce5jz3YrSb0Yjy795X+7Ko3OFQe1w6ctl5OHbrA7IrZXg
MwWewe4Z8Ul5kBhptk6IFQnSyGrANZ5LtbvdKTWv4zlTVA95D6wx+QyDZ8qw6oQ5+zDCLiLyTe+C
cTi6WeeIhqyaUkQVnxf6/KzJRKWhSQ6v6n1yEmV5kU//U23gnIY166fDfIn2jVL4XlKIDAJjchei
rl1eDp+I0g4/faJ8ZwMmurHh/yxdgBFvdGOVFtVPO02Fa8bbIpQM94YRlzHZce7VPXrJi7An7hTX
DhaAMCXGG1uyUDKD3agu+4R2QRsutIVBbHJSPf6kOr1xbBuh2vZelgQtKpzC2M739HAc5wkvC4S2
ahfycu7OLWmmhTxurObzVEcpP9lNDgNJeNE3Vi/Wcw4Ev0VIGa+udpHxKdg7S3S1KM1+QY/ko2ja
TSACYYXUAClzHJBlo3eb/9l/HpPb431V1ugdCnHS7Hq1TnoRU3wvKbJEWqALK/7KcqFA8KJ15lU9
ReoA6m1W/eLhMBX8peTMy/SxVmJcGn9CcI0WCpBBWlV+EbR4sUbGBNSdiUImYkUvlz6jaZ3tt2bB
kx9+UQvYXWigFmdgQhAGx90rgDZLkRJ3H/slppOs66mAVhMuzZjnoj6GneAdORaDWoiDFNomyZa6
fGUVYD6ymCAlPMPUbjrkJMhRExu9qivbeUcFIIxAvHgkyh5BSq8FsC8Em8H0c1Nd9/6FDuMtHDc1
RF9HgH3nJ3LHfywWLoWc28j4lURDTETvW/jmxc6LmG4XmePQ4a8CM4c2ND+pzIHuRb9A615G7kzL
LSsZTveWotwZonkPWxbJ+T/FJ92ABvjdd2JGvfT5d5t6mAJvk2towg8+r/IzzyMOjzyyU5xB/wy4
QYVPzxzxukhp45UTCGEi3IUezQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "axi_iic,Vivado 2021.2.1";
end zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of U0 : label is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of U0 : label is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of U0 : label is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of U0 : label is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of U0 : label is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of U0 : label is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of U0 : label is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of U0 : label is 32;
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of iic2intc_irpt : signal is "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of iic2intc_irpt : signal is "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of scl_i : signal is "xilinx.com:interface:iic:1.0 IIC SCL_I";
  attribute X_INTERFACE_INFO of scl_o : signal is "xilinx.com:interface:iic:1.0 IIC SCL_O";
  attribute X_INTERFACE_INFO of scl_t : signal is "xilinx.com:interface:iic:1.0 IIC SCL_T";
  attribute X_INTERFACE_INFO of sda_i : signal is "xilinx.com:interface:iic:1.0 IIC SDA_I";
  attribute X_INTERFACE_PARAMETER of sda_i : signal is "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of sda_o : signal is "xilinx.com:interface:iic:1.0 IIC SDA_O";
  attribute X_INTERFACE_INFO of sda_t : signal is "xilinx.com:interface:iic:1.0 IIC SDA_T";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_axi_iic
     port map (
      gpo(0) => NLW_U0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_U0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(8) => s_axi_araddr(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => s_axi_araddr(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => s_axi_araddr(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8) => s_axi_awaddr(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 8) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_o => NLW_U0_scl_o_UNCONNECTED,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_o => NLW_U0_sda_o_UNCONNECTED,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aVqOWmO2kbox0mE/FSHanEwKobOLQe90r+hmAo7nMLK+H7E7JJ1EWre9SQ+rgDCGTqGtAOcd2IYr
LnrfseYON6FXaWZqE0HNlTcO5g+Wvo7WF+LIbHDGPhQJOEC3FSFPFsOTr+1VfBDlhvp/6bDHeWgW
Hu+icfNGcKMPUQgfenc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
o1DybZijQUNK+s7pVs010qjGCm5HEM19zKjMS/42O8MDzgi7b4P/G3+dpd1I77aC8iSEkJ6TNijV
+saU2J/tjzh5rJtpo1Azm2qjzzXLXe8DbTipJyIiAAevYgADjSQ1pqdLHiXeTyG6UK1SFkTtbmix
mR70qID+xjfSwomWUpgrQX2nVH3kzhyMIMCPSxiWk6VEddz8Nub8nEJJo9MeBzoreGokLrHEcFdy
8OPxftcYu0qhyrzFayUYgK9OXYM1kV5Lkcl/Fh8Bg8WIrZaPlOJsYbAcEMSuqTsJKsY4GPlUy9aX
lW8+1VVyKRG1e1HjR8/g8q/QIfPd//r/yQ/GTg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RRjECH1hUuBwAgRdaCldPb2kBTT1oI+6s/r0yPmyiylg9NFpf0xsHS/vwCr8H8YcSaSA8jWUfYcz
wFO1QWJjsXWaFdszTZwOF3rqScb4Ncl2rq19Kl3yb/2FfSsNwONM1E8UH6DbpCph6JWRqesFSUak
xBtJh1zbE0ccEYtqgjQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
SsDTAreRtzfQsTKX5xmVyBU4PdmRNmD7I66peqVgSdEcBrG0ifJiliFTNK82WAPGi/43bgege1qi
SV1S3H91SmxWNs7nuKe5jB1DErprTbHGrqYmZ432lOmLFnNEsQqtJYzqQIGWEVVjR+1VYL1FqcrE
67KpzX4k+LVcy8Oksde2sTRkykQnjGHfdbs2VSwSwel/jOGztRgkIX2MvdNhXnPQWGZz6qFK5Txw
kEzKQT1i4J/6WxZam76vBOKvQb1qsnnLtcnJ74pc7YzGDF5q8vtakqDIVH8OZ0U2IuTRJcGX1AXd
r5UoUFnJXbTEnA/LtPU2sGiEMdlS+p0vttqUhg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ERjiV8Y4eTDePHV5K2Q8JgemkzXS4Al/8qsNpIHIx96bzs9hVwTlRyQSbz/ZROppp1ZBvKrxPWNJ
o/VuHR1FVmPPSO+H++FzbR/j6vRi99x6YJow74ANwYObUJb/KbKHbdNMkf1KmhjqJqjMzHOLM4iu
hdqENbzKVEze6RoN9T1+C4/vQg6J9a+GRF9Zf+RgUbaLGAGf6M2OmSV29v6jWdAP8+pG5D1qQdBo
19hHe8Vg+6rs51CT2gm45ONGhddapaAZSJaNjUa9Dkc0iqpfN6OGwgCRtMC8MiMddYE6yJrJGu2B
XExbeSrUFJ7tmewbLwnw61H+Yu1JFXNj8qQXIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MruDWeQouWio+4ns/wWveq++EhvDeRPJvtV9QT58f7ifwpjHAD/8Blv6tqERnEL91Ir8f2gAFKCZ
9S3zwEU3R5Nqae/hXFSQpiWgkvXeYV2wM0Y7wBnBLx9YW1uBk9ttk7TuQ9AWkAlkIcrteurSeg/r
ZltM08ggrfxtCLLttE7F//vG/n0GFl2stB1pO+/AUrCrJ82gAJLsRWPNxW21WBuk3bTY8Xw7LHeW
Oz3xvsq+YlGy+H9r5u/ErfGeSVIZzqJME5Rm+dTGouPW30HuAdr97HniBRat+EJ/gJ/DJGBLB33V
KaaIRxRLqGhqhJLRnRhCOjPRpNSMTsfs0VBQ0A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNEAlYRVlpiwqmb7RhgNiLSaSZNezm/jmePz56j6Njfz2FS77VVPe2hBgaoZB7R/0u1HHTnQNTtE
UEh3nXlo5MXYlZkqGrad8hFo8zLCbAXmPclS5j2SGa2y8Qc45E/81nGkH1GuV5uPJwkpCNtN4o6G
UXcWqqsLwwNEYTaU3xF6wTGe5fEnJjr50WU60D8D4sVR2dEAyCxDE9NMpfRs/tASyu6rOWr1PcFQ
9bH48S95/OgT83TEXIiVlHnWQWU1feRrBe1xYTxw+JwxrRXc6XCIJA9DKW5ucOwU5rRD/LPXAs5Q
oV3K1BvEKBj0WReM0/iYo8YMzEpZQ4M+FXYBZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
MAepI0LtJ1S/x3AQIc+Z0ErOXLYn06JNnJkUOArh5w+6wzYi0VqM8APVSLtlQv5es20s9GtFAwZ0
ljjUQj+Lj0KpPg3fF5DyEbOk1HsXdzW72gFAO8eD00ka0lKqDaMbEX0V4FHdjVEIsMV6Qs7R8bFu
zZHBYf78zRPkvVeuzbPbbuBXCH3gWuMf+PS7yhnv8O7vzGsrsbLchQhCKDiAIJ7U7fEXLYVNG2QB
BZdySDCBLbfvQOBESpzjmo42yfC8Kc35fvS3vQIJbJ/xUlVWV8n57+gF2gAklGkyUtCBloYP7fZZ
TeZKF1swnvyeQPPhnZWw1E9k5RIrcwkZchWym2OQ3j/BLLAURq1IrMiHHfQK4KV5CL6mFbO7ekHk
hL5Ov6fmmSd07k1pe/W75L6dW8r+vkK3iNrhWYGEhKS3oEslBx0RFXKN32J2BrLxoedUQ7O6fE0Z
+7S2gt/XjTETd3nB6LjuaUlTwmYERe2hQO1WOhb1mAjUCUwAAbrAv9/N

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BN5gUd1lOhxu4K7douzWMmPqSDQ1N4wU2LiHlwJpc3sqMBLPrvSypiYAutYqHxJOKpQS+COa4yiO
xMbh+BgL4Hk8rkGPkNobbbYes0QNgArglJmUX/DzDnQEq2SH90NwceAUMZNfBYG5RAWpcwtwJAKN
od7ASb0vIEF6kvMdPirf8VtQlYBycc36aMRVBREUx5VhfxKydwp8fmkXSV69h6uHBxx3kEnLfDkW
YxwroBaxxq5ZctLkcKDDW6XOBpjSVFRTpuzUeGhWV4F1SJ+3BaFe5CGdRncH3ZFBkZu7AWPx+gzh
FIB2T0EghfC4xHD35+NJ3sQvmm4QCZFfqt+2kQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 162496)
`protect data_block
CDz2M78AH8wjEzBjsTOW/7KJJJkastqPx1y4QT4t2KrzewPfXA4DgNKwe67IhBwA5tpOaZ41QCZ5
FAB87hu7VBzn1CHW/QMx3hv+DpiKmyY5tR9zGNVZ5GMdLbFbxSbpIO6DqfawwncXPY0flJfVxnEz
J/VESp3X3lo4I9zEX9/iaqLTNlQ9aWplZczfh8N1RxkdKYWKvXRjNUBmU1Ubnr1QjMgLCgDHONq3
xz/ADTjX54l9HKQilD32Aijvu0im+tw7IpBE0+xqZ+E8rJBIN9h+5RMUJguoxr6kSg5gcGQechtV
26GVX1Q1tNjEhqeZMuWaW3wDTDHXBITGd9GT9GpO4xiJMms+sDLlJfRI2QJt5GZqInvv9cV+UukH
7v4d54Zft/prTGh1adCGEf8kocsu71v3xZTmsEGwweZMiQNFJeYOW1dxBSklUUPgaSTlB3G6BTD+
l4tGYylxv782x2qoh2gURhkeZMPl3LUASKY0vnjyc3c6+7PXijaykKXkt0EhJYYiiv4wG+2l8nMr
e22wp9UhJjJtOcP4BJgFud5N1DPzPLYHidtIB7MGB7Tt3H+AJU0XmG3dXOYIzfpxM1xJQZMHH75b
TUxqDtpIUsTF0O3/p6B12hGokL4kV5x4apL3GdLPyCz/c6/xFyiOY8TSrOoJ/t2FKm28HKQXsHdj
huB19WGPWhc/3+//XiDVepIzCv0M0irMa9/2tC0ay2w9ge2bDSS2VeoZTO01AqwDBGY29cGP1+Yl
XmyH0PWXFaPqM3smSzDzmD2cJBV1sH/B/dIOnkobBb5PSD4GfZhvo477AS3ChqxMdtfy/6g9VFS+
pibyXzgIcssB1cb3YrJ1Id6jH4jP9knC8yak+vamnHCz1D3rmF2WAU0Rw1H1DuDp9HDsvI1yHHL5
XlUa4GPrY9h+TOZVaA64iG5ye8YETEbvSGFHisJUx4rbKa8Y95Qnn8Jotnh0B+qncSR+QrtFPvsZ
F2+Ukq0SoRwoNaYqDca6usROjWw9MI8Xpl82O+JYdvkgyIFN6k/Dv7U4vIMmROw1kI4HQ/MF8eLd
ol58SaQ2zoc+LdjrSY3Wttr93gf8uyd5gn3FDcLBOHcn9WU+cTxl/TI2poeFOfAKy7dqbiHvp8xY
+vX/+JXCBRnJOXxiTWgUYc0CL79SzAt0VUNPw2Nf9yVJ9o7XM6Uf0sC6zelJbNeIk2ZlwY5B+OLm
RHKN+YICktPutudhqVhk00hnHa+Qmn6FW5VLG1qIy6Jj8GEfrndoVVKA6BFR6WQ/0kxQrirxpueH
UXa8XTh+UcFy4ph4gMs0IFovcnt+dWQEWzaZprzpwMBvpMedW5dgl1+X74jK71mG20qDACUesPfD
do9mgJ5WIPvD26On49qBjogaqaG2gFl2dUsccq/7vMqXL+O8dbA0NTQxl6QILQjaEBbxX2k7rEMI
2NbuHYa5DLao94yHyqTihXZbCRCfs9ALhZ1SIpC3C25tt4JdBrXYhvt/4zLXWogGdrVuvRaupxjx
wDhhAratWtri8ow4qfeKGFBR+UyK+6Oz6DGT8ktUaprVa3SLu6d68kAhird9TH8QEktdu5mKmRMA
WBzs9ovZaetwAOKBmz8CZB2we9A3bM2A3lByLsjM43NXmR8N28Tnen7dB32bpHCc+Cd3j2RThRHe
jSQXbFEC8qsqSTbMnnxuEZB7ozSMTEI89Jdldoa+9rarvOwwomWACwdzxIu538ZXR8KF8t8qOxpu
W2s+hl+PEAdNhoRCGPvctI7h3P6YiJBOcOeyNX2ItMFPuDyWhCcEhDi+8MZ0O0HJTTE1weFdCCKJ
hsmWIRH7ztZDfXhCQKd89iosCuULyvHlTqij6KEz6nM52EohinHq5H77ZmT7ZoV/rJw34f0TD8H/
0uWB5cYpzzaolJtxA81yaZLkgws3DgfqansLqYJnF/7AHBi2cxlt/d60nAEWAfonDedppb5L3TBJ
04vCBlR2TF18l67/vmIdIkK9KJPO7efY8klx8fPgfOQw83JMFQxbJEx5qiWMLHtwmUs7xZbwR3Xy
Bvi360gy89wC0hEQ5z16ssQYMM0WNw4uiADlnG/ZZ2d3AVlzvJOVLkpr+tu2DVQsWWBpUUmhr8vl
neFQWOsCPjdt2iVc6ijPmiJxxhZuVbeYBTPizJjWmzHekH5I1wvKoxtaX7lsCPEE47XMdM2g3qeP
PZl2GQcBWCRkeMCGxVZQC2MVHVowNE5YiHdhublzESn9SutqoH4xxdlBzp4pPsk3PLQfqKlBPT2J
UBjl82BX1/QW0L/eU3dT7p6RyRXt1oAsmp1UPrE5sNMoZKKFltI9/L1TZuIjR3Loj59ShJY4Nq0U
KsJXk0fIsgy45qYaE8eHsoY960HEYW4m+cU9ezc9kdbLSsetPeRueu4wK8F9koX7rP9p8CXQqhlP
OS5B2fG/4MRo1XOABej2B5tw9xMD1xM1/UweEizjKYIrgOh1NEy4Wbr5XCXWV5G9ZQftvwbjJEXt
FBzGqxIvp25ILt82DcLeWAUrardPjYLSqAttyKtd9LneeSiF5/Q5N3Dti2aePW7/97H9W+zoyNTI
RkpCLFcmU+ZfGbEsNqpltdILNOXow70ucSmj+Fb8areaZmw7tk6EH/RvyLCMs0xpY7RaEfgTcXxq
A3DR6qJoC8FatfFklqJf/2ZgWiAZkTAjMaQHmW+nuH/LIe7JqXTLOeHrsvZNzYXqkK6FAZIcYzPl
Xx/ZPafKm4dpdLTv+cNJc5XqRkcUa5ITNnMWt91X3MyVV0jQIjyFV5F8MXYH/xZ2Nckyr5tUJIrH
kY9kIgPOsUk2doTfEl0dK3jm069pdk49u14Z42C4XATxE2L7PODGKZvmRXoex02eHEpJc8iJVrfO
ChLZ0kSO05vWOIHVC5Vq8qBHkf788NdrobTLx7Orsuzcy6fXj6U3YPKFcKJuki/Gzq5Iz2M0+0lD
RLU9JuAitai0Ymbpao7UQSb/3KMtiqv6j1y/QcFNDnoM8byNASLD9Ct201liBcu2amILrC5HB8s+
LYZKfc2oxjcSJvhMv/IHTC/npDEw28kWQULG0ycs4gVqiXHkweGhB1cBAlcwe3+4X9Vc4KrQEWXk
LdWbCllC3ip/CRbtm9wJEvAdYSUcGsN/SRp9h3rv8uUzGLLubOZhLkO4Bxg+XZN6fxWLh/kQYO1O
5kTT/N09SVitcdabGNLbb2zzHYHQtlYrNk6nCHUM5XqUlvQ4nMj/Adj/BFM2ABjNUPGEoCtXFhzg
/MJW7JFf6c6KZE1eMAIV8nULVNeGzGFujh+DlOkFxoL1hviwCcxu01eJv3EWykOFulgPM0KMe876
y+WTDIwYKamIHJFzDRR8dDOhiJMSvLjlRgOWnW7Z7khPmNOOhSLVf/+yGNBAP9L09Ziocfz9Ad3D
9F3NX6Wb94MsEByDzIgSRV0InRM6/+gijB3jkcbrvxIlXthDw88heAS1E+W9qiKpasdGidCXOjyZ
TwKwUELrY0c5BS5cdeBx4lhmytg84MriNzGruT7dUvKSXCRNC5SI9NNZcvr7lwzryyXpEl2XJwDS
U/svg3skoMek8J5Wtq+u9vN/6slyjzG7c1j6H+oU0owR/SvX6EiMnmZs4rl4b9Ag7zIc+TJ/VCXu
k1WONg0llb0k0f+LY6/fGo4gWPZ3xVQBv6CbIVlUEmrw18muVuOBBydAViC2ve8GpqC9qWvWF2XL
lQ43FCdHmSGcwuacamQ6KfAh48q3tPe1qdW6sFpnWzN8SGDZODS4J9fNpvc1TxcRCyTg3uEziVtp
xigQbZVb8+eHlKByn5dTiQD3ZL7WeVh3qvO1M0gbrtQHAMQrHx6/7MD/I355lvNalTjEbsIcVM07
j6EsJlHoudQUKPg4AEowUhuj7/GpbPgTBzYPrlojhF9+qnZW4HmvAjDC/9/OjUEzj7+KQ8gfPyEc
TF5GWvRUcWGj/a3Bw21JVoCSrfcJL/ZF1yWrv5yLIt38nOFhNBi0tAYFHFtWm6+E3WFnt2pj8VZv
+BH5iCcwGak5A7DTkbNh7ZOBZ7S4F+8g2/GGfR10N5MWavUPvlgKD/8voQZt3kJS8ktqlL+PIQfr
SxV0ACkIGz2bSuUUQlI6+3a8RkSs4DmqgQtX9fgu/iqVdTCbfWFw5U5LtP4nZOvc2AEgPipET1rk
wPtpa50ElwmEcPAXQ3YV8ljWogXEk52gzcdgGqDbPGw6lMxONwyExhk7u8GruX4EnbUG2OGE4Ek9
8CF/nFToMJhT+wWUEPLf6ZKQMT1MpaIDTs8+JuymhWu4JRxKZnyfz+1YJdPUR60/W6+X/ClhRiaz
BwLP6Jx4DKKHjKbcm6tnMvMzeGQop6ATC4zHaS3vuRKUGSmwRGRTW1/siz0QJiotiOxwCwITZXP3
qYWCAPq1p5MckLdzdaSIcPw8wMZNIDNt6ahFf9QihzBV0ddS7qjGDOpQ2UYNTveie0/aU1x6y6Yd
4AXiJC8q2xEwAjgOf9DKDwtfZcjy38sbaQejZ79fwMS2eDCMT9h9FZgK9cavjNaqHzRPQoeeuRel
8YehmoTk4g+CcNsLBlpejJF23YFQOi3ZxUGUDkSqcwU5xpicbIFQcJpYSnSFgKbHX4KyUiPYirBB
AfNF/GUTYfQO3VUYSEEn7+HGO4KPjoMtpVoLNdSOsdXcigJFArEWX7IfTyZgevuB0xy7M6F+UNDI
W2iZH2MCTSYPU/YAf5Vt0jnAELqQdQ/YiMWQaGOkeo3X9Vrdpn+MD/rmOIF2Hv3c+Ld8j8AfjrSa
+45QkRuBa7f3xf1Lzt1+LfFReRorCM1ju6C2EcVXZWyi2K6BQAVtccm/7VvgXmVxT7P05Jhrmmw8
vA33983GmTlpgKRdSXrtRgSp7mNifgAEbtZd7uaMrzS/GJBfyRKiqVWupB43GdOBTp4bO98Ep4uv
WfZ5QSONrYGB5FrPxcMTK3AYkqRQJ+HmTS5NDpV80mlPVKUWxJJvEnUebH3XsWxGFUTZSGERZNBs
fyrPhY1ZOCfTX8q5dKmPr3Z++dKZOlR6c8UFeK7wacBYyABMC/lAfsFQC/ytzsfSQO/8a+pLXJfd
7spGSsbfYLHaBhlzenZNnSCN64zu1iWymclGUA9+GzOJZ/zBHzt5RihEbAnLDgeilmxjiS51kWah
c2l/Hl6pQ7B6T/btNkRuTkzRRKw5SEJLS9XtP5XSF7V9tYE/mqx44eahxARr+B4Q2hOyYblsviun
z72rHjU292X6xoOklQie3HBXsgFOw8feIrWwj6/R5YMmfKrXbsPxagy9bFne0DQsbkQMIpHsHkt+
5HzkrurQQQSB+TBsu/np59xqGHVpovRw89nS8JquiPyG3mgDr9zfKD5RTxccpXbc8ZZ6YIRrdhJv
x4jgHiD1NHQydRdZEP+uJiTLoDsmsCiwc+9xL2xNjPHHM4r0c3oVHr3s96AuGe+92HPslAlcq9aZ
l5HTCxOAeY0bbAZZxJjzHOdUNWcBZRf0JIAOKFV6FsvXcj8+m2sB5CKpf2lUPQCEz7Ox45GyLWA/
/nOShqtkIbR56r+16K6GZJeqdWilDK2qBRrR4e4sZULcLIdNILRmVWctVnhTKr65Bo8eZIaJzi7j
XHas25wZi8hVfMWkSiDY9cn7NG64tUIeq0y3fp/yvIITN/wzZP0oZE/pslvoFINjf47+5BO72lUN
DR7rHmlJ7Kpynf6R3MTC28Dqvt3GdJxXkzdqE8TNH7+mqaUgj5pNBzSVwCliIK6RZmbl/i4VOVFb
SmBXY/x+wzJa79bUcLeDsexyZ4AdK2+DIkFfHd7M4EUQ4zPXFVBWJ+S6yYf2DOsUEB2FSUQgoH3A
U8MtKOyRiNVaYsAObsBlBfFrb3odpeKF9iBS/gKIP73lDG2Qlg61+sIqPfIYDXXr4hyFR6YXJDhV
nQPOpakpxfWhva6BmlRS7PqaEgKBYB3OvqL+GJwyvezVO7gEpGD7sjwt0QScRFxZqZG5ahvxthdI
wE4k7eifMf9BtMdKFK1IGaFommgjM/qYf8czKIPxY9km+xTJCtrC+3bW1Am75nCPsAUhvWcQWcQu
71Pmo3a2cx7RRSA12qr7AbjpJ2tR42xJc4rHxI19H1PX+O2wvSM6Ss04Zm5a3LDD8/HNuB1L2Lld
IAyGsnBoyrMbVCcGccr9EL0Ys4AnmztCVjWiCj7upS8gnX+1gfosrhKJ2jZNO5dl/Du/56x34ana
N4LhmZIFhWdU5SoITieVRegBQvmcmZimXIQKB653GkcRzh7YEnkk9NEDTD6jGHE7xwiI5tftG16V
lvmgAEK0TOxvnuPfJ5oH/HB6N+7+rNtmcUiSb+VIctuOXGv7u27m0DlDuhf3uPEpXLoSfMNv+dVo
IardpSqmOhyQ3IrLG2tOvvd/TJzaQ2MeCVLIvIwzHzKHRVA7cgDVJYyJnY2v9trd/LuWCl+BRDtk
S1raaMsAwFYPlfEqwqTsYndhXCbgjkj4kaQf2YvRRh32nvQ5Ev/8O20Bxqmg35fCkuVyjxmsCaYS
eMhlCp6Kzxu4f7NPJKbPViS7fFkop4Iz9RfdHQXSW6QHsQOA1UWJWrcHFrRr3MWZY0nhNuOtonKe
mJMnxd5aaaghKMcqYlAP3eG6ErrvgNe507ls0BLyCW11d9maVE7X0u1mz7x0chOkKmqVlDNRpCs8
YK0AmaIbf4xAYSz6u4ACKB+vxY1pAky3frXomVGJVkQi5PGHVs7aPuoJiC7OEbRfns5gRJfW0qSJ
kUxe+LBmzmkmMR2is/jJOaXOkrFbC0s77ZHPLfVN4LkG5WeIDfO0AMM2y6kDAip+IQmJJ7Y2fPNQ
0Uis8SHW/oENAYZDW6AICctNHuPZclMox8wCjV/iSmPQPBMPZLqmhgchauzrhBsvixOP+9o8lbns
loQvLbPYQlGM9Um6ZyjZUGWq9LMoTlT+45QQf80rXevi3xGOoexbwrXh8HOn1nWqCvhZB/V3r1e1
5XvK+HUwRAJuyLWQGNapx9g40BzDK+0BN78OOm5RB5WXFfs1Lb0CipSFWxyb57fBgRHNlmyBkJXL
+0IoMEB3/XrLKurJ7aeXDQrWNeeT4hWuulo87kI1CWuvGQ80o1DQz86sYQvJtpGutNTJfD8Waito
HyXDe4Moera0zLuZgh+oLU8UxUDVt7RsXWSBAJIYn86/mpKDCRjRkxy6CI6IOLb+lOApXbikq2eC
Nae9jhE44WelTZ2P3PIQQfqEbBkcMmgzNmrSM3VatXmLFb/oQcxucaao14j4fHrmxHOesTvVxtHE
dTmAxIM+ur05Ar9hOo8TWyfXnwLdQfYkbV0tXUEsroR4aRQ+DDUtdoVmjerAu04QpozM7aUwtPX2
U9CJbCc5RV1Zjx7rg6ojK60F/UdFosZGGgitMnp9uHSsaYmGQ9LrWHP30TgYsVXbfJ3UyClcv62j
uTnH4WFe9Zqtz9Okg+Sz3WyZdhBpfEiUR5vd9rzOMwq9wd9q1sdwuvufu/1Ui12VYp7jIi0usSin
FIHylwPlxqfaQrKnJ1ZjVUpzVwEMkitinnxdh1wqhdekjzsLKFMZSYzLKsco9X8ISP3lEKz3soUX
M5/t651nygwiqxVmmfBLMoPJxpKO22fxxnzoL5Q0Ymk/KxuUkDv1vNhMKA/J+FkEB2G7ItWufuNZ
+G4jImctf261whYXXb0dqpMYpdMqFHwECfiD0QCDBnscekRj236rGbgO9kONGr1zbPauCGi21ph9
xMBIYxlwGEQJo6yyiij3njm+IXnGqVo086eHhFdossUKo7p8YL+LSwqayrrGEejgF2q0zxAIzrTL
GqHt5W8z3byTuhZuoW8i/plF+d3qWPq+2U9eQVT4Ru7b2hy7l2cxLNBllX6StNUAb2sAQxALmD0j
mqVY75SrIlzDFniZ/T5ku3wyimeGDe4HW+yL4nqSv2U1v7XXtrStHvOr4hkj+9/I7FnITrvx53lm
8RUG4nl8p89Rlx8UHrpw+SMHGCb4wm3CVUPEl1QB4bVkP+n0ApCWGZE9VVGectKsnhwulIIqToyq
lTzmL+ofuISbQ+S6v8D4SHA1Yd/aJ/ZEjjRaaSoF2RwgsTnrO/IftviOh3IgNVh6p8esJxdTBqR1
SUJseOGZydGa88CR+659zvavM9QK27bEbAy42lZfwUQ2QUEIvGv2tIVvz1VoQBxLvfiyL1O12XB9
sfag6C9hC+jVVgfXVPlwoBWU3SM1aC8NjclSJt3QPE9PGTde+gi5Xk+0u9uEFX4GPiIr3YL/YMDF
oBcHBP0lTIK8qMDoPT7MfQzyD8drlRhHiOeL4NfmhFbRNZVAmBehVNK13i2OwXy/RbKeWKKjREr5
3V/QURv8KtpGN38cmVgrWGNP+EUgVXkvEyI45a9GwBg5+EIm57ADvRvTM2ibdLsUNx5lG9lm5UT+
uoMoEENR9L+8nz7LEOsm00/DA8rBVd38xzel0DP+kZI8M49IYZVp7FeeQGnJWJ+7AqcPO4SOZ71y
290oDmWaOeMYZT7GMuKg+NlIHeB3vGC0lcZEWbw+UjA72qRCOp2p+CcVTo5YMKDO0X1jdiwow6i6
caoQF7cKbr2Gn7jX7J6ECV7wfMId8uW1SLLTY8PQSEH6M/8JdAp92Y3hVEsy71xYuudcyrWqHBFb
8STyN29TKT4hbMP+6qieoK1MYRLjGLHKPzcD35ysLZxLmsLZDBnfKztaE0PNfuo6vj2F8aUFFsge
H3VgsRCmjks6ZxEwWx0Pfvn+ZbG/Fb8tQYjwTNcil9h2xKZu/LcQT+nyZ5WPdxJf/MxGXdbCYTJ0
bhdOSU6kNKWC/1sSSYJZCJXEvSOBeRl4eh8g2oKoRy0I4+gWNV0yDiEzXSdbzWPRZ0rI6e/TNkKU
8A2+6VoUI2lO4J8T2Afnsu1HUykpwN+GjEMXonU0qmNTbQq1RDhnh5VY8v2NsG5VD7QWpiUiPHL+
bmBY5vP1v4+01AKidbCqLEos+KgmCW2QR5W/v9/XgH0+IG4t6LU3nWKqHGC7eFZrzi+RE9O22LWY
dSUaB+enOq3zvooFPdrfsFgFyoXvZbv9L0gyJ3GRhAjFKlNyWRNoFQDml0c4svfdC2Y3FhbKZZFu
bkPlHwwfInaXDlPOCRhqqpJ+JVHT6WYXe1CRI1mIITTylP16RNRFqxkCs4NQGAOh2V+Ar92bv9Lz
504gF3v6BMT+VtldiSAIXth5ly8/Vj5lT9tnm4+J/VE3W4/75NwVchgc0y+81KIB1pc4YqSyaKaL
DWTW/qhOE54O2/a4RS6YHjBeXtaApslihqAjYsaAoTqyhEpN0v6s3W4BXJqx+8fQNkjCe1E5PrUb
E19NIPtgPUuESCfeUH2ajYWpICPhhHjffIsRs3dLNcfY+539Eq0584A9kE1vbPa+OEU3OPPStiZ4
flhoAoH8lCRpjy76I7lC8VESQ1E6Y+ET/DnoONIAazvcCLWr1h+F8PYGTtYPNR5OhMCkLw7D2Pgj
YmxHXIcTHa4Exc8QC9Cb2NS6iVI2eBGCJNlrKKnv5tYKBKpEVa2ZyJRLKIZwgEqKkG14/vlCNjmY
PmwmlQXw6EycAoNzB/m7Bc0y1SG/ovW3DVDTVJpUlZOTjyX8nK5Gy81g9iTHDJrCK2Cpb/O+LqkJ
7N/r0l2l2ySIqX7yKz4gvTJcfdKlm9PstzMQuzgrOpLuYOshmSRkMyRVf4WAXTuyCCp85PJXoz9I
Q2mTVznr0+wq3cDsnmCYgISm7S3Xi0VIIJsewp3nMVbWR5mRpZTc0b8N9v3UFc6fvFhx52lxfEKo
2I0qPkYAaQhCC9obbBVfJjqg4iGNC4UCVLhblq35IUk6ZZwQ8DuqukYWmKVTqdv72T0JNCQBfheO
t0j0Bgdiy35ZLZxiTrD+dWYr+Pc2GHA/8RXYb/z4jRqUyjofNSUVuVIzmF/W1inmWwjSvMpZAIWv
/9z8L5AURGrSwq+aHiR1CS7bpx266O05ni8LSCYX3Dh7GW7Dik0SO3OpAkHNPHeOmdi3EplE4tBQ
LjzG7rdca8slWbaf9qbTk2SExX/5hWFRPIythPUVgJLsGyLtPIMaaB3kglRk60TeMWG//7S5g+7f
6RJjwHlWADJqMtU1wQtZnzk/ZkToLBCcV0Leagm9Da3gPMvtAebv827gIVFdN7J0CsW75NLSE/vW
mItxSmgJv/987HT92CE+LFWqnDBt+w/mujO/oMoEMRq2a5csdsM9Zk6tSnEQwKnB78DGPUIegfq1
YSZ+gghpCiAQ0B7vfi8BMWMtzjy4ETVFKATkfVYFw7OETk9sZPKIlsZTgwGTsI52+JZASMVfX8T2
fhFe6vtnNy3prkUZzqDfPAarU737DpNsEBd1QGzCrMAk16+ptT+S2g1HGJl9xXcCxOrf8D7rHQig
YOQAsxUUM3zYZLLLMr/o6148NjGkbzrRFqXLcjYjpgWCREhgWz8BqI4hyNbSh1Ks/662+Oz+v85J
P06AzkyFe0u5BvWHgQhHrxH+1etcxOobhMUXSUiTpYNerR10xmopZFuVY4OcBMM4H/KCJM0THydz
CabYAxSshQCuG2MWJwBhuhPtiQyeQl/kcguHi+0SJhu7F0Ja/U9DtRZQXcybimbIGyBdRJJ2p3qR
ZrTeH8IqIywepX21lCPHN8lx6frlMdt9WA7pEiR2XI5ZPh74CbWZjp2FIlnfU+KGr5ZaVoNrkqVw
xXoTAZVBvIQhrBNKv0cn4/Oi8CZ2AzEyFXPzNcLQfJlUlmuaNeXv2/sP82sM/6aGs3fQz/8HjsEh
3yjxdkMF7XRC/81394kIHcYDxHsxxEJdrRuF4xtM+UPzqjFM77GR9aTts7TuRs7W424TuuryBUD9
AylXb96Gd/RVoty5ftXvxf1deFGlcGXG2DBtxPSUsQOApVUkndr7iusNPBpTWDjptyAONVuYo6A9
a0xBLmcmTnw0yZD8azS5zKIUZcOjjq19QXqs1+ZE/1Hkatw8g4VTPePTyIhgTOgH36B3MxSSFmIX
LJEztGMjqrmMYp1SeiJTk0veNg0ae+uitl1n1pbQMoTMJ1GrOfGjRCHQ+kxOS0fv+uBckYB/6MS/
8knvrYC8BB9JZw2c+gnKEYYL7rxG9iN+d60W8EJnO+z0aBDw0OyhuyYFgCiP/6ECyRASYJl+pYfK
Fw+p4vii4V4TDS+nYwTapX86kOTwwZZQXvX7l0z/ykgK7WPBnKRNVdvTvBRgrFsREiq8UdQIXGgX
lWkpdl13t1GfbmKZHRsG/3+n/04vPpAQMYXlhDsJ0lRDj5yZhI3FEtZDBTCzRnAwzYI5SmRB/Pew
lXbaOyjLGGrVZTti/sIUfB6DRLFS4gYwbppblPFoZs7sb9ay5ys1L3UrKIQT6QGwHzIi1wKHSLrv
x+Eej/6Hlw0KlgyDQgpnfyglFsMY39ARknilyoWIQuutSoHhTLX6m4Gh57M5ogSUhQ6+PX2aHbBE
w1liGQTXVbFHz7rDDX9e6dulzplifGaIkLnII6jat56L49QQjVQZ+GjIfNZpxkpQR+izr68LxoO9
uDOUSJWfam3GFjgpHZ0q2XuTdsgaqFPhSlxw9rRAv+20xtVgbGzGN6/4mZ/Fs+2YA162wCoCJ4rO
aEdLaXhlQPFyYIsUcnne3cvqmAXUIvzGYN9IiqtIG/LM9I7rCvlIZNPEKpRdDSv6XS8/fghsbGbO
c9bcpKxJ+rXzSmwHiGf2O+llqHlIGswxC83zjE+FgDWHOdU6/h2PjhbSorKKYEJ2ug2lv8OrOcCZ
bX9L30U8G7sps6EnJHEKYhoZeTR9csVMs+sETNDzjLcgZmkTm5TUf3ufAJRdnnA3QZxAOrQNSG+O
kq4B7Rj7jhzMeyIrHMZo+yNGXes7uNSNo/GZJ1DEOCNnCMBWy5yMevfmRS5EgZpt3JtC1G1ZY7Oz
w7guFTijncc61k/HCmtI6gHE+bAqfAjOjpXyTOJxNUBjcDBLp6e3TtNe7WANRPUfilQU2poZF6kf
wjYauZXAmWR9wLkOpKjLIU0frygDP4Cj8FR7apaLVOgHWmRAnPTkjaGLCh+ypKRCeaSxBtOpQLn8
dHUFCXan8kP4ufuFtaGNuPGchdEEj+r2C28omf6PhmUw0/bD45WvHnKyIfFiKmyOyEBic51O5SgB
6GF06zL+rx+1BRUeJT8cDBrhxweOe3Ok8YXJKB1DaOLifmkMAFVhn8XHpjcu6eAYLNHn5QHSqNAE
DI+/dYPHuFQ82hGd51ITH5XwYWUFmbvLMSO/3sehuwRcURi+8PXNOxLjAq3RdNQCmnqK9OQo5J/w
G69jGymy9RoEYKyyZwQamztf+SNZ1Ghe8UODiYHDR6f4r9WzgaIVaoPG+hXysjMaUwnJvxhUwkwl
lSmby4Ak/KZnI/9kXhHQRW/Et7kxsEasRG39kyJv2RfRfo/lXxJhp3Cqm10jiZ+m3KxVcygtRTsb
bj4Z+AOZ04IO2RbcuKhwRgR1mgI7gViCx0ZWBZrU8tGAsvFJ3J4C6W26VVuV0LlUYLVEMulIBY92
HkM5S4Yt8lYkncx0XqpFs23I6va2VNOSrGQAxuRQwmYhce6AaCwK1bGM5gQt/pvGyDUxpZ7osqND
TqotlNFzUlCdU8H65enT6GLRVHU9ARUE0wIOvU0G3ifNBLoM5Hz08ZjaZ8sqdF5wvnZ5V2ANr31B
jaWoMgh/O1fK8Q9UveHAn5PopfO0iwAEuJ/9d+sW1o0bQ0fHha3R2EA5Pg1P6B3dnKPLS++zaOFb
/LfMV+4hSchDsh7fGauAzT2ajA2h0VAgGjnMGwTcfJXqhL1AK2fh/HSifUJaK1DynbJ4UvgMK8YH
IIiwBBMyPTW+b+IvIy6vXSQpyplwpFfJJPuLMP3mA9qmS7l9VLI2sA+3qkVBUo1OyqmrFWWwf4QS
6tzYVWZOnGu2pyrqTQCPQtXcS45hxVfga+5bxJeOPodSM5GnK2mhxK61nBl0vULXrvzKhIqXgJ0a
a8djmr7FZF0BIHvkggmavkdI+LLTLVmxARXiYVJT7BxnSiYoBHMpGfbXSpcJOEtPUUe+dOsQli8/
zzrC6/5yKsdvon/kaW5kMf8Ktf06Gv7kEq1P4HFL84lp8nvU9HG2WEeaAWOG9SSeRB4Fq8cp1nE/
E0/XX7u8nSLE6/h4E/XyNsoCWV+FmjhuPyXLx5F9diu13vJSMS+TPnWvLvOmbeDbtvC5VeE0md1E
dS6gN8ev22QmYVWWgp/DraOzUu0xk9Q2Y8XUgttXUz2kPrmlzqxKs4nu2d3dsrHnyoGzlgJ/pgiH
C161F3ENyQ+bdq1MAzPfI5DzodkJPRKdLGJPJGHltowScnJK8RqVQYI5MBP2v0TfUUY8b+KoecS9
94GhjNde8yxD0HABD0wDnmDX1M7uCe0MfeFxkwVykmGfUWQkhfMxK32sR7pTFlVWAiuuZqiVZ35b
ZRxveRGyUkjtEbdyhSH2txTWH1hW4ALpbsF2iJ1KAd5+kbj0UBUDLPxvcAcb2Ugv6I797TGNUAhm
KpJc+EGjTYov5YjP05hbvTS9O7pFQpcgqVptmC6Htkvb/cPLJCdYczT7BUNcT2IBN4oPzxr27Bdi
hfl5GpaIx5iB3KE4x5hghNQDILkccWhz3Mp5VRyPmfCGV6eOJVL8ItLBOaEZQuvPCB8z16sSjlu0
86kslBnrpS0rYC6QAXUrqqvcM9KfWI4VO6xEax8nA7+p/ohhkHb8kZla3e6VRlDjZZ0e0eDN505S
Raeeo8+d5Gtn907M8ISz3TGHgyzbJ3CLHQ6cu7P7/t0DT5zperqv8SLvJ2FfXQ9dNnWYlCUODwE8
C4UEXJuV8tG95NU3robOm0skVK5reGnUnh7HrX721Q7iIOpWOIjOgqa7Pxyu7ff/Di1ZaeuXTGO7
Bf5vrpgN3Rr57ZswGFZFzhugrSRfZB+zIjh2uo2SflwW6oB6Ybz0UDQ0g/gvzt9wLjNe6vzyNx7s
1JwQ1Wkan7irx2ZRDkAqYHPtW+LIbfSWlMHGihRlSR8iOuwNJR8I3ua08bTOaDvtA3+ux1m+meoU
HEOU7y9Wt8fdp0nqKmxS4BbCd255WJC7oFm4Rw9wAh1nhlaBaHbehVDnTe6zCWLRA+dRVgmAGyP/
6ft2PvF7QR2dm2ofbfmyGtA+zcR/jukxWYuVBGRsFzOlzrF84H3RD74X6sCDOgs0zYQ6Tg1eOiWO
wPxqMpbe6GuyfV9lR11Ma24byGEuWn+FCUTpI4o20c2bOIePiE8+cOpnaOvjvH09872ubyZrL5nX
W5tTQkTgWld3KIv2vU5IirQ7tC4pK+KQD8efYCo+K1M4uN/YLtTXEMztnPTfzcNqBJ3rha7tNDj+
HUFcCifFCe/bpx3q8gtGXcE3hSuQsuTHwkdhc+iBw+cnSr6ucBOB5LjTtTOiheNiEQtvDMfsLxon
qLI9/iMTYaitxlXjqrkh/ebfnyvL10ldrIHhfgLFHy2ob2caJBuNqhpq6Z+KvUvL8Vbx8WW91kQ2
tPVA4+tTUdMIrwDCMXFZ73KvCDTgkrdAWWSX2KGnw4I4UHqoKeO0u+MoJqKMlR7KSk0ii8yQucXB
vPmbPa1Scm8alfYsiNUbb04HXby+OUPGZEIo2BSVw7Vo4wfRV3uZLSt/lWdVYf1nQ04j5sgNUn7M
B+GMTxMhx/BxIC/ZABKR49KmUf4ZQYwlx3SbMs/bQgn1xuLF0AbyHpu6WtIp7hjdgN1e/6BcZn0k
2ti2XuZRZcDHniHFa3+zDNpy6K/GQfEiCZ86IKLgIKNRT7Ky7S1SCGDKq0Rpx1EDCsqKfy+638Fg
8s6mg6R9jjxFuhVgcRmTrM+5Pltixrhd8lTZYxW6ptgMYK41DvhDsuTY5tdIS85co//YkrkDZ4XQ
/UT2g+b0V62sYAAMgpMPvFWakEqiSdQpxIAUpTzwghHLvh+w0vaz9tznnkVRS++ZMM0SVUa2tw36
EksYg7azx6NnrgBSLQwt0L1vV15UYsU3hkiv2p5O53T+iDS0xVxaut4b0JZ8Mc0H6zJGc3piGQCf
74iCFG40hEhu/fNqeGCp8UdTAGv3t6iz3QE5nK/4AaEaJOmLqteWTUmrWs+jQP0Im9ZKMFVQ5RQL
MI1SLuCSwBC0jbSFHWYNPhV+Hxq1eiUmb97heq47PWi3HOT7Il1x+cHc0KGvwgC4qltdd5TkOCT8
F3eznmFLuBR0bRVC0gmTal3n/j3Eg/EzWhEf/g2FAch1Mz2R4T4yFVgelC5BgkqYwI+xzvepkoOU
M5akO4V3xMb6iVvnZbdA89SJqHHfsvjyBidOPj9lnLTgDYLjhd0YmF87WB3sTqLIwcuOMp6CW3QM
6JZA9qm1ESDSObhAoaIiiaPi1uynN24I/Lei8mbleIEv0Qx0+nsr/u4vRXITlQMqiLFp7nszQC5B
nfbfEg+cC8AGYn2ic0F+nVnOpCYmJvQQLlgDDTqZxc1s0dTka/cLC2+PkzUQ6fFvOggHseRUOeHS
TwQVNpB/Dg9ZrKxjZxuvtWC7GX8fR+izuOuJQpuMhuSPkGHfDrd9gZ4xxFXQ9tgOJhQg/0VuGt++
RKTanFZdeStofL06kMelhXvAPK7vcrQbZ3D6sgKi+WUrZu9UkY8yINIMAmJk/qrgYgLmIfW7hpFq
F5X6CIy7DGqiqgIKNTNzjVnrvtfdcjsm9EXjEhNU6Pc0r1DXMOWaCMIhuDvrBd0NNOvUcVySUjmF
N0b2VJxk1N6tv2IT5BsYBOPRX3anUjChgO3A/GE5VsZ/ywozeDOnkhifz0hfnapziHBVnHFk1taQ
YNOXT+ktsHKmnniQ4QQ2fTANQzYN8WJ3r6149EQ7TQnZ03cw2cSymeHpZI8thLSVA+wupIp7BM2A
GkDnJujq7ll3sbAypPgcCAovWaOF9WqImBsVL5dAhClFL9WqRd6A/7ceKj28s0vJxjYGPvGh2Nbm
q3i3H17p9kZNQbmiQBxmn3wogRw/gFxdwz9p5feAz3u0o9PNhjKEL58e4ZjtKgnaiVqjVSwprYeX
HPs2lff9UigAwgGaBSxCGeeX01/DAkUAI/0jMpcb/lPQ/3KVfRYt6e7uKAIXcfXQ94oUQkUxVaRp
xAkx1RU0hp5xF6ka8cb8X7FqYwR+28dKL25zVzg+BQsDqH9wKdIw6uyqf5EYIMPxsGrGzPDSab13
bok1QwYVQpuMZgLtFoO7GMrA/mWL1pCjLYi9lmU+/wgrb5TOt/9rgHHfd2J12mfNWbmOsanB5T7p
q9WpT6R8PKdRGSch+5T4naVopBODC5cqyjFK6+hHNo34wrlNY57RpRjmna50IvEP2hHoQ0Mk9dOy
z1uG3aZYTd5jFgHBnqnrzmq03+GzBFUNDw7c7MPxIJ4Ys9FDNEih+qQtaRhXdQHUlsfHlPcIBk0B
XSID6bTitUDejfBL6zBxZc09tWZgSD4kS38ILpoKUA0WeKOxVan19LHHOjAcQSDkKrj2m2OftQcU
8lo37kHGSUv9J1+LxDWBEpCLE4PutDWYqaaRvDXFYSxqYzlWHvF6yS8ZdJBcaPdMKvHfaw+j9h8K
0WBpx6KWPQfuPtTskZ98kbfIjDwLyIaf64wA8e6SzcEQijiJ7DfsLSY/UQcOlcMF6EOsN2jyM0uK
UwGwPrqh5O0As9msX6aC4TUK1SjawLcptZEOXsIAEzb6kKle00ZREO7R5OgVrZ/ZZidI/HPI8BWo
1i/F1cOBxy7KSbWBEvW6HtdgPEqlegsi1W6KbkW1BoSTUthtWlps5BQY2o/trV/nrSocQ3ZR0PVM
6NMguer8LeA9ONZ8t+7z1/hGbuJBZTOpkcyJBRxc+r26IlwimqJ4pund+1o4K+tsMww19HYgu3HS
bORsytRlU/Ar5l+2IZj1ZS2e2WI+scXcMPDUjhyGN9R92Vs3JBEH1rzmd/8RIlpjF6+UB108ppLf
8lUs8e9UiDSNyYWoKii1f0L35X1QVYgJ5Okh49FZ+b0JFcH2jswyIYGfmqW2rehmL1qvH7TRbI/U
iA6AWAN9neKxvfu3b71DAE/gE9SM3gq/5UAgbP0AOOYb43Fpb8QMJVeSknYAg5IOFTXDGrnej49e
Rvo3HlgLPlgBbTXMGyI4FkVTu49f+PNIY1CwiSsHREZ2pclxAIvMrfkOkmD3+SarGhioFl1+X7ww
kVzbqQ87qkCfNxcn06M1YSRTG+7gmZnKnlEEoqwoKOZVhYwTsWD4PfZmvnlR+TwguyguCLnHm7Es
Jb9WsPqjTqWQwI7t4HYN6tif7gcSs3DpdFXm+RG6bI72E+eblaqN8nSL1AC4fuNI5yIoWVFQQjNz
a4/jK5NIdkpSh7Grxusya2dWP7VDJZpdeBjdv6C4iHpIiAvPknBlC7W2YT/+3wP4AaqvSoO0e6Ut
FJd9wkRRK/WFMsb6PhWfkFDL2igq07BApUNRIltJ0GyARQtN05ae++mUaNPi9mDQHcWwi8FbeTT/
WCuHQXCP+5TrE3/BbdEhjtPzMM1JBHv1wLlxZ895ovXQkq+ekARLJOZl/ENzQrJUGoqkPem/XXsF
7/3pM3CAuGOEL/A9D+uOEQKyjS10us/0yWkjIKpucBWjUeXMOh04mrFx0oR0WqoNPc+buArjohFK
qDu6WtGXKZSTpzl6bK4NZ88xQrHTdLsweRDgypIrD3g77NYaXiRcuXFmTpE/WBC3dmMCGiMTX57s
iLL4kcMbpZRICUGC2qlZkiFv58bzalPXaoH00NN4uftSB9yfAo+Ld2r5ZFPcXSUispsG8OldUiP6
vhGNGT8+762e8tC0YgaYhON6V/mScSC9bN8nUwqTP3cUNjF7WtFBXfgTMm9A7EsY+Doe0hZ8kuHE
1e3BgconRM606LxwcwCkfj1hGPVSljtfBwQ+Zhd2S5tGp8cyQMmjTwDXF2eOaFtmOuWuPF2uMMyC
wrVh4CR5UHCl/pBh8CP4lZzoSPExua4FY4j2cm5ZMBEYO3C5f/Vm0nWsA8p214aQt2E9dZGdrxek
kqYVKuZtppnS/73cfF/FyA+XnAOxak/L3Lhcxadqc/aiPWwsEI45qaye16HY1RgnBohtr86p63BZ
Tl0CfODaUGfICs3sPFHeEW1wiHPkAnoVgm5y6TV0KsnBltAaqxrAEXn8o/S5fG3LFv9W8bB5QSkh
XgMPAIGezGrkn6tJvPg9YFu80Q5zftvSyzc4ZTlKAhBrDudAuuEdSn4bRPslRQwv2HL/ZAW0omYk
809NZhQ3CylBOjAio/ZKXmUcqk2sF3ioqAqeMpd0hHTNUEHFwsXWW3rtNprWUcvLPQkWjxwZyHx/
AVG1vgMM1K5lYljrvwXidYh6BAIHtheUf8GfobwiD2vsvFq1N2Jh11xRJq+H62p3oLlJ2nMlxrzI
CIiDwMdrAreLdWfD3X5EX3OMkDi+VI+xgUcAE3ZHYAbArcbMTQmIQ6SauM4P8LXQ5QtthOJvcgus
FWg7llWcaBG/sriiSWyJYKnOOUHsgLN3nqciehJM1xlLQfSTYfzWWEFbVCm1RQgfiB+ZxEIwmB9W
BknJTISgUeLrFMJPqN0g0Cy4ULVXxywWwMIueUXB/qMDWXKCWdjleJ7WUregJEmNzzVZwGpLlC+v
o05IyasuOh2ClMJXw4wNKFZc1+s9ZjlDDgjnj48qIy09yYjuy3Zb2eJu3+w8YMDPjG594y2m00Ff
OGiV6/B1uWj2PBcclnSt/wK4qGgB6JjzFjPNBfpzO84F3bPglkkO1ICEkTCvXlHhdRHDBzat5DNJ
CH+GBBMiH5W4X1uPV3LVvdx+mGk6868k0yAf4ahftKmQCLFL2VZol2Vg9ooax1Fyim539lYPyiuN
7eQE5hDtZeBactiAUcmw/y+4jlg9/U5VEME1xpvCvZbVgu0Im/FK8lu7wzD17B5Zgd2vaqRDJWQz
+2VefK6UQNjvNpaqHWqjHnCE05T0BB43SIJnV5X0yUk+hzGGcJyN9ZzH1L5py7o4sxDuPDjouYfT
XsC9zzuWjGyTOu8lbQteDZy7FurXC1MLAIjZx3ZSDPXtWQsJyouUOcGTzbiWewdjSnP/GyWXbMKD
pnicPXQ5jg/6y+pxh+qa767UV1JT2QrYzSa0re+8ag/dmWUAwQn658XKKKH2tEky2QaA4awG3LTe
GPPaQKKQDZXWRy1DbKwCLm3XVx77ZdGXJ4s7T9nBsOtxf0qyihPg0tqPfMR06uqHF/kr1b7dPhDo
qZqQpA2RM5hdUfUCCISEWKFPXgwHUlmLxIbBx2aj5i+rA9Gb+NlxkIuwsxW9bVBocPrZgpkI+GUa
RkuwcVsVNrz3z+ClxVNH23QFG75LBeaEHQXklFG7uXYNqnkWvmAgBNfG+x5bsyhyS3NBn72qCmkY
6XMz2iI2ywyhUFGY2tEVIHF6bjzXb7tOgM8pyaLiV1lMFXO5Y/g6+oqv/L+GV69pzvBH1yS8A50w
i2rYUOopFyT2s30MH7snqwKXsgE7MPEb1B18vdamPHaKFyVuaFpfgPcJlOud5840QbP2xpbzxtif
ODSQB2Zv5evFDqfQIEP+GbZgyMj3+qXwr0I86cEq9it1U1wHVGZRNKh7d0hz0+FT4T8enJzsSCLT
N8NHqRZXKwkfNWi5DaSp9P7neyAqXiqfkGzjt9jTSw8xKDmCmzxrcny0xQYU1O8RPSxzdHP/QLet
gr8xgbZYRe7Sr5wH4wnaccqcv9HZN6xGOpWO050o42ljEVx4aHL0dn6kiUL+nJR8IdpIu0wadNg2
GMUPHjJuoEQW3ZDKp4MPTkhpLOp4ewHwsgSpqO+siUke6gA9spAQQkXoaibvy7fHsCKSFbq3cnu7
TSBe/XzKTt02WU+D7uiBxPU/dvXUWoCGnB2UVT2o1M0mrkCFvfM5DKdD9sC723cdepDOfGa99TN2
sqAbB6/mA9wOk3yICNP4ibFwbn6A420xFY2VGo3W9uglxO8Fcpa3HYV7D0rKMxXT8lkWpAY4tcwW
4nFz50DR5xCbG82YfXIu2ziKNEX+uW8xET1Ho2098cU/Xz5vjH4TNmTCMcB92znJrfO9f3bNwsGV
UBZWqBpVyhpNPsVd9EKpgXiZ4N/bKBfhG7/+3b9/iqi7QVxCCKK4JmgRu5imHLRmbURPpRFzlaDs
jW4kGR5cbAqC1ykxS5Mqc5ffFjYpoRO9a/o4f0+hJTh8yKSLBMJWARBTMIhShYvd3LU3regpOx3Z
rqPrBbTo5/TLZ08tU9FrBIrF7tXlKyuyQHVrtjMWB+XMmH+VZmDzIYjxWtsovTsUhms+YTZ1eKTD
rIH4//6mkbwAIk4CGGsqkeIsRYn2kHRap7BmbUSjBAGdeg/Qo2qHJHYEojCLjiE2MjfPNqDbxjvo
yOqpFlaM5mzkRHwAnNxFgX8o2mK0GRXWSiWh2E1cBObOHaw6XGaulKfCdd/+ScwKPXgyhfev6lUG
Yt9mi//4Xw8Ah4mUNWo4+ZRa1fefHbdTtLHvi+BjDVlIPaXrSOszwmTeq9yAkQ+N3vfnRFhBdw7Y
jS//3KUyd228xqnPY1muMkdrkGsEDaJLAi53Hq4unyil9NH1FCIu6wS8+eSeOKJP+G1WIIsKMUoZ
YW/xKQt6/hsjsnWtwqNr55Ou3CNso/s8+FaY4/UHv7BVin6SW12G6M275fF1VM54Ot23MLUGG+2u
ft1nMBmt2TmKWROZtp08LF8rjcw4eIqzMTJDutfnCSTXxky5ThorcIUZY2rwZimrRpNLvLQ0k35l
XI+F1cOQq78qQOtZ1mnmKzAiCgAkoEqkNR+7ZD/fM07nx7SOTOEPlPxeSV+juq1CXo1Nd/gBNZfS
D+aJbLMQ/lg5NOQpfyQynbfuDUqNO+0XdIsRzLUFJ8jS+LT6auXT7+DEO9TsyCzBwOCAfM4ZwXTt
tqX4SAXt2yaxvoPGL1580RPmTr+wbdvIlHD9mtai1V604aciuWoTL0MalztyBJcSvGbwJEucUqRL
AwZ3qeo9pht8lI17b71twEuEC2GqYXHMN1exwYPCX7Xvakt+ua5tSoNNIr7tgkAikUHQd4NLCPOG
JbL3cEznXRG9xj4nwGDJ6ru4fkRcY+OD+/g6rOXDNZ6fGKUw1ztzO4oZr3TkKC4IJHCVfsY+HxvU
8JvvDh+d8yS3/v24/BdHaj8Uy7oOxW7DX1aZtrbrXJMpadnGjyUkRpC7bkILopJalVRszUslnV86
JAYpzzUo/zDGdpBoplIb6ixRlDfzpBon76Anz53AfPxZa8NNc9B+e0MgjwNdikj/S0BcXkvt1ZVc
LGx0Nnw6WDuOOhfekFDma0FJLG6K62eXQgO2ZwpOn9PDBMN5x7dMF7xm1vtjj3n5k9ActV/BYcW3
QrReKq+g13FEcg6TM0uBFfJsGMDHj7EXdZXySgUNBI5SNP+BgV8Y6o8VwFGldp34D4hacp1J/7+s
GpNMNXveVuZFzL5oV5PvJJ4HK/P7/uF8JdNALHD4gKUt98gw4VuGoYWhz7wR82xb1jOsK+5cK/64
jWiRrkjAcA1uGaxuTemEwDuYAykhLaRZkW04mZ7Kvm1SiCjxrdFhNTuKQc5ISb5RR0HsqL1SNfgo
YTypIzYzzlmAZz/v+8i/4DdN3WXWn5cCiCrGxCRQCZovBmKKopaSr0BFg1HX/cA0Xb3+NgYn6LYg
xlypPDaP9pVHY+d6ZcV3A32LZjuIO0vC+6LtIP9RbqmbOvH7hh3wa+yPsGHX3TpF4azrW+2aklRG
RYnxsIQ83qVyQuQT08k48457DBQYrRrDsniA/37mSA4u6PIcNjtFVR6Zr6wh622XJlzuIhu8yRlM
TpZ2sfpCsqSKFb/tndcfNqZVDFP0JHVF3lHK1oJ9XS9ZPXxF/s6LaCKtavkyYH/XHljUWStth4Xq
xqGYSRrqtSGzLm5ySMK4KwB8IvGq5svrlHdf1A+GJtQDOaH4Wjd7WUrvdgyVdPdO613DvDAJcYXC
rpPySJbl82jarweMqpmYjatVeeV9IyQrPzXLesOrAwINNo84I7OGM9ciLfu6j3EFrusSI4FhCsd0
XdIpSjX5JAodARfqcFapy/0PJUJBDupkXqSyFY8wgc5e9pkvDFzjDuJKOz1LKz4h7B/1Gx0IunXz
dAup+WZ05kCnOtE0A60cFxOzDN43FFHwGxDyE+1cqSLmCheSpjfqcszGBkNESVVc/WSVlZHxDcbR
CrLDLA3oPol3WfqsoAvaINkJxsEIrMC98vzXrFlk9UNtpDJ4yK4dgAKtlwKDlWHvNzy8Gu1YC9un
SnEDkyKacRzUs6f2Ph/dsX9wOtLoaWJ+TCTpZQhdusvBZ9LfDGbCC8Pn+SUnsH+Ex3xGZyD7aQVR
ap/YzRtT+O44famN/b3fEPCzMP9I5ah6zqSmRvs5T72/3Dun2UsPYbyn8QZCUnlDrM5eNZ3GI9h1
eNL0+zj1V3ux75aCajhn+TuN/s/5rQi1xUF72X9QguhXwom9fWfIH6Bj4r9opb6Oy0x3X1/ljzxO
J/tCyPIFkjptxJ4E7amnplVa+tiLoQF+5c7fs9mQSRl1TiCjHY8Z4aicVT9GiI9ZMlMY///OiZxt
sRj0pZ0I6jbYqIVSSGIiQiNeWtq8WzjEGeFnOKrajUJswJf1ih/giq5PuA8yV5EjpctuAPxrEPxN
2F1KA5pWeiAm3UWDMmQMW7D7AU/yodVzj799drOBzrIEZUolDIYScdpWxdfHzmJDwswlViSc8IGw
NKssaB81r2bNAMK5/wfPxowvOW0+3QIuZOydyDpwXWTeYAaBTU/8AvWxqwdvKU+dEA3xem3Srgvk
4MdJ7DINoE0z/2fDAtGoykEGioTZgADD1PgIJru+f0IiR86duZWkRQlLxlBYnXUlV5BTnwTfc4xu
OdbrTU7+ToPmzjyXPm+8HbFFIDXae1phLPCPbFHgDmyo93npHnaTyarXpnKxItaaHhKcYi8Otqal
DOZ1lptdSD4GYeiIb0Xd3gEqjdq0TJLClzpbU7td1O7n90dBg6q0OAa87yI/fpWsPttjlFDK/dkv
K9zc3qFoHTJjPNL+DWl+PNudOtPuRGOt6/6P5h36j0/8LSWidCYKXD7UP5/p9uSkkcGOtlruMZ0l
7MtU/Dv4UIu0OK3qt0UcgRpiZYehrmvJNzqcd9zNzpetZ+1YbAzthcBCbN2NoJ7CFfK2ohG6R0qc
AoHERFtN0z0HGFeu2yjqN04ppeZquT5fKy3JmdHa3lqhwZBBDED01jY/3aN7jekPxs7uM7+1OHaH
hNnw6QJvDX0A8WU3l/kV0qPiH9XHlPSzV6OabhTuHhIiikXPAuRwLFyzdFCbZ8Ql0xoOcUL0iT9T
YWcDtop4hLoBFNre9JsDZhRL22CrosTS9WuBwJhxV/uLjyWDPi5WaV+W2L2dWdc4RbgU77S95y19
WD0TDDZBuYXwIsM05oTZ14SGUE4yqMO6GRKSmiFQQXLw0mpQE/UQ5oRpPI6rQPoFhm2Hbe0H4tBd
bx1Cg8QxVIcWQeDvgAVx3NYOUKiw+JSi6ZJH4xyI3Ht43WDvzDfkxnADvt6KeWle1K77K7tFj4or
R8QzUI8W1A70ggZMEwJumvrvyaIi3RMrFQZ2hlWNVv99SUUW5SyjQaBzK+64auDTVPRv+J6RUYMS
K71/C+Ir6EETr9CnDHxCg7NrMDeKCMfW/QpXHX5h3so4xEElt+ZzoBUl7KZPXcuKZuIW9Tk5E3tY
YFlaFKpsKmgWP/mOSpLMscaMABgqyDc/H9gdxebWvEKbkRXYg8w+PfHr+s70bjT9xD1Mb8PfbO+0
o7A5Ms5GRvqsln/w0ixU15H2jdDf4cbpYdBW8HQiRVJ3EWeuY3wGdjYUb9VCmHeP4eEwaGOKCtGa
kVO97pKtxwlb/4veyK4P9CU15Ndf+IUWFT01rGSxZ1Rdl8oRAQlGlpu/QjO93u6E/hlFanKiYXiP
BQzLgxC1ccecspg2p/9iWBRBTbqUn0JHs1HC21OZ80z7+s8E+jO9TzrDDocU9B+PSqz+JotLOjf0
IRBa31dq9KBDyZqkdguNfR1E2clZsByfE4rvnivDaX6BKUoZfzvQ+wG/71+ipLcSClWHG7SANbst
vUaczQhI7vZebgySGoE3iIgxzOvHSEG7z/ucwlpXCda7IR/2uXk0RrKwNuU8qWAcHvp3qU8O06KP
Dl5Id5/p8R+oFal9apJuiyaf+vTc1i+RJI4y71OV+bcAq8cRRTQQbUMgzPwli8mOj17uctGCCToo
hGCbXwTIhUB1NPSzHDfh1l/Hk3EpBeHmroEm9yq3mYBoUy+hTp1q+YZErm3wMda43s0BzUO+IBlT
wfGuVfUSPLIQAwrvfKj7Gf/QPi2Z8l7Is0r3vueAV2QS80XYCsFns2mc/ZeilPMGTFVWXxxj9JUj
0XaXIgi+KhKsD2LQG0V26Ja1kLprnNJhNoL6QW8u7Z1NHOj/qu4O/954LZGZqp/ym9wHYhTBKYDy
/SkrdtC0/2ZfD+VOzca8AHc4M0zWNs618OK00NeWQ6HJS7VhIOU3mENpDstquWKmH8Sze2YC12Ag
lQh5KVdZSw2IrPMa3Z8LZ9k6BTZEj3Wau/CCLrvJe/QEEhOQXA5adAbUMjlgs41ID52JYxAQ6JBF
wxD5V6PEKRH91neC/jSko0A0XMHO4sbzj7olEf1enYvSnHq2Y9/+wIEc6vZfff7fqUYjzpqm0nnc
sOL1bqk8wG35Ys8BAI/B9T79pU6GJpNN/oK1/iOdWngdxRu9eBgOWschbLLUus15YMs7QuKpUmEA
ovGnw3cIHBKAYJy5JVG0woU2Uk64nMDjptRL2SisKqLbdCPEnIJxP0DbNyJWgEpO2POqN1w3IBCj
80G/ot6iBXUDDCNEyTK/Gy1Wq3Q9jGboZYAIlcBZEQZePXnL5ZPcfKDEtjASDe/d3z1l3eYIUvPk
PH08LnP26UIgNn+/0PYFkEroF7PpARg6/Yo0atpulwavfCaRlMa3/yI3R5Y/702OQuzRJaz87sUc
QhfDNZsyftrm1fnDWP0cqHcJsPLqXHhApyi+6scstaSWMxUf4p9F0LockorOoG8MbWlBuGHlg2kV
CYyUTLv9GGooQFiOQodD+fszPiBSZcRA+1w7lVg5hlWVTfnzQDQv2NHMan9XWIOVE3Ww5UO5pzmS
fFhD4uX3+7RHY+x2DWQDE2jiKHeV5H6CkTbP4CBJJ8MYHi5Qv/3tHLn1x7SvvaBFaGCQAVi+Ybi4
PyWru/rK9R2IKpvy1aWGT2NeufXbZW7BrdxbH2CvwQtHmwlufiW0kmGfT21QXz8IXYS/dAN7m4K+
J8+rwyXaQnHQb9kO4Mb1d8J/NzkO48zDuRfH8xd1W1iW0pUvDk7PzH4+BwxggSOmqEqMt8Ig0Oh7
Zvlp8WTCYovCTNDkjrB06H5RAnGftZDYYqnup8YOLbkATP1XYVPMa7FxN7rl2xxBXcS+dpL5LUVM
Tte1v3W6CaE+SWFP2UDrjit8GcczEf6CJe5HJkzqFICBiVX60iwBv01SWR6MM667nFS5rVOAgWNv
4e/LOi+uFMBZ6S7cE1hdM6PWWLu+F+tkMhKq9dmF6dvmkje3CcvA82iUD7+IhRmQq94GJpGrxlsy
dqqEHe1F8tmkwAEvpJvy39e0Atobhjpel114xwd//mGnaLPYCXzV/ny0K7mgOY8vaf4LyTGsD/zI
4UtEEf7zhdwG+DTEXdb5HBLfYd9SbVY1g1aMV2bAL74aUQSiB/x9qeQOFo+zLBJcmLLsztAoMggg
qZEQ6xAwQuad97RerLKulbiz1zU7oBON7BzWIBtMxPOdTEwbEmFTgxH3LeOdAx/jIErqjXYz+rZT
REHeiULvkKqAwFHSeINpSA/1esWyztVyGYrbUIs9xc98bRkLYAZV2jpc6PVpakJDdNnbm3M0rwZY
uAo14xcdojKz89aG+EWwDlRZGdMINpv2kwHtDQ9v6G/qo6ws6DRJFYzPPujEPUbZSYBNDWA9f4QS
mXKZJq0Fx4M4mEv9/HeiUwWByzNFIfcGPHl4VCOdXuqKF+gOvHgekina63FaLklXBnG+UsdETVbk
oTq7JcOjo4PW4r3W3575JEGQzv98vKW0c+8iHFvWBZJ6qdXbe8UgqNHLmJyMEL3NY7QUamoYyYuE
w2OI2a8aA8Eiz3/XsVHKr/PaaE702d0+3ToICEArtPZaT95wB5IwwC5KnnlnkH4WPzhcSJyqqyxj
vu7Yazw8+AazyUETEHDWhLSIXN9yPmg//lAUha4kU12tJWJeVAUc33Ue2WNBw+FVLNvFadceQIJk
f8fuZ3MTcFKr8zfGMOGDaTelAqM+4j5Ca4brmsMYr9K/A/r94Pi3v1pcYv93k8dzivv1Do5ByreS
k4YDM7HGFcwCmzXhzrcKtD/Ust2RaCkeEeITv9LDhLESkhn0FCQe3cweRjC+lsLZHXJG2z7bjn5H
LSnV0YfV2Y34X4lOk49GNQNyyJ28RwazxhCjT5xB9hkbAvde5sUHcYHjhrwo+s3Np5KlDEmOWTLl
H+72CRJruDlbmkCSOD8w5PD2GX/QadLbhRmYkq7VS1gCMcV8+rD70WVoOdgrL1WxAAcR8Eh1jbh9
5mTjA+5v6OCyqKPNP+BRshCI488QSn8AEPPo8PSd5ir+Tbtx6wfRMIzjXszWb3HiE9lq2e4mEd2u
+4JSg/EqDooH1aRBs+oq9yQke31VlCqaZfpGiw/N3zDgyhf/k506Wj3/6McKykpyK+QFrUsxtI0i
jcp8SKiRPTc3HbfXN965THCAU14skZqpXA7v09ETXjsuOOPFggIqyjL/59Co8hro2EgFqfwqnLXX
beguXSA9xoVA2Izhk1BHmTDLq94Kk10kKNFalDEdx6zIDBM09aeFMkVQbQ4Y/NyzltXgEK7ZGitS
lSEGgXGvkLpTC3p0171slOST9bRcG6cfb67TrWbvE0Aa5jLlus6I8lrM/ji2GUmdCuKFcLgpzXC4
q3tYF5AF9VNzcR2pFZlGm0WVJTyoZzKQdwV3LljtfcQMbXuEUWzWtXbTc7prtnSxGUog9uhiKwtR
lHtFW0i3bx/kvTc9cpJ3lGUzXh7o5vojHmpjJIs2yMehqaedgRTNwA4n9dgEPurFDGGS1sLJ25EQ
IAGxKSTClZ65Bg6p4tLeJO3U1nqal1Rt48Yb+6rfc5YUJmyQyYXbt3j8gQJZFHy3BAPIy7irsCY8
271zT0lPEzK6Uk/qIigsH9pSZ/Km/7N8s6xcl6Rox84GAVs38EQK6SMlrjpTyEdNJYSi87PmWxij
XyFdbjcjc54fEg5XzH922reQSJdZmZLsAQqLNMMzXE0dwW6GSxOIEDXIC4L+g7OCBYeerN1Psv9t
qW2+fvRs8qakyYF7l81t3Zx+fEzNij6X7WEHm1fglKNj29WcMxDtbKAEWzHMEygYSF+XnJ7AfbbC
0AtANESOvCf4RjacyM99p1w/AnTyKl7T40xfj9YtUwnTBwZg+l86L/knqrC8LOHgj80XXqB2NnpF
fzkc3c6sSHfLk9R8+LPhC1s8jpKz4a95LODAWHTOORqx9KdVR+bUVq8BaynzmO1W5W4hmwCIJmq7
uyb3Yr0D+fVoEV//bEmyLRcDy8SpkZIleXcxzeR4G/qk6Tdr8nXBRNgSfDGMxLNcZM9QWnR1VJ2D
QSSF2oMoVWyEyXEMCm+Ccdl9S5Sx1iLRDvwLrriy/CQ9lilnDcleMqNv0NnSMFBaAd+jdGqoNjNk
NNwSIHHvfeReFOXCyodwrEW9SbWJBdNTEaXo4h26SEzxMjuZOoyKWF0Bh3bQ7m3D5CqFXKXUhP+1
0szGcqD7pFL8lbpbQhnixSrl9lJbtZaDCrXhp1gUjFsvUZ2OSlaLEAkpB0xQpA3gaUCwz6mU/N3m
mEhNQDjBwhkuAtYh6y5x36vMlWlcLWZp1IY7STKSVv1hRbdpQVz9t6pB0PsB+vviOze0hTaxzSzs
P9EWyhigwiGyIKFj8C4BVPdl1rMROjKDtZ7Ex6qTQq0e1iFWVZ1e/mnLQ4fGvXj0hVhtstSYZzFM
NarWJvS4f2QO/xfaOmLO9TPUidtExEdZ+RX2q1H/dBA28/o5uYnCmf6VyfjpLz76VaSucrsEPMST
cNokSfZFJPQUZmsqt4HsnXJVRlkc803iFnpKflqHYZuXgGzEkYMy0oiNSZTKzTYG7zIDzj0/OzjA
OYIP5Nc9S6Sa023TwsIBYtJbbIYm5iGggQnwwm0qeRRcNoBjfOZeRmibD7BrAHMIZnQAjhOgyQsD
nDHGU9kgTcjxDb2VNMcRT9KmdNnQ+ZWNyYKaRVDauHHSUG/KL0X+c88wSEQ9E5YBTfc+581WkIkh
MFenDCoWtG/ufeUjDjQpljelu/51z2oOCuknddx3iQ/1uy+IzZmacDo1oBXILTGTGddkK7B8apvO
DvKP8NITBqvjGCNBJr9FmIovEsJVAX78gb1hzvN2IUrpWSF773eFUrdX2nMmLejGmBazEOLgXbpi
vOBKS9eGNSS6QUuKIdYQy52U8luAhMGS0konthoOwQD2sHNYOQ2x3q+cdHxDOXfSyz+91DaiF2da
RE/jt4xc+jOzbjsqlZVUudrs/zXly45rwOLfhrvRrKWsgKWlblbC2h5SMDLA4yL1x6Gjt1UBwh0j
7w3RCpEQFX625m53f7inKOAoELZVx0IDtqVEGgCx7RKgfpccqWe+uPQEyVUAWiQ4sy4Y91BAjJoK
cm5zJ3hkgqSGrtGDLMm0yfb2cpYgqgwniL56PoqYphPovwIjRy7zqNhKbVwB0GD9NtaV6Im0qZDD
73sWXwQRBe4gQNU7d50UsMW+RBZYAfLWGedPi+3/A8gtWp23pSqvkBoz5sfkEC5RE51DIgcIeW0p
2J++5J+XU8yc90gDGH9eT1QJuUrlEW75hXRuMzkgFjx0MgZ8nrgv5nGNN4KkZSKun20CAVkIRI4H
wakSQxJA17/frpL66CkYBezVVvMcDwA56zqyrwRArwHO9eOVuB5EykHUb1f/UXpri4lRM+O5zu5a
ufTKYarHaz/tZaBHFrQ7IEkkrrWMuTR1dJ7nORgHkA8L8k4NZM4JqEjtYjpOUfhrIhAiaf8Fatg4
36ehg7Ykz3VpWfPX7VA5I6kKL1zX/Wmu1iXYhDgRSVoD8rFT9r+/atL6A4nhINJB/IFVqUh0jX3C
39kY9M6031I/XDl+44Kr/l3aalxTmOzModf7Wvwq/rqgGZx481zQJdPLK5V1uFuHfkZMVH2KxJO/
fFnElFRBnbbrRqruFNfP/auvcfcAL3zUjC+2nh92ap0H7+tGULkLJnbvmqNhdj4qQJSIy62HkKrK
TaVcrXkrNUzBmbY9VkkYgifvnbn1+7vMvJG40c6/y2Pem16eegx+nGeJRwree2jvJItCsS78vGrI
eU8+DkWL9oMkTn7lkWQ+mHIVaO66vyhaDXdf5cY822MedyETpci3Yofn3TnzcgyrJpuY5EwTIYPY
sYhiV6/1aONx8mZnkItr23zGuVtkX7jN96zCUsD0/tdhsYhXqto4PNJ96j+3/8aO8m+05BHPg2fL
ep+JqWPadly/qV/dCRSRD30euY/w+9V46HNK90k/lmnoxo0e02GgJ00nXh9hp5WYyVDcu/A2GYKb
zaXTBl7O4TAfFNpUv1q/p7bJHi32ykrCtbHOoB73I1ugnJpJHdXHs3bYDaLBStfTkhZa/dOBI1Vr
oQW26HoibfDR0gdMoOs6LSjzT+rnFUKqxRYhB7wKydVqmMypmZZb7FWwN8pE6mYDdI+Ij0p/6hCO
1jSIESeOtHv5o6Ql/v5YoMOhNwNvq+2uGzJhalozHstknLdCt+mh+td3b1JkgtHUoRRqO8XyLh2v
/aPm2PqjdYO0hKzISd5waPdrKDRz6SLuo9Ghvw/EMYVvIn662Eaz/VTNrGOJ9DVW6aXAL84eOk8d
gDSDx2dh+TOB9ERJx/s/j8dNSxJtmbHlR3xaqtkXtQpMxY4EkeAxJcSDUzmO/inRJKNhstzR+j9C
eEfvS+CDb+RiVmU3Jyu3oTVz+aC+GwaGtK+ov3OMtPL1XAGm4v0QKliaftcMpohazePtiv34qwzB
Hx5MqAKzZvMte428z3DHnW7wtw1LLSrLb3M3wsm/6dsdbl8fgAcvQ9EE3+ls3rlFxktY0ZDRFgE5
Y57TGSLjaG8SXnU89DkQpJ0TMZOT3pMuSPPt4FXhb31OrEtUu1saTPSoT0Fl6tFqYWhgDbPHgSi6
hrUART53jCfzQV1RQitsbdSKUy0WnXkJlyrOcuU3ycc/oU8AcfCXN2jNfIPqh4f+6kIU4joB9rOL
en0AFYQ+j9dbagFFPcs+lI8ppU5vd6S+qgWKNksNAwpWoakA9reRDu19mfXEU8HXMraVdOR39gkI
48991XnOF9tMbWVVYivJtAAq68LA8E1vtHF1XMY9VmbIGLIAtHh5ewhnO+5z2ZCJUtpXJ6a3mmPi
QaE+2qOJPg29I8QOD2bVZyksLDw2mJ3q8tq1u6u3x/xwiqk5YSUdAJRbxhEWHaTkZaGWYZ7PYFGB
Qa8Q1Qkm7aKsNfEkAf24vNVBnvON2JgVlnRcLUoUL4tluHYYmwUe4fN+7BUA0feNfwjw5vPeIS37
2BAZQuoLQZzX8D2W4W6icC2VYHl8yCOu70PEzX6t4hzJcvkccoctw9mOcLLwc5ok/ZJgJFQICxHc
yTX5shh9GccizYrb1AHqs2UMkW+hE4IQ+Ac8Okv11FxfomrJBtQxBuF0l/sOrsA5DSBN6qTZUOL0
jr8fJSuDKrsc+k+iy7im8+7JRG9EPjSGCsm9GwW5cVdSi/c4/GaQ3IW37OHAUJzh7UkyIFsadjNI
Y+QVoCcSrKEIsdklrN50uY1mbtsXamsvgPzcccfaYClqlwfAcsyWS3j1ElllynrAxPgU80hOPZ6R
rgzRhSJ4UwSpyxN65605O+G2rHd4c5LCoFvW+e8NstK78SAQwQcYEptHmWnLw8J4TYN5LTN6Vm7b
SJuMHKivuLNWCl/Sku0tExGEfyXKKXyhT/ZLGMY8poXYVChGmYJuh0gPL9m2lyNtOiYg5RXUmVHg
IrHKqyRYh/JXzyMZOkQ5hs3MXzBBg3/Q3Bmsbb68XhNLx2YHU4AtokMbCA1oh+zsaOXaOMsbiqH/
AH69TzOPI7epyMrubJ/VEs67iXy7asubiqCn2xSrSV24ZYxC7aKjTDcntjObdVPyz2Lw2mQwIIKt
g8rYM/q4RfsI5Ogl+vCKVjmj0Isl/fk+m7oIoRN2OnGHwP1is3xU+Yxo/TA1Tms/6tFLrpuvve7U
0OfJ/oTO7uwXjZf46IG5aYPx2Bmp8jTetoLpQzbqlaowZW1F01O+kivMZqP7+SbPUpLQOwVxmi/B
tyMueS1+4M9NZo9ceuziSBzikK//dCg4AxYdO8JUinu+bkI4GpzwgdZb+UAmWm4IT3/QttJrkPQx
X8aSn8qBdH/N3QSh2AY2crCT2Xc2zdZW6u53w+dukEwgoNYMEi+7TYhPaYLQhx7EyXb/A7IBs4FI
q3+ZRFvY00adzMagbBA38cxv3nrHwFf1hao4sAomWK/Tfou+uIzkvHE2GcaGhQfRGw60xMZq/nCS
MQPTXwxiqjGmZ9jzc1deONez+wPz7HM3TAfDn3E8jteaUepdO7zdfnoSOqMcI6FeyHS2aAbpjhA4
Y7EKlcnIMgnlt8wrGPokzRZTC5WJAREMX2CtfYQUxWLfH4vl/0vKlZ1iMjCOwPMMYHCi+0cwrNsW
Y3HiSR4JTU22V6s0B1U9D73lhOmJFq/dFT93r6Ml/QWxYGXQyvKEZC0Bri7Hqk1EDHUvUNdJTxOR
eQ0Aiz9TlZCIJQDaotjv4ygAaE9/OoIOPGsTIS/O8L7+stfNZzyoNOj/LOBAIkeNsvGu7eG2L1gd
K8MEqN60Z4Mee17DX4x457jn+G/59BYhSb/q+Ensnc+wiBjZFKgOiE61+BANjYv6QWqK9Nlw5Bvn
ccqo4nSlUYzjXV+UJk4utodJ20z7OQDvrXsPfDX8IBg/uidDe/Fb1shUe7jT0RCncWk0B1kl9tkg
JUZM3kYMxYAAud26Ch0xt+uJOUbmFwGL+v/oIyIUKC+InwyS76TbqxRAm3ET6nRSuVY887QYULUB
8wKsOYpJoX9h2S7bVBguisP5b4Y0lbYsoLnBkSAl8j1SS/m7BWNFk3eEYAIxt6vR9FbpEiaamW1Z
voizsczGcvJTQ412Vfd9Oo3e+QJHAsdMdaR+vPAcXumXbkN0kBpnxMa1nb58tn8BnmOIAUnz8esn
SwFc+G2w1k82pP7IbvgTwPFwFkdaVtEuqL5N5f3UeFDl+HFJv6ImVKIB2D965xTrUZRA/sOvlxTW
9HoFpRXVoq5QS8RtlABzpumIs288AAyJme6P8U+fLQs/npxjjHjvwVONpJnzpKVCio2vuj9ScruP
KNXo18r/lyfhjpUagFIPvFb9T9p0SRIrebc5/vHGWIvJSWHGeC9i0KqjSiwI1p+QbB6PXSEoI/gS
L8CF7Np9e2ZhcTd20cGRqAPFsts0EFJdwEzgAnM56HobNw5vbb+bb1BkAyJ4QrONjkmVUYJHxE9J
jb3tfAoGaprcNWLXOOIGmavTxuwK1ySZ9AUBPV4iJkx5NRPxa90uX3WUHX7E9VBZBtzfMYsHh3gZ
DvQG/HCcgxJ6bBiThcCOfGTUpLHj8bVCf2pHC/R+0ex4kNXpZMlnsVxZppA9hBKuxxvmWtcjHMuC
d4c0LoliCM6OUUxBCjFLFa/FLUsjGA9xtR+d8Bi38GnyA13fapNTJUU8KIiJ8Aajk5GQFroY8iVN
Y7Bg/keMNljRUPrii5Kw8mi4Z+l9C3DNKYPEjxUaBbWJUNWuk2UVG3izId7+81w0ERS7qQ9wiysi
Spiu8BuIpaJa5vXaf3HxpPAvpShDMKNJt30K/OYQkHcg/ZZmfbeB3GzbSLWM4mcIkf5p0X6nbLiz
z0PBP07tIph4JN4TOAJ0AI/JzMVpwaknrx1aSNpWbrpBNgi/vsBR/f1rJjAirb1Gh5nLViuSsejm
VHwFOlc8yUVPIKsmXWUKO/AGIz6jl6tXtAsT6it2vFOEz6xRvNbho9biezYYe4E0s5g+OnHAi7Pe
plYvV1exV09od6TAa9tCyVDndT1x/0kA2GApTNlBGdgpmvf54m/VONyW8Zf9hLYJQHuxybhgr41e
A2+YzWN8wlkhbqZShOSCBSHN4bbMrqD7y7wEevF3q35VuKnY/xox83/f1q/txu7+T2XE8W5UhgMk
1X6PJHtFdGvtcfhybQfuxzagtXFYpa72D2T1ZcIpZsXbnuqFQwauhZw/9znBbhIgX4Nrc9EAi93V
ZpFE7tTPebkd45GHB6xsn//W1AIyGs0ojHN9HjX64kjLtu3Mv+c4LqfCHq5PcN2qRh7ziJuj7LGi
gc6Lp0CEKzZuuiC5vCXeQ7tLVD+icFw7C9So6bigVc48dG43raiJMJHDMGENd3Afvfc+5Bns/qNt
3dP/NlxYVRopk4UrH32S66Ph6aOcTCdIKO5NuRPnjZP8Pcmq0mbUe2te7Cg+Tq44ZyiVYsOq5XNy
/2+DxDt4SDHm6ECXwq2LtXGAlNTekIB+EToXzEy7iGz3BCCjv9TpCct8TXzbFj7T/LiIH8Ti7oW2
j96r/CRmoFyH6czzIh+N89KjOrLxI97c3tbLaPGMQi5NYA8xMmCLupjOso7no+jp1N0cE8D6KbI2
UrCyXKnlaRnvJlGhw7DIj842/fSQbHzYiiVUxwRtWvoOS4wXyvyVjCTGDWn7NXHle80015duojRj
JYX8cuV/KfnYWFt9VyZW4bZ+oEmqI02vm5JzS5An2SJJRi9LKQ/e9RBBnXPqXh1VOVrf2TVUHc85
FzQrSTunnUPAa68vI6fucBmCl4Y25BOw+90NvxQOiHf9H0S5YBbMcH8uf0dvfPO2Aam0zZyZmkbW
XeABH0RKoocDwE01GmFD1282uHL3v01fa58YJAPQW+HHXFgMdlQagVUPVas3/01DeJkfLP5aLrCz
ufy0Clfy4neKGHkVQsahS1IOSOj+G1AytcJ0H61fd3fS2DqpB9zIklJ4Y5KaQzL8qbLV4SyiFhC+
7fLpqBDq7hhGYnx7smBSGDvqp498O1Y8bbarAIeFqbjgA++BMI3hhNe8h+BVgFYWjnAkfqhImfkE
XSdWii6E0DgT/8f2IDxNofhEic5//F4toygbqBlPE5FtEbV4VvVQppffqEQOO+RDmdOM0EKhOAOB
HOz/PVFX1eCPsqkcc2J/VljfL5W0diJFxw0NReh2f8blgFG1w7f1AiQ68B7nRSoI8nZUV4aYnHKA
3O/ytaJWosfuqxuSKPk6HNNTzpM91x/DO6kKwLIw+J/GahibV6PaiFnbouhQzpU/Hy1Agl1Ji/MR
lSizwGwPN33nK397o+L6qMgYODDec7XabraI+8UesGvtjyOewen2rdvV7RZwuTeFmASLWcqVI9Aa
2UqfiXT1IIynopJ/EDCodlTwKu2NlCKt3C830IYfYNmfGl+b1Y80ylNCGI9lG2G2Y2hhJiEIs79R
gE/gqfPs3gYBveTiwsNqxC997jygAUI/6O+LA7IbQF5pzJjSjeVstgIpoff9SUanyhvfhxjD1sF1
FcyxEIPVtvJEIWcNs8NqpIrjWPztr6nYXxp6CH9wM4I9MJGSl86iZtzqfNenXWjtpWBk4P/AxzPk
cfxyM30LkrV+hueL/q+ub3kpglWPd+/iuQ1soDRyZN9Oy1DtQ9xWiveS8yXc2rNBSVcfyyqcdiVi
A9E8W1AOSn0jzI4z//3iZPor3b6T7qRNaKB7/mqOItME5V0p6sYxsJ41OLst6K3qpqb1F/x20v+G
MDIjw+jsnidBDs631Hov6prRroMDy2kH9515lrXRVt5Dref3AjThVcZlJ1NAB/dmVvnb/+yeEcep
A40re3CZmVPc9CdAh+yuRd993cGo84gzpqd1JTrKEuUKMIBxWQaUPp/MLdyLNW4VRIiPo8mlhbCP
nj8e1DPKlqKe9ulQpTYol9sJ5SwpjyLWx0nPpN2b8KmonkGMaVL/VaT8Spd3WWr1GKSuId1Chk5O
K+7HuWvGFjBouvYVXbp53oFV0GzlBlBIINVlCYiFETXE+sMh4bQe8ickNau3lJBaRcrr2+/h70cH
pF7HlmU5fxMHHkBI9FmIa8apHVZZ4A6lj0EUliDm31vVIvm7fH7B15BS7copUgCn5QxyVRLpJ/S4
svz1n5J49EtWxITAY6UwZTJ/u3UQFntcpScefK6GWpaZgCH01o5VLCIviBDQP5+ZncGCPF4IxUJq
SiGnoFxj6nwIa1aT7TMnmb/QigwAjLmRY6fiHI20CtUnYnxV4WJX7btxo8jjw5BPgLARtHmMumSO
ruWpEc9wdOdiwUU3r7EzU35Ou7E/tC2rzUCqOA/F4r3JNpmWo4vznLG9tPzKrVY+3sS1tm3h2CUN
PwUnjCrSjOmZ8fApejkrvrvi5yQOoL5BXK4qkeRgx/8ajvN6eXkZqETj7UkgtPPdXbKsfp5UNFpv
kojapN1I1kkZ0Lj4/lpjw/xrryD8/+Vytz4KMyDNWjVO6JeJXMWSOSQ6JAbjC4zzbUOtd8tlbyKI
sJC1WqetHR5CZFKKu+SJDBtsuBPmFebH8lWMu0rJtinZ+MUwe6gnIllqKYdxStlBVZRTdZOenWQP
+jCUQ/SFaUc6m/ROd6ACcAOhBmKmVZuGqrPSu3aXpJtSe2pYEPQfBppqCFcILiwNYmRSWxo8mAdZ
GzeKViWap3hSG9IS17q6nE9SrWbGd+FhNA69LAiAyUCHy59bLbjO2vLkpU2/bm2eSaVhW3u1I1og
JduHMtijO9yIFxrVbpwFEn0sfFKKBcrjxS1L9vIzyw2uOyLhotWF1pHXxRT8ThPwc4vEfuRLfjQD
nNiVHE/iGxkU5NyRz2HuBGM0KT1nbKZPPK9r7nUJ5HaojXDTIGuLz9ukX1EZkdG26CUy4XizmGN9
KzCUIcs8X14NMb8i6n26fcNySO2/mRnJfGOjsjKmP1CayTcbRabhiWLfqMIyOpmTe0eiqx2gJXFn
sgGmUiJ+nV4wfTnIBCBh0hEEOoEwvrsRAxWApb3KsW3v423dlat0SdZk0NUsZL6KSHzgNwx+DVOA
KpzsodNJmXRHZ5oNb77FcMsYeFYSkFyn5Fv451IjTnTXAm7IsbmNuVD39S1qXDve0H4ybXU/kouD
CkzayiIu37fsu2Y3T4KdwDbIvus2LJF/RITEmZu0uqWQZ0YajkvXTKAezgGWBPU44iBq6luGbl2g
Vd/7zGLZPI+uD+MUIyFtRPR18mE2CjU8osMZ8rym+TL/guESkV/5bz6WqfVbF7yucpbWm6qVikRK
p+VeXlsiw7CLredw+kDI9BHtbr7yww6FBNWZ9AlmMsh51zcxSDHCexBgUMTP1wAvRkGBvwS/x+Ax
K+oRWJ8PCBr7jBrCbZLgJnqQIDjMVyBW7JUr9Jd6GeOu/lCOrM2RTYnjxV8an7amqL3owPagOuzw
9CuJczZ9MQH1Jzr0FUxsLq6fXFvyKlDP89SDgvjTBQ1l1zgL/k9ONAAIdcwmP/yOuCW1g3aMkaM5
Mh8ZzLBVWY5K5BjCuBhUsCATtuhQO3bIytqZQCY7H9U47Te98BecZwpI76ZeZDc6hgdLL2FzBUWA
f8q29ahx8mTsavMBnYPV3IjcGN7/bnWzQQLFT3zLz8jIpR05rm7XLZb+mdDtdX7UHrS2XrBX4PpD
MVWdxVepV9hBope2yCwF42wZs4HR33A6AapZ2XcB6vJx6/XlirlK0+yIvJYxrVvGNyTztjGLRwZT
//Xwl3EjNXZAimiU/EBBqTUD5jBhQOzkWPTf1S6U22r2U+kHzMNxBin+N/Sk0I9o0qCSZJ36f5iM
7dMD1ALyzrGHLjwxHAXPwg1p5QTiSj7XaAg9PTuilfJzlmW1kk5z6Ysv5PhQSZFaYEesz1eoBjUx
ImrIogDPSuZFvMPuD6rxNzuxpeN92jacMAPAvuEzj2zw/NHb0/7KAunt0Pgy2wPIXOX0PbrB1NKP
sSP8bPN2ytcQjbPdvuESrk7rUQ9lU2INWAkI9sfj74La+7IXREEDRnwLlphN9socok62gP+ZXli2
4cu+9QyNQi8dgCSdjUI/u4WgLl1PetsbTnz1CyjtmfVAgZLth+CyG/z4NnuMc9yyRQZJxw6yCZVK
512UpyN3A2O6sUk94StwfrRndJBUSDRbkrgj+QcOxXyPvZEMoSx4tNeVbzf2X+mUWeIPi+vJajVm
f6BszIPK7KgBXyrdLeU2rjJYUFqSxxkjcLsSR+1wpsaPulttqikZw7pLAbYTT44lHKT17c4M4cJo
t07HeLIw0I0+ATJtS9KSBF4Co6Z8JSoyfzo592cts1nQFr36KIQW9+XphjLC9kBvlL1Qw3cJgXS1
rKcWuSlWIEhrHtBuiQwnWAUs1bHF/TRcbp5rKG2oCFHknaNwAe7O/mRKn6NbzTrmB10u99WRob3R
A1y+D/faeEOddwBOU4pOmSR6dPpQTTUnoQ9CtmZ9IcRfe1dP1xnlC47wYhFg3xHfzRbtB1XpCKOW
TCIE2Z9kL7y18F4CAFA0croEUk6jFauQ5gVBKELCKPQGWnWFNAVzGnwm1Dc8kDXtBWDXm8qOQVrb
mSqW1ZNw4naRvX8AGjImKRBB4scQuZtyMtcnm3cBlnLEVXLU/nW1AIe9nBztJirg3yFu3qkEY6gj
ud9ZZ2ehDMdo/R+9HmpKIberhd44g+EAm+mxNRWUrcJ9qY1rRWxfoNW/T6sVi5E4ZedGNclyWDEI
XPohnlZsMNahooLbBHiS9dbC5MY9ykDIZ3l1MPTh0j4QTpzjMq0zwqLj73eWgVKnxGxNo4QjnOL5
otEw1inhlXHwQxH9rH5dDBK5Ks7aSc5L43cJb8vrPH5fhWouo5x509OHUUfuaz3+7uNvAPy256y9
F7tMqyyv6IkzHPHrcYpcDBuwoDiDqLTYIM7nWFTM+uZ4iTlhpFR3pjXcO2pfbPd4aiZ849UxlHqK
e4EFAfcy3LaiFPsmpoHm83DMqRxCZujENfRDoGxWs1AjdMxAIFpfL/WkPvTkbxx8vz1I7FiprGuZ
f8q/bkty7UzUS+/MAeQUrCPFUVBHJSnQfadfl7NpWgqJzaCjMq3ewIhiQwrjLzmF5h+u76Flgg9G
ql6qRx5Gp3nbTL4nb4q5I0f0bWWicqjD4V11AyShEbvWLw06HXlhdi+/w7PDVw5fwcSZM/6ouoDs
dhHSlhssCJwVyrfHsIdIVvUaqpOWlAk91nIv0Pg9DQ2z5Huk3tA2S2Qs8lBCYHLroCZJquCWrwPg
gS7b8te71Y8BDO9YTMDT1qQnUszTXELkJ/xRNRIFou1FZ0wQvSwoTDmPeJyI0pi6lb4yfQCi2pmJ
UMiot6+x6jEn1jmfieqWIda5RoeG3m0r16PW7MybwsxlpwJq7LL5V6TmiVfBz8xB8EzW/URWKcMK
rujgPCFW0hnlq2eDjnydE6RE7a5vmtB0E9yJiPP8o3S4+7rX8Ne65tWyKfG1tgMjpOuoe2zFFuoC
/hXYqU8OiNhNaCHPF7tm4KlCg3wPBn8WgTtDZqveJwVU/l2Qr2K8Rw3Sn1B5NhZ1jCVZEjOqZ1IY
q7f/V0EIclwvoEEZQn5+flr52Bokt5KotTqmU8h+3N7VJUyOnimow/EuOyflhdRHarL0mO5OQP54
YZRMV0oXizXZDdA1yDIxKNzLJMdocbRCDIDGBvZmtut7ySAH2qlOsgL6ZbHbHdZCTPb0ib9uktPV
uYrSc5cfJXJdBYTc+v7jUrITlPSDq3OGQ/roJ9uBe3JXnvf4OIi2UHpMYhuSS03pk2pqwu/UaRpM
iYs4x88ifhoFNLzZIPqGVDcPqhnvBfMh8uaRnzvbT9ptj+AVb4t6NuVdzIuENzgMhhJzc53CYIrj
h0mlMxTM6QyiBG2PiIi6GRmY1JY+DgFRySnKSNr4VKCTyjm/KBaxc0A6OZbtufZWuUNtSVMdVHX0
Sll9Xjp6I99Ig2DjNpE28EdLdPXOjymRauvBCitRpayXCqvqDQpSZooq8RNl0TEeTeVg3aZfQieD
9fBvvP1qHPY90t7VnWp5dchKrXIjCDSZV+kXEpJklMS0qlhGsIWwe4/NNT2q2BW3sGtGG5lKPQs3
DTa4wVMp78OfLK3eZecgS0GL9kf5G2dMURj8qYnAUD9w/tMr3v2690qc5U12t0XPn+ISdxkV3U6C
KhVH/e8akmxIvIkHls5+lXWq5zf7jrBndz8P2oQnFTtrbXVHpSzpBezeyBrYcMJbw8uR38sWvR13
dFY6oTAzbHTzonwxWockNoYRvea87euzc4ByeoLeWczoSz1JerkI/J1+poAba25GArunSg4if1F0
c7xEC5810UHRGX/plepd1PFvhkUEHb8ZixvEK+hhiSGI7Mqb2I6Q+zqwwHr/xZ2JuneW6CLDe6o6
F53qm2YHc86d7PCrFfm8eNSMvyYqNBOQN7zP2JoWN43R0K5sXsLB+j793GTffz1XAyf5Y1sveOLM
X98ctxu9uepu8lQ/o15x+zhVVZkcVHOwoqwJSn8L4dpNR0K6hwSPfGxiX9TEmOY0a6DmkpB/P4zn
tMIgCPojn2MFy75oztpSTmcUUsDQf6xRFoJ2vRsThV6odMnuggskD6spdgQWICE9XZ5FBSpK5Gha
4GmycDFnhMr1XDCtR4XQGymdQMAU57S3RyUY48xGxUNx/aPB4WLmnwY0bDv+WqquKW6t/6jfv46X
YaueRkoUOKXfvPRTZ642Ur9bDvnco/GqdXZt/XT7tckWx/EJxUjiash1niDZsmoE1/CxcMPzNVaE
jFM9CapWSeYUyJTlgT24Tfn20WuM7ZbMxLi4SCHzfaS8721iRRdYNhghN0kva3vlBm3vI3Yx2xiS
ixDcBwOH5WgW7iPXr2/jZWnvIm2pIFOwscE2XpVW942z0eUyt/ts2zrSdEzezn8qtMKxdpFQFSmg
8XO3wrf10di638NQnM397oHmY/FtfhOZ2D3Zg+L9uwlNcKBRhqSl6wFXZnChdy7QQK6xIQOOCHnr
e2BpQAI+gODi+m1Cr+Ve+/hDWdaDYQ+0tDe7wXgUfb6VW/0Zs2ZtkVwmgblg2YuIiX9Res0U7GWu
i1Ds9bRffTONtJBFt4Iz7UPkkAEPm2bjCSrESATV1p4CEmFEJHAxEBoLxMzHUItPFFBb9B02zQcR
ap8oEZaxQFipu9tUK1FkUAsVjptiIeRevOjq5Y2upszlaLaj0zg70MLYbGnoobi+xNAsz+VxQ+Ao
ASaN1RDHA5uqKwp+RwaYwxTwnhMXKvVDV1dXDUw37/pT3rLDprplxZ5qs3quAT5saI8iyODFKWHg
4TrXowm2ND03De/TC+nDh8SUzAI6uMsTPKuOOmkXPE8wwJ+B7uCK6rZg/UT2lXxYfutfH0UN5OOC
7Km+C0jEiinIsPBtXYXcbun84F872eNZZ1RTSHuWjDWwlcc845VHWGDx9Vlt5x02N9xtSkUEs1ck
1piM6U68PcvkE659ahv+/h/S5+A+pJaxZwRpvb3xI36YJsKuGCbG2x2BJ9ido2RuQ11Xm3a0nCsd
UoNCXhEx3JKp2uzNrMBHqtgMf1lmzAzHOxA0hTZ3n3RQ9N43InRnqcnunsmHapwyFMm/RFKBnENv
iL0cBK+GKTszeQEab2k4s+aRo1/rzoTCHXY5y39yetskTxmJ2S+DaWE0dWKH7J85G7PT3lDsWaKp
n8PBUZqk2pqyUag/eU8MoUerfK3blEiYnpVyTMCz+1+NIEBAxWoPW3wJmRejFCZtUQFzn14eRV+l
C9tOiMcJPE77/77Jqu1qbcZ0zcNnlw+rL2rA/eY3ffCg+9GTDHD7XkVM41Uz+oJqjiJHSrrP4qsl
0v/duINWM/zshiumiouOglqnm7b7gCkP3EJuhsNZUbu37NIvYpeAQWnupxD6m1BGDhsqUvGjhT4W
U0ROLQpoFodnawcGN/uIt7uA2lbhFdhqU5coqYxrCcyKPqXnP8vJF/a0NZoIYOOTQ7oXh8Fi670m
INDwHupQ7GHPMf2DaMsXJZrLyoRuiapmQDZTxRKGYaQ+JTx3ni6F7AEGf5iz4oFXRyLjEEJUSHr6
j9odZvBiCI6cnDlZHNQcwq5stKthikPf4tqc1KgqTglhZyQsSmR9XPXyiM1kqEk4/qaKiTWTFRU/
J8vv0FecM2C5Rmtp8F0hWMLI1YlK7PLIsuNPpBEJeQbpm/uFfnM7CKQG5CSg+JGVEicCWau4M0Lt
OOc6Z5g5L/fGiYCnN4fNuWjmbhTkw2RhBwft0jIaLAeMvbDRDZYOJi8uUiXMO9pNYh2myS4TLogZ
QdHDMs9IEskULEMWjPkui3YG5Mjaz1XX0vlHWFG7fgxkzp3xGTySDzfveIbLe2v5+by7iSyLdtVj
NLCm+2H/AqLlHgdB7XyTOdjh4xUOeq1fiFJs1m+2GuPQqdZYOJhupeHBVEVODHmT+fbR0oS//4N/
G1rtROuN98jLRfRqueKBrHH/CAjNdFPGtpTD0SrrWxuZJQSCUqT+rsbIHkP4dRZaxilb670jn/Sq
lGFThEQbyxlE9WGP+lmB4XjtdpxycKWHDe13x+3/0Gh5P/h6uES4iMQMYSdGzjLyH3W54D9AIAOB
y/q5R4u6HUCULFGlCfJKT7aqLOR+KXHHROsp+NqmvhvAEgLdlsoRBKrZ1Mb/jPUBx6A1+rfhl2kp
8NjcPdltAjAyjuam3zBrTlJw+Zb+hzGxpzyqX07DorL4HpGSSLxKiZa7x5/eyE3GvlLl7pd64R2M
8ZqGLYjpqFm7tcgr4TMXgqQGY96spH+3DrrgSXEw9j5pkYr0P1ZRfOlO4mR5KHgkXdenWLrfK5iJ
jWhdwtGi1NgmWNlabLD4rJaJBWrBoyNv7hfxaFsJ7WiiAHxbpceiP25tqogcvBQOcWHHEh1p5+fS
im8n8Mo0zhpo071QTxtxF0WibmNfwqBkBkTAXvnyXKb4DIpTCt5gWP9OHMAFEpeQpufAaEdiBs+E
Z6gz2u+szESLYHd3bjjMRx6vhZXkrTdVuWX2TVJcHJrngq72d9R8nTjYpA9dgjK4Vzb7HugOvAVG
oqoiX4JMPlJzZJdfn7Pp+8ilp4FArfGmcl3Eb8wfRLAds7zq2Dr3hMr423+zJNarvEZLKdlCDf1F
hmxzY2DbNWRtGN9XhNwKmSgk2CMMCEsXZD2jU+VznyhurqdUkIeYAUpobW1tcz/GBNpn1Jvd5hyq
YZUKYpoalP0dfzoiYlyg+poueCe/8sDWjiwQKrWE77PGtPd4JzOy2ncoXTz6aIjGH4GbebupsMEr
cxpmRxUIODfAevndkaT4XcYdmfNhL0kuTqwrEFXNj5N4j6DVpJFXLzlHDveaTwEqlVv2LBM3Crfd
WNcCbBG/77HIt5EoSNIo2Sm1+hOl5VupdHT3EzWOU0ml+icPPoOnzPrY9lRikllIILTMi8gA4vaZ
iGDrNBbCn4XUw1TFKmhH59ROyqrzY3ZzufU8x9vebsWxwAjpnW1/bhFJhn6mQ6tbigagZNBYqtjN
F9jFlRPHrFmIEoUiUE/ofkcPdVybvDMZHC/vyQtdLE2/CoCOAvEtAuMIWUcuunrB+iD41kSUBpRQ
40li/iOUA1TWS5VcVEzXO9WasRw67xhFwmWuJSftQMvNRka4GNRLZg/z725UHjeZB07ZZLmet6Is
s9ZLvrwrookGohF/agq6chvbhOFyg3O+RNgRzisRvHUU8UtZnqA541dwsMBS2ZGV4SIF0kcC9/CQ
qHXbI3nJy7tr2N3VLg1rzEgoskcKfA1nQYuLQbCWyMfvUyoc8ciLZcUwUVptcsFTcoexGIb9DwUW
rpppQyVFxBqnGVrHUaQViSW22+au8GVfxyuwuS71mfjeNZzQytA/+6/zvbGH2h5j7HfRiSFLNLHy
BnR1FHuFzzUcqg690BXSaWxZVV7lqaqQhzgFvpVa7RuxcGH+pJuOvX1/vsRz1x0/8OwsfIBxH1HX
Ll9cR5q6K0xC6J7XH/pp/6rXk/aGhvTCsYyAmBMUUaJN2yqKJj6/CHaqGsSoDUKPxxLOJJYrU79E
VAy+rkxWx7lfN9SRdlFUSiZrsOFKu8dQ3OMVk1Wy3eWoTCq5n6bV6b3Sj/G9mOdLQLg8eIf6xfXk
R97XnhHEbqOfV74s77xMfdgv/Sbzv63ymKpAWhROuk6m6pOooKKOfBThmw6OtdkXbuoMjsUgrqWF
jxbWCn/C5hyeb6kSPTJK8ICZDVgK+7EaHL1fz3IfpyOBbLsUwxilHadpvVHwW5T40cwUkYgVmCQd
TFZrMOvlzLyDmsyDplcDcqDR7e/DjaPbqJjvp3g7IbxWfhUqQIypcSgR31Mzr79GI+vVXIIEOEvP
V5gF712dwvprGbyyHJZgYeqEFkT+yeyizKXm/nw7FoZ37fLlLva5FXZLHr6UkyFY6nSzJG7XnA91
e9Jc10Fi3SBlT/N5e4s9VXFHjPG72SMzrlt1RwBbPqQTkiTOsTqX4BYTPLHMA/PBk2iKOGfN+0Lb
chMmmjsVBmvGRKWm7msbsPEBqY/eCEGWMb3jSQK9n9XV4PJFV+SB4hvbxvUtFeJf4KJDW+AU2p56
KoyqzJIhD8r3GBtkzoGWAfrKmu7pNzfjLELayYmv/6bcKRQ2LFEfui9JHN7B5+BiD3Vu68DS4o8i
WPA1wJRkfhCNRUbFCZwFpCqmOK/G697JLyPqrwAevH/1YnPFCMf1wTe7JRuvoA0QEUcetQuEWOHJ
urRKjABr4DAf40CCFOBvqNqDNc6+sykJNF3w1Fei5lsjRa5IhJTv3Hpd5IV6UOMkJ6lZv1sQjSVC
tAvuyQtjLG+FXbxYfJGd4Wu+sWDAISA4aW8WJYaMZA8230KQVgH4iSLyS7rhajYcj3ktZ/G6qv63
toA7EMET53H/QD3jePphuMxL8TXpqFZECCoi190GNGkMyRhEE70EC/8zyt98ZRAO4N6vY+1f3vhB
RIdjkvnCZpypeGSDbiuwf2IfSjr+JEl7eFGtF4oSupepaEJ06OjvldzTPnrHNthYAOywsKy1jYzN
2rXvUO8TtHY8PqgtrnUS0pzOMFlMHDko0dtGErymFsspe5Z8FskSgsy5St+NWWpXebFyHPkV/6C/
yVlK+JhM1nQPHSdGqkRAm3/SmnlZWICWKygRiAoQxSkpINJG9F6J+/BzE1pgSW8MCoDF6FWi7F+e
6UOla7WRB6soEKPb/ZPgKoCCiAUcQdU7jqfvg0H3C5QApfF8ZDSZCqFqS3poO48NxE2glt8+pF4s
5m40DlE+9eBESyg0kzycNy3PzUwiBadXUrcEuMnrl7omc/ZzgXBr+YfVOen38yDUwxVE0mqa55T6
pp1e1AUPV9UA20d6p5UzgIRLDhH/WBeGLuKZ/H6TFzA+v7P4RICIiLni6vX11qhh9mIRfAoaYGkd
zL8nh3FiQJG0e163ILKBD3r13rO3cPctEZ9NgXG5ApdhvpDfQ+2UD4flpPB7IuGWtOKPB95HmCiV
0Ly0/o6IZ8cTSvjTiaZ20KSQEOYSB/SzLWFpbBDlUl+c9MnhocoJydbHvbgMIKWj/lKWUTC6XyHA
0blYn8Cn6vCCXDMiVARUOJTbfFmIX+V7OVwR2JFqodK6wL4D0iQ0fXkUCqZI6HnFOsrZSfVxwm9T
4IJvwI+uf0QkONQP41nIl71Pq5CL42ZtlA0s7FQ+jFif5eNiwn/4yK91lzf7drWiTxY73w2ao8x9
55zcmiz70aCKC2A6TTZFYLBfCP/DUQyVNYB9q5l/xTJ5v+FJZ/PVSHhcjLBUogMFSG9c3PF4chCc
xraU61p3N4oagDqb5NfAIwXRaYR/OIJMe0z/OMHxz1f4FaX3uC9wOeQHoBEwlYISC9og99GUYarF
kGtQ2NnxTFtDf0TNKrcD0siwLakGEQvsMfXsReWDPWQCBe6r0c39sGAGSaM7AJKhYjy8oOcZL7nq
bICS4xUBjjK2vHcB2+swHQyD/Ajg1sfajXkhJD3PUhcF56UvRgbDvkBmXPClKtxc6g9ivNTBCqKN
3pedwDNQCb8SCnxpzrFf8p9TiVt82MLR2i2xcCXn56BgDX7A4f0lSPvEA0W4CRpk8ySlwspTXLpY
3iGfBgNHgO1RG8En2PY8S7gj/zDi05Ir4uaX5ZyKmeS4CYxbRf31ttrkR87hqQw3VsQVIFOPLqro
eOQnFn6Juqiay7MJlw2gj8kH2E0sIWnRxI3v7w7QCdaAKzubVvJGzJD/WljJ/j5w+CKnysUd7hq2
JaFqeKXZDZJTFzEpmK3ugC3gZu9wfHzCwauwLFau8EAcwjUbRzj+bkYPP0sUqXJe9+A3bBIdPF3Z
grNFrl0QkXBmT87VC67d1kiYbXFd4eeZrk7qOG8CAF5WQ5yh+e17pI6E6LMhFWSufMTz+e/39oxO
EdQdfrP+piFaw3nKR1rJyZFGJoYGdkPElFub4ZIc5Gs/PM0j0Ftjvun3Pzq7TYflQOK83d70xfZJ
CmCBfSyp7aM269eNdRD4LLVRGW7W9LcUpbBkXYw3WFuGkX76SMiXJ0QzooB6WGnr/yZpPR/Va5T8
C+w3fAcvZvtw5+9q0VJ0gmix/n6QWngZDTgn+jDD9M1kNXTSwxuEf7J7CZFz3fEEgqTU9E03uL0X
34JUHEHlxMf3/ZbT22CtOnvX2nvVmvgHKYmqwgkOSxvD0cOF+IYsLrGgBpFYgiZjy8cVzecHfSI8
/f2Iid/Sm9KeHy0TYsEoLSO0tfySfELdC8mwNfN4rbRL7+JtY63lboJJYlWM4vwmQ4iHp/31c3m3
FOrBbSbNSfS7OEXWOiQon0Z6RDlz6IqW7jNyzHSLaoLJTY65V8ybD+NUv/NmrR7sy6mNDxc8ikYL
W/T6/XgpZKBuAyRLc6TmeD174Wt4lUOnilgLozgVpu0S2EWV4Vi3qlRg8fmerXUweG5o04puX1SK
Q/8OmLWXPIwXWCwo4t687Wn0elSf6VoND2rNdKZneSotEHQtWQPdDLwBJ5i3r/EdMlIeGQPi0yq7
rziHCIqOw9xIJ54EaflcFBtk5/R0v8FkWcmZgcYsBYfHOJOJ257HO4BcWQV01WJ7YLRea3nH+61m
LBlfjx15bb8RB8MWqutKhFMT1l6g55Peo1RkctD1ZwuGJt7IUwaDjj4z8rk0PubRnAGDVNWNrbQV
M5wrcQWQwjbd5npSY0nM5e1jTmg1CKjCa7F7aUG7e08ewbNRttHhbg1YlfMGVIt178bNEt7XMBOI
kpwoMFXgktNcpVtsK2v42p7LQvFYrQRS9ceNFLz1UAdJr95IEK9fSemdoaJ1S1YeHBZOQc6QIdLs
cUBpjIQ3DTGUbAEhCzKMic8eIhCqstqcWBepE75V2AUy7VZBIr2ODbrYdBan+IqoVjMtMsze5mpd
FOEasLwHPaq1aFrrUDPJoD+ZXeXvS6RnL2jqRvNxnM4/V4I0kSA0R8dA98ZHcRQbmMeZ03bnQvAS
Vwa8IokAI+ZmzPKfZwGPUDyWWwkLDecHy05nzyjJcI7JAr7foAKNx5EO8ZBtYg7eGx/SC48Xzgvd
7ce8/WcwB5llX8A5nbJ1lgERDJCKSyIc+56yqBPdwebok4PLIJqfLIQVsSxeLnCJGeCVhIgcI7sy
EGUp7N9oiz2W2Iclh5WfwScgew+Lr5MNJbzMVHm/yFA1IPCoD8uIGbnwQYCfZigpLS4sTGYYKc0p
xaly5T+VANtL7AaahNYnwQi8kGjUHntf0qptQue532tBl45nnC/65zgOxpFLtNNIwHptabDajY8x
Lj5LAzGyj/4gYgesjfdG49w0gTBm4mhG9+L9gQ8EXVW6/Z7c2dXUSdOFZgeAAi67e6fBOocoiRW/
KrqW4zvaDhoIRa/1wJB8x7MvycDAGJpZEGEqypLswb6yBqwTi4WXi+npod/w2HJRr5UXmv6vZEdY
LFoL4U8/1auEU2ikjf/4KQUf3ffZ2NlH6WFdHYE26iqPte/D5NT2v7vKsBq/baHKfQlQx36HFUYP
f0AX0ryZWEQEj965lepzxHEON/kKexLnhExfKdV7he+5cgHNu6kLza01NYU8qrEotHc/qvcID55V
iVlnvcSxv4HCZgjkiPcEj0YEYStORPnqJNtKzJlxn/YMd1r32hEcm/MrKooYyKmcOz8j0oag5u1u
r0XaqiPxKJZVSkgh5VYnE2BFwAFTTrRrlH2sXBID2XdWfdaSrWHHexc78arJcugU9EjqyoW7gJeM
kOvpGxlz0hdQxT/WIOYIEEEh+tvLqXij8TQ0ALLgMO2NdWq+tTZwnhdt+DX2e9EEtwKlsPuRIesL
TzFc+r8wOeQZJErPDjkKRBWRUyPr1IAD446k/RKQ19YONW8p+WyfJLgCzRMljvfFZzH8m3CNOI6W
5RubowjTRBwwJNRFuEznMLI7af61oK5hqE9gHzVW/tePKiXikJD6TG9ZfHgEljwuwuhFPY1K/4l4
H/V6nwjLdWy7V8eLG0EEqsuSpXQHK2AyK+L9kIMI11LZ/+nzg8zd/A4drcr0uIuuy97zaVxoXm/K
rAodi5TxRApOUPSkl17CwIXFqmZSC456EzpJJM3aqJFTZEzsoVpCwK2/5oz2EybPt7H56LtHFoLK
ZeQxOoPjQ0JDv8R216dQY4EIERRSWfU2DbufzXuU/8xbhaZ6X3cAjK5abVg8N+8Em57Rnu0xFscv
sW5+IuTZx19w3pjxnnziM4bAsvv75eNvra/yGJNQrwSuoU5A6Vlngw56BBfc7/rFtmqThD1nfDqa
erDpPoqa8SXOtDZyDDLfdkMK2siGstaBOVw8mlLL+KnuCA7sUYreLxOKKongrmx5N3wDARSNMu+M
aO+k/lJDbR9g7HPPPG2AnG62es8IijWYuEoQ9+kySBp6YnuNdmY8nEvu6MkJBoYKE4QPf+9bP8le
+dFjMqTp/jlIZMGtlVlhi2fU1uNBbG0FBNdQOqf2Erch64nC3SKm0BQ7MTrd/KBd1Om+cWaoLxtj
wWalk/6LcrgYWCL5PO9hj9nmTUE4nN/EWjskWjronalO5asOo/70T/64xa1kxHZT6cjF4F+3Tdlb
oW8GrfW0JE9hnV55CL8IHjsbFZ5bd2h+nU/ZKqOkxH96jX9aeErbwVYeCexcSECPThktslc3rnho
IPif1XIxbsrNQ3h2GQinmO25pSuhJE/hG7YJt7OUMLfEanqlmaKGSVkfjj47SmzfwBKRbLxuE7/Y
qvKdxtbD5pQP/gbz9ITMLt90CukyVGSXZqKLiFiyG+gWfVfI6FJPUZrKph+R3vAON/rjgXx3iKEX
xIoK4j0K+7bvdj82d08ikK8/4rghu8KTfwspZyLoa2RXF01bSJDqkp0dC9UDnb4BWMDteyMFFEeQ
wNnrEb4oi8D34n4aLK+TQHzdcUh/kg4ZdhyKlT2tVFOvqJGsDEedyNfrYDbWwZnUD15nemLuUQ2W
oG4CZchhSF7Oehk4mMniipzmXKbFO4fgOK8UoZwM6U+VOrPtECexTzXnMjMoxOaUowi45vCbMgaw
aVcHWsCCJC6CBtZ5/F7dz5tuKdMhFs26wA98hQ6jUfuzk2/JXbiWCjCBp9LfasIYqry+em+hcMDv
e3DpvZ61mkkby5xE0f/kXA6obAz0Q90pWlWz8Ikl7dx4lRxMCLaWj96BAJr9XSnd+hUzuYsAvvfB
doT2SwoSP7ECpSt1BcurMVC1VNs/2W9Jh5DinpC2MxgBE/BS1MJ//ExpVM9hpubuBkb/VmnCcAQx
ao0m8xZPBbAmaOwvwCSPSV0aWGAK4Fgm/fLh+jK0c971bmOs/RptODHbVX4q/8EwrAd4HRM/Uvap
mUYjGhp8RJnXB6g3W0I2xbGHPbttfM5nJ6YLdNaNowZXG6sno0aAIqpTP9uMVlUMU7awqUdAtrH8
6bUB9uqp/lZGd+oqzJW+t08aa2dPfBfa9m9tCfdWW5wAI+xG66emWIPmB+y7pju+hbbLQBvrGB3I
QDxmHFBj7aTCOp1GUAioPu7yt6ZJA+4rpb+ndlNO4jM2qPFBkTs7Aisif3zrcOdU8ekNajRoXsaB
ITItGgOnKZHTS/tnkrklpfcK1+iVyzdA8QLFCl4APKhp+1Vbp5Yiuc9Ow+Lx03sdt9nwJBTXQmFO
z9lbTruLIbAPYo43OpEPVao8h7FG7V9I1WLo6T7TOo8vtuGEi3ub/x3aF7oBc1zY9RRtOojSZJqD
HEdq9goASnBPpIHUmsChXzJitGX+nXAS3937zzwdTTlYV00MOVyAvqaPIOCQ5cBEz7+YOVoH5K8t
uS+NtfNXXZLOHOert+WosHBhnSgaIyXE666duiWsr7g1QTVnIdCcnSPg2RG2oTymON+xeHjTK2JN
7wuIOQ3uLdDzRdoxFpaamcRCse82SWCESZHSjxgliGpy65DutCCpg2Zry5fMxKaO4gPe4keKs9dR
pxl8ZmlJQnzy2mshGIrBCxy5WwVmtBS4QWT8JX+V0cOWyztxl2zR2pncYTp43cpr3+XLd191BRQJ
wZDz/JBu6eTwdfyM+rX7K9c6PiGS2LbJTA5pmPt6ZCm0boCvkXAwelcsnxH39hPIEpeDAnp1aVHP
SCNapewLyAm6DApTpfi/mnQDE/ILGPP0exQsMZ2swXpEGwpFrheloNDPOQdWSM5NjURN0UlldgQy
ld5dY0Bu3Gd0vqKne0WM5TLjjwInXjvbDZMCxeNbXulUFIqYYDhkofJQ28djqefw0iRVABnW+wdx
dnT9J8zziHv1Q0/WsO7vHbcJjw4wXnquIrRN6TjTIHbXIKK/6RLw9gTMMrfkd5GiKzVvaoWXH+To
0LfZn4k6YNQqChhrqK3d01u2XP4WWzU4FERsNxN5YcbH7uPYQLiP0Y5ZylxxPQxe32cIGc7eblJM
VjfNOcnL/CrJGeZ5aH+PswZDWd6w+J1RF+HtfkmTb//HEKJ4zFQy7lHreviawJTDwKUs38FYz98Z
WgTWiB5wkIBttkHYy9zQXXchoMDVCg6MbEaDfChLtrlytp7YnHNp6h0RMn7rJUmiRx3+pCOakzL+
fr4wpqQQqtzOC6BNH04en7DxGq6Geidr01yjrGoRRNIacZSem2fLHUuSiYzuBX5RJOMx98u/cz8z
5R+gZeH7WVpF1ld8dY5iH69JFAN+bk0ZjCe2+WQmdImRTJi3axij3ZpiglKI25zZbdTPvQB6Z/z1
uWwaj8JmKUB/cwX3NlFoz9gb2qeI0gpA8IhqrcBA/sQliaE4M0DskUsxFHf1kNWrvs79q7TbYUh6
FVPPa5rIgiqID8U1VOllj7UH2WAax0dbCcYHjT12t/5ZiK1K/u9MoejsjfZhRCLGSDPZS1swxBXW
0+H8Sk6K0PxecW2hdteNcZVdkDTpL/2LsCz12KSI3FEN5sNXfBC06RxUrJ8pax8eUWV0KsYU5wxh
hbjbCdvc5S0gvMb2v7HKb2+VIHFjGjB5ZVfHUqoXxd5d9yvffIt+bJAZTSwwN4sTn9bphCObBVEJ
HTzgpfsMfS6WX8uWTBZMOyhZJcsZVVmqX7BISNwyVcq4b/yo9Yzp0kZyVR90qBjphhJqvsvGiO/k
5c+rU6sNKupoRp4xg2pfahyHk0Ww772YIye3DYFGThlN3Wxoj6RJ6vg9I8y+xFkzGBo89IIclNTN
pWF2XbotczdBgz2ZXCSXjaxPoCfNaOWWC4sliZ1tciihppClUwxUQluqEZobDDoyp3qihZfWMlB4
r5EOlAgxUO+i17V+bsMCI3ychJun/57bvHadiP3F+L2ng0GvajyfZxQisgpPZI6I6EkQT37hW6dd
RbF/VYKkPgx8n3xMZrk9kgl7jMlPGXhrM2Bt31TDhPssTZS/JK3RofdLoMoe/7xy8SYq2fLWds9D
wUJuhpRv0TT1r18pRJJp15TDb/mXa1dVucdEcc6V8DbcvNC1iZAhoZBczT8mRePCX+UMx9oprvVs
3IXCeFBLr4d+Un5ZmoxhJiqqPtMSUqwyhfnPY494HuNUWgZ23TULuph1SSxGar53D/ZxFU5rOk/K
4Z7KlIA/s7RY16k9YI2DSKfJI5Pg27TcEFKjoIpaUd9Ro/8drXSg+0uBFim+iiU3vLcnIqoDv2c3
9ecXGpnA/Nr6zJHAp0ex4Awv3IT7MFZLc8cChwHq/xnY5jfVf91T5XLXg2HV3QKl2Bz5ou9xoKc+
t1W6E0SLspk8B0y5dO1PyHqIsn3O2vf0iGCFR2ezogYF+eJyHoGNgEFc5iZwSvx6p+CFmo98IckK
JFdgmO72SJ7KwQNln9inQ8R/b4on102TMRC+m8CpeaoIs3ySkDq6Zop/kQGZ+o1z5IJBx6G4Hikr
8Dux2Eix2gys8ur5A7jha0BXgCfMoX/FM4Zjz0LNJnS2dfrxV7ANQwSryqsRPAyg4VfM1ZVQ0MCo
DVogSi06cC58wVgWgjd1kirqgGGH6FGQ5gIvWWtFGrnGF3QLK2WE83pnkkqkw16WM75FlW46xMk3
XXSdCW42u9NdfR5XCBFh+dz7kL0VdgTVjX0jbBhbk+wO4LwcRKNH2dhE/Pq+QAtZLQau+HUNFj14
RujKoppYVezxOPrO6LE4nG5Q1KDZIV2rkljkRfWU9UjvahSIPMOp5y5LLlqBtZOeJbg7IaA1vLMH
U6cDGVtP9HzfqJr0hUBS2Z6OGLvvVem60gzVoysLWlKx0rwcRxXhllxTIPe3iCprRVvAr2+gjbfh
69h6dZ7sdZMjEX2+3n4KunFoEwbJCGdmNWhO3BV2pa0r3USTx95mhKVTh+jCnfbJ4jODGywDV43E
K5ZbRpQvM7y/vFX9UurWNos20ounBMcKFy8bQ4TmRIHNMX7A5mSdbpx2N6jDLt3TjOWhLu6zzUnQ
bJbxLuGVTFbPQGappdoMy2hh1flcFaE16g9QYynTeQmoPWN/PK+qVoXyDW6mU9ZPJ8NbKQNN8sQM
YtsRQ1Vorx4vQTjUToRMJqnMtpSuHzjZiTY0sAK12DDPVaNGTDmYCrZ27O26KCTp24aneqUAIQSO
usr0LH5c0mjXsN2GU27udZIoAlNDc3oLaDTl3N/cUah/pd7qC6T0rXwHvAnXnXQUlipjDRrq+ELT
PvbA0Pi3mVnJ8Lnq1svwsPNoJ9pPgZltyyWBwfxJJJxBrFt/Vf1VZ7CV5al+PAd6SAqBI/LZszPc
Afr+9IVDR7ZhLBt4Qo0EpW7uCTMk/Qw6b4c+LAv4OHhG8C7vR57m3wJ0zNTv55PJ/Evg8Wwpw/vG
+WFkwJqcl7UJRDWlPw72PXvaBTj7sL0FFKwhX24P2Nen4okeMWVx1OmNMgXajfy1X0SZMz9AwhzN
DUpP7xv9CFcuU6OI/KaXcN7uh2pDw5SJZLJKIx/bgQoE4ZLkocdsorHryeFo7Er6tD7St/hd0WTO
ijvAUtrBYaiKIUD1snnYOChfeAWbV22V74vUQmxT4LsLQ0gGEgP8AF1b5olnUVpavzcj9glRXQqM
za0JN0vm5AYhgzUkqAEvLoMv9+FQCLNUOQ7Zh66JrKtYk8dMncl0zGRGKfiiOEE4uFzeHlyrl9kj
+CGQ4pd+Wl9TDyhSnipnz4lA1DVJcqPGr8DAQY9zfNxKrI3xNzGh6lM7P7QHOGoyVVdwsvsxRQ96
ekHCi4jDfOnMph1jiNaYSNj/cji2Ei06O3L4pyk9DT7GHnYQgvgzsHrg2ZsN2rJNoBsPV1FnQRQ0
j8GKrFbJt50DpEeA1ioM+HIc46iz1sktWEPeuypTCtgsZfQL2FYHfENXg8PnfDlJtMO+i5RIL7eu
P85jDGj+nVJ6FBTxZ4wK4VMEbB/a+f7wqCymhvdX5SpyQIWPhpNIrcGuVjJtk8Hu3PUcInCT4CwE
AWq01jyHG0yZFr8yAfev39WwUHB49C6ML40SKXTrrz3SosMfUBLSbf6m7p0FgagmTScxeKbHu8DX
zXKl2+Po9HVYg1Ov3ig+xYqy4v1zr1CWq/6a7LbT+877LQFcwDMBbChpNIcrMZQHQPUBAK7VLPjX
dTmg61FwlDGieA5dkv9akTqC1VXZnyP9UpLonIScrIIybu7OAvEwhqZaZfjzeYEQwaJ773WYqfOc
nD8lJNXVsuqyGlILo+B/8Mh+twtXQLbme36PYDxq7QnSzUrgoxrlJyoOrWyr7ta9k6v+mM282LqZ
rwOULfkABs1YqI5Vw1OYi2ZaP5wR1DS4WHJYbS+elR8UR2lpicLQx399MTz+JAMbvkLYQtHH1AOW
X5H7YXZa0ogPSacFRzb13UNNZ3gOMhzngsp+JhqOBusgbYtmFf0K9yZ0kolzo/idJMQhOY/yPC8c
COZyGr+x5jDBV+P5cyEEQARHjcmPprrdgesJGv73GxlODv96s8EHQQbCgR1EcgKWFRIAmL75ZSO1
6HGuVVkLyEK7m+8t6x+2YwWxWvHU3yPcSoNo/+Rx/mnsrs05lFBhTM4v8YjXWtfwfh7/eSysfoRE
gZ0B2R0UrY6HADk+MOMfpDd1l6SqYTKswKY/NuCG+Sw9LtDcf4spdn1CVQ7RQTPFQrhzlwRqDPZw
VrIin+FE2WnDdWTaao1VZ40mnG7EQ1xiX3bFAeAtWKltFswj7QI5vt/j0LaQjIemBhH1+d7exvZm
GpJVt48rYtYGxKg/86i82BacTxjTyuhUe1+WGF57QMZnx1NfgHoB7gdFSqSCLhRuiStzfdgSM7yB
TBbrrezbnEwwKyTh7P/gRY4GNtWbGwLLQQhAgi9l/t29oCeqvP5od57N/gIk6RvVXUijiXPO+ZXC
oDFD/lHr/SMdm2vGMB/f6BkGk/04NIREB2V+7Rnu4lpCnO/IylXawkrqjUl1KX3UglvW3qPlIKWt
hdwMMOqe//Y8fYXMFJikQtzoFUcWALuNaPBs13mHmoEb6jzXfxLEY8G76YI9MoriPe2RwNJaNx+0
Ut1AQ5hCAXfVXsKgwK95bq1nputFxrIGDcKrXQUbPlmEKEqF26nDDYLRjAtwP3EHY34lSsyyC2Vf
4Y5vOcDjQCzUc/fnTNzaJUwzQ3OVK1gv5B0oRB2mNDi7WSVI9mLUC6d7O3K2pYCsGL+PBh8cSCxJ
QtsOKNXsQjGIHWJYG12XKtL3oVvTKF5zXIx1EA69q1tS5ncW4xX/mSo1Q/wgX5oxv3XJvGGijRXq
sS8Gc1WL/BcN7T+/38q50vmEDB7nv2DBtPf+IJTgNNRryoBVUJjb0olB5lu59euUzXcdf7IMvMsO
8CBsjk70Y1Pv3F+34vDbmq3iFt7nZuUY00kjD2o64/aGT2WWS0rRD2TockI2bR21nRZoyLzBoWYr
4s68CCf+/Lqm9f6QWqMBNrO9I4Ev5/vD3jSOpHwLBIcXrg+OW4LWX0jsYtPlPN5wQ4G9k2p1t7EU
lzPIRDUvoBfshBRrMiqemsxoPeV6RUAx/xSiNGv0YdO4oWfM1xtxtDmTv/8FZp6QisZrQztlWfpk
QrJoW5lXJ40ghfa+7yvuaynhGTUDE5ZrWQvJKq1LTBOzzAN1to8uayg9vxUTctN+XLiaFFvrb3ub
e16jXf0vKD7lYRgQ2TstYXsSibJqqMgTEtktNWylGLvEpykqRcPGz322mFuBf0RTMnRX71F1SMEL
tpRuZOkLn4MU6KKNhk4F3x4Rp31X27qaGzI2xsczenWS8JLwuXWbU7O7YGdsmodQYHWVdf9kzo13
f53XjbLYUoO/fMvdz4wuBiGFso72IhsKd5gY//3pGeX02jVkFIjUXCynoNNn+ThCCh4E44eCLBww
CLNAq0vFJHKK3eOeLhl/+uCyuiOWjHcbWQ75am8j/56IU60RdKzizPrSKE5uOLxwwSp2l8v9Xhaa
22glKge8LXmTSHDqAKZvaM1r0kszd0+F1tOtd9yPFET/MQ9kA9TVYOE0J1KDdtf9nWo5fGfVFreP
cbD+OK1mqM5ezOScl7qbTITxjGwi+iE+jF4tFbkdwciXYDm4dw/QW3H5RIGiY0UfO7BLgSpo4IDt
MyJVJSBzNvgESr9XS4Jh7s2cpqju7atCKc4LO0qYOlGRkv/c0sXBHlxM7k3gfKD6N/OJROiZ0uhy
oJgWEHe6QURTwCTYFtgo2pOkQ101nd+BAx1h8Y0ElQGJX2alGNBVTXawm0KkgcR/Al0ps10n5gAH
Ysfn+eC34swyuj8OW7Hm5LE+yr/FXFQHcOW1+0GQA1/6fievkXdjAWUv88RLnwBnNj5v98RGKYfr
4tlH+RgbXphhaZRUQCG/H2eITyDYPgD/OewBFim5Gzh+P8ubfm76hTbyLhP2OUo6lUShMMGBnit+
PsZ9WDLqzZzerx3rUL30ubj3e1QwBjGiRhcId4aJXjLTbe+yTJekpKDC4lqKIs9hS7Qf5synxtRD
hU5YNSoiih6BHgYmpbPqtzU9M3HWPB+cZgN0Gkw3NMmNTAsOaQQF2ONqj7GQeWg5RWXkSw7Lm8C3
KlifwhDUqUlBhwmH/WJbPwS1o9rKvj67eMrdg6aaQDJkjlGIJbcQsyW/6q/LNdlmLgF3fdAYEf7L
xczTHvaIMbHOW5/56G/qOoH4fcZP/BCrQOFTzafSRkd2HB7TOfiPUHMoaE4223lwHHvOFTjpn7Lm
rJqxUzqTHkh95/8uioWbczWv5+jMX1FPmTFfwMJDlmhSzuXqtVEZWE31txfQ1vjqNxTMLT2W0fMu
bH03omWE8OSBl8cJ4b8o+/ktDt7rT6V6mPw60jZLTIxgq+8woGaJVRCWTEv+YYbXbu6Kdiu9k/j9
mDLvMB37ws/GA1ee1NGk2U3CnQUoIDIMZfKRYV6cfKFj1BvNZATRpvD0kgTJ5XAmd34Z7OGzSVk1
wVKQ2GDq9j1eUxugtvVW6UNTx0sJ2ZZ60BKjhuVI5qOGOYhnv6JU8AE050l5TQcUWIlkaWiMK8JX
5kxOr3B3vTfTkbT9HkmaZDs/v9RENWz5Ge3A3mRbs+VT11IEpXeDXP+waiG1xfALblrcParEUWUx
RisVhgnmKvS0b2Qrr4ZUWFLZJ5HZHY6LTxfOva9gT/SzA7kEhpfyWMroUp+MtKgrsk5mIkEcyB0l
wmiZwJPrJgkWsN0vhTqiJxFZ5lnF2E5WPUsPZzqb/urnMYiVCPEkcA1lw226W9Btr0yfpjisLmY7
3rm2DA2iW5h8YdMkxBm0R/c7dX4ncZRdHKmZhCkDsRFLFPiYc7UlJHGh45dRw1AgDuKHI8hriI9O
tFbNdCmo0MciZ+CXvOB9l7C0gn9vWAc8R0aAzv3+81KIkifiXnrSwZGCW9lYK6ftxrV5jIGARqg5
dXl2BEb+qv+Wz5mNxsKIPwAVuq7czGtE6QSOkG9sbg7iGAmg8ziIpznxvVO7YhP4fxVpJdQjVAJ2
7mYK5Oj+Cc4ciegehTyozGEr7ZQrv043QnVvrDGYQwjy54SXBQe97UUNVIHu4g3evKT3u1BvDG9L
BEFCMblLidviKpMAdtpO6gAPDGgOR3bVRB8AEtcovKVdyAQuW9/htOQIC7ML2WQTgMTE0IiYWL7z
62HitNV7057GepIl0JMM+NDpBo2+ruJHIorAyU5sDaVJE5MdNNWP+5Tb0VF1PKmbh6tfiZ+W3mxj
o6WWn/C283B0RK7Q8r9y3AeJ3kwPESQh3GFWBFJiiA6Y35W5PebYBtH405XBG2KRbKFEo2l/t9ap
jgyLvz1xTXKQUMOgla5Dpg3NkZdAjOYVBIvf1Rzd0lYoU1XE2AHaSdoOU4OhUNuvJpYuRn7ZJOV9
I8MOb49qxiNTuQ17qXZ/7U9fI4RUcbuvckJPKXVrn2urmDvUE9EW+9OW6JDoyvlmHqSHM+P2au99
s+Zv7HGWE4rx2L0ujhblVZoR84ABEXlTWUkz+dcppPlk5wfy5ozIyJbdJ5pI/aJ91Gmfvaexr8fC
IUHxfEkzx9ImVOgBvjqZG3ORh4SLKUJFaxhU1o9TIvwA8ZbyN+SutJISSyv/doqeYFAlcnDDy7Mh
IO/nnoZfqMosUvRDZqoCct0s9RnN9bsMLeINAWg8vmAOCjTKCghD4qLc5MBOwApyCRufwCOMcUF0
kfXNMYmRu0WhwBL5ViwICMkCU+WIHVBw0YbaIlhEcO2tU4MB9kuSAQEjLMNVdVqYoeNZ3+8locL7
UaH4ERBG9BNIt4f8dPaCr5T1jDY/l8T621LdEPB6ibl6E170f6sDGCTYUB6Aq/+vVXmZgRM6oEj7
rZPcP0D8xvBBClbTHYqlGIB3Od8kn38MvI4s3owke591T1ddW8X4EvailR3SWjotIwafyQnFXNB9
3QUXtlL9XFhMm8gJHUrBBKKH4dzWMYrGTnqQBiFuyKRPqz7AFaCOkObbc7DDyjorUcXm7rW/6MV9
1GyByZ8VGsK2RQqZzhivxZ2BRo3qbyMKOpV783aZguEvl5JOvlAX+iI5jdjV2sZemgzbrfFbRX20
8Ax0e8V+tN1SxQqTa4Ev1uCLmM7F7vLUPoAEKzE6Zv6HWYLH5RKaolKetRvXLeTRKV2emWd205XH
QLSrbBS/4tfAqCtNeZVtVm1bcawzOcFWU7U2KO6TFT2XnbSJb7SqRvRVUBeuvatJlJ3AkzDvhv90
p2TGF5ncx+exNlKJNMI2X/aByHjqC53wsTVpmyHyDLDBQTAxuFcdVE8gINDoXXbfmOi77gi7WfAg
jDbIFlWlqMQdKnn8g/yPqMY16Kesn6zzQzP/v95w/ITnMOexDfZTixJVmfxqYyNI+zi0OZBwH2MR
dI7J3tuQhOY3/hLLOSyTEkxnaScDj0teZV3fRlcR+MWruhrtQzQFoxSmGYWQqoXE+yqFY5F1GTLw
M6m4CjCvFyG75yV7MFetwbnilIIHxFrunuSgHMBytZ3JtyS+a/75B7QUNqrh20h+ccqOszVVsxQz
b27LPSQJjFyp99pbP+8WXXn1qOzWCDZFPz1rLYqfV/hLcrlEbGz/HpV/akWLWhFPITgyYPb2Jm1J
3JPF7l/WGn1pLRFjC3Xr68u7LecLRfhUt7g3Tq2S4ayUhPXPZOP1mDrc/qRARunE0MOVN8xfZiCt
p/2pQwwcTvx8u+ZSVCux5YJDb7ampGX4QcU8isi8c72K9Oee5MZ3jqcJYew74gtA28T8pcBJNQ3v
EQAe9mtsZDawtX7mMQcH5DuxtCKs2mQfjulTEWmsldEFNwucfzbB8qEvJyqoYjiws1ZCQUIRswK9
qbbYetxTHPTap24gKZYAA/09K8jCkisu0JTMrznAGbuOwn7TCNTq95cFu+3lFwGszvUPVTrQZvqo
p1RvhKmDnY61ZcvjpPMgV0i9n6TAhNsuyQlL2aZd2hLrojFDnTq1XTB0cyjHyLR2FTCNgf57Pco0
Hbwf6sKXodJ3ovhKtV5Es2V4NdWlfMcOHQY1oqTG4B69TAUXwJzRKZ9BFGQjKfXxW8BbTCi69G01
oSPiUYvkMmbej0+RELCEbALi8e4qW5VqHfTblPT2tvTWr1CrD+sGLhf8s+ft2/+GAxwen4FajB2g
ZdUum9Up53Sn02Y7g1LDuUq5FMo276OZ/HpW2GHo1Ta0OGG0RFgnbRdQ0MrPd1nMlFkWZT8edpSO
amnNkJuLZEVShkeFbOvTlaBDjqxlL7D3Y34z/YoATqwKP31YlPgkFsU2B7uTzxwxtwmySsrHI5o+
u2EfcmWXqf6dh1ZZGJ8Pv4f5ACRVGuJiFyf4L9M17pQHhxLcc1EHSwbI7KXVzevo9Dt/rQfXXbKv
J3zCxlkijd2BQ/UYighBqyUkCQ6EpHrfMsQIYvo52uL2NkuIiSQrqLRGnvbSrttOGj53EwPGyL7+
WYHJ5FRmJMuJ7FYtZdH5xTxNYQLsRaQ08fYeZaSNECW+n17+DVCNHo1NsEvPUYZ//09t8YhC0Uea
6oOx6gTCnRBhAP4gpMZDG6J4tLHLDI+u+pEFGV9d2OrNFFMAYvinxBjFP38ZcfucbBRKUVMU2hta
Y0/i8GBypZnSqrpnQwGYb9oO0x0fvTQOMqBeIW71lHkKZt1DrZvZtuG6BxR03U6shmH9eOTOoS+J
yk/Xso72eKEBmfL6qq4z+0JsY2Lt6gbMCw6AUoes0DRG+sx2gmEv7zvVgmqK8tABEhiVa5XX2SFA
pQHGKWi7LylUmN40BcRA5LzYO60twgxM0gjugwLbZY1GiHZBpNnWD27TXCuMfGNKTf0ZjI8aSwg6
Rs9cJMSwSZReewKNHjisqNhq7QPXTwPISSLj38ZPOVTNMUADwKxU3ZHYIq1NqcdbD6eQ/BjTvBiC
fRQFnlHYTWkprPd8oz20tgq6VrHr4wphVK0lRQMtIK4M1rl4hfQgbFS4k1ncfb2MNcqFwiAs4J5v
fh76Y/IJc5h9Nh9Tv0N6IwLGQEscNtJVomvr8QXKsDoFzEDGUFedeCKAb3nb+eXVKh4twowHd59F
/znUkDGhzWoQn9PHbrJEt8tyE/7QJ01JXClpIQR3gFRP+D820OH4iQkFJK6OwauWvYGf2MHmL+Xb
NMHflgDq33gBI6KkJKOtYoFChvRv1AfexgxAicM8XFrJ5afgxyEPw/6KIWAor+4EDm/fbQslYoK0
cj0qx/B57zPasoImsR0Z1TZLFA3uMH0FqbTKFIlkxCk3hl6yuIV5eXHbl1PhUxe7TdnW+L0faCr7
Z9Fg33YA3d7PdVy9/R+4Kb4riY1BDOMjKNcXy19K4R3UDujJw1e0j0Pi7BJs4aVg8J9FjZUSc6/9
vuw0jSGCHOTS/9QxcbBsSOihK0oQYOAO1DuVmv7sWpf+13+s3KB/zDfLQ7Pp1UfZ60ywi13FjaSF
wLZ5WS+qUYnt2cNZ4oN5H/IiMZsKKFhNYakW7xzocXAmiD3VDqfeE4mZJIQ2MwEYJupHsoAuRwna
O2aHpq07qTXKOW0njWx99fxBp+RtzqHqLn/+9heYrP/h5jsJaD+swM5wl9IMIirJKmLcvLUcEMZo
dyh0+90Df53u18S5JoXl7X8Zzvq+0jb0JtfRqNQUU+NO7/+CafEZdgdKx1cowjIeAh3D/sGCVqxp
/OmCf4LtPcCTqBbuV3kpdj8f8QpHRgnCRNd+aHGsjLaEmZ6Wmg/CcCVXoqhZuyVYcQ47i01UIofk
b5z6IwdJH1LscIK2k9YDuYX1aZVpLwuG6fAcLg9kxJHYgYpJ1xXvizRsNH84m75ck44ogJ/A0fwW
WuJRe4BAuqItH6uoz0oov2A4gSqgwavJ8SYBq43gBtL9/Kl//kI2V+3jBjs9zkw3HrlIR+UQOyxM
6cQ8trJj3RlRBFRlYHTJxg88PMTchS6WTulwuabG+m7g+UDLGPdrbhGYwOZpZF3eAT8XD8UUImO6
2n88V+K5zSpKK7MHV0FnhUSuQjRAnT76wvYa6bykFPcVm/q98TydQmcMwO8f89MBwYaclldn7Le1
kUPs4e3V8gd+a+G2CZ7ziMTzzeJTZiciXHankUhL94KReSqkp2bb3nkrOzbnCpHjhPPIYu9D71Cy
+uj3PWfVP9ICtQsqZWWhl4BkwnRWIzReqb9JSPrK/Kf5q0MuAYJN/PKXTKC2SrvtenjvUeP2IMn9
FSEEs4buSU2C28NiUuvQcA+j5Y6uIDAsMQhjeFRnV1XR06BU5M4wmCBVIhsRmhlDopk7KoHr2ogZ
sKYMXl8UTxuOEfvLr+moQhPIjYUZevEb+nAk5nBO60PYXsaYJDHYrqsKA6Q0bzL8ozVH8+a5KYLg
bi3wORIsAj+orJ1PGt6eYxydvfLWkLF3ZCZDc0HH6CTBrDaUL4c+fhV2yCSstse3NryssIs/2ic+
/uVXARcsReTiyg6YdSxHHGfiKvjPty2DF60PPp+1dVcreM1C341YdsoR4GQfGRZnp3kzVFOER5ZG
ephuiPwlOxL9VFw51BpI/mIaahitT9V1/grimjtXo+S04AHJVsTQEUDolUwtXSKXdKMNOOaRJaO6
syRq6beLBxfoli/sl0VYGGqoVzODvZyqe/O8m1OpRC5Bnhf6klZS9CSpsA1SRv40krbTpc7dAIjP
X/9z7LhTrzSot/mqx3SKUZcTHA9+1ldaIgn8B+kYRJarK6Bawd/SDb7uLI9/Hj2igYpExdWMTQqN
WbmYzCwB/b9aTlnyF5EfoH6k/JFvVclUCNwzyfzVrmV7qqysbMSvYr11sJKB+qPCfLNqEJV5yI69
yg4mUEafS1Aq8Phn1dbW/Nbzb7sbiUU7Zx19UCHXq//wcIdNRGfPweSFJ68KWngl1gYeqg0PXf5B
4p/GQBGhA65P1ZFetHv7E/re6leCqu0YeG1V+98VaQLEHltzBb66sJDH/a9HTrW3+sT4w9aqTtrM
wl4b04X7xjPJ8ObUlaHkZZXzbtx2X5d3Ezzq2kRUyd8AgpH2jsivAiEn/vGtab2G8k+Ni6T9D/B6
F4GBK2H+/uLRJRQNw4tm7fvHsZGYwiNozcOHBrBpa+olu7BPqEXD6tm4eJNqFmNXE3K9FtYQ4KYm
ruHRRyw69yHYA+dkdtLd2EbIlOjEw7eAvbdSHzBaRzSi0wyBORDzjmGy+/K1HJzDVziJI6bmWW2m
KxiUZnU7Gzuciw6+xhbiI0C6O5jRJzGUScZSrV7tHNqP+z0o6IbARBIa1f/Vns+H9HUtpothk1vz
/Zgy5CsZqTwnhz1uqh4cmXsQET7qWLPkyeoWJI/faBPuC8trJdpKxChnCipA8xCZjQqQrYvWh6BF
lfGSpwVxeEhq8pSRxL+ED3/o+o/dYq47E0MGjRU/i3AGJcGG78bg1dkqb5fq8EN74aTfuR/+RbKu
bRqpCgqJ/Zh7f5GtSn8Czkc44kZDWReppRY/IBA9Xw7T9jWCfZACdHSeMSAvE7V63OLWeVDVfn+U
RjWqn+BeL791SeXgmQrDXemQy97rIKqOh4AB5tI7QzgKyvGTY4uQslz8tzRE++DMkYXUAxxU/aRt
zFjnIOc0T4kCPWrbGhJT9dDPRxkgOJ8oKJv16B99xdtLbDIxEVeAUMC+WkZm95cN1zfC/TqOdpMT
Fz2zAI7kJ3VOEWxNejtOzsIWkT7YAoTjjMjw1P1RMrD01x1WYigCM4UPmjWtcPPsRZvUTbA0uGVh
vETr4LimFzKNZpx00uj1l25LM+pwOXL9B3e0cRqjqODoZvQVlB8W926apIomnDo7avnv2FirL4CE
ulwQgMrK62CdEa7VkuJxEVUiU336gQWncSpBCOUmXtDGE4l+VGhxkvR/m/TPKmURMOwEeFQv6Isf
bn4GAci0ZARrgKuFf2pZIuIcZtqvz5ghL1UConDd2TalUQ3cZSZqauSWepRI+nV2pUcsyE8wER2K
3QDGL3ZSlMIO/0x5qL+udCT2QTfjk2YgfF+U/SYCLvH9at062T7QEpo5m+kXnkpADy08J46s71XD
mNGhQP4ZgbwuZQ7kUaeKyb6ekZCma8vd405DoB7OLM0F0txkK9iY64F9g0nepiWTqtagu2SPXJRV
ccLQawUcf2Lrv8AyXFQtyLVSs3QUlyw6MBh62HeK7T/rEy++CjyvEwJtofAXoWS7rDLEqskolbPu
9aryEta4lzjErIPb6YE/h/9DD31CURHo1vbgsES3fNNql3W5xgrQkfPzo//jZ52zr5hlQxxcnE9a
UziLTa2Fgj9SE7Bv3CR+idTqcCC1v5uN7wLa3wt0dFGic4LgCYX+YphmoiWfM0x0epMSPf1ZCFo2
KQEIXc1bEJgcsT24ETpAZ6/YXAyYcxC+IOjKVDBfSpmfVpr5FnW0jTz/zlgGUrapj6GW456b9vXQ
4HENsJkhOG80yxd3ktKbClxF179RiehquQKa/LJFMqTU4ZkCdGP6dRot/ETQwI4zuVTwZ2T6j5zD
TyCiXouisUG3WIF2c204lVZbP+lJ3+Qp/VGyMUefpqjp7ejg6E8xOI3/EFyzHbaFoCWCi4KvSmLm
CzLdRx/65/zYwkBWFhZtP6SPEQIqqJg++708P3c7O+4ZlrXfD+Z0QHbiCDwvh2TMTa/YMkag49sd
oPjkyOZqijy7bTkrv9upUyJdWGUd/dix9dqLsNQh8xMw2NdfhzQmNI7xiTK/9VYcUFGhPkAQXloX
Pt7DUuzMYqq9/WQ83ykAYbP3iUD0wnh6HBhkeSbPY5fzqRVtrLTFlC+n6AaYoH/kqJiJvIkv+uK1
BDNIv/Zjg04e2UV2sqrJ9e6lBDlsCdmfwQAFKyaLJI4tCPL31s7pBCCZcr0noSjImmTLy0Eao75T
dpx51cyjduXDdTa7zjL1U4Y0nrSEOP84jjEHmtaeTBOLnnHwZvh4eD4XYR958YKbbCBKKqicw6qo
JjFEwQvJGiJok5iAkqUiVwFPFZLr116/tbI31OpUFd6+uM8DvFtnHDTZpEryVpaSn4Ye//QWJD0n
ADgmkcstvIZLPDdKoPowsEaQk1DSYtvOjkUr22EdEHucu2G5BlCnXqzuCn3ShofKdC10RGz0sm8l
TkBreK4TQE5qpXgeDO5LOdfe/a4nh1xyLtlW8yPmVaLhY+D9+Xu00zYV/TPukO+PxDf3/Fp92ADi
RTzUClOcgkhMdPrlNVZrKI9oWh3lh/990NU5p9G7GXYG9ryQ++GF+gQBrL9I35aktxAcD5JqLU6k
Mu1970ZSaZ4E77F331/Yym4vQC74HCnIwDCeHqIKp/Yy74+WSfBnCitx1ExRsT5ZnHjnP8sEtz9M
lirBWPGcZ3umPWfCIihYRFwABCzgGNeujcMrhwmIZHHywLk324eqESPvS8nc0HJ4Dh2vVOHIcoru
usni2IbxXQ0VoECzmFfdexvuBecNdTADHugcjbLvgDKzLI7/Xm4ZR/M+O/Vg1vg9OlHEjv8DnLOv
LjK1JgZQ7iIcBLu1OWXk9BhZULDIaeIsfKLgV9oVGjSl21uhzmbpAFRGD6k2trmKOKn4pioYlIKN
2/86L67M7dpgQKdeptWScom0C3BJlvVcMiaGPmSsioIdEsiwVL0XSnWUWP4U4qbFMVwHowD4LJ7b
inUCGtohUBAL9UH1Xm6O1t2+TB+MLGuz1WQP6GBO1ZpFMPq/XGqXE7KtZa6PRHXtondaU4MKIi/N
6x5kcVr06Dm9bVSiPYUnOLBqOzUmyZZJEU7M4YUrBlYqKzqjuZPn92+/9f0/1i8MIZcYED+PJxAH
GOXZhEbpIHrNoMZgdiADe+TaMmryZEfJp5Axu3orZtm0BHGE2XeN8zPJPYCTM50RdGp/4FB8y0mj
NNEwJgjvM6s2qk3Ldy8Km/LSKrLQD+8+vqfLvD6wep8Qz0nroFbiIodTGqacLcIjWCeL0XXHFtt8
zROVXxPk6o49hS1O7IILrJxXQEeLYyktnk+hNZGVWnYTS6+0Y7fyTvhuzb7kkbKGI85Uv6ZKK3qS
ML/j2gAnRBGrKps0+aPQm6jsL6Fxus6lzrSZ/3q2YptJHBdjoWw6hzNIhRl+3Sb8CgLjS61qi+iR
Z7mg7UKDC2bj81hP9P30bTTTZVu0Ifun5ylDIzXPUz0Ls1nYrU9Vqnlad9lqyDNAuXeHJsbSXCMf
ZXs08H9vs+9zTH8GFrTtNoHftlscSOEXYYIMVHDQmvRIv6sdLH2eU6tZ1x6LIE+UhbQ+ukkCW2LK
0Jgwmito2WLi6B4Da2GGEG0QWfCSuKMO6uIN7oWNG5vrVZeEkmNU0ik8VlI1XRLGHZgqKPDYty6S
CURnyRkvdEDGzlDuAWLaTXnxMuBkfzZk76YuRAsR7lQCEQeWEemkmCQJ2rz8kQOj20WYB4W98pgs
d7c8YnO+46H69u7po4y5+NJ1GM6A9UNrbl/sBqSNqL17n3c8zBKokcnBDImxMqXniH/h0KkXNcTA
c1u9ryhos/mjNBzhjfV8CrbUEQ0Y4EdxgO3/PEurrJ1KUPd1neVlwtnFxeM4YrRpElqDTXVQKb0B
k1bR0nkgfnCLztgTFqlVjUzn4fHZcPMtzklDyVLdBlH80KZTLDpqgGo108rl71NwKcH+affxENOM
XbeN1qlW3wZIgOUvJuhMHN+qyhg7aY/7e1fGYHLBceZkvAHwTu/F1p6TzO0P5cSUHKsfbdejWh2X
syWLH3awqqHbOelldXFy0be80i2jlDhHmPdlSVZQhzsjTax5ZJ0iCTnqYgpAXz+deJfQXYOFdFbJ
CchFiGy4yNtvEMxVZCQZ/Qg47BpikhKkgq+Ze87nixJ7iXh7QRHg+CZrQkR5uD33ytf+5bfL11Sm
FBn/ra2CfS0pUO1+vpp//4XN6vbhIqqCqyCQ5JM8fZ0nGe3/v4EsB4446987J2KD3l0hGG7ocy4W
rN01rvZ/A4I2AGaK/PbmYNbsx+y3BhBwdCG1OuUPPENiyNqnDKKfKldgOxtqYes8i9gvm2J6/wmN
Wg8Y1eWpynEnCyCh5ALZe9YptIvCeizQr1rFq8kVg//gGUNEMswQA/iZTI1ICqCK4ra0sZWtqQzD
9+5gTXVZ3sO38VgkHK2psJFLq5Vmav7UzUUfG0gF+rCf8BbwnLrvdJCTecOok0/oQyUnDSW9nn9a
3w7a/WH6LaCch6xkR1aOVzrzpd1PIaAqbW+YyCs/tErbghVL6SOw6rAYXeQ2ys6mZguWzBmf4eQI
5/FXw3MTL1Oiyv05Dab0vUoC2SeTZ/R/zrDQmivfHRgeRPE8Ri8rR4V4dyARrSq0lOUfEihjNkBK
9spmexRO9pD1q52Cp4JdR0WMCCuL7EtxeYts5Y1fvuKPDOTYjDFTrhzdPnV+sGKMc3RhOGGgPMy2
Rx9wNoVF9LTKOYhuBUOlVGoiUNKMx3XPk0Vumt3kYJQxImGQjLP6sNWgXYvvYg1Rzv7NB2GQLRhy
NG9zl02Xkp2w/n4VlT1Rpk+u5b/KsaaEpa2wcldyox5EHaKzzOnDXCALopl0XB11tB+v6kGclKW2
Uci2wVZdQSFOtOKmcJT/31nqjLac182jJWCgFJDzUG3U0fih0a0QowQcaR8lnULypdDlBcF4VIie
Nqot8uwciU+yZT47NFC1WW+9+RRih8CwaxlQQQgG5xIKXIVj2SpkxAtMsG67u4Rc9JIGSCABtq4V
knsw4Y6k3TfmiXLG1TAb0ZiXUNtE5ULw05hn4ELUDUAjBWgEjPrf7JPFiTtmP8MW1trdPuoeHBF9
yUgeC4NzC9T/k2UBY+D6UkRmx2fgbTvAa7Rr1/dgaFOsL41PjBGqRvuGFJju9rvqfs+2WhYyXlDn
VqXGRVfT9Qm5RPv7kI7GvOTJks8zBMGwsgRxVsqfifvASBa1ZoG/NC30d6uxcGw0GrspfbJnJ+h0
HsnF2kQqToaHKvgv/2caA6o4y5IqEtmmIT7dYiOaJOXFAwGb0i6eH9jk9kl5iOaHBmWQJOLoQlMR
/4UYZkq/UkVL2MTHS/pawuZdYw14hQHNIzVrI78H3Vus8YlMlBn6rD4KCt0jZ6Y6qSbYP+R9IqRe
S304Gw8akHdWb/cFEN2TZCFiL4pPxnnPNDj8n7t0B06OQT5jn2qIEoNvy9ygL8Ngyi10nCle3GIY
xHZlbdn1wR6+3Np/mrJiExOURQoPNpAtrCqDcMpNotOiI/pXUQQedNOapGTdR1kNjOtY3ayht3tH
YLlqF/8LixHgaZ5HCOH8rUq70+840N0B8sZ+hXXLDWytJ/6YsD8Ei4DSbEbRbJtuSvY97dzPvxTf
jJ5t4zIbcfujYenTbksODgKVa/hYhAfF7TL1UEE/0+HNvTXZkmF9o5bolTn94NjTuBeSyZJDsDcp
pYJD7IhqjkEhkdvpIeUOzMiFKbDnknewxUbMjVPQ6Rt0KinHfyYhU1HSceD6+j2AdgMw3lSk3rww
WV6ngK/5BZHDq2Jyt6dSEFDgs3Icbvdf6a2eaP5N31cpeJAbXX7S/lsGxyJhm3WhLGZZkpRUcnyW
mwmH/Huli36mMQ7Md+UqSDrOnThTTVNdDI/OvghPo5kL91zkGjN/gs7frY6bAhli/AVvbaFkAT5V
vKeIRKqYDFYErVQvatr7ix0RJHUyrLNDXwhzWmBuQsNHK0fZlR1EaKlTxUhitwQzuk2UqbgH8FHr
21vEnFBr27DhXn6wolcCiN1Y4zzZf3jq0Xu3+ifrE7YLMNTQCfhRqGWN+gmSg2DiPdb4jhTKf66l
/Q7avwjDGEve+hUg4w2+KP4SA91NVDaH5nQAtAXDr4enNynX94D+KeZHDQ9/S9ryGMRH+IUEqIi5
KVqZZo9i1Ln7PSvwWftKaFqZ0RNW002blAsFW2YEoD5GZokqhrDrQhsOHmVHrk8kyv6g70hMXRjC
kP/RK2w45kqA9nE47idR0vtmHrgpdSrOpUoVMbgFyfTS9UKShdL6gjaBF8TgK+VKs5gzvC7V6/mL
Ci2KAljb0AIG93xZ/M8FgEJdOLhTylrbwtItdCDR/uWRGYpLItrHxYcfPE6bFgUCzrufcEb3vucG
DC3Rb7eeJCsuhvJEiPa+0xYAPzxyhLqA5hPruRo1LjZlgbqavIRvDU/R8ceNiLUFJRcxWVOJa8KW
LgN56Ex8gqNJwnqonA/7DxR6eMNdJm0/B3c83B3d+Gj2by1dQipl/DNBgwaIDvoKxCLD6qX/bQqk
iTSle6Vpi+JLqgK7B2zD77B99J68Jpc0P0WKExF9nFLseHDhIY7OuHmTUu8YCh0xM3LmlPX+koMC
qXshWKQsYkHRSZM/7NrFO8t8x+TcumI35ag7ozMOhpdCKNax7iJ9E8d5eblKIkdfYS+c6n59tGLu
y/JXla6n3+MwgWEeTx1KPyKuBHwY6mJR5kHKoLGOFAv7KrsU+s/rwXfo7Vz4knIdxhLYSV7uNkqs
HwNZQye7x7sLC3RL+7Vcm/EuPUvvbGtyF5PCb6STG+zivrq0U03fKTx44WQfC2CCNZ8Y7aq0eVB9
YKU9BqfQVBK+jd6ZxSup/nhVMlrt/6BySN3qQakbUl1GKHak/hvHss/04UkscqNjJvWmatN1QjUD
31sKSQrc25xdEERnw7uUjhefPe3YcnZdrlQYRWvDMuygGvObAQ2JtUk4jAwijgLN53DOsZUQSHOx
FFyyl9CCXWLSHwfO6oVABfwbCvR11B+5LynUQV4yJmFIZSvBrK1lR1G2wuQ4NaM73NR8aUzI1BM/
EXyEHWSVPMLN+f8Wpw9bnZ/Fi/gwAK9gsRIHM0eQfWV/iqm1+xqlm18obof+A/qXiK3gLpt25O5Y
lfute4T/jl1TMW7CqSbxz5C2zLHaBEq7iiIpiKbKKfccEYcdVkWBWs84aXXbS2gZ+Bf1qFNd/8FC
cJHfcaZ7YuLj0g/0+mAR197Xtk0q6dkP0omsmQTFOilKoJxUKjsDv3jPhFirpqYqX4uycZ1FRQsT
5nCjZlrxZ+uZWxc2+/h4x7VOuzwfA04JtmQq259AEkjaJ66okQLM+LlsywVvQY5ZbIr669FVmIeN
7tMtTyJO1nh0RqInGVUWCxeiNWmRdjNvSNDqWXlFxDqNPsnFtePWrRU8h3l4UUBmIkL7PPKQ3zm2
QjDhtEaq6rxPX6eod2lrVOGuJ7/hZR2SU791Z8xpFN0DRe0u3qaDfRkzYQZBLyPTlCIWVueKDSmF
shzCoZ3Bv5NhCD5epTtoGchXCsbDzXuS8NQPeXd3LSuZ+CGq9lMtlzWtFF7gGmDVD/Cy87pxn1O/
njDPbmvP7HhvrEVzn1RowjR4rwG1O0I/hOVXkwuYAvwJZ8LYDajZ73C0P7GKGoxY1sX5Ujt2f1Md
7xsUXYQM0xENT76pcSzDxARQzyv7uuE9pHM7z2TgoPbOPxFvLiT+Dy3hUpsmhTpz1bfoRrPZSs1e
NoytL/l6eev+xjpLxRCHQ4BFBevGQ4YGLvSasWIswVUme+3KU8cOuqeKt1vySwSRiMgmYoHNXt3b
WZa9L6qrgrC+SMeCnaqY0jgrR5BW2n5oI7eMGI5As75F1d9H2TJLi0g5PykXu/xbrbstEZbDTRF9
yQeo5TuVV0MtVl1OK3hzHRgmcYBqKiUdrjG5ceBowEqHSKjfY7zz2Z9Ps86OrWoQykESEfGY1LGX
93RSWPfNEnkApPJgBLPItXSvKd4v6sx2uKbOvazEWP4hyGjSuC8nPY4UdNO/1KrpLaI/9p2r3aVf
CzAKMKyUxTi3IVzv+2yDYPWgR/9JzED8kwf7EZLHLbEawa38AN5xuzncyv1R5U89TQkfS0u5PFeK
myJ55ZoYleTxiUM4AnsDLzx5Z74D0gjzZqrKzZiObrXHX2hJJDHJq/jI4oG3nayq0sANKi3ccaTE
KXXp54ERdmpXtsAR6DEiFS0j4fRBq9DVFKeNW3DuFgYPgw7jazSbo1TJfvEW29kibNi1e//vit4S
iJCaOhxjYIrmH2O9c+XPJ6UPgT1FtPWYCED5iHIxM0Ls/94jU2EUZX4pxeY+LrlcM2Wd9HOtZMkM
bA4PWFIgb+ajNZmtLYM9bIgjWGegUBSbc/On0/n5pIscbnHdqBa2PyXWwOn6THjRnzsbZ3KeWlIx
tfKmFcZ506L0MOw2na+d7sz7CURI+Ufh+PGdp5Js6u9TjlMpP+UVmDa4ubI+xpWkXK/+JKeUv0LD
IVm73zm1Y0aB971wRjgjQo0X2klnI2hOiVkI6ASRCHwXwM6dWdWnPuvbImJ7ir/v4038W1cKTujW
+za8FcWMDedBl75xp6ZFHOZ/Nwp+jzSc75w25z4nbqZ/D4BUzBYIUAywcBju6+cGE1um5NvtFxJ5
Ky/jRBXTSLDkNtnhbGEGodN0RcXa7/Oai4PI4X1n6h2eF+Eyf94BlOsMsQtoUySfhVRQmzm4zpFg
mifRaVgEQD3Wrtvx14wFKAuCTLgt4cLexGJnciLsPVxwfHaZ+b07mArIO7v3ijpmiZkV5KGnfxWt
kpUP0HJiLwZ9kBLPPLUdqOVkxXS2Dq0+84vNCmrrxjfOHH8HEwi1RmROjalcCpdh2LfIzJgcKCeU
z1dNggOCuLtzRXPPAqjMhzvBU77xPp1MRG2RdITL3J5pyF5v2FVbglRdMNDiNvomRRbLjY5Hzs3k
sqciImvDldedEl9gI1Gb0bBViU60N1DrriyLZR30Fya4P4AkkEDZoirxl9WIPAQm66qNGulaCbT3
h3Hs3+9DBVvLEDhLQAhmQZ8FowTfz4J37GR8tRfawSuevwSg4I+FK4wTAT82ibRITA2tgXGn9hX1
d84R9yo6HnzlRlAeRVaTMQL31JmB9O9X7brg91t98iWqxOwrSL7l2nkEm7YQND6SbKNlr2/VXbgR
W63jrrqXyN4TNcWC2fFQ4dSx0KIbmZ2nuxc1BBRGUF/shpKnb3wu6ohHAjgDDfUTItv0ocyo4DPJ
tCIIW7m+28Gx16Ypn5ge5oabaqqqEJdbmmDCE96RcCF1AO8/rFuXXYXucgUJKOuE7JghxMMR5f5B
WfcCI5Ia+4HhSVGVXWrhlT7JwBI9ZculWcIcnsa8F777vCkuFZ0ZnFOBq8KHVDzZx51pddIyU5DR
bHMUvuA54HP0UkwhEfmiObl1BvmUtZePXGNMsn5OTZgMvUEbs7duvL9oOLKWND87QnuDGESIWK4/
ez2VmkAseKpIUe/5xaOPtOmX+I2pshakqc+yG4bQealy+E4WerBe0Xy1okQknfW0Rl6i7Fnuy4Sc
JQCnYjdi5V0SAIfMUeCwFJ1AzfP73j3QZkd/rs5Xv2nj+glmDBl8EBx00dCefjDnPsy3zD+184it
pmAunF20U9Uqhp7hKfwrFGr693b8GG+YhWHmc1qECYHemTYnXQ5AdiB12DZLwy4sfF2neWmQbml5
seH7qwHgMIMcpKfvGI9V2NaahIZuQFzB7gvlM7xBlnvZ4SxldrbjbYK2KXGLBNCi405SOv7H7IHJ
beIo2G7oNytg4zWChoC6N6ROB5zr2avaQ7s/djgdpHweYF5ICBc3o4s9kdi3wA1YrBYBttufepDO
fyOw+1sQv6qS/GA5taqBVLhc3lVaak/hwav2k594rTXWnv04NzU5puGpJMbcXWrQ7mPuwiErcO2x
hQpa/9y/ISg/+8OwFJVpFHTzdXJAn+f0Tz8Ls0KT/+cExNF8tK+F2swXSJfE2oHWlx8vE1f7AWaR
msxJcBu81qodCZWTTHp44o/DsCVu6frNSiSJyFVeuD/l8Y1cI/AOMozsD2WqMN1DvIq18spup04t
1XZWNwS4A/8BqOglrqhSaw0fjOe90AWPobqIRQmgShs1VE3SlNgzBehJc55ICNPmoaB9yx+ePkIQ
fpI3lIMT7yM5ZBMfJ0VTJKlPz0ZvNek5bslmgZviXPjaqRVD5qp7dO/KiKcdQYjwROmZnSmDh4iE
4P9LqNAk6WiV+S+Iaf/6dlTVU+maltVnoBiHId08ViPUkZDwe16r2hUB9icvZHa8w7czCBWvgcS7
yWbzcWUETqmtGz4OwxOIzK0oDcGiSf1zegeiNiJ7eP5qQ5CgARdyX94gqGkiyvrOlb5h6hpzakco
3AH/OdpS04nKszYOJ1yjvgNmPdA6nMaD6YuH7N/nAF4vBfgTipfcOOgZkHA7IMtjtEN8dlLv/C4O
M/cR9Ox1yxPONibMnpr4Cw1Wrc6moIc46/etjv+bnaQtkO64foAyuEJe0bJY2ZUZtXxYoeh1Zai1
Vlq42Qe7EOJpo0Tpfxrme27cYjA+38dWb3RPd+4X1LdqwB6cfOatBRifSzX+7UDGffK94HZtNbkX
ZnbWlDrxSnhoRvqz8ZwQ8FUNBNavAfbMEqpaDnjRdi9SohVNgFNHKIHXg6IgnkCBvSR0IJvPG/hB
Vo48c+rjqF0RJQ8J6k4nGAZ75uHo3fiD1QWSZsG/oIvljqEd/dfZUcWA1RUDhVwfZDgNUY8bZl74
Gar3h8AqajEVkWPfWgrPokBAsD/FL7Mz2h9T3BVFT/VHf0hlCSj9lTFbUZQh2q3vjUlhCJ0avZQ/
IVh8BroCb7UZURYHdnpJPEDeneWEJrzQnDHSD2qHuhiQ6m6zVqzwPRz58FMyDTotNBavMyO+xvgx
VCVmkarpJ3rOzF5p1yzOpWLBlzpfLIAkXhZYkWKy2bKdiYmLOrEk8srfjkQmOUdldjLbLWq/quqV
TVY1BSwHpZeysQ2B5/nXg6Dgmdo3QglYKljDqq7ggPGFqnLS6DTeC8d9scAj9aCiF5QvV3KoO3JD
kmEQ6BMwVGyZLWaq42CAOoX4q6xBRWNug5SqC3X3Cm+o8kbAD4l/eyVYLplrIOisyHGfSYiRFhof
T5QoOiAbm5CmFZyKOFPbZXz6lhPMlJQZshx615Cp72S77p+DZybLGqFS5sbWEMMDaJUApQcA/syL
/fgSDxseE4oveIUf0mjNYXB5SrMdAkDNswJy78v+9BKdVMXA1QY8/dDhj+Mb3IMDxJfhqz6cVQz+
nI1R1sQHu7p8Q7lR/+/K+me6TKVrsMYicyHS6H3elJut7QiJSpsQwWuUUgwj/t75S+gvRG/RxaWV
IVv8l5VE3jlBIPl7nodrUOjS4ycA1c/jls/mBRXDQZ5BAPdSZNbSdMZf9Yp2X+D9gcZPP/8Q5kbI
tdYabBFZtLBdwhblu82nRqhL1tl2/IDsVZMge4O2dwryvrIRbQoELt/4dtmGdTUiHCuwTfHKPuZT
MOSS1e6Mp6LF7PIFsGiJpfbnr8ahhF+/DduIO+nhoaSP/AnF1T37MSwMCebCZMd+hvco6Ow5HSVP
wLSZp1Kr4AhyalL86IkAbKEJZ2hajM86Evx1K+s1a8I39MMpkM77UglSRHH4Kzc3DiuBR5AalSnh
nvb36zD+7DFYEDwJNPHQoe3nhNg7z98dtTz4U8XbTLcB5s48WVaz0ffjPp8C8K0k3sRHKrrlDXjs
7ZZ/BlBckUnBnsnUQVBYpWsbebiFWc9m0xrzOwfsb2K2PeT/60/nOK+Uq4YRlAh9BunZthw4WL36
opvmB9u8PyVa2CRRgtF5qnXfxByYsCfnDrGtu9/7KHBpQ/X9mt1AsPHeSN9Z7rcUXzCEBjCznWUI
NmOyiL9kA4snXY9nmn37unxbbIbIVwfL5NGxTgE2GV6nBseMBzbegMQz3ig55pwDJozbQ41iOj8N
yuhXQ03BZVmwhvQfw6Tu8BgpQTUDgBAbyhjobk89By3GlRO1IkOatEO6OpTmGXh6YIWdyplnZ2Aw
h56L5rtZlm5aNxeoueAAr/jRONVoWPtXDD54/45m3uweBWrkK3VSkCnGJUohubNm44B8xDP11oDG
JC+ZoPdEWI6U58Bd/IrS7OdeYBDfc5x0imuI02QlaSWQdz6mtSiDIi4wT15r4xmHv+4hMeJNXug6
8SrSFCtGphfnqbh/ipkFjndoZqx/5tWVmBcRNDnLTMjBsuvsTGatmzGOaIpjruqy12BqEWvR0gZa
R8rI0qgbLO2b8hE7ah7gwv1m5cqn2kchCYas/LIKQsC8FNMRaVHyURNXV35uCSr6rcNuo6RH2t+u
jDQIYZuqyczzuVzE5Rod1irI74sPkHDWs+KVINrDxZ3LrlGwNta3QTczhWmaxftMH4oUo1RGAQh6
Bl0/VLTx9PVwU63mevDUS7Goweh4Y0n1YbG9NWSRPmwUN3lxD7tWtfMuXsV5MdeM3BiR4bMH3pgY
zT+Fyn5bkYFgQgUUpIjg7DsFYfmDmK03LG8rKQ1ZMA28kOOzFq8R2hnMPJdRn57Z1mt97stdYI9M
3VIbWmLdwlMzm4PlprS/BIOslO99h6wdrEEfmCC6VmSiHH0njfTnv0+85S00VDPV/tLP7jUKdX/i
gV+mw7aaUQev7QUZAh0T153VsdCIhIlP5S+RjPmUTICS3gAZZI/grKqK1p6S4awFC8crPA908Edw
ZStGIYpzALW9tnhKs/ntW9u7wjM0qLbXJMxBqoTrPsEflB48sc4muEFAskZRBV6+wwszXdcUL7W6
2EVy3o7OmHADWzsTBYo2fGRo+hSm0j8fzvL/kao/vBNQRwrmEi5o2OZQmiFnqnF8aYS6EIrDHPm4
gz10FD8Y+9tVM+j/nfu4v2abDkqgcJ933Ge/XeR9ukO6EqIfQsXwFW5z+FsO7tvECyDHAFNr2smJ
9uxtVnib3yvK2rIu2JKXQHJbMEs7oAHoJJr2E+KlvgjzLRaUILIjMIahrd1tU8Dbq6PaFKQ0lPEX
0zEkT7QDZrTHabh5uIsnmwIEVmwfRsTiSagIfeMqQvZFHi604Bje4MogxtQlp/YD82sjmPtQwJKu
JYolTqbc/1zWdom/hvjqmF8mpRjVJ0PBhBVjBOyZIgHDGyzqtFrHeBR9y06V9Qo7CUueNMJ+olOc
H+m4IJxicN+0S9plLySlDhhZZgAxdzeB/emLyDtpIJzuTSUIMLj+4oEaO8ab2omgfHDMeWoztpxf
lmdfUMzMe5J8caN0ObnkQZyPy972h6ZnJh00fPtoTQDn+jSkaAM+w80J3NhN9GniUDKTiTk+JwXq
ea+0zn5fGpFYn7Sj3XaGVzFUdDWRNTNRiw8lt/+BHzgpH6gCEgmiiGDe6LBUTzUBNGRMxTPvlY4u
THXr31Mlz+XBuWCEn21tSgkjvEJRnw6p4CVQ+vrecw1iZqLkV8Bl7Sdc3Uch6uKPgC0q28Hqab/8
lMrXAxiHddMgGaFddZc4inIKJm9cK3CNFTFl3UYd3qwYQyrZg6CkB7ahvrecIBQxRbBCZ5D1lY+H
RCUZF7aXBv94ebBW4AzcrqwskUbKM3cvn+AnkGXcz55lfY7yadeyYbPDw0qnt82JYQvsbHOnqmif
0EpCjyUmJ7ZtqDVhJaJxQbBliIZdaH26uVdFXhrayxRlZC9v1tP0U4R2LJCOIgmjDCnPV8LG9zs5
3822Vqdo3bUQq/bRDJp2CjPg7AG2QOYGldbyl6wwkDVcA+gNyWyeiKKL5DoekS0wnH4VIlPvV6hD
AC4S4jT2w7jfgnydaHJsFFczqNWp4NSXIDp4uMhjc7oLatVghMJA/k36mMpwzBKvwhkGDbruAnA1
3vzw8AJW5cdOIaX+8JoZ+Z372668g7AMWA01LAW5V38U5nASTDWjI6rS2AZGga0NypBwI889poAc
EachWoxkGWF2J7TOfPb6TLmTlRfXjm4PCYOmjoKvw4MmIMON4Lo/sus/D8xnHO6D8nUietlVydRp
dHPBZ564aE786UtMjP3CONDkN1umvLol3UxWxhPj4JwsotmMWo7HWKxDAoiVwXx4A4E86ITdKxGP
I/I/M8Q+g4Bz8Rem5YapXhmANP6VOzxdmRI9h+roa3hm6vVmyWgqIzhBmp+S3v9v7MTd3NzMCl3X
GkvYhSwA2Yq84goU/DWV4GEEd5y9WeY3PzUxevd1Lpi/UNxqYSi9Fa/ncnQtcHNPPlXnJQCN17Ai
sukXpYrsZpQHOlOpK1EOMOkCHkMCtwcdzTN6gosLY/kerkaT5MVgzLhPMSi0czZI5YwCKgb6JT+t
psIk1mZAEG9tu8f/Wveis3qJVNugw4o+UXe8gKgxxrKAF/FVZybYEeuYXTCMYwnjL3utDKpeK7M9
5UjQI/gm9PTHldS8KsH2EBk9GGXyFIGppUZBvAwdwRT1IolUZ/EoX8eQA4FlXE8EVXjbwkHq2B6m
JHVoY2WmEX3/ZVLC69PDXwyS6w/Nha+FdDrhTr7f2GnxTx8yAu1dy7OQ7ZXdfxqSv/eZM47Cw5B6
0iX90Q6havB2vjub1INPDwJMMchi58iuyZjdGDSSiZ/4koBGG1TQIV5Ds1UXKBAI6eGP4px99XZw
s+0+awrnIHqUpXkT+oPiixJVxfbjDzyuC1aiImspS2++kXfEBi/zfAbDW+qpRPwcT0X0AWKyp9xS
rDmL+HBVJwbhQ5AlXLSaseNzj+dhdq5zkgrhbcB9Rl+ZWhecm1AJnEle1FUE5w4hMKSeJkE6qFlj
Zg4EpM3T+LzAw8ehjx9cGmM3gruC0jKvqrrmV27jQCKCRmlGITVAcLaYVOqvHgIilCte6ypc6yju
cJ5iOWulazMG/w+sRrVp5N0M68sR9h+8mFCq+/EfUjpm+rRgzV/sCmyghNbKsNSMjZGfYZkGzd/j
BWQ1ohCITXuIq4KQmhEvUg0oqezazvPwgOA9pSPFOAh+50i9Mwi8h/IKHdfJT6u6hMyZGBkQwuIZ
jPUxS76trasIkVtg6pJi0pj0mTBI/9WdJFomXVXIghDsDQ54bEouU6eIADUwz0kAYi4NlbX042B5
+QDgHMYqBlFeofdBt6003qytoIjblsQ8othYDKhXur89lGduHpicFf1AVYC9ZOrxXhoRBffZtA0X
MElT3uaHng6Su8qrQZ0P1wpRyPm21KcB3iPT/Gh2WvT5CWodp8nOfrg3+YkjlR72kotPNd5KgSdN
+XXo0x7qGM5NcRE4TvxqW7fk2zjy+26qSaWgKLYR8Ej4YtD6hlb1L/SjDXfQjL2HJJERZiOVR4po
5LhjEMfDKMx1kodSl+tsz8Sil4+fuoWUhSvCiN+ioSdO7omeTGebbm2oiVzX5zZmAdbtJWMrk5SA
YoCPPim8Af//yuG7GRFyD5Y2rVTCfvX5VkBJQL/xdiZhVXE8bxwGQ8235pdUDfwuEif05HHi56Sx
HQYDMjE20QTnwjANFD5vy3T0AlBrevBIRlrW9AolLi5vdZo5N5Sp1epVPY9qGR61efoRRda7zcv3
vt5wVUD7li5x9iDY4vwRe0UIgK4tfuO4Mb/AVrNwEj2KFkUHV9Sddqp9wLTQj2QDfHfeHJUdDUvm
N8FUID8uZ4oRdD0UOI62Xwvj6ytPb2q57hYTw0jwoEcV2tEoIj+1Ok0waArtbpTpx9NfBEtmhCHl
xheDY0KL37VJ0yHRDiLrI2MdhTH9chNjYlkQ4Beaf5NT6DwVnQcDyIfQ9dC8z9VoQiZESxzYwh7C
jEqflZI1SpgivFZTvhsprnoWl0MrNPyOxPhVKPpUq3HGL56+waEEkGpMOJHQi0bxXJTPVGXG6Tmz
P72Wfjt7gWtwltk+kbo62ybRZIne796UIIqqsJKF97UsrSOKD1TPVX4cFws8dX5yl75QPvvrNoqU
8W1r8I1k7C3LmRtPzp6e3GKHg6rSNnc9QPe1gL+3RNeRnCoYSMc1Fy3D0EywZB5kRZkKT1dvb4Tp
ZR8jMvCksRIZObqZU8u2xS+pDfRecAak24YJOeWGxkuksGRLp6+yCHA8KlaDcwjBQB+4TX+LZZhJ
5wwhr5y+nz0ZuT7eayN90Y7xLTF0Ccb5RiTYXH9awalrliyEHRHdpYYusUZR4ZWI2Ovv2iuGQfZb
iIM3r/BTYfjjTSLwnlacSpPj6UP3vGewmiG2CCM/quF/u7S1q5VZjY+7hQ4zQDlfKL1jSkYHHt4w
hOrzIDzsTPnUJtxgBnq+KSTGX7uqXdvLbLcS2tR3FtXeXVNRi1UJfxPBYaRigV6qkwA0g9F7eYDQ
Lu1+ETi91wTFhNTgDAvT80ZU7S+Ma95zmJoSAokcqVb6sRr4a34eKP2WEX7OM2vsfq4N44k4aMYt
pFLzWcwtL2dXcibWY957N5vRpbC7QBpsUEGMzEhpe+0nS1U47vfoubmxeN5rF2L8W6+ydnK1D946
hPRc9Jt2zVoomSQ5zEj4lqDry/Jk7Ke6LJYY60rSvWdQdb+0BmmsmRDM/ZlA1W+RqaT+lfdXcB5i
ZaQ5pgrP529zsSb9ZDbdfCZiQ9n0vSZtRA+4pnzO0jpyXGnq6nwDIGF+PWeYizPnfvaCdDy58Muk
pNbvbpMvvhrcZTBMO4mvBle7gW5a3ZC8UzHa1kk4POuPYm21ZzAz9yUv0GFwCPiFVUjir1c602Eq
ER6Vj4Wx8WvY5qGotkhN/uYELD61K/P+gpwuE3vBv5UaNWQyvyylKJMcKwHeGbAWzvFqHExLTN5P
4sqSJ7qb491Y47pZeCRJqnXWvb3iEQD0eQwE4Ad2vYIAfx7cZmKb3mgA9gg8eQF1R7SOZ9UyLZzD
EF1BzvOulhpq0oy/aM7ZrLMAhLKLrO5qMOIIOW1uW/K8F4fh2GVArdGViCYe8zGqqNv+8RIamSs3
mdkA4PHgBqdRPeI/LF8KihNqNAo+jowqU/4s704zWXvGEArM2fbRjkr9qYMCfz1jcD4LGG9rsDUP
ujRuH9o6hN0IqfkXBvDq4XmNX99LjjXIQCOH++eDT2vWbt6LlOVeGmIldAPBsqZzlh6GpxSJw6js
tTIKh0tgVkBBUjEQNW8MQSm02aItjjZ+iwaCRLlA3dQ7X6SUD+W2Y8judDglo/rIdpNvUL7vMG1h
Bqw7Qq4rwdKR2e2aRwBPODxPviAJd7ImzdCcnzOWeRpXIxtRIq6mYNJPKvxdlXBYQ/WFC1buMc8l
PQCFsyFcJSr5+5kqGfX/0qzq6q7O+LERxD/Ls08ZWG9t41qQ4DgzRjCdnu6goo9xqMIi5GYA7uul
bXpiwddgpxPjzonCiM4X4UIVLp4r2+uQkpmaN3aaN+QjggZz71t1Tc9BhiP0bT0qN5SGb1ZojnNg
5U9V3/LrsKZg1QUdW9dq18qM4fOlLIs/+Z0xMayXdpGZvcoqSWmbXURaFvwcVBNDPXlyCc0flKCk
tH/c53GsVsh8orpqm7MHewB29w/auEwHMCsqRVafiByrrgA1FKo7r35heGVyAZktDNtTXqNlGrtm
dDijBV3ykR+mLhmwpl3iQlDAAcJksKPJy8IrzCNXV1l/zILiWBhL3rR3Hw1x/SILsxbEEYRe8M1i
ZoVvi/9rA2u2Uy7tbovtSTX+qw9yHbei1h+Qfm40nv5+1GB+/To11M1GMi2hdGZNSCAb+n20p3kV
HUP0NWhOK0pcx5RfYrs0RlYrvcbJHNZ2dAFED7s0vZtt57n9WA3r4/dil6/DQbNIlty+SKK0I8tM
fQxMfABu9B1aVlCrUn78bE41JOO8q8QOuuud7DSj+5SuVWzEtIr4r0yn/gQzJuonfeBWySJp5qLE
9326WoCAr6YHH56KgpJXmR1Kr9sSyVCa/KOzJPPp/K8iDe7Q6nzDrihWcnwng0/Z70+ijboioBnG
zmCqlL5fkV4bvS3m3w8JOvRvs2awWIOUn3Fvu5ddoU5yBjOmbHINm55ozqBodUjgdX/qwf3K7loo
KechzMC017ujg1Z71On9c9Yyl6A0tw/phxuIFPA7gBzSYkiObvqDnFznxtJcmwzeKLRpGV6l/aQU
/Uhvm6aqeTStzKO11DN6kbhmW0RldzQn8zK0x1+utrh9LyZA30g/wiqT5H5ChHZI3cEqTNg8BN+K
+XP97kMGbt69oSs15s6xeZLr3+IMt/7tuAQnLXwUDcl4tC3IM9mArO/VoGDfIulgF8N2pdj04BT3
yYuezugN98eLlcZTbPhRuzanC4ZreFoqOLgV+Ij8jCGsXmb1YkCHVfQHGgjENyGmBcZpONpSloXB
5F32f6B3zTkyYm0Iq7XQC+VSqV/RtMr7NkQUrw/O47x/H/9dHKSqPF//v59PQwERBfSg6QtE7zD+
DsdVzBCEDZJkJZDhxtdiFzk96sdwyfAEi/0KHqzK2VmmGOzlomRbs0T3dXWMtwEaovF0uESD/+Zv
U74bp+8Kf2S2dOTvUQpHk+JAndvsZHHvfPIrx8ck2R1HEy0hAOGPxz2HxAU//W8JL20DF6hoQ791
ptnwhduK01ZlHZnPxdH4D8NeITRC6lqJXbsOSYYPcWl9vDGUz1HSlSaq+DlnRpbjDEl8SuOu0lQ3
rxTBjxQ15qHyu2oPNCWcFxSX53LhMTa+dwM/1n0yiS5zrv+EX2N8uZJ9KC11yE2p/OWA1zRwemUk
zlZeENUZ9rtlbKmdz9lgrrQ+K4rF8Ere42K/XjIfeTqJ7oQ8ai7R7LMsU/CbYDtCeECiKoZ4DTy/
qkx708Z3aS8yyCqJfwixM8ALxMHduKGqiNyYQ13HsAsO3ww4RLMq58zyKzT5cTcG6R5utgvxnewZ
MjI6q61+IIQ/QMCXxltsd/Ikgoyx2BnAfrn6wRhQ4KHcKsy6LemAa+oEn/35RmO0lPvvf/g6/Xdp
i4o54g9WRuG4AlJ2WSIZu9QI6CaI0pfL0z2W8Rhnxq7JR+PTrgBXiEu0N6z0KrtEh+iwdzKiksIb
FwQ0kBGTnzGjkoTdmO1HrOGk4XMdWehENJrePH9lVRcVqBnaiOFlY8bA1KbfhX/QVrxrOqtB6FV2
04zjgqhGFdydzWWavxv5IylA+/AdHh+Xr/A9ucS5iBEYlsCK3t2TABkixB4nG8fq9OrG/RXk7OK0
OXk39GlawiHsRMmOitghYTsXDJofqgqE8SFc3q/neTEM8I3sOnnI9hLDojDIhIvcJKPKemSvylnZ
ZtTW/DKJBkBgPBAMiEKH0z9vFZIkvqQSnW0Ifnh3hOfmD3mQBF74CHB1EKAvFwQKDQQTZxRr12jf
Ecntvz4ULREyf4pGvBwhZaneWn9ZqQiNnB2cjgu3CIZv7IQcXmahkCki5qaFQufpmvf6Sf35n3pt
RDwRnQ9po5VMf1q1zzM2p0rEukNoQV6Lt6OV2ykjSR9i2j9vvgOcrYjBY46RRCm+7Vix5gcJ2AiT
BTCybe9fOT8d+tLzRsr46tUKL4mvQ+pQaTP0QBavv3ew4GcfFupBVgUF51A0I70VksCA4NUhoEQL
cT2k12pk1DkXo2sxQmA5CB7iVUwubf1aqIQMZVjZ6AFhQfKcXnCmRRrtPWHlTbilBYnVHS6ilIx5
+fsL/uVRWc1kXFE9/lwbzK2Koy8NOyzicoTDfmRtQKuY/MfUE2bc8U1XzRZePId5QEL+Ko/CkEYX
gCBsJBTogeB0FjmBCb17c0HGRYVmXh2KwqCc6/E2CqnajDER8qfbxD6uFdpJmvzG121Jxhqa+cEZ
9KRTHJgMpHOiBIz8uf/S7lnwwBoXlnq58+OP4hWlCGTkKcAckDS5N7fcyfpJ5+lDf+5JZG+OGoZJ
cMkVF3ET8TTuqZaMpT8xfII7PHtrSq2ygONburca+QvdXmYRRBG9YfT7IKmpcOIUgnsWALYc5HpE
sbnbTUiCKsZvlMboHcR9O/QXC2Thm9L9Z1IsyM0cLzVtg1rTW7wfSKkgY+SusQfgbnyhYrop5J+8
UiVVU1pQZziztmeZyuaIMpFYKh2PP06vXklBrXABYcpcD0udAn8u8cZ89njm0NibgOx/DMcg1imi
L85j3bP/Ysz6y5dK6ORlOuDluSklfi5Zp6qzSv/J58ZMBzy1Zkj1KcbcHCVjngNyh0+Bkm6YpqPY
W3rEHDCvuv9nAzoYHkGhDMVm02r9Roh+ZBq8UQ6KggqSBqNSkMqqfbSgB4MtTaz/Wp1driAo6iV0
TS3hQQx2R296ubNuRIhWyEhyDI07/8B6q83/2K1GP0BKEULxbOGYmeaQVtEEQ69H37StM2Qka1G7
YUO9q05IPQCPuX95htYeolVLqv5UwDkIbTO/WRivBfS09jEwFni3ufFMTA90kxlzigzbYpRMlaXK
00aecFReU2WH98db2OYGm5k9jxZQWQDhWSQyhRXBiUmD3uQyTgGtoOGAt5LIRMNQF0QSaT+BXABj
8ex+WEyjp+7qega9q4mkMKm0vGpoz8eGE+AaDw7UO172UBkii3c9A45QBNedYvJmme2U1ru0+F6r
OQaAuv5bHUghU/ziADqnuWA6dZQc8UAHzmqcfZnT/1X5QE0mVpFMmGkPq1VlHws1K1toR9Ytmu65
kCQWx4wctBemr2s07h70/gd730U7/CiU7p7HabeEe3ZwcQaIynPyTO5OBv7ZdVe+4mcUgpHB6ive
BdUB3TrMwrwZEOdABvd07CopZ3YSoL1QTKpUpHhLAJ43DWz3bFPp690MTtN5k6/Z1/yzpl3DK8Bu
iAr1W5fXDXrEUOxlFsjZeu+9+uy/xKnvRq8t4DYtfjF/lQ1+JcLMI3geGWhxBbrLV6WLBnq7YTus
Rf7MXvK7i/aIv1agiyux/IyfZJv6N4aTEPBFjAh5JQIZQ4RNcBYrtRu1ZWZlKaQ3JMe0zHnUe3bo
jHyxIcTcSR+1YFqEI+bqeuJzIREpCi1xMi9SiO/24TRHMwaprYL7/nmR2MsnXGau3QEqoTybcB+P
KGyBXJUJ4qHRRowyTbm5HXoTJiGw9ikQDNwQ4zhZ6umQU3YXQk45nZAEg2KTEf+hcrCG7WTx2BFO
47bG+c3lnYqsqBUms76v7H6htQBToMOeMqd2SIWXGYP9TQapa7fWrpiWUnk2BQ/ADOYep85vnhbL
7ssFXR2V4MtJqDAqwxDkcs2uPTBrXrDl2lUaZHSJq4RrgooVXhE5qlJW6bnor2TXVOAZzUwQX/c1
N9WhQrrrrNlu38d+bDC9N4TZxusR6DXnKtY1fVxc+lM9OI9WaOsbqbK9DYgoREy0OjN02m9PoYmi
ZqMcP4V/kiAyjiOeJsmPJDpNP/zhWEU0N4xXG/wTRORkw8kKMxh6t4pH0AX+tORSDs3y8t5kAkDQ
tm0hKqxtpcNQpKsRcg17iIOG0CMAEFEHxykfWDBpI/MNMjjyQL/rITPIuXFdZOyrRysYtl98XBhH
8NVBIsq/27RKtkXXDLRpDJR2tKfgkEakmwDoUPRmc97x5T2IAm9UXTzmv3h03fk3Ln6FgfJiz/Xs
fXR2hXyW0mfsn/VGn/mXGFGTQoTdAjdMC7k/Lt+PbzJbh3tCnDOrf8Na74YpdL6SdILR2SgiY/hi
LTMBAQaUmSId+BZxQH+Za+4c5vUM3VFPV+KVF/YyLGqk9c9t52kup1zrAZg9yqd4YsTH3Y+HCJ+H
mkSCSuUMtmvE0CAcP298tRDexnML9NIRtSwvo4VfLMjjQvIPrg0/+J/EKZD9PuMaN8e4lSYQbcPZ
uwb1v5R9lV3SS+dDekOHspvLFrGLQP6NZ2Tz3q43WSe7uNN3f8LcO3BnCvWau4PybY8oKk2y/KdF
fjn7oJ6xIPVlzYJcTFwEp0ISXSQmjbqX9pYruegbEYEG80KQmzqrxbc+Cz0+QqpolLcqAW90WAuY
nolbPCUQPoPo0bNlQpbNcS5pCEf7hKkBFh00FFgU/puTmnZUsIES86ZnNSNwMUpiyeTjkSV92NGH
HZvzfWabeJ886ysTZeudzE0KqUP9iHlTNduto6huNB8x7FdwPFCExWq0aRniaQcyXowjBE5LCJNQ
KTAMgJK2047JKPwJu97amhXRoaKuRnOmDA1fxT1gM9J4nQVHtD56lEHfDqM73MlL8igAZ26xocmU
jeQFQsedkWTiNi+yaW5Pp2zLO+Ns9n5XWph3UrEN7AIL95Gs+V2QitHnSrttuz9LgUmc1sjVN8ba
NeBiD7rmbqkOg8cIPLhaN5EKA/uTlLP13GNuj9A1AG7mFPCiMmXembqC6FLwi4HPaZ6+XmLI/G3F
0oj2rILQtU58WqtshDlKF2YvFR1EtK8sAq4w5zTgUMJcMKzxbNlcVFs9tsAqbTKF8P4xEaYLYwS8
ETda+k7pKzNMFqNAb/RgYqWrnWLyje9ItJayKj+ZIUVkLMQA0IFrRIErdV64XOMidK775XDGqSri
r4R1UYaujl6f8ls7KXlzv9e9IfZak3ZmVi/Mm9y6rsEU4T6IbLhb7+sYl3gcT1+wk6QcSNW4bMAN
z4CmtzaKpByNM+pjiCLLBpNUKd9hBhPN/7uuKCMKWHmDy20LWltFCxxTSR19UYBQlfXJrRbvGJxn
zFr26Q6E5NH3hVcnn7aV/tVOnrAonsdHUUjZk+fNyEKrDO1serVDTC2rex0dFEqWj13oakvkqz/M
vu+h3LLWdtjPQcFCXgy/satGKcgkaicxaYkvti1gH+f8ZmdPdMWUa0atqTAalMCQKW86LnhSmKqT
aVfW63O5FT+MqNyy+Ct+t14Am/0fUzrR0DHS30slnmBM9GuZ67MscDRo1Ps38qp7AfT92jH/D0Cg
fqFcvEcnYFIeAQ6amrfj1ZANRw82ygfVGt1NQHprNnT6f6WD4AOt+3XUW/ycQ9vTuSzUCeKH1g6I
9PM2EFy4KmzZJCGk7knPXnFbfKMMuU/loO5VlFXgiYBdwn80QAPTSvV6heQzPUiAvMq/+sleJOVP
iL8Se/pp+cqN0skwgohauqhYKR24oaShfeMjaYgDyTHL4Gda3TlTsEd/jLUcTqF9EVwEx5K5OArw
GzCm+w6nQok3ciP+/jVcJebqcGgETlZSK9E+RWJZrxZ6V2nIULWKNHgnCTgWNx9c2cIZfs+R2vtv
fJzX06WxReE1fNGdI9pzQxszFvj5v0YsIiaBmdmvZ+I4Drc1LhyxtxKKFWkecw1ogz0kg5qqDxvo
tR1mXNrQRI2E0oCg7Co6SAxGFChi2jpL/cOAVJ3AhzxGK+N95ecA1S9UGiBB34FrxBqSH/8v4KDK
SiWfuFUNDRrOcqGq5eMkj4G1aCiL+QMiDg+D7azjDwsZc5nOtzCJ+pBIkfmt4URc4B18oB/4X3Mg
N2LufDzTPTfVOSM8vQKN/YC/kiLzSqFypDYRF0ORNxSaxMGVK4YMlEcEMJAWu1tfU6v58m2u+fN3
Uhc3pd6Lr+PCHkR3k9rSnCwklbqYWYVeZSYjdlSP2WtP6aGs7tBwVTXFlIgt1ZMDjeFBBvAPqNIh
9p3a5eQVDilDFktalYUTMXWNdW7yDB99WqleVSvsm4lrxroGyJrmOEXoz9FZlnHlniuLbLjbXl4g
RRN0ywozO6o6xoRmC7nPbaJro+BeOt/KGGs8RsScFzPz6Td9DPia8UD3XausMOM/by6uLiMpEnE9
xsN9mJxe6KadUijgKQob7oMBibMPnLpHCpyB7YcfNIVhKqvNWMoGXfdG9STSGKsYKpBo+paz29MG
bInXBl4Ag0BeHm+HPwqfBd4UuIaNVHgGqeAOME8ZHDBdlXwIMu07i0fYh8GaOxlM31OVgTJhhpw+
xJy6wN9TXeiwUCZSMssGwCz3YX3kLB1dHPiFz6TgrYR6uT2t4lGZnIN9rdXop9d0ZMAFDY/WO33C
DgjxKfD0GfYDautYqpWNvMM5E/+fAyvwfM/fgK0DQZz4Obeg8sPKIcQumcuOxxrrS9i7kebuQOXo
RTCvUk1pFwjDPxlVXoab/9e9mrcBqSk+KOd0C1jM6S6ObaDs/TRkH9oUNiwTkJIb4C/H/exOhC81
odluqqzHPqeuDu14fRoIoFj28BFWtJPxM3RMtHWeiXUTCrHsAbd3OYnfLSx/xip3i67Xf/VXpLbY
TptqqDDi6Y10PFfd+LtJRsPud0hcT3Jk651t3WAgcoEMFTECjWE+GLFKaGPN7w8fk+J6ZDHxnrGN
aFNeSVcnZLTNWVKVulKebr/MHL5HiUaDxn51RhJgpmvOdMaluFPameoj+D8G6o8LUyiy2zbRHohl
+ixus//x2shjlYrpdVnur6ToDD2/w5xVW/lQB5B2zEhqcMCYJIAcH9hU7G7iBdQT3IJR+OQNO998
zGa/Jl/hUbrhzhoMz/Jw4PE7GiIXR91PLeyBkRwbxVv4FJBuj1/WKpgnEQQqGndmvFOv5SgMs03h
QaYOH2w7Ke3FDT546nDJSYdeH4HSoTByXV79qHhAz0Y50JnmHImXhgapTRfD8cLQNxoG4hDP/C3m
Ti8Iy4rJqcTr04afs39M04y+pb3AdqRtG0UP+x0RBSmEwtyhj3wegsGTduM+iQW7QS7qx408HRno
rA5DaqeYeKOm5+uXyrQmCv9dbaMTRYM68bE+k3Lhp7iu4DwCj8ekHLYfstNsx6DWrwL4cAfF+plE
MRvyftYAnZ+HltHl/NhW/tAQ1QHueGA92X9ceHqbhh8082BVmROA/eEcUoaimAMDtpGQ1cw7XuIQ
4DwoSC+LRvs0su3PfqaqHLSzOnt9drM7GMSQC5XbtG4wZzAKP7s7PbyW8DY+5HDE6JOez7lME/H3
IhA0SyRhU8VsRh5vNhzjgUOXK2jA0ix3SFBrZRUikfDF0jpqoT6OS723TI/LmvOclRi8sNVOsEcP
lmAksalf1FP0AYtqQWIu8pCG6wqtnst1Tp5TmyFEv8m0qmZkcW2cR9W5hVzjlFxpQojB0IQHqCpr
+94WohHyDoKL997hA4filiz4WTINpdHVUnhqG1WpjPlK8ioXLSErwHxNPE9QHTHBUdAicrutLR6Z
R8GuhnWnkFDXPTRkA3nxg/9lOJJNJY4YUCTpTCv7QDNl/bj2QTg0roiwgwNqHHnkkKZf1nU4DkRf
OqXvHYkIZP231hbwgl63n0tXHt4Au8mHhVje137WWvPrKckcMXlW2DA3fvHk+xL7U3/jVbtpjsMm
5//+v09KPEkVVXREy8GmoANUkvLR7YA538ct9ibbqZUSTnr/Ap6d2DuXg1+Yps70zHrphCV0wjaG
gtjkgG15hHkHKL61sXeifN1pi6wvTW7mx66lHGHzuwMkgeJrACx9+2IXsuq9/cMj0W6ii/lo550i
z5uKa/9gKajregTg+tnf1JEF96ICJVMlzy5reFbALsmQ46WcKDoC8FQcJcCSrXtXSJbg/D2rK9qL
eP1y+nma17BUAqHRbbwKwtOiArOrau4x4sCZpRJ0jAHC5f3CJkLTaV9ZtBVdzKTDiq64u6tPXinT
qe6i4kNrLtfBPHR5CbRa57zaQA2L5n9B+oWuh8dDJFU2mbHneGD3pX1ksF51n6nt/WW7lpKvyKcs
qsBibbOnVzidE5JYA9AXSE0hXEmZnh+DLVAxgIt70An1hqx7+Esqzce4JfBd8DW5xqaxH89vxOrr
RLH6fW0V49aMwelxaXfXJ/tn2otExC8/CHNrRaprex1ZvbN7Dv7yzTII3srHlKV8QzrmUefRPySw
Yhc1jNEQhkstb/vMt+3Xq0FxuV16weZfqNeM+P/OUYvRqtyR1izvbvKLlolOStecvy8URVEmer1j
yDe0avC63f9Ak2EtiLg18+haa/G64B9jSVOvjCd64cdYiryj0SkOWT4J3+a/m1armKAASxyOrLdG
HE9srtVAlgd0XPzHkVTwK2mc0im0jWdo/7xaKnMW+5ldPPRVvPOYnhxqSeYe/l6XYVfjzzUmjfee
8800uv+rKv8eIRnEAswjmXcSbvMRJpYYySYYUtwqD1+jF8NduIBxSqNaJTJJGBNHSUK1agjYTsAu
s+wSRUSVC2d7laS5ADneK2Iz2MWUf1E/Mu+IS5YYLgBCWh1DvdkMdJqvgm1UTJskPmJqUmmrb6Bl
TCLFY0epEtRKvtsim5/KUNtD278P1yQuQ82HIumEc8lYFROiU+PtBJg9chX7b7CIHER+eAgUbn0u
gOZSlLrsvg5M+6lc0UQuGh0Ohxzwohrwrjq/V9NsPwAB81EGc5BCZSqt1jLQ3P1h9zzOIzpUcJGh
iKDTOgnY+AQTJ5z0p3JYEP75L8oXLNF5QFsBVnfKOBpkUrSjB9+TIZmHlsIzRAnn8stkvwajvptP
xKKiBuLkFRAHAORf3gpdtnuMZ1Xlb6HONmrwIsYuZobinFKxqVNsDgt7X7FoP0dpQLFbAbd5VjQ6
ccYbSPkI6WM2AJBhSg/PLKgV2a1GlI4vR/st6q2g6Aw3E28pdv67+Ay6iAu/2ZJHSfcIG7z3Bgvp
6bcHWxJK8e12u1mV6NYogvg5KwsF9wzybK9XCCwl+FQ8MlfKazMIxIymZIZpVaFXEkO9lenUByeH
OHhwqLKuz3v7u9OFxOZnezvkFwRZAI//LNteHX6BAMY9RXPrD0hfBQVjLIWmYjCXPhcXVDPT9pVz
+5i7+gH//LRL/0PUJ23tDFb6Yf6xleeHnJ7X1vKqYdGg3iUuWOJC4zV3QjudVHy8QqMe0440qsks
mJLQQoe6nIE3B0fuBcuKlj0V3t02gqLHmy3U+5ksFKVOedjig2qfrHAStYCc2DthjvbwIGnVOK5r
8R1rDiHllngoDpD/OcC2QWTPVMNqn16y8w3dIVLQ71JRcsJ0zB+h/twPVmwZpEfSfIFrJheAbNXD
5p+TSQN8eDhLLwJUHQ+zidsUA3Pu25c/Uoxa3XSMARb1WaCJi+yIcH2yiYosVEG7p5cXL4XODlhf
9BkZgFY3HVR5eTzHhxyEh5zfos0p/y6dww7vs76k4+Lvjr4hcElxboiiPtgom+VSoud6+gSi33tz
LkUKSi+nlojO1DJlwapg5pXeZNTPpbJpXEyfml1GnJUNQSqebPED+Is8WgnSM8+M/guQYRTK/bUG
2xi6XaQ6jB4tPUy3S/r+OCtzFvRBaP7VXR+/otfuxoDB4oXf0wpt3bcUJE85Hsacn1rSzaEfucnJ
BIhPG64gc61kNHMV/RrU7jUTwvXgKeIu06z5TQagJfnK+DihQVhgwNIQinImqLFXRC27LfCPB0sv
yVnky9Vd6R/e5oDsLyB6lxwBrlSI9GdhjKGRFervVjjc0HP3tc7ZW9HqVPCnM4JoUPmrKJutKzLz
+DJbd0/33/1oD/i7mPnxp/I5jjF1vrf3TumaPZ/jY0ovukqggTSJaoh/ofV+8uiRWGktIsYyJAHq
zPnqE1rwjvxjfk7PVzL0/C2Rl3KTMDjJ0TPj6MGzdYroKQ3WYupOOJTVEgRRX8ElYk4l9zBQ1QdN
ZiBHnzziYBN8WlA508USS9BLYcABGxeeIah9p+B2XQ8IJO+k8VPl5qOGpYC3we7lLoAd8qkKUSi3
z2OiV4yQezKIQ3BrrVAYMW7q4HpW8aBFcaEtcpz1jQOuIyRno0KBEN/EwXLPr9V6qGu9N0sBlQ7H
NifEXRjCcGagchUO/exINMYDnR8X49L91ZKSc6Ly5C6IQhpo8Sl5kKaKQVFLlHzN+xN2r1SDcdOG
XcFvaKsLtfrgdpFE25eEyhb+1iI+8w7Abq6IGA+2zIQ8RN4tdadGQsV5NSwIEOzE8gKUgzNlXTBI
uxS/yk30hPt41v44KUp/o+6vkJCoByh9oqW4NoXPwKEvuBq6HGMZYCm8c0FCFntBTJYmbLkh41ZC
4R2rBx/H0Wqr8Dl1lPRMnsZTyrCD0akTPCf4bm8Zt6ngSoREkRLw4CGNljslVhOuNQCaEPlovuoi
g1wJ5ehTgRfSHx9vG99LCFkZPa4O9G+3anHdi1j/OXZ08Do+ZUR8QvDFRvBibbieRjLZy9bzWOO6
D7C/yc0peIw/8tMcn/KKBWZt04gTJhPeZvwdEtb30cOVCqsoQXRcPSFl5+/0IbsPDG0Y9u8f4PaH
sCFaXrS3oYUcmZWZhpHBfDrucWzK/MBSYDPJGwxC5Xq2jdNSX0kQcAdBz8IqmK4ecX2SlywzQ6YT
dlYjQrNnDDCuGJyT5akZ7mUXCZcOxW9XDQegQFQicygtW8DTJ2Jdu5Yg+/KDnA6sTn5y6N/Km6vp
xZpDlaqnKR+IAkgj50v9GQq8DeeFg5nLvoOOUY9zCkp+zqdmt+Mm5FesQQLLar+EWnCp5Uljrb8z
xk68kRRKunPPifzT7MwlbJbffCemXqFjf9WfZdrI2zQ08fD3JXZhbftuaZKKxhcGPFeKmYQb7mbi
ZU96A8ANomhvozdqvIvbf6azQDLMeYyFflfbZ//OgeVw5gztbtyPGTl8fWo31afKSeFP+6pXCEGt
fk8sqrPCeCejZYxEl0w7cVKHhF850kyXVQXdq8U29yIayIgCqOPGE49n9avLjTmrTyyRCjr7ywIA
8UZLfimHqTWqnbdBW2d/wLToqCKBAPwTYLj09RYNdS9Em06WHsBU8+F3aXtnZTaLFnFHGMBOql2J
1ZcQic4u7c9drqJ/1C8sfACll7HZoF1ZfpOIs+OkEkcVnEp8IE8LF9XANf98dSZTIMOe23JZf+KT
vfrr3ALrlDNrPJGZ08ddrk3Op6oMP03BLsE/gtv6Ll+WUkKKf2B2WMWgIqRdn3r8nB8sS3PqiaMv
aIfIwfqB882xQtrD5xaQdKGdzLUleDhxXTxHHZE2XzvGr32RsICqOkfO/Q21yZ6j7qonTlU6P1cD
CBqw9jrCLdWO+cGAuhkRrMW0ifaaGX9grEsHuneRL6b6k4FrPmK6w1Seye9ByUDs8O4T6x4yQ/z0
dFP23pk77+eNNCkSGqME+5OAft3gOIcyjZ/Y9kRiKA93nMSrltv/jooUjsNL8e1MNjfsRgDniyCx
1yOs9RNDjueAiZ/jUEgCBbhPlCgrNltax7ljuKf2aJQ6MNTpRUcv+JoEM7IR1kQ4LzS0Ao2LoMmR
EhvSEXUrHWPMI+VZ8Cc9NwSs4Mgt2mSyMpzL/dSQ9oKtJSL+upXljlQ2Wwxm9XD5JYZFG9yO7VpX
wSP85VYpOqSFQ1OcCqDqs6bwNVc40qId1ul4re26d0ESdG0dNxIVKguEBW/NbkSF364Dxw9QvIlD
ot+EoCqSII+aoaH1zCVQ3Gzi6ziKO/06zNPxZCVbXycaLyvXiblZLE/KRY35UjK9FqcnXGu3m183
CrKEiLe59uNqLXFEPILMcom4mQWpR4R5gTQYOE2Vc42HweLysNnDpoGY+K6GLmq7HMs6bAFPA1WS
ytyZqL/kUhOk+OSR0TjRiOT6NjqSyTp/NArsitXV+SJACPgPOlOccc4o/oznjBzF5QkpRKgDkb6F
VFiyW1Z35DtrVT5V46Llj2fXm8YXn+gAzZCTDDS/EHM1e/JoncNOBVaQYqHxJV8C5y3sl3cM7Plq
6vytaX6lfVaZJVpEf2l/wWZl4Fy1V56Yqv2af/KryLJsjQCXjtC88OaDjm8phI3AvFMyPVSY4SI/
E/PifawXL6Wa41ViqOS/TZ6Vmqn/pczZ2GquXRKyGMRIa9cLwxnX9UHVATuu29Z6IJHwSjiKOC3h
rZDTqjIQg3gZafHVrbZFk7yreWey3gUBfF9LeD4tiQlXOrm96ASDXhL0DSQpoT3rzVKT/lQoOqr3
h0EGGXzvqPlZxZon4ilgr6mw4EOgIk9zrBzL2JLO/JtHrZt8eYua0gf4XIPybnfJGn8sGoA8iotQ
8zdIln5LHpSF+qrW0YNJkRKkdYltfMingaIfhVeGCbJWXGVE9CunnBLYKyrWf5SxSNBSQyYgx5Vu
iL/gUiAPXSIHG7yE/NhDoPRTiJx1OgnU2SEWcBjVVjorD1Ju4NgILaW0Xr2lF2oUQKpLZx2PpWcI
2PtXaH/PpCivXwwB3r6rfA0L3wBWvzPhJ2D1A5yBW/fCWJ53xSK4T+LHrOYbOCZ+kRNclUy/HcYX
QKEtXz6xNu/AM55GhgQeiyNPppwy8CeepoN9dmvqWMcgL+s+MIoy0Y7No5oyknlob8CsOFv6foN1
xzMENJPRkHH8Qz2AHU+Bf7gVZObtupzhzKa9GVbZPK5jlKiETzfCVibJsqFEva3hRYwh02D6Jr0s
x4y4q7qC6AhCxfyHAudOG3lH1+kmvJU2jKmlmNEEC4/k122Byb9/DEnH3lZdlitXC/HZRxKIb9Hl
1uR/J5iw3BpTnHKRVJa6AEyiDHxereiQ6Cgq48QhLMkhTGq5Gt4GXdWd6fW0uNZXUIzF2EmXlcQY
nzCNDMMqxd/xX/D8Qh5eAmNUa3YLmT0ihjvVZI7ejJwOU7DXJnbFuo7cTmYRZy+/BRwGTzwogIvH
WfWbtEj5A5AH70Kw8hMNNPHPqBxxdHnJibdW8uAEEZslCapEjTH3eJQhasNTuoqaYWB9eWrKGDzS
tN07Hj87qTgb3nBriZpalpF3qL/YjMIj8YzuKpcbahw1zcDNLyJYiyzPwj53tBqX1XOMFu+impbx
UIHDdunVbMMm+3l6JPTXZ7jy2Cek4XEyQB+HIcfgKnmCZkD9XHV3x0uMl0I1XQf6ZkQAr7BuxGVI
5NPm+hlQ06HV0l4UAoM0NPzVk5ynZrhiLVYdbyVxaygGJC5pjs+xvNDW+8WD2AeYhnRfYoeQRO5k
PchN5LU3hd+a7lG6oZhpcpRDh6JEDBcpXI5LO39HLHXeS9pcChYZ1xGHKr4M3j34dAjti8Q/eUp9
yboO4j1XucSNk5mkw5xDAgazb3J80eKIWwXadQeCco+RHcVmjObsE8+cSnYcWZaC3NIObZnVD9V6
E+i5AJzxxpjQ0J0zVlXN0I77DQX+FiiknGPgbirULGcoEBXdYnSJLDArb1jP/XH/TziHHBHJUIU+
Yg3CCCVVYoYPBt3803Uuts5EQSBZG3kGdUkJi/DA/s2vB4j/wanejBCxNEMAS84pziw8/yCMSiis
QPs9UuSOd37xXqy/rD52WzOneS2HNv0LMrnb4GzT3rF17JpmrUrOnXiEyKMEPIJ06VUFrwc3PxJl
9COF5V43VwtBXxjx2cfrOdqi+cxah1tn0AR39oyr1jyIsEcw8JzJ8w9Eq5hXZULM0h5bgpG4yi36
aAz+HponX+2J69XcqhgIY8iyQrqf6w9jgJnHkRkCd3GlSjFZ/EW+Fmko+6xIEfkpgAVL2fw3LdIV
8m2YMZLLlqxdGrrxcxMGPU1QLbYvSuS9ctKq+PbCPzBxRdobTCmb3ND9maApH5QBaBgUD2896XlN
AyGGF/wvgLx4cEAy05qBUsW6CGEkCmlN5jP5Zqwy3lTWOVJicsnAEO1bCV2AQvqs+X6qx+MF2kix
rhF7pdmASHjn6iZoenezNxEVZfPrtZCX6PnYP/aKveo0YxvHXgqHnrLr3zYacsBFJbxRZ541f4mD
yH63OJZf3uuaRjHfs7+7r0Mq+BqFXTAYnj19WtxobtTbbhzZl3Zctr0Dn2n+o9sFyGcfTwR/CbDh
XocMGg9XnV2gW+6VsljfpkvnvgTHMvnIuvcws31m5+OgauJsBnkaYC4mxXUyRY7uHqP8ju8kr+EJ
EqsqWmtb/jUa92vsMIWQNmFyhYoQdx9QN822FkKHzRWyFozc0geY7SHEFE5AwRUs67YdrrWauotI
Om1dA5UgySngYDC4nOi3A4n4sRbP2IFrCp8BDDjm3r5JdU1zlTp3RBYwmkhz5FzNOoJYdxpQsLQK
Ahy+icP8CvhwfkWxezlK1nWdbWCAx59Ixg1XFiCQqfaaQcKM7SLRqXh440QxxNJ3bP/aIDgjWNxd
xXO82MXjppO0a2qNWNJNmqFjRrhC01ibMNNM5EHx5KIvKMRs7TgxXptqGCUlyc7QiKmv5tBxJD2I
kSpgYHA7y7PUTXsTq+PGqKfGt0PM1Ab/ulEeheM8psRuVexUBh2LnqfMg1s1wYdL9rvhA7odKSZX
wcuitUkxCg/aAvpTT2BxdeP4MrKY4cgq5ydMT4CSUSYuPI2K56a5xaQmgkYQNyZ32K7a8ujYGS8f
SQMxZ9cQFDx+sAhjsEa3G4298W4vc+yUyQz11Ovp4wD86FkIFOOR48SNhbWGTsr3rN3BHAne/4GL
9U9jP1g3eFRqb8OB/vNWH0RGxynLvZmIWp3pN+mvAFUz5NmJbwWmzruPKabDw8HSebSLkMVwCgOj
JkBYSpfgiKRGZKYzMoPn6SPVkj0VkRs3Q2vI9xkrk6ZyaMONLgJksZYF1kRHMGIKkInqzqf7Kr38
0c8mjg1hAiOMD5gcuEHuTv+K1m9idtpB/5oSHBlhYYgNx4MEp3xt8ukZgkTxmSBen8hRGPhbe0E5
SkMkMkuj8i3wbQTSHsvP0zYISZfSfrstlaU07tkvQ2JHDPO5+DuOBh5LbeXlyqRKdTGJUGD3dNVb
2ACGrFjMO1TL6jSG8BJvGbLKJBaMwBdX39MSGIuO+A++TgNBd4eGgvP9kiagQbXbwG0csGrlIW7d
VR4C/gAqjv/Ih3HOhUqqavkDTPWQHu15aO2Ls2ppdEWQEvm1eI6395ZK5kwZcAItqKeQ0VZV5hCD
WxgfJPys5BsxkLqUXA8cCH2cPfxfY+TLYK+jmWae9H/DJ7Vx3fiW2yJ+plwv9WS9LDfJlhi3/no0
ntd4LaMWJBrbvLUEbLwoaBHb91CqYzXANo7zCi03GeY8eMTASmTYgfu9VLcokBbP+C047drgfEjk
6Zsqf9TcdPJ00hNlZH4Y26UT5J+4eEG8aybmHdSmeqcuCfeMNUXi6CB4Rwxz4mpw8s8cInEXOC4L
W3Z6CGevdncjIb+8XeaXE9FBGNCAv2GE5uuxMWWbVz0JvhRnEMhq5j/sK1v7yTDzy23WdRT/aqXY
8frmmeaTfkETbgy0Xjdia3RSSzadsgI1MNqMLQWrKDhXcBUGRfxv5BfhvZsXlQs1+Ou4IRgEzXZi
AjEGw9UZPt4xD0xT3HR67qHyAgOpP1ghIpCh3HSFXhqxY6xidZsRdNIy6TtIjXF8HBhd5GB/uqFV
cY4gVr+Twwm0oZ9ZBtrpuAXw0gO5lDWNWQ7puYR7kq/c68RrcWxrnlonT6gg9Ut4T27REmsq5hJM
u/ta+mIEdbC/f7qUEyz6v3hWLt3KFHWaz2B/Pyzx95Nu8HdsKSrxmKzkY1Rw41QItIdkGYLwp4yb
NunXUoQzMgWe7iQbLxjDvW0ZnH8SbJfl0njutwrk5VPoiCrTcflzhuqriHiFkk8FTSXqNl0yFUm5
HcP9om+vAl1dPsviHS65hSl/msYjRG7Y7zc40crDqPFiYLl1+fckHULP52M2tbpzMHwBoDLxHNEC
Rb6si3o2j/kIjO3g239xYOTPVetOPanUsqZAH0Zpsk2hy0ukwu/gBrQ2mV/ZgDRfqGRGJkNQmX0Q
4v9xb1+1sZdniHpaCu9PxkvDNJ8zLOPZk2lHmuOjXWg7d0izgDswqsIghJi7dwJlD8oc62PIoa7j
z0Ri/M7DwBqbK1ZVzNW+Rtd+6zExOGOC3Go5m/0fs4RfpJXfhPMjWzzRouStiZ2NECMZOHQD845V
4RnjuFH6w15V+aYC7yERHLNg+WFo+drLXo9cUOz09kjT7FvijhgGsOz7WdLoP6cdPJC0MqY7oIwv
UP1rkVFtJtWlURPper91NCWZ/6mLniG7I6oY3O0gbS6jDnC6a/ZLu2KLlp+bHWgzijjafSveKVPb
4O+s2X6FQ1V/CMMfR98nboXyHH3v4WJXHAIqr9nOSDKkdI3WcovExCkwF3uP9DU+BZ0ON2+PRqN+
DZ8wRjL69VAlllsHzBh9xrbkzebz9kMOJo2NVsVBzDw4MT8pRq2vDovzBvIjTBLEf8FJW3juB8GK
SFuCFcnNhYvDZjmvlD8vuwRn3qcVyEkSr6n6oatC0rkPbXo1se+AnSq/wuP6HAh2OkN4fwpKjWOl
nDY/Y9ZHzdil+zWP243f1yT/muEAnMljbZjzGC6Uulvixc0LtJDONzL5vfDjjQWnN6mJF6rbzH14
bRoOpxcq4Bnqb9t7uWb3xGJqkhhTpklMDs3WtnpQgqtiEy6Q50naalJuCukDxa2Q0DXVPdQQcOyx
qiZywM9b34HvkDKw5FPu0KHhTnvPjVY90lmtmhx8LvMyO2kIhmmXCilSoGklDf1DAxW85au/hkYj
h1ZMWZ3Gg1uWWuIcNx2LZTGWawq+UrZ50Hd21zZ9nc/q+022Rx9lVz6XcN0KPMQOHEMDwzUINoUV
HR9CC3aCta/DOd3Vh0JNY0FHRVN+GzmHcT3Yc1WvcEsk/ElHvM5vvpNxVNqCIKyB8hThhyJSUr/F
v0JR/DDuVeA+HBkh4ie9CjY565zAcce/FZgQ8Igw06YMN6eaQKVN0NIJxltI8NqUKPfW6c7+DFjC
5x1PpUS7URNBi6aGTNvW9iTXNHJ3RdHQxLaJ5rlrR8u7PmMEAfGAOUOt20N6sez6pdseGokHHhbt
vDDdsFd8A+o79XmdolOkZiibs6YLSpmPzp1xnTFnZtCLMXX1nrOsyoO5wDl294M3yL04/7cUP4Xz
75qfqqTBLGq/tDvqJ9jSi/bFb9IcvWjikMWhzoN8nCmgUYRaReKC+5g01Xnkker2OxYxEFu941eH
IqYm79205XOPCjp3Ev6gQ4h3th+AaxRucFlawWqgywEfR1esmP4/u/KNt8+U+iyGVAS1ZjoTzJc3
cORYLMbMSKsOb4CdssheFBiOJmVyNMgLtZBKiXHs1s5V779h/qfKSM5DTqQQS6imOS/+qGBVzWkx
XWpDHr5lcyFG0lCH5wcUgOT2SIkqTQLqyx0eI8E37pDXdm3nZa0aJxX3uFsOCVQmdyJUrUbsi9gs
i0RQjXpKZXkoozu4FV7hTqVHU+8DFfBxr9IOzg+OS1+AdNagVd22U/BES+N+K0Vc4BT23ukS9niF
OTyic58+n50noSEQ1hX6rb+tt74N1N7fWQcIBROWx/XoISMoUUmkb4gkN5taTEX+IT7f7xc+TBvm
8/Vs6mnIZup9ATrm7HImX5HT9P7xqKCRO4V6WBYUlmFkmVvEU8ndDOseuqxjnxWbssn1reCCX9Pc
M0yNrF0ozJnrG3lZzrkjuDdYpfvEYmwVvo3uWY7H53NIJg/ezmnymFGQrq2TiYN0tIfKD6q/Tkkh
2YI1xmEamWW3eP8blEmA4tF/YLq4DIlsYHKSr0V4iQgbOk4qldmS7l7jZgX78DraNLvMYKMl91bf
oZzHpdqhmOfApBNUy5jyWm0nRfO9yOcT13jyM7+CoZUpFjtfCZC0dzDu1/KWcvILPOlKjoLZ9pEs
Zkxyk6gU9nQrKoyofeffZPkjDEZ0Pz+ZMhMwfE5U+ZdT4E6jpb6IWmr7ILmFQG25z7aig1odSkXq
cbSYwpi2xrUqGtl1634rw8OtHYGPuPKdQPlNIm3eIsaDKN1Cjw6GsFSRrwjVVRumhxUrdKUwjsCa
mEBt4dJk2xec+j2o3Q7eYn9ZVYjwT4SWQSudl4tjapXrFmZ+oTZqYSDI6U8uT58a8LGaS7YOBG7O
VyjUJmXJYwEHUKEzRORr175SRE99VUI3iLUgHOh3CdHmMwJ0AwlqrLAZSSy6NeR6yPh0wVP9y5pa
8aLpVV7zDRz7JGpppBYTbOAvGpZTz48809xDPALY55ZliWH5k+QOraD1kGwX/KsPB4PkMIC8N5Sq
90KLKCtjsU4OHCkyvflgQuUmoZJj0MHSohYsuuDGz3cFLWMH7rN6eDDuUV47VpXQz6T5Qg1Xni0S
WEXHRSwnUtqctSHLpY0Xn1oYSbVkFsfdnEOry8esXV2LI1Zs9tf65WgNVqJIGUaifvk4mST2Caq6
tnBNdDzFrXHK2Bi1pylfn/gt4kMR9oOgsvEfIXGVJ55IhfRq5k0RYxRQPWxXA7O5jDmTQ/nVjFG9
enqEhcFrzp4QXIOYk3P/p9xQRgvZ/MlIuQNOegP12ImqbBZNy9FuiulWcH1NYFmVlI+szwreRO7n
Ok8ZCk3gjMn5ekDKMmrSexshTPUZ+vfp46h9cZojUBcwlORKeRA7Qq2l52azt7ZdiRw2lWrboosr
eFl1vcS9noKna0JQYWcvILGsYchTdtLUwCjBTsUObLteRK1XyV5U/VukJK26CLeAtkEKUCNm1ATR
HyZTAK7ivdW2fup7wbkrh88nt2xVllmofGI9j5T/3DVZBsryfxhUsx8TlN4eaxzbUkcP5T8KHAGZ
Ji+VXtdZrq+I2m2NvJFi5ABZlJLqMeQNySyr2NffDtiwNVv4AqhzXoAoKsoGP8YrJXpNRqjpGzi2
xFfKm3UxjFYkFTGvgNIBBF3ZJ4lHJbLBX4KdW/sCFwdfuyp9oS9UFLFW3boROmVDocf0x0yvIks1
jj57vvtqe3wIJ91EwjY+UUfa+uZ5eiNEoJWiS9pz5uM2q3oYhoD4eDq46BolW08d6ECppgg5NjnO
Y9dCu1ZwXWGgap9QQcEe/Ruxb48t4DjXGZmcQGw6d/Fa6VRrHeqTHX0CQ1+dUPTsN5R6TetybVQX
rKXluoRbMTLmpHod4A1Xyg6w67a2ca0PXrw3LnQQIuFlIhQ4loF/okWcyzEZP5qy0MmsoCLNNx9g
cmS2FnvCLFKJ2ydjuQsYxXR0YyZ0G7ImchhK7I4zuRdwttE9Tk8PgUqpx6BQF6acEXvF0M2Dqrfi
cAPBYEVgA/zKLIK9xsv5Ol/p2Qp73bHgEUFrVo9GofvC0HYw5nPt16rHMUgigPvzBQ3kAeKWHpgz
HzFtP8eVI/veTwMUHYfCxOcYT2Ybc7RpME4VGidQxv7lXg1ZUu+SOWi+2gr8ZptJpka/zjsqBHQF
N17hwouOlBuTx0mQ9YxMI7WCDpCVjQK0NiYTXXcFx5zbe6B4JsMR7qGI1HuNjsOFqcXa+DL3+W+c
V+eIqmybWm3vckJGriLkNALMXBxJ05DcKM+v0Q5/ETK1mzPUmrRO/IrL1Ob2DkC133nrh327MiXW
aTGE2JUBMhft9k0egJJ6AXbU67FTQ8WxghXOzQLIVigIzqwoqZBDosf3jR2lrgH9gRvGlgAHYzEZ
OnW3sCRtueBtTcNnewOoO82/0NwAOVb75Bae07+4c334VbUHCYrfQX3X1hbfK2GplqC+NTx+0iKh
YV6WV/2fqtuKlijD4gpqkeh02e9JlsTXllPpWmDLaAGUec6eiZ8/Cal3/E1PEth2sx4PHT3Jbld3
Ar/wCbnhCEtC/d/ahkWyzcoFSmAVxo5wD+D3tIb+J6pJU77sGWqVGhMHXr0VDy0VecxSZLmRlimD
ur3JOES2IynUSCisL4Dz/2NrvRRLYWFcb1Vfgu70+r8SbuRGr5oKUJDax7xDdImH6YaJDRyj0Hvn
tnzg1kc8+NfG4gTEdwZ50DSclDGaocUAzE9qckcjMrSYNYkWNixfOG8qgyB8Mu90RUleVToxSZyn
RJn1f7M4mlTdMiUGmeDHpoqYszlPJCBQpwKvmw9r6x1dQ17BpniuwmHO8E0XQjgZwaAFE0TRx299
+EP5H6pNU6w38D1PSO2Q21Bg1v6F46to0NZ/1wHve+94QHQzkS2q0/2/DIg/s8/JfUBqnrw25cAQ
aB1UhF9xe7yW2tkTS9pD5vuJmLevkMZABP6ipr0UsFW6Fj5oN6Mmy1MMQspbQ3xec5/jDrD41cli
JDQEL7Nm1jEKj5IHa7gHZ1ZhK3Wr5k0x0j7DHHvNe/Kvhf5vW3YcpXyz9QPk1eA8rIgChcX5UZw7
KOiKVSwMGfPwQhmqpMXJHmDQubaENcnbweTDeDYbsms7n7MhOaydswwBXOGB+IaIXZSUpqw6H1tJ
EuN2rBGztLarB+gkY0IaESOiGnWmEdyTygBxYZKyDVUTiB/qaWF05Hefh5ZO7ZGFjY5beidwmSl9
EdsZEPlS8zMJRz+2HtfojOGtzga77CJbqwVYzYMJjEogImjvNuRghNq8qRpRpOrd050RtuTMoRUM
WHGwmgP7qZGnaEvKN7kTV7V/4BdsjLPpEkuf8McGaVsafnRWXDiFgC1Zu08KytdfrSxL2fTVOvN6
d13dIX+TKU8XE1mRwRpPro85YThW525hXap8g3rjKXtNyTfpSNzdznFFhmY2C3WLjBHShGPgnJFp
aUCcc3dJcX9Aq+PR6GCqqd4T2jvGK8v1n7JTG6qAwoEYF/Gh/DvvZ7hFklYeZ3Wga8g7Mp7SLjFf
6/sjG3ksKpxhdCUzU/6KNRC5fWjtwtrzS8ehQqugAhvWxOmu8hN/kM+bGGnP7Qw5IhHlurn76scS
k18B5dcDXYFH6i0TG+jWeSR1G076HRWgoHPAuxrxWyJj67rdJPTOTjpOw0LPgv+e1OyfQgbLXdhv
aBOGPkWjEjjRng87hnbRCR2FxHinAeDgSwhV/btkw3ewXGnbdecoeKmtU0ix95j+KHIqoPybhZn0
eVaWon38rngPfPyDFh7yhU78WR1LbjGYMJ0pPAheS2lBB2LDx8nHJpta6jpid7M7kJ4eODtF1UfL
sWBk8+lCZzGPp4iepUb1iHHg0YoYKIb1fafEqDQzXXuMITqUUq8EeiLQCJjIXoar1BLCMPjhXV1N
2Mppni67tNkgVtBC8VuJWClZ+Ogiq8gLeOFL13sJkIdXTT7IXulaEKS6o9SWTvZBnJ2s8VkQQYmh
L4jLfsxYhduneyRxFf3sXwqD8Hi+aQ28Aam0S8s/vRjc02oc4elmrrS7VMpdXH1lx7B0qG9L6zFb
15mR3B7vTRLOKZ9WoI2xqC90Vc7xyLJ5n5WWt2IF+29PRgfrDcQxPp3cIEmbsrhMHFnNgylHNaCe
xwjN8hxQsWKschB/pQ6973jHXl/lvR9ybHbk0ATQLys8p5U3csjHOOd00s2JqXrJFrQWGEzdrYox
7DjxZM60GPmswnRg2kbhlzvN54vqp1y4XUN5fY/C3kKMwmA81/ECCkjbGuVavkWds8kuZ9y8jf3G
UU30hOEoOl6t6VsjkIE72K9tPkBbW+V9+shXIZ6/P4UzGqjcv1Q3OqixVUEB0PEOf8RZJHDL0NfT
hx1xYkR3fNM7m1BgxQf1Aygzds+D39VjkZI/ggtD91GNzsyrhcataHnSQbU9U4u/NDSj0GIG8oL1
QE0GAr5oQOhbNRj8M90W7z/QXmfnX4m/Y7gW9p5eh8dW6EU1ltQKYUUDbth397TH6MCePvQ7NXvB
tg1I7bk8ujCnsK32MMd2JepDeNGznKwwFnKkhGFwNosKb1XpPFzHxyqSKBuNTEm5/PhtEuCWS/qc
gyo6zxxqBQi18UilJxBmqoGjF4TEazDwBu71bOd2rNPZEQvLP/VE/gJybSCL2Rusa3WBcIJwfaSh
sAVaj7bpfebjIProeNbpsIZin9r5nhcwFQtnX3O8TqfMeWkjYClsm+nxtwSDN9AMHaefQxcSgCzx
ovRhlmq/YWqiy2kWuhH43mjv+YmEY1F5v+AorZ9eR7WqvsWFle5iUHN0llzE1C+9VODcD+cNq8Vl
5tTJaXoR4H0kKurd955ZrW6oaP624fTQRNk9esHnnRk468xUngRBicThfPYLwHEAFZVPBtpa38ab
YGLoEBO4n5buzDPgAx9r+U23mKQL60iTmvBPqf8WUsSCsZBvGuvCpPwVCtMiP1cLraiWBMzozTKq
D7Qfi+hLV9RVBiK/ydv+cNyml+vKjPvuv1Caa/V5uhGrZQuTPoMoiRkXKFILmkbfbIsZWqBbwoiI
/V1gDyRdQBz8uoSxaVsulAYSg+Q8UFJJlyUlWEqSsXVWR1SaX3mgFblB25qVDDQKX2lTDxhvMvUx
1Jzn1Bfw4edIoUgE3wj1GNR7MHLyxwRVSjKk3X87CfDP+gD85J7Pk6aNfKXepI0mxBEuL7DO5h6j
EkCfe2us+DLdG3cf1X7bEro13Sstb+1BNUjCsSI0zNZAo/kz3MkDqv5M+i3+AQFf8ZUo8PBVvA9a
JT+qlxz4klswKXz5VS7DsYgqNPCfTCQFFVc4/iyYyrgmH/RixWfpNaFOkDx80amjMt4wOjgaBtLo
ffzUBdgF1+1qEsKR8PVjVWUXNK03q497MWwUofTSGVdg84EtXMfJk5mzPxYMc1mr/ijCq13oLmLs
KzWa8IoChoZW7sFIoCcrgk7L82UDb95fSewGWcufQI4DvX2R8sHlHPgcuGR9CSFKkjWVqFmUfcAx
BV6O8+AWm0nyfeDQzla7n3qeoFfwzwKO5O2kTlniRytHmSwQll5PZnbEl1w5YSaMmTbnUrHQX0Pb
DHxe1LWHal/blD92xsuFVAnELOKlsxBsXa0AFfXOjgyKU9JKrdn7U72L8c2TGO89t0GgtXSNkG2F
SwCaQoSjHjMiDCPpbzDV7B1Io4FUhZFmCHBkRXVTlPcL6+uMrW9I4np9KKS5RvxM6ZBwRRzbt4MQ
4THNpYD4Jd2cjbpvUafOpy/hURcH4upCVFC9AV3Ixoy4WP8S+3d5YsQOBsfaqIEdPWPpP7Y7/TFu
8d2ln+iugEvb/PVB2RRUsY7KaiLyDgQHzZ/anRKjdwyd8fYv27eNka087IknTGtUsmfL6+8PDRzi
mMgNTIBHXKgZW7tHDaYf1s8UAxBltrFxd+zTvcmsb83J7/cCWb6Xhqcj4wDS/7tRhvhG8HMznGhM
jpZ5NO7w2Ijh0uGiec21060Y9APOxEfGmph4kSdWdpUTjLX1UG/J+kr+O3Yi6A13nEhL5O37pJ0E
jf1APDkvaG0ikO5TDQ0LniZ+Zuu55y+lSq7GbZHsFvp44YD7JpEa8ibCcph/S5E9EuX8D7cswy2d
6iODJXjJzogAgv290DtapJGtlcUFFE89mTDcXRDznjP/yIes4bjlDLMDxKStrNQCx36bE144s7BJ
2a5uu2J24EkY8AnwQoPDKxPfZKCSPxH7+p++IxLnwtxzrZKx4YKUpkFVAXFWfPKp2f0ZEqd+tViE
vnazS5NNFOE+OWjM207TZIW3VGeN8FSw/o/04z0mqpNXzGDuZO6/k1wJnDrqUeePj34/Y2Look7b
k4RsTbfJjOCUvR9SyYCnZKh5WSID8jPuXaS2ULWCvpd6owg0Vc9iirzIEN2ERvnGbEsx7n5d06Mh
IknNSmDWxUqmgmS5ZcWeupzcqBH6Ma4tP+PjEUA08TODIzKue26qud/bd48g9cBLKGJoZxXU7QKM
dczErpHhooswbzqixtofzx2i/QO44ibFyMQe0/zkXVdid9Clks2cDjYL9LYGvQL7cBnjkiDoGpMZ
VH+mVzU9IQkin9XSDt6XmiPhRdHOOxs2cmZM8LpXB5nzC1MAd5IWMzuNB/IeuGu6srVYCrqwlRK+
quMbBnmVL6jd39Y/1LFZHTbYfV5/1f2woYDXZKLE2gmj1eDlNH3rVGTreaeqOT28Q6fm5pP03Emy
lF2E6wvaXfI+MBMkhlNHtzwo60MZINNxkQ+PgPaJV/NU6jkv3+74BiY+q2VjLhXmev5oeUSA+wXH
wJqYiTeujgIeO7snHqtvRhpJYBUeGL77Zv+DJ0tbVC+/KjXdIFcevnR7RgEaNHLV1ki4R03UjmmV
YmOmTpnOdIHtHZJbsuawqaN4+VgQaaNH/GLzWTMIPAtgFn6KYLgXnHUFIej71+q87B7fU8QTuOJJ
NaalSR5GLznJFYyDzgZqD5fs9Rk+enA09i2BTqy+gTUIZYD71YN7fZb1Q1LYtMQTZaKqe1MVXAoF
3xIxAoDc4th8Rlc1ExxI84ReBSfonS7lsYVO2xZH7hNcTn5Bh3qTMKhdLzt94FELJ1AzGCP5vqjL
2TOrWOWNMb57DrJxX2cHCc9931iCGPcsW3mUZUN3HYEYSTbvGXpF7bAvS2/tWZiV2kAkjC8t7+Rs
g13K02yY/NoFg1uw2cTPN0TP1wOecrrY6/TjiifXGq5ffvrGwRpNFFcQHiKlranMV4OCYsrBijnN
rHwl4r1ivTSXRoIMn9DaDHtroAN7wmO4RgEiDeHKLX+zv8JIoc4vq8RUA7XEGslbTfpkURoXM07j
lMJoNxY2mrwI2AbjNz0uld7OgWLRA1y/Tvcmllp3gEULxRzsu5WrJAPh2X+EtjistMMxT1pHWTXP
txXuQHYK+LsiZ03wGBpvtrE4fwk8L6eM63gmbZDgZvofhHRipGq07AKPcg2ixfzazOhDYPsOP6Co
qSmKIWKnVQ01BZRq/qo/+CFqWy92hMh3g51VQJUNBzvDuI1+omyMmOdU/bI9RqJ1sSCfbVxlCLJJ
COgVV3486V1LtoajeJ3Nw/CnvuhnsjrBw8XfHfM2fORM5C3RHGHTA7u4qfH5RXP8TmsH/zlEPXmm
Omt3vcCoyhwlgynzZKl5ORuz+VEGfd/8drxbD/qBxjt+Q1ltUbt7XoG9hJTBu52HgCZPX0SpOkrN
CJb2zp8TVqzvG+vfaucAgQFSLepkopnkquk6iLT9/KDHQE11p8Bok0slspXqtFagPhpJbbUo89eS
HhOJe+IamNy3oB1KphdyChxVi9KwjjC2gNvB7VvYBV36IkraudUylj3xJgR3xFaC7/jdWVZJhVVu
vg8RoMOdhxwaDFP+KpwQkcxbcL+JqO/CFOwyHuWiPUJC91RA53Hlj+fkMKJJor6x0eyIy8padS6o
M5GJifgmL2QnOIH3e2Ie00TGvqZnqMGzzuiH+Jy7hmCc6MvNLVCEJlK8QutZEzMbd8H0C/GS2NeL
Bw1cA0ThKatLgdT2Cmr82CrawOALGFRZvLPlGd2eQz2w1HZC3f/Rc7rBmMB1u0nHH0pOvRtkyXJk
Po5EYMPvB/G/ePFydHuxcdNazBZM1YIU4AD5OfdSgjD2SVUOyh4XGQ6+E6qqo3pkSL4SBG0qLra+
SqBjsZKkyUtPnXVocQ3bbcHEJnC6cSKE74kS2APeB3OnGLZ9JlQGCekTsJzhJ2Vz0wNerTt8XSWo
+0juHNhEAFycbKMZ4dyIUfscSu7hfgxIgqx0YFaWI3R5koUCNnHFm7CjyYqxAmW8ItHxB0goDFzv
eT4PqnYxlRdXbf9k0DthYTpklD1PO2PxXDfY3dlFxiGvmv4Y+xQWOtYAs95chcLly6QA3jyFytj2
zSFBJLdxexGCQf/8EhOh0REpstVhG/oYQx6vSmZH2snbRhB3q854GrsnTy8C0gNA29J9aHFoFz+p
v3Ocl48dNlLUZ5EAAqH2QJ+kNakiTdEWHurBgJYPOy3akzhCN3mfyeQoRO5yenVu100bTx85nOso
exL/iRcdqArUAnbp87vqsJME18qagMeHkzVdEQViVTJZNq2hMt31N3gQhDvoU2KvsczG5lsOvPwa
j4trYbFz0O/DPRl9i95V6FJleak2sKSZRcMXFpLXjmjZ6ZjyqFHaU9Ehdin5DTfBrMIuY5VbOl7d
q4RUUmOJM4OAshcnSXwNmeIXg6ae9+59fW8OQJ9GSppPT/7Kik7IV8CT7cDVDv5xjyLhj6COLe5k
XgPwmAnJUs16I+dy93mEvktufbUT109y/RSRFAi0+jyoeGHn64QtVIPcPHGEf7fs8Pd2JLBKZ5L7
uy7gLBwyvOs2IdNG3R5lfUEbkVPSCstEmCXdZh3PdSlPyPeGMoct1L6vZTWzW+Xh/KpWPHviCeMO
fIB1WepSS/CBqAqr6O33U/rK5j6c5jlcfQ4guKtg5Q4cvFFeWz1vbtYrrJCLTF6s2YWCDGFvTbGR
M9SU+mKExamM0nW9rHY4BqzYcLh65iCK0pD/kaf1tXh2YNYHcE+dKEie3rwELGXCNrvtQ2hpO7fK
irNj3EA/gYzjTYrdPbqBac/5/P28Trc7DS8/LfmphCvHR8N4sxGt1crW6PSWLnHYPRGVqV9h3uVV
0BzBOTENxyOs072PgI7ExF7+8SonY7StBDniNI56nZ+Fhcgw/bUaxkLY4MxgwLkvcNpxMtxIM3Ar
4+Ib9HcjbD62nJ+hYTby7iyst/2cSKfU8KTIsf30jaUnw3OFa+PjCw42k3TlO2Fw0U7ev6h10uId
LKb3xtsLV7O+nYkI/w7X+48252hXoJAByugaKdiAkBeWy0VDReKTkErknaXG/NvoMQyzIEgINBOX
7pVgr5yp4rermDvQ/bYQhMVNSuVjgNlLF+12E78PxO9xi/VFFIwcXjnAI45acyHh0zihtKWDd8mt
3uTaXK9g49VO6s1Kr4vymm/L6F+nqgqmhBCKY/9g3hspQ0XR8ge+j1UqW8PiYfQP624H3cPk+z7+
mQvzPL2Ks+25Sn+QFN3dt+KkKh/jwIHSISOcM3N/UfbSC5EZVaqFSIkA6vDYvfaYA6YeoSTDvL5/
z5qkA53KOH5I8rRjk2cyjX1F+tPHHQcjKnkiLB43W42iaT8OtOySpJOZ8RuksT4UErnMuQH51Il/
eqzrtpjHXCAqVCTv2nNStBv2z7zzs+e1/mGYz3UuAJ9yhBZ4D86Y+L2KFDbOyo0Z8/8RdS+h5AmD
UC676+85TgorGHQBrHteHEDyolQqPC4+/sxPCZJfsOzgkALK9dCg1AfQRc7kdH/a/gznSOBj4tYh
50jVWfrQkKJmqzexkSGQCpn37FydzXqtQR79I5QfZAE0bz1ykCIJH2D5zA+uLaZkKiLrYdKHTu0O
XjU+3r5nUhQXS4u4M0M6Bh6VvLnPj6/BH7Xey5Naq0hmCQ8WWb4S2rZX3A1pmkvU4V+zjgMA27De
zMBTzUWF2JgnXnsnXTMOetZd7C0NnJ6Hj/kpoDhXYQQ+WcX0Fxa+2QKE6xAFZ0kSFr013vI86+5Q
9vuILlHu+vSONWGyMRVanXXUMT3109yv5aAUMoM//LBe7N0eJuDV9CVnGEmh9t6/RmDaWfND1RMX
XN9bkoTeCtauZqubwkI3aD4pSlacbWuwateW9ewTTeH7kks6LmE3GbhfNVTZ/aGDl1rkoY0EkSy7
hiIcB4QlVzrQw6/wtoNOUXCOCVPoOYvOXid0cQFhG7rTwPiMnfp+Eeg0tlpWQ8N17D+vgqoc6ech
5zYRE45lFBdueRFrvnu0DyJkTvFj9+81tUIAs+A6clqgMI8zmRFUg16A2yXNkL+iUk7tE1+ws7ca
oWITx1kmz5PMUc+0zgng90QtNE5NJ2Zd1N221GGhqdYU/Q2KUgymjGiUV3QGUgASqG+LftGXeldn
w8ARlnbgxxaq+bQygKr7gGyiu4LoAx5JQpWaQRdBQ5KhTiqm97ok30zrzaneLs3WiC+czFVwhAHi
zQYVrgNgoMritwp96iVl64oRf7vUk4FlXsP5LbqNogQtDxjbyfxVX0HKrm0lxZQdhq/W1HaZBVM1
mipv8T1hPX821BnbiW1Wft22Vth5XmPhwNza3LC/bxcC1I1OXgF5xpYwVeass8z0ZYoPMxaPLjxS
5Gamk3fq32mmlw6jEsEFoTI36IuGsk08sU/MPGJWU/R1AHTLiq0LXrPrXta7o4U+/chaAj7WkHNj
D3+aApLyHit48+g6WXf2aYBR3KJ6a7lZWLtvhYIC/vSmdsP5iZQ4D30uFV6SKgMrQG+irL4BTZTM
8fR33T2GibR8bZgQOqoMajHFIBhUNCWgoMsDFZ15Ah+cdbIQlu0YoC5804VwCRYvjriWgD2nCUrz
L1g+iZIxvs4ILaBBpHtglWLAxvgKC1ie8wUtutl3Gx178u51M1Gn+t4wc4byj6Rt432hIjgl0y5a
LnmCTXzWt//YUgWih8Hvu+lmQr2gFAOSU7gCKYIcusJs8pE84eZeCTn1zbh2R9AIqqXCQiEHFkJR
SM1T8AJDpTXV8hAjBLkGXLSrquwq5FXMX5QJmuR5jBjKBxqubZnC7T2vwjhCYML8NZeT/uNoufM8
FyGbpGCH5X4mC6GU5BUH4+IHMzcGIM00MFMtR4/QZjLDIQZawHqx6LgFiXjG7reQrICCbVCjq6UG
cUS70D7Dig7yNuxC2ntNNU0aLBLelIESsUfB15J6GwdMn9jpJxPJmVf6HAzkYSiOVEfgbnuZiZ0N
7mZEUDEjsZP7W3p2lkhC6Oja1yQdoNhw6lbHuXyp1MJXZ6mOJo5IpDwvudwIv/49PSGtcMOz/kQG
SHFnM6RCc5Ol6CTkEZhUjNGFJpkPjxj5VDFFqxdji/bGwnRrHCSTUzZBcWaHt3uxhm4+McRYe0b/
PTKZmOVboEwQ7xmFrkM0LG3wB75Batl6wTAyqxR/iXmY4dWYwZuyy7App9zicTFoH8lbLs7UfCg8
Qrz9sSL+3zBcO3XUzQV+pofV/R6Aq2m9mUnjlFRO6EfdxIPSY4ekn2OXeZ4TkwSdexS3fdZdY+SP
k5Mlot54RICr0PuDTTuD3nViUt9o/SBskGXCyksy+ThkDJk3GJzpCwDVU3iSsnhQM3Nif0e1i9Dz
dz9Fk0sjRvgcykBeNvEX0T36TY3/vPBVpreoCLDVadYIcDv35LyD0ZnYOrYQLQCZzcUHc+8Qarm/
nqiy3AkaZ6O32+szcVPO5V5Mqms9fE+poPvT5NUtKYrcsi5wqZdNRzc9MELDVicRFK+A+2Gtmiu7
GPiW3e+iatR/cAdcx2/Lk9zPowlwi3H+srKhxTvkMaFHXWfCWZfjEYk7p+4twjBy95Ze4LB+6H1P
KXRPc8NjJ8E0pcGThs3NVcuyZIaTkQQ16l5Y1v+EL841JaEwgxvPcq+aQrRCgWj6q64Yp33T4C7h
KQG2miawR4hVdxfEhtqqsQvx4JTyz1Abafd5d6SJ73uwUCsqwmXkElV9NCHHS+9knVaW3p0VHLX+
5Rb6zhHRdBXCUAKGdjQJrRyiTX9bbtUQPqyGZUFABuZETfnL0UgoDrxG/pT0/Zi+os2FlxalrrY/
MJ50pj9F9+oVS7SAeue2SbjbVM6y6VP9JYwYaRNo08ChQRxzXXONxL/08nJ03GTYEtfikTl7dJ+T
9vnxn9IdJGdQbA0s6Km4EDUPrtPy0Ro0ELAljh8bvIrLdDGXPrfEit/gjKJcIKAHL43QElITuCFF
AA2Bh3LRyu3fbzocMXPag+GksZIai7f2LpVG6C8iyAukK3FDsEME25yi9nx2mlGyba1kgHMK8ZXC
N3ABQQkxxmvKVRBAERwhxNOz1txCYHh2hd7BAHke7tW0y3KERPAb/AxxTJe1MMklarlEc1z9Or1D
EAgRMX55F2nFEq+Iy+RICOWQO2hDwTBmfZRrsRb3DNMq2GThEfvSHrKKr+whf0JH46n/4eWszrDs
qAjXunIqanuMhzUZyd+y9UmDUPtj2o4AHqCD3fbqm4zrkWfzLv7tG7mYG84kwoyQC1qbgYWCvMJe
SFqTQrSWp50B/iEv7iDcJmb2NmjUawAmU0AYpfr9ldU6Ra/EOLIAlvDqK1BbyFzfDs+Jxzug9mmP
dYzdIv0SjApaTVwxAXowb68ElGY1w4S0a4KhadNSOJJ1j85IxyEfWRK9U37wwm4WnMBT7AbLSDXE
gxy0m2fxzWTJ1LGMUVn9rheEiXOrFh2b1VotIhaOeG6HAmldL1y+4bduHRTH9eI5jb5Clz0wN+f+
HGjmQSe83kdbjef+j+FRoZ8BhpbRGaanolQb8EvyQrKRhu46epb35OBrGVNcmkKohBLw3Z1rrsYU
5HESTO2PZG6ZAHusb+G/SEzpjjQ/jOEfxh50rvt0b4Ba71vL7HVeidbDMeKThWEstFZ69C+P0mEV
ebQtz33AQ00oM598yVSlQmRQYOHYsGO7kmoGzY3G5TzA4ZA2lcZuEVSbbvoXqideN4C8mJae1CSY
4BSD3kkrOzHV0loaK3mSkKDaiAcnPq1OeRJ/A9j15j7iqzC6lZTiXtimwRtdlXxZSnppG5UNxmrt
4275Ww53jTXxA+h6/73mek7w4VEUv1myf+DRANRuESzRyU19qqyrUVaBbpPEkKOZLpcZspIOiTzw
ofiCQlVQNO0c8L0qsxSeJ6FjGL2CjCPBZzIl/O8/hTDRys2uwSBioWsn12bHWC74sBwD9fsehpZ2
el47bcrZuJwzRmnafB8ptHGzCZ6boAM0YapV6LQu5g7DmIVhBh0O4E0+QTouhA8T3blVPVnsmR1R
wiCDobtTO7I7EmwGDt+NMxWYsr2GHtbxsW2oZ8sTEZ8+ICmLyU149VyI0QpVCEo/bP8GfJr6X9gz
Y4K4XOXkTbjxn5NngteZ2h6kGVpcsRKoEmHOUlOrB3uBPynKqe1kGz4JNAnPLxGSP9EXO78E5qZb
rzVBvWVLQ89X2W0DAfqqAmzNADlV+99RY9/7pET+Wi1CfC7lfG00lToG/cv+CxBKNq59Rsa7YK+i
NjWagbosmwimA5YyOg9D/8/n0Iqw6aBv9PLWFYxcmSPkYwMzP/uscN3TEM1GuEXDfJntWKcwdCQw
aVZ5Jo7gP9iJC4XdDwQb12qeJFH2en4UmqnyZXwjPlN/MP5fi8pAPmMWMmKZdmOM6TElyXrIGmbl
pYH7fpIvPJGC8SzhXdY18ObHLtO+U81T08Un1uyRQChGIl5GbW3hPsf12dOcRSOlWxmI1wol5jtb
hdFv8xSo02Gu79RGnE0uNy409B5qtRVoS743PkCF5S4SBtX8dWaGqWfbAsC9cVvSi98qsend3qx4
A6byxA7/B8rWTSQ9h6NZOJqmTWd4OcXGg5wS68KZbB7qIUmlzUz0EnmG+69oGiNn+MR1XXOZWWrn
Otbc6nEjo3iJXvhzDUgzL5eRuf5EvaSwoyHKWgiHn32KOIRNLL2csOwsF2E3p6ieT1zfAmjAE62X
UJ6i1FknDtsU3y5GHYrmSQ37AS+fvK7ZkvqEufo5ngO72M60cnYb5RT8Cwlgam5RdrC8AXrGCmhm
jcqht4wQa2k01IbwVo/hBRnbGxEC6fLe8Ix/vJEmnlN0+5tulrL6Lh9RDk/gmzouiFRb+G8KbERM
F8PB+6/v7nJAz/Ea8shaIPV4CRIu0SbX1jMwiqo5cmBJxihbcnKpoQu075Lnzc9cUJ37/HwAE/jA
ae2Eqq0L5mIQfm8WCRGk8J9XY6k9WJxyx/iZrn7/hsovjdBuu0FMtwSwExMMxjgTxA9qJ9qbQuUw
JuNx39GtnHBIc/s7QWPsUabpk+tRlk75VVRn5rrMh1+LRMExCe44h+doEmMwNCteu4C2K9jnD+qX
z0RGZ99dJEHwLmORMuHGYbIl1qqiCr3OKfzjNcbAajX8pjLVeKBP8oUYC5FcWEeb4JKMpBrAB1Q4
MDgs04hro1Yx8PN8/Tvw15eYqGuDDVTblR98W4rlhNA+BfF9I7xQsgJhMKaNKpQ5HfluDd3ZHCEx
FG/DNb+1iK5ej810KCQ2btU5QCPlr55znDfVhyace4mA+y3nm+ogkQafV4I6V6lAnpber2rm4kJ2
UwwcHum0H8fv1vp0zvw1NQ6LpjVNVlDtKe7Qwa/RT9fWl2mxgqWQUIR2a4O0VEDY2HPxCD9xS5k+
KjZa53RjvoKuGKid2Op/mkNTwaQA+8w6tH8LVnqYZ8qPaHw2ErW1++stSiqGAaOSczVnbwUy2DJD
GiT6y9vPQ1bDN14IMA1NTFibQ2817z5pmFwuz0V3wnS6y4USS45asss8nefYJxspaSU2osyvMtnF
KUF3rNH21yi9LtOEuYom0m40QwgbOR78Z9UdyWyYz6PJNCKDWaO4iWQxxTnCMhut7wFCJy9DWfXO
Lc/fKFL12C7XCzLig1hMaDT+K3PGnH+NGY2uLMVuVZ0cX2So2f+/rZk3DoIpIfPNcVZ36eERrCCK
D2NrtAbMWC+/RyCH9CzN9o1yvyt/VfB9pCKWwFPLqlDrQfgbK+qJU77rNNHbsFDr8rg4UhWAsA4S
7oazO6dMQfrVs293gefPzhtJSqn9ZD47dLE6vSHxRw2Nq6ekAG/ErZhCzHCAs3JQcCWXJWK6Lkmq
F/+/NbJlJ4iIvVRBMGtktK9Y6oWkqWODLVrbKIWcjJgjQg4uEy0Cb4i8ko1bXBQRW1AM3bJKqEIt
gP11falECnaNCbxGbgyF49INm3onTwC3TAYKCfDx6eVYQWrAqOfT2mxG5kBhGZAkRRcSLsbarXKN
KBcx7boBD/ksATWs6ZSw/wYgg+iwG88d+dgSdN3iJCzGWPE1NPF8jORih4aO/I0NrCcmK+cnEAsb
rc5Q/ASLii4ZqNch6reMGUr3rWsHQo8L95EdKNTsezwQtKMHvoHbDpiNl6uLc1ELEvtyetqckwh+
fpHDoewzYDk+4bvXjZ9xd7UmrgVZMzbxL+6hVo5hBsuig22NhROdJvmwdFMQ0uWRiEtwLV+7uzfo
gy4Yx0w5rzQyXlIEj4IH4uBPqB/ctWGoQ1R8RUGC7ski1BOHMh3XuBHYOmyQykojtMqp4ndaDAGI
C/eceWazyfETxN1DvTAYpR6RLxiCkS6zmkDnnyw52tlInPkYWafqgW5+KA52phbs9WhIAWPLU3vf
KlQQ/V0it99eJ+bPZZYXdRf+o6cCdl1PXFgoYB4VhgZ9cNi9FJ1cgkxbY1M6n11sOQa1BJoAjcSr
LqFYXdhlSYEvMQfmY54td4tVxZECVC5bTvJUV9eTrbebX4Y+p1qU868Bzu5S3V9RpXTBTQCWXKoz
W4z6lTDqfchwNtVskOvQyldBkPvLo7ILKJ6TYUHP1crACQP+lakVphn4yJilrJhu9uBYEqY1QrXr
6yrmB3l2OANGVDdkinj6sJz6mLDkh0dHOzTcI3hxfjUNsNeMxqMOpb1mVGq18IvRvZgai8mzbpIC
3mEj3E0mAXtLGaKAUZq6V5OGn/mLA5lIrpkzw9HuAWy9kaWbUMxKdy/c0e9TS+RofeqviCQrVpTf
zjgogb+gR3z6BtKzMehJm6GP6/mb+747xOA+gWD6/NY0m9If+77tRtZ8iUFsqt2E42J3L0NbPcWy
8vktqPfGwjBUGzfoLAtdUR1HjLUApdmbpAM185OVgMer+6cGZIQsfmt6QHSv0rb7uBLgph0XOTXu
vokAUlfPo8wyapJnbNYDQuCNWTat0G6TOEs9Q0ilu/e9s+vZ3Ojsc9tLx7e2W5l4SyTI61DmZRGo
0BPJ3XZdz/IYm2VG53vW+U9EkdxmC8ZnNJsnWNXI/VyMS7GhUO77OF1rPUGlWqQ6F6nFUEY3JiW3
EgnabV3H1pBSu/XU9uX3g13sLU1pwL60kA8JNPWFHIb+0QTzwusMtIpTzfm2jV7nBQoeDNa2S9ug
yRTf/yJ9dU6KKEW85LYOmGcX5xmA6ad50Y2cLoqaKHSpt9NIk8qMhnG5qU//AC6ELEMOXpk2NDQm
h3kanckQvIxImc7yqicL54DZtLJ4Tv0gWhwrBnt8/VM4i3Zr9Ruox7KAjdQWoQBVx1NRlSZ+jv7R
fybe9WWN2z6Q6vPCeVK7rU99GS1D8uxkSqahhAAPoSdkS6VtjLilA5zWBRa9pezw0xIWEH2TJAaC
8YK7F7nm1G/f2+O2ig9TiUdkZ5+P6wRZGGcbcg6sQ19gAY/zUZVrMDF5q0BjLB5bV7bw2X5uxkS/
Xk6vv5B2Pff5DRqvSyVxA4PuktGfFks7t8mxA7imvz1uspppNLG0KQCJiONrGEICsFYnRmN741Vc
LQrlAlDmB+yjc3VvK8+tIUFBtEQgGh3SlRmaiYKbGOpukSrUIQ9sOgw6w6qfg5THgWqvuI7Ybg9p
amtQIriOxsbB6YI7sebGRmAcaImAOAuj5ilVQDQqwqKWI2J5rY1Yk6u8pgaHHlUBhebdI+ub5FBr
lQR9ThZqqsHxrZr0yl2TZqlFK+pVuwMaBl5DUa8FOFlC5vXmXzz4dzuYgM2Zj0IqNUqb0AAhS5So
BWgDTrQ20NIA33VTmPIDVaA9PiuvHn4L/bOigy8zBCjVXn6FQdu/UotBLOt8I+2LBYp2mn7XQmTU
R7BSvbPr2BpvJ/MajFwBq/e7bHzffaRUMD6bXGtOyDRZqreDZAGSySiL+hItCgmNK42+Re947C1Y
fGsDTZLuD6HTWKaAXd8wBwZ10NKu5/ypEdBloeFONdofvDaG42zrmZF3axdDtdmcIydRwWxc0hrX
2y3blt8vws9sfSeV10qLJU9i2G6Z1Q+oG0OC/LkVCnPvglDFGOtWR3LW02W4inLYqrJevtXbH84T
TRr8gnSoFDJDNZzgJPaUQdeg6rSpI1BEAV0vO4JfxwnjZuiNVd7FXoxQpjEfl5O874/IUGtncFnN
Ck1xeMTRM1uhJbX7E9+jeH98f2di/5Gd68O6VD1FdOojl9ZxEALz2THecX/jn/8SO7JmiVFUyAfM
9wG23cku7iiZpVnuy4MnEXb0OeWn1S00+k0E1tbZvz5KkgQkgDzeku6XZrS5TS2ZXwBd8W0MTFua
2EZrwMNZlKB/i+kc3iLmmOygmCRacYoaAsFxkJi+tNiiV39Jrpktoe8LBWZKV/u/YAfNF50ZKtYV
uY6tz37Ba+syjOUXmUT2j8f5FHavPqIhMCi7HD5l+6WyEjjzEz4GqJrseW+h1msFbgde+HoZMDoN
wSn5jpOmVveoqN9TN/uNE2H4bOclU3ZD5xd7IX8XHQP3lLsX0sUvIfFKXorhNrOt4hIjVIXO2eay
KbNXB/qNG+gHgu3GPFcYV+zl+3JvIvhSffRAdiZv0Vyy1m2YZhONabQ52GZb87Cp9UEu6BW6DZoq
+zNJ71LNLf7SfUMOkbASdPi98RkerawVYilPgSp28R3pIAsYrZHIjwF8h+Zvlx1/975orbvz6aar
ir1Vod6/45S3CPei2MeuabvUmAx34FZZwczvR0CVFJugSR1GNYxSDprDDmI2/kqaLJINnmTHYHqU
2Tv9uqdfq/US0m4XnNh+Nxu9nEfVjInHJmk52VhPc5uz4b75uBwcsscVwoU6f+zTGo0wH41/B8vc
mLKzPFlQWtB6yQQHlXyRKjyoj0mLLwaDpop786wsdeoViwXBOvNB+1l0TmMD7YqwQ43KOg6Wmo/T
1s1ts6rqQqzrfV0IS+wtK8ZomnfTq5bOsC448RBrHtEp2DqSGl3TiQ6bCoZnZPOw47cSu+G/Q2HV
cO3J3KTSt4FYfdo9imn7sr9hl3vRRCXQ/G0SsRNerWj5IxPUDd8Ne3rrPLvZHWBF5Ni16QZso5Og
xyq6ol/Z81Rxd+b5sQ2zlqf07n36DhZfE6qwKJ86PTfVUdIc3OXudk42QVOvKHi93P/qLFQPxevv
4XTdA40wwnjR8kx93gu53255WadXVdO9l0L/BYDNcj9HMSq5wH9xZkp7IGwPTAc9Opdpj97VGk0+
XaR7EP2q/236QD1pTsoFQk4wHdklYeizOzC6vN8eZhPDeTspzyAQ8Kqijz6nDKOQ8efvOpdz4Rfv
vdcFVT00QcjryLXoQqInLfGgYijiQs2gA3lsfWK3gR+N0mL6K6SNmQMNfB0NiHjToCuTmAAknFOV
GcRpdKb2+PQie8zrYmy68CNUcVUCjc24C9EzGz3jE43KtLmoPBisEAPuLCyHZevKfzLuqLAj19ge
YMIRcP27/RHfhgEYKG6W3GU9j/fqH869GUy27dfrW/d7VHnm7VSU7/p6XUcNPwO4vlvaQnVxGAov
KQ299+FSYR2xRVgsMRNFkdUNAtVZbNjkHbrI2F/lHruWchK4ViOiFy/u32rvK2F8G+uJSh/7NV/W
fvbmokXD5Ifhe1gVj5GZ6Xu+D9beulqWXVJLPkeCwj5pPSRCft87gpwxvkWaPkKgn3MFvy6AoBQm
HmIo83cXW4CDN5vzj5SHTYsEFhLfJHvs3dxwhf5l/58big29J2A058fVALsPxjl/0P/OVb19X/KS
39nriqSH2BPufYw0qTMZzlizRSlQv6V3VWAfQ4W3oFyrnvxf7t759VfsKk3KjxNAeu+pJaKHpH84
xUovM34bzbvp0p+JTIso5mgZeuSIywt1556QFdbpdOFIuUsb+qCkofbd5a9XO0/pBYRCe66eMO0W
r8SeQww31gd1lSRobYgq0KjSR7JL2FMxxNzTHYjDP2h1wXclvlvzXCgXdxp4yCMiL2QGek/Xhn4L
bRvOqCebI9ez/XeZATu86qLQvCoVUzxUBSNmikm536jmXJoVDxdrPCJmOffnNgPtG//TQfkog5vp
iR6PuwNvHZTLcUW3YGyy4OgI6GXyFCVNPyHTqr6EeD9XG9QEBApEyO8/cmJH/g9HT5GGcMiIKl8m
ZbsEDB8OtuvNlHgxGJ8MSxmPx+kmA+lJD6AMt9AqcAGHSbqktK4WHaEYpkkKQ9UGM1MGvt0gVFWB
uKaglnffOB2TwOD5zolRRDUl9y924qBNGyAXtlh3mrD5ouvZvMhD/cC9bMi0TBogJsGoI7daPpp1
4YodvOyM2Cgpoc65SpiODZuS24szXPYYyXuzetTXJPOXodr5ET3VCYeNRddmACZNpov0votZwG11
vlBWIUQtoohEyl1kTMep/IdqsJDexWUCQz7cuLJciHYVzup2FbZPJP2TpwXFhzkNDVgI2FQ+U6NO
82kuRMec0nQQ4QYE+51Sblu8GKEKDNjMy/ifay701Tkza4AQLDKb2Ig+aoh/8soKhVX9jGTQ8Azu
RPkl5Jpu5HFcI36P2WR8xWZpYx1efZmE7AaHOuKz/ShO0WxzMjKIGNeYTmK8R4xtXZafsDScH3s3
uAmbquy6q1Hnq/5GYyNGzzSokkzS2siKY2v/NerDPb87WaEkDyGZALytc5XyNmgBvbwrOn2mgsxL
qKn/NviCX5J+6+W0ROSYuj1t6Ah5VPSCeWEuIjdLbaaZpfBRM2C31AOU/99oOf7YTU2J6gq/8tGp
jvnLaiomB7raZEH/EglfDx+EoEBGgXOS+CP8iVRe+g2cXLbyzOZka37tHr9s5+kekRajqYgzdcqJ
BUkC0FuFhp8tNchV5PcwWXbyD/kZyg21r+pvlA7rqdDFEOt3MUNfP32A1/VMK6fLfykztU6hDcKw
+LZLBmTVYX2EviJ1lB4u0hnm9FUn119QZfe3ID3X19NfdZ/FYXGqjin8k/8ol2iXq6rkqP5BBPe5
D5/Mt9m/J3z4pjxrXhFA/IOv/maID4ed/41jE0ooOXpVqX5FmrQ2tyS9Ddu0winSWLgNGsiaQDtZ
GkDVy2vGkzkVJfsecBSOWxU0/EQGNwLGuo4u3dDpgYLtKjL89lJ34XrF13W9ZGlu6bXirOz5uNhU
b2exk7Ih48uG7eEHh5PbzKI7G8PlC3Hoj5NLBc2q5rAF+Nk8PBLDPYPA+7nU2bRZ3jwqFxNXqDGw
BAFhe9sz5PCeta7rCfQMikjlgkGVWHF1mIFwqOUF2zQzzXdh7ZG9c29E/8F2lGM3nnxwBCWbrIX1
183+TwAkJ9BUU3g6IK7BPq70kcNf5FGpp0ttuQ3DO5MRNLTb4VQrC5L2KheClnrFYNc6R8wDtqcT
BkS+HaPmoWy6wI5cIXLccpUFjCPgcJGjAinwPKt0D8fKKvvA7PMtWQ7d44emzhAGKYANyOSFE7De
bF00kfgti7NswhVhHu0F9Og+yeTKS+SjU+qv3CK/WcHFOkhyN6D/GTm643d/Mq1VlIQnVzAl2m0R
dF7AAA0Rwd1tko2m3EzSR0nXGP2NzVTJHS5iqOZ786ThpSw/EkZakj035fHi7uRk4tjbyEfXfuNa
YUexbldwqO+eoQw+jgpQ4lfzRKH602AUM4bimfWqJM8qImHpvMFQSoZCsrKpU3Kwuo2wrjJjqsw9
H+Xrc4Ue3Y1XVYc2AxXz28hY1W+6R4K0JJ0RReMwmrvXtGA7sv+iZ/ZOYdE0ZDj2v2cEbIZ08FgL
TXDKDCRwWwNNlcrScs+jjOB+etC+ygt6LQNtD0HEQ+6RwdRIljgm6Dz+tQdrtpdlJ5IBZlf5PEps
cUjo2R3vENONbxspkCnRiQqRZdH3lqnXakWqhqPLLC2/XRkV1BZXZ73VXwKTUofinYsfMOESSAQ8
WwKCez0noXAB6Qvfp9QNUHmN+/AVOogQuDSygzuS5lInrqn0nnGmV7paBC1pWbjb51pG2FhzHTXf
g3w1XfXcFF5GsAgBqEMpUYEz23X6FUZCM8sChtguXDkezXE/6l6/TNe2yj/BlHgWE0tCR9zjTyYb
jB1//ZzWd7XJoE81I42cxqZz0OLH4lUMBMm0OYw3wKzgsSmlLqd00ZTuqxk4hKIgaqCWwp4b3Cvm
bXLrJUSesmdbNpPEJp3TnXphrD0f2l2a66jq3GM30gAuzpQ+9Yr92AP/vHjoRcb5Pe4Q29qtsqsf
/W3Sn/crFfeLxjemZHrKMA38+lzeaxY1fkA+c3nmr/BwPI53O8m4LgsfWrLskuCiP4Qq+XAfRyZn
IA8FYaUHNXqG5b8esnEwqTg1fKwiNr+mADCrHg/PDXNQes+vSWfLUhQYpNMCmBsPBwU0TYkm3bZm
IMeLCtFncIApTCfskuXMGTQJxk65Z7pZ5e5+j/GyMlKUFzjj10N8lMGGBNtyIMnmP3c56pCxS0Lv
wlqHHGwC66/7Nv/Xi571PbR2qESawwoEEjAlrYpvf3q8eg+iBLX7vgQH/R52CrvJwHOgj6+iKeGA
1FqC7cHrMYqjfn6gxuO9K+HCm7JES8ww46RO94+FihwuRUQRFyjQOfWitVjg5MXaDQq7K6AkJty6
pU27jIAr+TyN+VdFLlqSymb1Ee/IxY0f7K8Imicmnlk+zv4tuUEyjbmambUtZ4b8deX30wH2KNoB
NXBj3dYS4Y5bsbBYgVQtHYs+SCP4WlVFn8Me2SsdP4IL9N3KENOmB1pCPJ1TjQMECEywsT7pywa3
tOa3tOMQEVhGsnz3gVRty7RPqlOysf4mMP5Bb2q6uUdjAHjHwZGH+EjHKmMkEeRcM2GowkeK0/OP
mGahueGXUhPDrbZXu6+YlmrdhGILsrxG2RQKfYdAXL22fsD6EvWb98W+QKc5TW4p12C41EW1uC87
+bR8pTrPP259LKxmNyxZEAVsgsFsUv5QSmeKvQ5009e4fb+rAp55Hl2Sp3KkNRv5etl9EQnKtH8o
xokUBran/cG8Z1ZQs93odGFFaqQU2cAspQQaEeLOhFvIoC3SHysobWl+kLPG9jW4VqhoSBj+MM2R
jXK0StL9+5d3/3Du0bw5kXw0yj99p8Re1+P2ZGo16SY/aw1VFUSnWlmg334AwJGZtSCslCwJ1EGu
7RepJ3pi9v+dJtiAPONGZeZlXYg+rdey+ob5UdFJ3rMIdT9Eiz0ZJYZJkPGCILb4xHa2691sFB9i
wAES9P7mBVozZSlzlXBqFifHfx+tNYk+L8fPzX0cD1VE9/vhnYP6yzYmH3ygRQ1FHR4k+nGGEVg3
1789vHYipJvz5pJ9MEy0VMVONIsy0RqTW7s1Yy3DG2DtyFLkbHUkdM+vxZxzuYDFcTiEKWsmxmiO
JF0lbTpSYvVBr/Hq7lW8gMiSpuiFWmzAcUUQuNZsUOlXEhM0NU1qyik2sRVf9Mm/hkFqNcA3I5KY
hNpgB6kXbl0JlzHLTcMxv60pKuipt/PftCF7aRJdg47MNx5DoDYrSl1mL87/GsnA6A5VTyjo6tYr
tl034ySSg4F0piOLf0PDSp/XJuBRTyj+G+JuOxZrK8m5P5hbnC3Pka7iWbBC+6XyAn/4myoERtXI
7LiS8Ekxye39Qxut1BZbX8rznBnAuU0MElpdAeSr7d95IO7HLNsh2OoPtCvu07GrDckJV4WssGPs
4aECMhrdXVSSikR/yqVvLHVPPBlisyQbIynKcEgh4zaQ5nIbuAcFCpHBs+EMpIQqIii06gIYB7nm
0uCl7Yllj3cIE4ROBGEEK9hfU8myqwAN/ya6s+X77/IIbhmrZVkyxJzm/rwxG0G9v6KMVslkZw2T
lthonFe6DFHfJLJmA9jBTZxcq5Nb8vKs9N4T61py7MVGKOr1oCQhkAdYH3Qsl7dsRrl+FmTw8Gk2
jJWZm+Tfw41ouGRNqXPuYJMkwIRQ+wpNsXoHqfjrr/LCH6zroMjV0qCeFug+JJixNIW3EcplCKM0
AbUHNpvFYyDA8gG6lRi8vusDLTHP/k6yEa6hj0lw6a2YjNV51VqRfvP8GCBmcpFGOM6nhadfgdEU
0EBlX6RHwrLkPCbZVNSrvWnFTFELo9/olQXQkUd0xc2UwRaSnK/hAv4OXjqhBbf9CBrab3JqA5nQ
oI/KhdXNnwrsqOzKXd5v3gvQ2OMBOdfnBVXX4ZmQRbRLIjZSK0SSJten945UVEtk9btoxjVLtTz1
WOQzwjSIllvdrLR4mHy7qZvWT4K2GcofKvXPi57RDHus0CEKKImLFhhCIASFwdnapG51R6NAYxsI
Fs5YmV2FtvvPnakefA5w9iHFpMP19AlHv0eb689KsdRQnfoWwybf8uAnOCxpUhr2o4lkR5OdFzZC
cvyMLgNqWfTAXH/FN7jfbZTCUwQHCVUleswv79aW0ECLNntC81KQCDMI6vrIPovrZeOdBRXHM3qs
erAuX7p7F8TGV/AxMBGKXj8nQ6qZnoLqw/Cva8u6+kH0SyzJybOp9jmN6PO/unr8SuWsp8G1g+y5
UuFa/E3n3uX9fWOZhDj7ZxGJ1fC4OrVzctVaFq7zgzgWgxil5+omn0MLRIZ6Fnyiyzcc/1t8KlN7
pRcaLE08Na/nOiGEA0EQjYGpaFIhbnTChSUkrwqjN/1RwjJ0OXdDQE4zp82iiPE+QpDJ1DKoWONL
qM5u2SceUjox07p5fXW6QTCVCdYingcO5n4M4/EwOtbgwpWIf/9tUkEEqoL8xaR4jE95HlDha6Cc
cIhAH/H2P33i+65umc1ICydf0/je6jlVKPggWryyWwzCaHMun9zX8+hsmTaJU2NMPYOfWOyRWk8F
hBtPFVaTTzhT/AJCf15w1NOFk6uNXqsJiiqCAyz5tGkU81x7UpUzVPqx6+F6jUdi8OHHxXCm3GVW
+GZRHLCzNOYj38ZjfbgMtAv9wcKU/gAgEIni/P6ylakpkMHx2togffsMKZPmpgy+ZT0syme4k64s
+tn42ahmUjwYNrkrDeZz+dCyhzKtNlH7D72dt9QkZqzHze9qiF+FMuqCfJ4X1FAJ9Ze6s8G7ykJJ
ME/hBV1sX1F/kMHXugRYj94J9qLsNT9EQDiDfBOq6BWRjqy12ePV90nnTeFwmFGS6bNk8y2y/UdJ
Vkalhj41VYIfyWmAb5qCmF9SSlMpZIpq8jWJ/Qpjs+EHQaHAGJetvmy5c4q6obA3ddKK3h9pkD2I
5TnYkO+squEcbsMC/l9RHiYPyGzUnjT4muRUGTW2Nzfx26FH+Gg3wgYhY1lzR2YuFechOuT7bFse
ghYrHsLF7k7Vb9Tvetjl2ZxgMP5mY6XGZkEq4ad5ZTUcPDP1DHHs2f+ObypeHPb0Ob/R7G8Jr11A
/PgoqcTUFZD8vj2iGMmi2d+50IV0HdRh3qwQQW6TtVEFqYKq0h3FvN0iRhY8vq4fjjzvkocWzWVr
yWgfU5LVFDHKjYresQ3vVNQG/tEwJYdTOTxl7dhUPt+N/bXzN211WXrjJsW9Kw6M0bBEQLibTHf8
PSYQLgHfRTvwOQQiJrbBup8h9V2EBO3S/D1+PTbRCwSYu+ZLZp6NN+TaalplNUtXDL5ViqmHGyrV
m1p7vgaPNRigmFvQeGCOZTFXv/HCs5XhjmwYE8plSUDe4y/6XK/0B0mPlPM1VJ29WUvvVz+24Jdt
bJlgHvhWxvFxSy267TpG7M+khv7vfxVXfpmRrA+pvcnV2C9lNyou1qg3CBzUkstImR9zEequBDnD
v2sBN1y76aMOKVkwiPFnYZQQGMmx7S4LPmKvSay7lkAXPb1KWGSkFpBucni8CKcvSNTPJ9kDpa51
5gt3yegfn60rF98piBCkiC/eqEC8/q+WBrvthZkoA1Owyz8lfNzjHRamgnX4Uy1uGXiQFAXCwS2C
SGGS/uDRxOG0CGn9R65MhQWrHtlV56vUFwlPfEAzyTx/9u5KrRSnOjx8wz7t87o9ut5SxERlqNai
miaS3ZC8gYNBKv3Rv+4OLMlXO/OuigIimxDAghTtjnTx2Cgt3tJMzagTrjTGOlEtSihIwBFxHzSp
2cJcAkHRq9mE7dvubBsruFeAznyYjXirnnX0m0fHimqOATv19mQ3+eZnXC7/pFPg4I8CTOQ6Glat
8IqzUAXU1lONxO+JXwDBOIlC1JHNyxGbSA+I0kCz+4DRR8aBXGNMSJm/JG7Wfa39mycDtOyHEvgS
67NnvO2GN+RpHC464bV0VfLuJw72nQ0dTJjUNctzSga+kE6LzJw93WVtuVdJXFk6PxnhgSjqPITZ
o5K1+CIiKqkmenMhcLyjQxLBRxPIXIr0sF3BR+SjWhZ1PLR05wZvALhk9SW9XLdxvbu7qB10qV7t
ZhmETmzHMoGWEBhchFUsGQxL2NKMw8w498nH7AcxPlkNMsfGx77GSlmGIQ/vfqmfemgoI2H0vLVn
h7hH9sr4HbtdTqGDHDHnMZrbZT5Epa6xePMNnIYV0b9gwl1poy6l6gYO/fwWJFDaoKff2ULmHJHm
5FUws5Iqvz3VDfDLg6j2IZOpxlv1VJkqajZ8X+cI1HBR9txIs9ePjdTBQHPclVRk/IuQrWcwFo2Y
UkMiKHkki1KwVV5H4fEGaGYoFO9YjtfHJBeyEgFjPa5U+G/iGRK8Cl7RcNjWFt5+0AoIPt88+bE+
uMzxr98W2Q1ein0F/GMt+cmVaH3DR2EUcom405nDsm4LMzbgnWTqxSR2mBNOHDiLyDW00a0FiTHD
lxT1hiPKGlZga9GCc6o7HYmtoRldxH9I8WtlUJI+DU95C6YHKCZzrfMvM9bDgKAwEE/7f9JOESrs
6Vyhf5WoGKzzMosBXhpjOg6zX4MJygqsA+q95V3hWnlRK1SoxtkyJjkXNAJVnNlXoM1yvsoiQO5x
Q5BUX2u0wq6qT/ChxTtgmDwiC5DJoxAYTAPET1CQItOVqFDVT3OLSdh0yoXhhIQL2uwpLrGiR/82
8CyMpbvxwH07KeBPeImL/qF9lFgPUNgO7c7ffhYRYwtYOntOKIlgnIBNpEPQIRo49kRd4UkVqR2v
1muuEiFhOnUHg1BR7kK2Pe8P373wX2bmdQsFYL9bsaR9RvIvjhFbbpb2hAMYt/iuwKWJ7Se8tZ5+
OEN9jZ/q5O/Tw4JzDzMAaqvMcXUAEHAUeRl8mhNe5GbLKMZyvHMHMYAcwTEik30HwDP2hrVVftEh
lzjtiPyMp7bW3q+ZFMMKi2f2iRu0cwSuh7XHTrXMQDbNWq3pIfY7rHT3D88X5VUrei1MYV2G1Leu
LXoPSVak+y3M9PMiRvtx+Vh/QfXBXMtnlEk3OEJqIm3kOvrA07JyS/OgMlgeR84ftA2A5JOqPwqZ
GeQyTRvN5wXIz9uQS45zsYIlbtz9nYpr38CFymNTevJStoOWchvTR+vSXeE1wdW15EKcu/XNephX
Q+ifYUzNP7LQzWZOus4G8uhOOcJctGuQfBbeBtJR8dv8EfZ0N0B6oS42eW0YYZ7gB+5iqZnsc0IL
WA8kHLHnFOxU9cNf/lV02aR7xyCqO4/0AOciP0IHpDdl2EC5gz3Ec7xl7TCgPkyvP96ipHQfnF50
WFhBgnqHFpKLWJJ4mC1fy8riRBdN64DACID3wk9pw7d+1Q8v8TuuVQLVdk66UXh1JMktrlCelgwb
PWyedr2T0JjSPLqPLxKMR+zt8aS0NtysvDpVMQGQsd33anB8M4DtXFA4aTEpmxT5H8ORWPbykKk8
QJYwgCpN7paeVCKMrV1xd+v1y+lYUc1/87IF37Q66YsMDmaIbyz0EnI8GREfEDPKu79+zp2QYG9w
rVHu2HE5+xDlZxeHLH8iu4KgWu3eU8smsOgXwJ7c+gio5G07yAjE5Fb9BzzHQo8HAlIleUmOjVJ0
Gp3pqInXGMt6zTXB7B8NA5wPDg3d5RENto2x86Y5F3ooxHVkg9oOZTRvmeRNri56iTy1IjZf5fND
VnlNReUZVd/IvHK5N6kVCB1KEIKpGpkvfkjAKXvHc6aCD3EjujNW2pvze++igybSvygTdc8zAme1
t2EdMr9WSY+pxLI8lDMZch6PwN2E2FS4WPWwvvyXf9z4n1KNdNmzMLUo61YtLk58xH0kr05p+Pp4
IYA2nLRHo/FginxHWFHENctUsKyMehTt7sDuZoX1Q7CIwhC2uDVMy9+LB/5RLMPS8aHmT6f86amD
6psuYb22Q+p1qxZmG4K8NN3iFki8kIW0HXMjJBxAWDumHrEHMoWuJze8fEfDChEf1nrW96cBlXck
MUhBo6/FpNTQw2mor+O+h9WdH1LLPqM7PXIMHcMoLMsglaGs48+1HCrOLD9DcL5ZZBkiN6JMs1xt
WzsVjXua8jEngSPuvwTH2Bcsu25Ei0WerrR4WoLxo3ZTs/D5M1SoxsaO/BfVJ4IkvPhWa+lRPS6u
mumH/WSnoaumXph/3uVzHTfexzcVa/0bGUVXCgqynrROLNNDx5A2QsU2kXo+pu/jKtumj9Nssndv
FXcD+tgZbyPzu9jMzGF9hMqxTXkiPIl07WTDa66W1EXawuGpv1gwx6sTlZjdbWWlQ9FM+2lIWpoq
rc1/4S/r7sILUmwmGFLmFsapCaIaqH3taJ1nuhfhAj4J6Zwp4i1on5FtomnXs8QrMtqe2/3RBerw
Uv42GByut1GQ6iEb+JwUIAkH49HhfpItTgfR+EZSMpr3QiXvUvCQPmoG2J8MdCfIH7of/gapkU6Q
0UIneCcPh7MSRZo7apfM3AN6JizQ3IMdawEuOp/S+DlloGd2I90P84Vg5avYiteFskbN2WRqvruU
2Ugk41f6yDh+IWhPjbmyK6VDooywC8kXFohsYwIPdTLEF5zImbWXVCvippILxmCTq7Xy+vS0nMz3
8eUhdHEIYOw9Rhel7Tykcn+OqorAyVkovFUwZBMcX+Foqw8IknMEGGIObxkICuY9O9V7SXAMQxqI
rDTdE6Kd7Ru3s/if8CT6ESN/LMxFAJfOuqaa/1e03V7fSKXtts/16J3yACutD+yLJFw2NI0NKhwd
7fO/AAYey5lp92tR4i9g6aJcxCDa+7qTYNi7jm/zFUfnDf5NEWWUOHJ2FzzmQZzt6aZhjc9Ulzcx
JhzjXWqhD7cK+pK1wJPDQvtaVNJX/+aUHIxJp96OHSHmYNJFxif53cRTJDnvKnTEr9jjxv4so0km
TJTt2l9k6JIQjVdQX3EJcwfKjHQFKS2HXpM8O0AnhHz21ghtKXoOIGcrIBGThWdZ2/SyKgyOZo0W
3geudbH8/1vLKYW7TQy0l6REREtXekOhGD21E7ngty9bansxFkep9I3OCdknSooKsdXvGQ9PTZen
9OLKKFCcc/vTUhVjKd2sP+apUko80FGMVAn8XPHR6tMXEiGX96Z380PJZsvgmAw8XDkfioS2KSvm
aYgPvw8xViocB3EySnAeit3/QJqGNVgMRGBPcDsaqaq1ZKXmfMIY3gF/u2BsLEVAOcq9RuBDQbJj
Bjlx8fQdJAJrZ1336it+8Tfw2n3/NjbI15e98dF7F/oJAWyaz7d8GxXS0+EauaRsms2Kno100OwO
g9Q/h0uZ9WPkcEngaXacz5p7dKqOzUYEOfETqxpHXN7LGQYOCpUVfX16JMs+WxYNXnz+z5nlKk5h
baez3wFWlrciWMzQPniBzDwZF3fZHZ80VomxLfwJy02QihhGIWjnzzoA+feMOdHydaUuqrWn7Tjg
FOv7SaDbhLx/3H44eEDMMQs/VjIZeJQLP+brGb+fe4fpzummuFXC9iTXVX+xhkauPJljyuu/yMqm
EbFfCCulaeOKWdQMPqhxDLZ+lkjaAFRus2eUv0t7/zucxTVCGkIn+a9YxQmf4ryCm7mTbW5U4W4J
blkbd3Y9ddHoars4ghgnBHqS5psZIJWflGgl++Bntz5Cibc3+I3lqmtZcTwTrS4Nx8Tb+rcvhhXh
Bu4+/rnIqmTzD3bBEGT0G2J7Puw/TrgTEejGmOiWkA0iFus4AiH5tGNXoW6YEyTt0x2k6+CJE4Rb
T5OxR9AqQEVtHEpgWyC4o0W89X+pvqtBF+I3DIQVlBDiuJvtBSeQvc8eEM0m24q9IM/jwRSxdTlx
QAZfm0XCPklOmE7qnSEUOI4EiIvTic9uwMP8MwxSiUn8YLnLlm5OmPn/e+3QxzXBTK1L94w0sk7C
FqBmVKzwUuvsvZv9NWEEJFTWHnnlaf0Cla35ay4ax2lcZLi89nOn5y5NRIeBXnfjfatzhDIZskmK
MvKE83JYbfVQIzrFruzaFWvjk9KdnfjIi1ITqit7Yg81fCRqOi/TY2VyhSR9L0FyDbzjITJfvnUP
rEvkaGXJtyGo/6SskhTp02uxUJGjmDBtjYzcQqFXJ3fiuXxJMJ9nEgpxfg439JAuObJPPh/oCo9z
LtgddVsk2pnSCbBAr8anCjqLAlqMSkzRLrt98azbXVs6oCLsLDcp8gz3/aw7/dEpZEcVAtEI/ybx
X3YA2r/F+G5f0ZxsejeO56Kppc4Opn7OfyCwDL3vvTPqHcDpIxjlY7m0lxGFYPgtaaB+d8cbTWU/
voJJZC+XfQJKBvacb6E9f1trm+scaoSG7AZ+YWkeSlLgINABEwzmq/1ptTYkYC3xXSICEx0wSI3H
0+Dr1ySQ8GkKcOloVNcuADIR8DAjHdjum2fONugJc6vUz0G4+eLqVw9xnVvGL1obZS1LzZwF7Zje
Ncr9R1OF5nQvKxlEE9xvJidxde0KdscfRyNRz4hfIqGA3k9ev2fG5Sg7kE8LCqJdqVtF36q0YWOR
nlvftMgoEAXYxEpTVQCNsZ0CISfKdtJaK2t+Ge98BPjq2xtzj9+y2v6OfEUwUX8pHzR4iXb9fIat
dY3N6SB3d1C27/qqcWhQ5HvImNeLVDLfqSWmb1tMR0pAj+5QijeqlovE4VJaxRIFvdoTJCyXEPoY
qOH5njqhZKNiGClzyBvN2+XUdzuviW3EbHbBY3jqKrAP5GwHiPrOiOiSiGsOHm9a26XuiI1GSPTw
Im9Rp9mt1q1moBCEgzFirGIiCVUpiV+l51+cqu2LbaWprHTyjHA43mEuTXBUaaUr6EGho32CPGrE
7AudJd7Nz5Fop3JxlogviMsmBY1X2PzXVcGYpgHSpTuAIoHUXD170j3mk/ECiObgm5XnlrlixFh8
7r71YP79Irw/S5QiMdVbvoWWX4M1/pjOvd+kkbFW/5c7H9VBvEYSFAIDfVvlFyPeLQBb2DFHnvX8
yYjWSmWaUnAuTvcNomCT8zfcBjbIH3jNi7xNaH4BwtiGJJLii0O548dzYDUHJfWTsZyAlDkvFFvS
7RwaRDgBd20nCpu42k4JsZZfPTxLN2JzKxRQBoN6FPuprQ7zrTi4Xz1ORcPNEMmQfDRWQYWRk84K
IFsiuV0CQhfPWyHx0C+/bbrvXOdoMr60LWBzYaWTB3uZQbwtYVHnhji6lknI5AdASy2X2bMzXmI1
P7WMfKe2lA+lD/uYe7/LaRGKT/dnNCyQzyiT7Xtox05rd9eydrpzPsiv22rNrb8aNKrMHNLx63YQ
aVeb2/UGHQ1rnuPbdKvEl4hUwpgzUvNvsTmn3uTlxLW92PobAlnk78xGl05/DURfwDiEKlMtYfLi
IjhJjSht+T+5MSKxpb5NrRzZ4jGi987ZBYcEqVONNt9woOA4+3DsifrdSPCM8j6onUEClp8u4q9F
ED2pmHKdfJ7pYnJS4QE/t8btGUEMcj9WZHXe8EqeHw5gt9Y5/tD5UPyT21zdEMjTXnDxKinYPHKb
ZXRYpeUR266wYnoEMFwj4DGqGD3G0qdiL7CgjaB3ybIUfrt7GErk4pdoQzeqygJhJIg0V1+qEgSE
UdcGhqEotg+zW8CJnKswNDy5IQ9+pKdPGv06ZSuwWRsu1N/9rr53H/prbcHZUA1ndhOlfLSdg5NF
+dpnp88r1ViIuq8s+TmFdryqB0P5yAZILXn+mUwjn9W5yoecxSY5lKz5sPtgVpppvKOZ1beDk560
eM5FcqgyBbW7mrCmWgk5J0ASQcZzfItSFpZX3YVht7K1YY+PBv8WiZloSYBpm0zgbA9+E64SOI3H
b3w4nI+TBTNyVErErtvzGOaK6Smwo5U5H30ZofnExJnaXJ1H3Vs1KYcShYfqPIwNi6XuLjVH2dI4
k310O8/KCM2OJWKZd5nLqTtV5GPCWI6jtgEvZRsVmZxDt9gNN9br4lWw7L71qgfZgpjWpiShNyaY
244K8U1OQ8+mB4u1K27VlFf95ReXbgA+BUTPL7V+m3PeNQCObJXjbxUF19Wy8qWVR2XP7kDRV2Fa
pbJpH5s+WrmXMtdVQ0wcaiBKKhHwdYhS/el3hGpvWwXhoD51/dKfbeLC4fA08N+7d7yN4cPcSC0R
qGEsotsE/25eQnK7ZA0dPJXRc+d0ziTZiPFAfMf5JctD41W2vKcI0W0g1KzIzP6oymP6659SUUSH
Ol91HmxEWpIivJHG15ZfLqDJ04o3pCXiEindoUTCAw5LtM9u8MbIbu6LcHFokO5m0S4W19H2UWaD
eUjQWB+tJKTORdG6Ty0VRLEZ9auOQ7MR6+Fz2kDMkMSHrFwXCYg9hf4m2a2hwK+7u7txHV10gOTK
HPFCStrQ//4zbWi9MM4Y5QIo78VaIIDf7Od6aBa7qdulvPjcbMjca5DcXeiH9hLDI7y1XkJ2qPrT
zGUBMnZBwxeh+5W8nhaakZO5/Y2h1V5zZZxZgQDMQhI33ZXbHysSSCDAvtPITqiLCmPVdg0xcMHp
Zbvzgo/zR73SufbgKEYxyPfvhBcv0GJcUkcI65jyTCNnHQIlQVQYwmg/kSFUvEFWrt6StPAiuUsw
6ifek4RfpV7ZxG/vz9fGwPW1TzcLbiycOynKEL+QcJnyHUzWxaHrIBenmzpHuUljco6xbopqZEdo
23VIIAgCPturEoopLpo+p4VYWFmgevx9lbp6KxvSDS/ElVm5ElcZJCwKXJg555E1IbcCwC4DdEd7
kXHC2SSDYQNfF/TNlhO5ymQvthNwyDY7FywpxwR0K/O8ZlqFud5HJeVST0nIWqSv9/HTKsKGdS6n
F3mU4lUU48BbxEQrv0szv5800XgKOrKZ1a9C8XMFomfAdgF4v1q0MflEss9UstkNjdw3YJ0t4vHR
OK1NYot77lOZdo+sxViCj4jj2iik9NdcTNpPOr8Y/xT1VIcJELYrqt7qKxmFNxqKFeDJcap2YD3i
E74mBYZu6//Av2GB/DSoN9h83GvwElUb1XM6IKKrQ51a8t2EIf7ySXFOvpPcB/D49E41Gdj4JIKq
JTElw0tc0hh4BIReOCSFz4I+ZPo16jsCR7b7VrIYBbnpAB9JuGQcmzr7eg6k/AsOsLf18pTYfN0W
TIXQ22UV57bHVITJrKZ7wy4yvvk0HAPqfi8YktBV+Z6CMofLxva4LNV515XVMuaOlWof4Kxa4YXh
A967G7nOASmSmkUtx/Njvk7Lcr0YHOQ580DNXUBsBrNmQtP2s2iIzSoC6IV/pgFOIJMqoGMMhYOO
VP2DlpMLk0C7sS4zFkorAqtp3569DLzTFEkSxsJiVOXBIsh/adKfbdgK/E7i/vATSKFSpmQvYdkL
winhlUeUbLCHgoILBVoadotMGx1OF0PqDn9Dmh6e9ood3BsRfQBA9hJUdg/JYAXk4g73MAo8qENs
rGkSSbP3ZN2pcFrlfEC27W6kMnwmjFbnUgcledqxWD0FR2P1w1IS8veqpcL2OMJdG3F0+JED6hOb
wrUKZ5UtXJIUomvHJgtPJm/w2/vdfcrXASdXBP5afDtoNXOBYM1pedsTfTHkqspoU+slVhji7bGZ
BSWNQVcj374tMBm/yPTzzxjw9s4u+FpPVytR0HpqahmrrS0Vn7QQQGrpiCwj8uSIr0LTMV4FmjhV
sJd9NQIAev3B4HZVVVGKhZV2UN/fzsuffH3oX9dKshO28W8i1jph2/SPBoEnm4bM20tVSUO84zGI
KmRyeLQjQdsDo1CLbOvnTxvq8fXctdV0bYlNJaxJyr7q8CSaQqr8hlP4y5OnPtYN8TfewlvZfTbv
1ZFtnbkl5Np5+k0gAwyjJjB5f9zYmOyW0GatU6noD/ROb46F0yxqoH6GyVkM0HxuvMFxJNzbIb6b
Kn8PNA+3lWMFrEwNGewz6DOEx2NTSJvt5ldYuHVYxQU00FVZAqo/uU+iBXSzBrxQAONxY9sZJ0Eu
fPvHkbVUuodUasT5DZ5A9aE+0TMd3WfLx/yMGNhA/7k0OLpvNHa4ePlxhSgjy/17n45I559Qcber
wSX752ARqz3x20IQUcgkQsUZHtHOYR3kk8Ljcuhi0rZBCYWJKa5jmN/4FVWEDOh+cqcQRNrmZYVi
IRWcrIYosOhN1ieB/vwAFWRV9pjpxmBmt16FrSG4/2ND68jsf4RErIhS/njVp9W657mwHTzqJ6to
diuuekt6bRLSYwc2jLiwyfKZya0QyB58JViJvAttMnICCrn/dpzFpKaEMdNqCXlE+eGtD7b9Ojj5
6L0AXBievPoO7nl7k9jwH4WwF0sYgrIB59QcXBrSeeRGb5GLpq+F7xPcI7kNcbTUTfSTNzlNCmDR
6DEui5Zq7nBKRSXvX4u8BEW04lRwYtn95I4rjYBN2g/mLCn+cW/78QudR04yH9URv/Nl66ee6ClZ
RD7sGLxAfcFpMXCcMzjGyk6PgIp/WltsrAc7W5awZhNnn3vUEthvlfZnxAZ2zRRvWZnYh3YnLWc2
xxgWYXwHxdgcZ/2KgdmFHD/AqfFEhiCZTrfhlZ7y+6DKLR6cYpY9IoOC8oncRCGV0AN0vya33L74
rzySvpox81PTi2cGa578KI3qt1lGFTZBS5WzVBrpQ0GMkAkJdcWi9t/j271KilcoLyC+yqN7xqW3
faiUMdG3H5zDdMxSk3QII47TfbaMcNofCnTag9VUQfW7xTKkuipF9byU2K8CuEqSTdjsJQ4iuKhw
k8Ys9fE74R1PjirRDqvW425gk/V1+5DrUQUZDnTsu/aUt1tHJEmrf/gjOYsRX+AIMMu2u5Q6/AeJ
yXyoyXcQD3fmRTd6kVqHdgdSHVzJRsBG92xsXK+QKidCTVQOUeHPPZuIUCZ84J+KGwzFO439QOcq
ytZL0W9jYKs+Cu9uJCqd3lrGG/YIK7lWJrYD15zgSZvXgmg5L+f6bXU65StDJUk/rkKJA5O2DNzy
D31JNFyu91krCnVAx66oJ4fxE4vxdoy5IkkAs0kiTG+OkIMxA8CBAdXZvGhQ2rY05rUBzXrBczrD
5iQqcTCy0/2fK6hWq/vt/9EhY5iDH0ih8JR+ZL0bkyCfw8639BB6CiDlCv+LV9sL4YbgAAGC5Y6o
QEHQV3agERwM0sgvVTPIywoHEZ+fLicas9uPB+KWZMlsOS2MyhSdL614QgV+3lpdwZ/wuLGF9TmW
EXQbS6U9dcNEsiyf/VYXckv+nC/T3ZpHotSQ7u4eZWHdTPdB6P253TupZaVg+oWGzDeZRK9J806N
3GwiYGCL/4DEH4n7O3eXgJ5Cv6Fmd9OaZgc30KDpk6MBlQ8QgZqcJNXdmqOWIGDWMth2kZoEcyqx
myYHnptjebuXhaDwDBZsx8sbJfxtqAqDdwUUgszYIdLOHmzwGSI6oUky/T74cA1YbN8grZ8BkJxA
Wg2ps1l9nKJnv/HcMFZ3fQknno2GncLAWqi6GaG1+JLa+yP5wQ4TSodTfUU5RpuzRAczKVVlDxfT
DHV92msmaq0INctVSIOT0f1DtKZcpEWKmjwdEM+rvfxQTRM7jThA7/gzioyFW7WvT6K2LSuW/m+V
6Q3AVnA4uR/p/JyX+ZvzuzATpM+ZjIEQn4hH/+J0hS2ZEyQPizutrY8AMXSfRdsxxzcG0Wr1B521
i8jzN58rZCL2IE2I3N4NLgu4vCv7c7qXTUJS1HfgRA+cbgtDji7uDjvP9ezC4t1NDsQNfuoIb8sr
ExlaG4omRfNaybwUhi+C+Fi9HU/9HOo0+vJen9EOIC7dySc4VrqOLO/PadRdg8atumQAGVNqUVg8
ppxQW88gsHhiJXj/Ygfrd5HMozHEYv+PdoF2ebafB7uPSCJhBL94lR4J4Ukws1H1Q5kYpyyDi0sw
fPQ1/6RODgKH4D06EiudYhYDAF1C0OZ+Z4/gRgRU06mUTwhfA/OKiPSMNtnYAZcoU/fhN26o75Te
kCRDqeV/2UtcsXUc7OcbVXy8jUeGXByO3YbwpMr33Sz+h8t1/rluKoK34wph4uJefTRhvz5c77gH
jhdwCIF17ZrmVjz5UiBnAQ+qTNpuNcfmNLdLwF6xRNQ8SQQ11wW1ltBj0PBQjkM8ScUdVZxIetcB
jO2xzUbwuqzcU+sXX/Ot8LmsMvDyt7j+Tjl/TeinTImTYpyM4WPwWCpey0tQprMmeuz0atZVvnpX
QDToHnmIJv/usv6K6kVuOATfRW3niLYUWoyLmHDrBk+IihJp2Yf2VIufC0Hyn9g49njFnJbOPu2R
XlI+IsiuDZuI0ForqXaWZQjIEycZnqiMPvBuPzZYMu729FLc3l1ta1WkNpWSAkE5Go985MyGb86l
Gb0kS35aRAfoEl0uvDNGh6awXO//JQu53azEo2tkcl1LBOcLpCk4RESOTdhHt2q8oLpTQygkTEPH
K5YxrS3jMrO7VGP7f9i7753wC2JdzbPzJmQ5n7mg5AE4W58nGaFobEXElogPMvXxmHJskdo+4DdM
PJHGUyJtnpfm1QM0ZJWYWpFDCnjhtsL0f+kBkgTjTJatgLAMpMBgk1H5Eh3oh4V/AnlLcFKsvC6U
bQzM5Y3A+Z9vUuoFQ7PSTvI/U+Rnllw3y+66TJGOC68W13wFDXjsO5aYRGk3GsinY7RbByW9kYW3
qi5jmoOvMp35EoKg+giYtb+qo77s+TzLUHtIZ3QdZtPHYhkUyAV2i8hvkVCg3sa0SU4ZFvAcEef2
UY1xkbwnYRvShShXVKxiJcWn+NGMvRwJbS2Mg310F71O5XciQboi4AK2g1WMlo+MkZc5ovpfx32y
E5q34XAHS2lIIGMkiF/rD5Xs7kOR6CcGuFeOGSNpKeagL7wjalLDlPgF+i+0k3h84+2K1Nv0RZ/X
1Xe/5H/ULnPH9MyU99UclsvY3wxBojE5WOKHPO6AYR8tDKrmlTfdVPTO364sqicBntnPsFrqf32z
+lEquPh0VhZ84nPdatV1Z/fnri4VkVrLeobQTTNri8H1nY5UMb63q4dldsqdVl/sN7UUXaFigE0Z
EnbuE8Lg1yllf2V/yAO0iUOAkslbLM1eix2NuIcyO2BFAd+kFAPk9wvmh6CJKwDBZjNOSnsjpxpQ
P/f+1g/zpsYhdovkrEyc2IcczKCc1l4j9GZzmcteZI0XIW4BU0tg2D3xzHtu5wSsLdHlL5BR+uLU
fP+C0ixQdFQZpoCeCFH4D0JGdXlGs1I3VPA42kleBoFt+UUiS4C/7yPRJGuB1adRKu3Hsg1o0tuY
tKCN2AFo61LrI0sHNKER2RdZO2WLjnxRNGP+t6+NTxCnZRjwSz/nEhu8eF76fM3pUY8s5IfwQg5x
+DBYyW+L+8OpDVm0UAGSt2+zMOBomF8Vc2uFSt2He94Efu2S/O7lW1Cr6ezmyz/al+lRypF7fAo0
OEmwFrz5JxgTMr9WcFoJRAShr4rJdDNojv1O212NLwwC5D3kpF+AXIlm7fljMtPqS8Pgt2USOkpM
S2mlEUP22Iitz6WKomjhBMh3ppIsWm2Ox7zurBzftFJF5O+iarZpGiw3NlIYcu3qH/wuk+csv5T8
zeGVb6B5gb77y2n2/cKDwHKwHBY3EmydcHKJ1flKr6wBzM70kR91TpyhtIFZehPMWubbkaSlIXPt
wtxjT2sPDehhXdpH2RSe99QTKiKxNaF3D6Cx9bnHPVkDE5RJRflMjtpR2S7c+SK/XdfwoHar5k7p
tHe4SY/iS6evcFH2QBI7IrUIZ4fwVAYNyIQ1HXlY+UPQooHfKLeGpEaZLXf9EQgjHsWJnwxO/r72
0im+PSW4+Q2xuJpblAey/fWs4TAZmJUyNjpiDu9Y0GusX3R71ARLw/x7lc4NYOypqjaUQRt40rt2
AiP5v6DSyZtmzaVprWFpYTG3q3cGTVLD7dL+V/I+TEcD/tc5UnCrOqJ5PLNG2SCGltwl4v5TbWWO
Z3WXqf0bAOKCwQpvXuMgreT3hRT0XZ3slvZQze8AlLsn7iK1LrrXOl+B35CBAdwjM9VyVlODGxPN
A+D32QWuSP+aiweXkg/vFJTJpBhmLdr7trulG5ocZtHpjbSVzvfd0h8ELSX/BKwF38fR/zCAA+ap
D1Hlzryd2OvOU0pst9clRe5bdqUri6eWUK9Phx90lKwoi0s150nRicwVdnIB8p82kYWY4+ZnnViN
OoJjB6jumZhwQD6EtfqfXktrwmbP0lrqZ7ANI4wH+0IfafXCWZ11xvHcchv5q8ETWVETyHKBI034
h3oQ4kITixHXSbyYdtv5yu3jwkR6ZKj7eC80hgdJqpN0/bt1VSQLBV1hmK3TuSFtlKKth5lD9Sds
SeO9NUumHzjqdCXybTPtrAnGLfKh6PT876j9vvvE+BP1GAOHO/MGLrAb1rsPOfa6KNjzuLMXbIFo
w2VQ4xBHpuOA45gYosvwHI22phQSyV9I2mD7h/zcwG9MdRoQxJR84bCXQ2HYFWEPvvHuTWRaJddG
kEtg1bgNg1pEDWQH1OajAKiTrP9YC7apId7gdoRsn22z7njz5AeDd5RAO5o/XVKqtKWdTA09ZuIQ
WFgxAkBsaU6epuiAIyBewbOoDRk9Br35zgMIKtAtPBkqKG0cdLykOKdLyv/RuId8LsaCfOT1nr1h
ViOngB0iznCBAwbrx31KcUNQqlYvmpZXmxKf8hiSiLAKysMkUNl3C04ukgQx0DaZcFIA2cegYt5I
Eq6/SnPEvoOUJUngpBLdUPLDpo2lgofFtSC0DVvkNE10w5qFSeuAzIcQC76Wdrr4Duqk89cV0hXQ
Jt4Wnaya9tOmE1dj0CjzEMpFM9EYGLpN2wwGa9sVEWT1oP5oJbxdRnH2Is4pshN7Lmql2mXwCxlU
+T8SKCkAAjudjqWlxAUqqmNImmJUyWFNHOMOZe+1UDLfK9jdR+CRMNxtA7nmJurPBrD+eeD9Qy91
7EYDToDivomHzwjzAD2TuwUfqPDbQtpTFrPIFSGCORAJNhHg//7fBW2rCDmalKkBbGrYnCcGDlH7
nrhmu2dTiKKewelFdBI3MGiEGWuANLsMcnulFOM1EBI/auI2/w7PmgV70Pu+apFhGxAMy3iOqHU2
LLzO1XMi1bGMXGHxyROik5sf+eAkIjqiCCzP4kTjypipQuWo4w4yOFm7fpK8LlZ+iWBdDelUcdj7
VChz1L75xjcIU3Gmr1koL+eUzy0NHOJEfWk5RlcbbtxII1jsGLMfvBWvI8UlljT/fUppeh8ySu7h
4Qbc0Ls/z9yrmiVTN3iVj5Ba+rUDS7Sx5y9Z4eYoviRFvpzLv+FXcHSI/dMD99yYUnEx2tERpT50
hWo5hneYqb1YofA45MUtjX0Fl53r6EmIiEh/C80YeHblaKm7xybdqpJr6dwYJ6S/FPjtYGHM2bZg
FbCJAa0iWY6tTVFQpDKK4POAlgv0D5AWYYD8kTKK2Wo3/Q9E214Aqj6M/Ytvsw/T+Co9Buhn9ecU
cU7ZtT/y8qiETYBlgGX49kIgBSOM5WfNhDQDqhXhPN6ZZ9CIanROchD+F+W/z1QDr86o15uoNgm9
bD7t4zxr9xwKPc5jI0ihz18qRDJzZomFUpnxz6xmCdBB5WC369GPTL3Ar/XE5CDPFUALIZBjolGE
rgiMzc4vyMiFCttOmDJYmL6a6XUftktT2NA15zMQYIfXt4tjDcCr1YjZWuwoxSeMTt9nuXKP9U3t
uGM2TZUXhKlvzKKDBtmHw7N5ACDSEycxgsvFSbJGR6Kd53ZjWgV6oTwacJtBybxmjT1dWyemW6E6
XD1r+tOYf47OCo76b9BH63xqBfR1LKMZ9HFXOIidn0ToeT1sV+bHYnRx8SvVPTOqscK1c1GFRHYj
Jl9wdlXwsX5M3DDud1Vj8dD7eheXbSX/LXnW18uUgjkd2AiSCNLT5yFsvfOjo2wV5pguBAA76wgG
bFG2X61vGVddI6bKzwSeNAsB46I9gUlQRi82HOruxVInV3N82gweg043pmhEf7qFj6UuuJ7CKf2R
+KB5k2Ow/jVtpfKZ2BZFGSqOSTlAuYhrTriaTIZWPCvmVWQqhH2x+nVfBAJja0w2jUR3Een4dFIh
KQYuc8ucsCmDaUzy0KFbrAfuDbv89fZi9NeZfDp3IQHQnwfMsa/PEb23qIkxnmEH2K36IP8uR80l
OogBm8ImVgjXIY7xL1Fep/iCEaRgjeXHsPOhUGiS/fxlqBXL5eN6+/wNJsi/f/lWviDMLVcst2rL
JWsBT9O2BGUrYFq0emlflrwsQdHLDzoKcs1ZB8z00ljNQuH9qzvvf5h1VvTJn8fb1IH3jVD3NAEp
scVYCvaVFz0b84rd5traxNN0Iw2IoEa8+IY4b4G7Pn3k8jtHTur95usvmn9hLOwF5/8UaAguD6HJ
zJYCWbpOUreUbqq6L10ouoowHtXTrF4Y0YaDS5NTlDlzFmhCKMJz0cTEw/os4AqmWxxNCM5xixAz
ewgNg8bDpWoy2KxCRtiiDJf7EkSYNXppW6+8dld7Q4ZKQ8YBQfz21YP8W3rpWk/VqhnCPpRe0Dlu
cdMdXzNZlTCjI5ZjaPQz2DGwpNMzNdGVHbbJNgI2lxGqEHVR/aXIs4JYVpgq7/PbZS19v0NMc4+o
iLS7F9QgvX51mUMoZHIgmNEjA8H+vgkKlTJjWg1baVpEjtmZ0ubsdkagEGigbUaKvazcLVrbTd57
az5A7J6KKqyyLQc40sLMKW8tFk93ZzwtqCK89WjkTqdOJAuX74IA3ZEzsfUtYb40q0nyPDZmGEdo
u6wpPwWq4ExKBr9nBMVvx/DJ4D80G8Jv/EIUpLSjbM3kbn7yOepE7jk5rGP78i09Z2Hs2vJY4CCj
T3i05mWmOEcB9mv732vrYWdEWjC6GjL+uVyAPwpxJgRuGRTEcOx/+uYX4DSy+VFNqegFZ8PWQzcN
nyXNXno54YZ5K2k6C9JJc1n1TDRc3jngYYBvdtHJRYyK/NB5AHhMd72U9PcZzOB0osb8Ajgj2Y+D
EjVfwKa1AQY4PxaKUEPBzBJZGG0t5Idah15BJp1IBjWtHGPgIES6qSzQzGs7opNbX8BQC5H1fhvG
sUGdumlrqrms0+DrG2bb/q+RmYRdg/oJ2fHOadF6KJbcKbnsZowdynHdQpuwHJ9Vydd1dd7jfyyJ
HEUiEq46+rFLQf/L7eUCUsoK7kK6Fd1muiKM4QiIZAnO2CCwzyOirdVrZl+PtmGeLiKYEdzQJVx/
sI/fQtq84DzBzs0dfGlYoJOpvSbEl+dfB847orUqd+eacWa8DnLAYKVLuTP1hE8fQ1Hd6vt/1crM
masy866a60w6BPv+6VeopgQBI2W7UFpZ6qq/sguf7vpiPYGn2lrc3/zGK0ut8CIPSk+MgzCyQcI+
Y3/tg1cl4EP7oo3WnFukdPu8WlGCzQvpHlZgYbA3iai4awcvOEr6HZK/EtnhXdZj2Q5cUGvEnRuR
D5cc5mw3XxqNeBJavpSTG/rhkUcc+TXKZqs3lNFwqhcuz+Zhnpja02jJbzvLEhnC+VpaLif6yiLi
WjCIdoEQEp4Pli4EnL5Cr/y1ZEypoVb9iQGtt+PFDGVeXXRZRFcxfINIE2Iso/umGVvpdJdH1+1N
4JW1BrAv+vRFj5upSyojmTMoLRv8/CZTtP6Psu27KIVe7ivg9cBJmy5Y0bUbVx+jKXwx+WEQZrEV
E+dafU4NHL9SqPxsCnLYv+nC+jhzWonZXECpO/fjJNExR0qhkahhXUUzOCr4LgzzFnKAktmXXRr+
BkgP1iudPFACVSUc/5hE5kN5VDG5cOeW8xnFrD+ligrZuj/EWpV0ohDcIod5h3degxlGtchfRpdq
zVBuGYFYUJ2QuXfGZHHqee+zlVg98hnfCRicDHhCB/zcoPA9qZfBfjb4jAfIoiYcVGuvNS2uctrI
j4Gw59xOVFpm5ooueUG1JVAvZ3XiC139OK0+fB0ia+0ZIGP/L2Cr9724kUfnVDWJ0APBhjKPJ4i9
nstofgsVJNpUSg0BitA+fMIZtwZZjymFdqujnaNCVRVE72ZcVR/zhXI2GKnV0i4jUQNNOgtAPJaJ
KXzJ0Oqf7Weg0zZHEvgwWYhjhlEursNDZG+FB8RLdAmA120DtpJ2awvQvSR7yNCjl0sfNqS3AlyQ
V94imDhoufLhhn6s0mfQtuXHdHcMuG9nIpUgRIjMU0S8R8CX+Sf+upOq7vP5Ov4jex+Kj2LJfGdq
53iVxeleOLatwdj9N3vZIugt71dPDOMpPhcR/fVIGC3VIunTP7rRIJNKCdRLulRgV0QYzWhtUDK9
5pNje2AoLxAuvI8xTS08UqnzrnB5rOpS8820ilM3SKnL84mOZfXfvLdDYXgW3km80VSNmXlG/p1G
5u77mQA+cva/WZxklTTVNW6H/Y6WQzCFwaKgz7gXDVaszhTGbdZtWasFGmV03Nh7gm0c7B3BGCes
1joGnUBvE9QYQUA1j7+rDL2wsxhsbZE+r0dZcBy0WfC58TT2fk5jh1Tpo99okf1IgOJ2bneuG35R
qzEHxuTqHZsyJSGoRWklAx2XJUIxYsTDq7RJSbPCBAQaj5kWIphT6sAC3OCNcZujCwEcHdU4l3g0
MUS9n5DMujdslv9f0rz2yQhO6pveBdbiO200ZN5KMFDUm6T0N1jTG0cZ6cc5zLnOZZ0Y0JHl3TgM
NoAERpeNWv3mp7yiTSsg5eOKouwx7wRQPtTE2bflIc1KyPG/CQkyPF/qjbhtThxaICnpN3akIhHG
unurUoCtUHeggSMQtkFyh+Hu3PPFJJZQzUsLQy9zEpNyqa51qNQTpm5ekKhxywNUOXi7aFkA6Bvk
Rdlx6uLhoaFyi+msPD8w4v7okt5D0EpCycdYWZIUMzhPBR/LYhpPw4GiOVZdaKLqDB3kcuh/RMbQ
4OXtk6dBQamsJjl6Be5iLMA2qlDvFpp5qp9zZmt+wzAzkaYGD//w+Y0b/AMD29ZCjCb8DGucsUfm
wrtxkAULR9Bx3LrRsuYdfWtcdMjgl0dceTLK15QvITuWUaxT8833ZWxEYJp/a+xxnRNS6kutvu18
khAcdkqbWXy/tr89tG5CARHOGshyEr9bF1jdTd5JKIY4P6RW+rUw15X8sW+OJhnI8VikYXb7rxiu
M8n7/ZndyK9HZ3L7hCEAjntKlCnuY5G0rRNto0GSope3hB+OT2/G5AtUgeYgSy9nAR8E3IEZ0Ldc
ECDFBSbpTS5cFMZUTMIltUq89XTqKOfIFWZJAeDNf54vlF1cOeEL4pjgeONfFW80uzerJJ4Onggn
+jnwjOkNQohMhsfWstkq4WJTc6xf7x0OmOyiIrlXVp4ArWIEvSMUN3UIzQNijfVNlxKfg575SF1W
d7balK1WSkW4F8kAgMDNlrj3ov1xCmOrwC9cTyLBH8mSx8mJ8XE0bsB5FtZgNfdVih9oFCeyuhpb
plyvAt9VJRYh+PKsekJ445Wm/H8jDLaMgl5mSaShNZPqM8H5WO3thdNf+njeBYaZFaYvi593y12r
HZkG5ZH6r2GeLiDCW8C1Oc18AbEFQXURTfelqB6mUtxmoFLvtoHI94z4hoAvDiIioQ6L425iNpsY
J1PtZR+DwY8Qx5Q3ODxt7bZF1yN0NBXZ/2oCwslLbWGpkm7RJWXdwr4QGlKXURQnOvG1iWK32C74
0IQHzA2HwHU/u5wuhHps3M2CUjnEGZXvs9/6tjRo+9nD3gNl/JUt4QmVUoF96pJcbbLHjY9vdOKA
5J1Qi5uUSfpYl3sD8BOiWVO64ux7T6h9Q8Gs6R8HQXLdJbiRM0b5jSo2IYHFd5KIVJz+ppjoygB1
04EhOwWqpoRt3S7B2RRWsFnccBgYaPP0YuwAgtMkgo0aqtrN3t/2rFQ4Z4oH+HRXqmpfWzwfoTgx
v70nvgnIs3GQO6oLANQaQHCBMZAnTxqPMwDsEfARaskVNimLz3K1f/YDDpOtlv4CBdKqONQN6Z3g
n45aNxu53YZen60VbZ/ql5UyQHz/bSaFIMadfTMNC6VDCtSbvhlD1QXdOxHK0jcG27ZrU+XSehyZ
uJl+lQYs1SkIxqlzBt4Cdua7UXsAZT/RZG/ze5vIA/F/4l/djRZpvZWSGlbNvgXyh5MPwfo2/uI4
XaZvTEBzsXbpi+bC9eTrWiAw6brwo2hSnN2AArBg0qOzfA7wSObPGVaYXsVugFehwODyzk6BWpui
/X534/ciSQgHLBSZzMXVWWAZKrM1Dt77Urr1qUbunI7XItX9qgxuO4TBcg6pDOe7NBIQPqMY1Iu4
rbqQwYflRbLmzULEWgCC6MIOyv5cAFx9L44bUdf5miwWtpC92M7vRAf18StzFTaRWfMAmJPMryYX
e0Jhqbs9CbsL/BKFE+BnREVj3b+a5PE0IfFXYaMI2SdL9jcHpS4GbP6BP1byeAq1PxNrPkjeuRX5
gLidaEGDoPq/rBnSeXQ7tk5QRm5Reyie5uDh5Z+3qs68HeTYcd5dfI5rAP2Hfa6fYAzZHZfk3HR+
a6nd/q01+a5Wwd2GmxqTHZMZMheQUYrpZNswyvIKo0q4TzfWTVDInDoEo3cIfN+D25jROI9jvB9R
3Kl0u0cCbNj76Rx0/+lC1VqQraTiWlq1SyIn6jDjzh3scaVk2n/xjOzpd85GEsHo2JHH49Ha8aZb
mXYdD3qU/kN2x3CNeT+6Zp//pPLlEeW2ijcHiYudKWLa4JEQrtmiHrbuwwsbpC+tLdj9O41RaUh7
RwZ8tEGCA0aeH7P6nk7bBdEIiikAi+oTPGpHvWSVm+rKrxOaYscTg8NVdPLuJXZvXYEpei6tnN+t
WBIQhQJqvdA70BIKjTbC8fjX7fHx0Ydrginb1C2qKE8OIiaaPPBQ+EDi8LE43hSkcooAtDqV5GUj
tVLl5vg1XqbccLSup4T8u0tY1erdjRx0mum3C28APQip7srNcJLG4cwCWgIJwqW6UYTNBZ6ECoCF
oiYUXIDLtaUHlQ9cqpABSVIcqgwOetJ3LQMwUYyarVDrkbnTANg9W1H8qZv9JDTPmHdGWTVDw7Q0
UGWEKizCF/oKsviqn1tysnYY5Z4hpy1mINuO9uj8L5YW9CAs9Dagt5pf98QlHiTSQw3TYfVYF3ej
d1yiqto3gO2o9LnnaISF4+RxmBLESpomN8bLU8h6dsJlnHHFrFpgA2gEJ3xBmkUYyW1T84pxvwxr
Cf7rcu0rVP26h98j6mp7aicS8mh+ecSHcjwl0D1XXd5d2JchbkucFvYydRovsnc1zYiK9E7frABC
iaI6lwRGLj3wRTWceY+rqCwaGA4V381nQu2zYJQ9r8/d4+QJVoED2r0Ju/43cznOEKaN2h8VTc9X
lLmmL0ejJRlef8Dr49oaZKOtBspRWWB9EAn/9oBEKBmUCYLJQ1T0ymg/crBrR6+dog0QGpcoBujc
v0I080sbH13egHqv799+tvOlBlnbYaJH0G3boFz0rAijqMt/6o8/mFHOkln+XtlaQZImglpx1rrh
fMxBgm55N1QkoBOrhwNkmo9zroW5ztjBq/HN+I+5ojWVDeZNOOVAgh++nSo7/BQ1LcYO9VA0PxfI
DWb+eLF0kx+UQqMFwINYStYAfFaSQdZQ703EjoKSkUBZ/n268D+OzkzSocZM7cxa6bTBo3DeDcVN
qwaLBIrgt1xXrcMsxwqJAJPFr1f8bB93Al4GktjQoGxb+IcXMe4KSyuivJfmMEzDXOYRqvkOnI2t
Wg4LCf2Xn6kLrDR+bNBRRW7+HVNEpyxgqo3PNbK97BCH6a4NtpBGHu9JLKpTYOrdmaxOPVfKgW9H
F0rVszV/LHO6W5MtK1SAW/oW+Q/PYu22e28L53l7454fKMhMt0vXyFIeyVTWiQnXcadNrgulVxUL
WTU0/s66mY980A3yo4RlB0oJXDLu6jg6fpTecXcr1sw60ZXvGC8LT0tA2+avynDS0Gs/mmDhOhBE
iZaTkSSVy7sMyjbye8ff93jaSLIfugYKqsGIwijK7WgXevqcfjaqz2F1kk4epKHDA7u3USjYHDuA
yx+GU4Oo94TNLwTJ1sLe47uql5wTfUNHUgVQpmIFLqXn7a8wJLVaRjQWcYMRAmLCSPsPMYYHk4+7
fWfrH69FwJWYbYcCkjKJJ+ncZ4FsY7xsuiCwAAmyAh4pNzBruEOcIQ/0QlaEsy3ZwJXmux2Qfmbz
QheRUK90/MyZeEFScORM+vXWVsVWAZKL77Q4gHLCwNEpeV9urMcYuhSd4NI36z9LrZzthfa5JxQq
I4ieYzi2ZosafeFvEgDyVrUFfuO8jhf6PL4rlDcAH0WTfTKb3qwZizZddvHzRsY0Ffb5gIGLrvuq
jrMUb/USqDhzamwyoZNZR3jlY8192PpFBrYfGQALZF3jNJJyqzVTdBofCjL/gidRx9v50vZlXlmj
VZh0Gz2tx0PvGDbOwVA/Kcdo+qMcuMRmx9aevuCeP5dYCJua5TBywZtWL1Ku86GDbohr/2MvRrRO
bqLw9G2TDnacfE48wzTKC4TRgtMhKP4iarC2c022VX13WA9f0XoVXebKlws+hHbRa1HLe62PZCYY
hFDMeH3VtliB0hX6uC+8NannjK8TRToSQDo0VRiniqIYWKPx4fq4EEVQn/falkkTvCrnSJhmjooJ
FOgY0RNlw90xzwTWAxRYz7kdteFFb+Hp/R+6e+Ad1Lo5vLuYWgMwH+GoBfRzhj9PmyhC7oUMI0Hh
5nFKOfzsa6QKo85qajvnL4jQBFJHev9GaSfIE2x+7+QnRj/Dkpese5FVdnhUbuCo2RezpcFXY1Sb
icTGJE39s5rJAHGji7/GoPpbNej+8Uu95nhQkJFLE5bmcxcnaquJSj4rt+vufVVnDAo4S0A4rhP6
ZamSFQVe98veUiqz+YiluCl/Xmllj2nNM8RG/p9+rEJA6eBHql2UNpMkAj88vYcD/vNt/eR1Kgg7
GJQ7q8pFvCWkfxH0/AC4l9np8SWHUYxzF5XOWSBqbFG1Y9HfMorQjYbMnmA268D/u6Vm96NpUZvA
OKvq0t+at7hPe5X3H8SMncpAcxVFTDLxbLLdHakl09xJj8G8yO/QHn4E6jC4tkJ7W/LkHgGdeGKH
CmX2vK/Og/r3IjtJzYQO64DkgJALXf+/EZJE79F0xLHetEF4ONQs4pDol5MdmE2q1CmFVFFZ8vBU
G5QmGkE2g90LBGRNIGqm5ekPl/XLknD4QdQmq3MrCuDipMJwRLItgBviknopbUglgDwiilOvjCwR
Ki33x5LrKaddBf0iGnXEJQI6byRZfq+oGbl9e1LpCdjwys/MjQVchGgDGX2oQuMJPKzrcjgesNsV
OSK45Q/7Me9NFdIFOkmr+alF4I5pFTVF0fPf3t0yYqes+2Na7yZienR7GAFWJCdecIYAA1Xqy8Io
NoKRM9Us8nco4qWGfyWADGCNeU9xI7J6wP0K9PqDpgfyd67J98MefWmubEfd9bWSr4FomUMJY5Vh
hWhze2NgDzRZBfUIU/FF/cXMCSMgnU8ez6JX3AjVH9Hh/zaGd3emKPHHS1nusWIrqexFe+bZSza1
nPxBGqdG24q+mMkayK7kuKMxe9dasAwfx/mKAZPE28esfSv8GyYigGNksegzrlHEziPqxdm1Nl7i
XoxvpCp/XkNOT6FH5HIeH7B/4JVTaWM+r8v5hR+mn1rrke/9J1ib/r34aF59KEIgW4XYB+5rmimo
4hfkghWmRejn2Nm+vp/msELSW6CqVu/+OeIRacFZ0ACdgR8VFLZplYSZC0a0kpwOGZJXI6C9ntxf
p1ML7nwXm/MOgmagmyvTEnWL5/gBPxU5ni2BSOfHgQjoAgI1SC3alWbQo0PEjLVOqbrVrDrY8BDR
yw/TdJjaZFg8KbTSbcOPmSs7UkPdNxIe5ZTKL6H4MhYLzCJ+s0R+mJYDLtYUx9EL82OejRGTTVbn
1IsLfdnV69nJgHJQrPzVoPE2xfrNtMuwXKSZb3GPty+rHzEXjsuDqeVzA5vIbib5vaQ8/e5lr/0K
swI0+dbf3PwuoF5hdBknN3GRgcCKxobynQhqBqMlJEwcM2Fpm9iRS3c+hyohyAAHr9Aohj5MnJ5K
07i+l46znhQTsRlk5xWyK9nr6ukw7V5+Yret5KWls/JO44WcYaXDl/7SqEv+EscSvQE+qV9cQ1Al
CTmEZiA7FMJ7rxworJphZWntH2DJWnQ5j867XTUyoXxhniC0/8OwCmsmBK9Np0bu3JqIiprhbsZm
nI4APfLVHst8tOyvnWzCsfjLdtDa2Nq1D/cEjN1rrnJFRdEfYW0M2v6gbxh0fTKnxcmuec5Zzd7X
3ocg7YS4Xt3RTzejxwniVFfvh5dHtbOIhyBSXQXPPJbxqjdclELB558XR0Q/U4T11EOvTO+q8exH
iX/mgiMo5i9iJKCUplRkn6XlV2vNTem78wZBwX2QbfpGETrz4Y74PsgnblUvInt72GAQWs/oniaO
EbitSfSHMqsb28nQsEMGhDoFYxBPtk8khbLc3a9QYz4wD3pT+2FrL4E1lsBKweuS6pKtjRsdIM+1
dQR0Uf5csWoT+PTsGgtir1yxFFoFK1aGHrq0kPWV9taPa3O7LFYZIT39kfRatBbw4c/TP+MsF92y
XdmV3vpqoadHL4kKvVZVwHzgnyTLkvbsHyvEwsEfVGQ2Xa9f1/GfhFjWpTxnYZeHYv9ZAV5nCXYf
dXP/MUNJ61A/stihsj5SeUIbPVnUBMpGvSMm0U5EjS9OTDJErTAqlfieZg2jlrCKSePblJKDjtor
au3jWR37BdR3qNaHr2PCzEZM4u9rp5LBUrQb+KHLZDbt/bqtDH4/kbJUteWo8tPVUEw5rNUGryRb
kzBdPNuyWHb62ZUfAYlVEuiWifWpYCV6v9wia8HSfg8obBlShtl9CBP4SHWSnV0M8BEfFjFNKAAQ
Co07w366DEJQbuUxioPYmE5+ZUg7T1KbC1XtUwbyWwYZMOILfUoi/D814nxs7sMco1ohvjxLMd4s
6KYl4fe9B31ueMXrlGN0/BbtiAuC58Gn2xpATGYR0f9hbv6SlJk6XRkF/7E18aHrP+Z2goyKS2T+
YLWZP88MMXK8fQ829UcqSp1/JZBpLMoq+Dy7xlZgMcV91cKyhJYmzOzjWzg6BKDyHlOuTowZSpg4
Qi++4/1v3aErtlgxwRU/hJpIImHpVcAmVABXWMwDEyvUfD8h5VvMuC39ti+8JwKZkeDLc3gwI9rj
uM5OiOqug32T4aprvpEt07hoUAilNmS3gxs3DRzQBVzuHa2wzdjmxbjzpipQpXDXV0g1N9dNA8P3
OtNSTqIO2vQATvwXEXBjU1BsXLEypZGIN3n6UusRKTMiBGqoBkCMLxBZVd4v4uahXpkqQXH/vEXo
D+K5xr1/U+Pnj+Iglwo3WIlQrEowkFhbU5qQOunq3IbVT8qCW2KD0UgC12UqM8MkHn+6t2Fy0myN
mSDeEN3p+WNngk/hhGvDDOe6Nlx7CCsSqbuI7CPLKxUcN84LLs92RcXlb8YZBe3ASh/M1ujrZwX3
PFZ3mXj97Kz9jzEtLa2zTDpYO4ilCeYwrxqX9vRMekdyUa8yRt5eRmw+ydtkyCZKvOlANUfX/04R
36dIQuDExMbNpCBMGpSSRNBJOPOW+bXuVG/yo9luHLHIauh7YtrcofTGsQ/jYXCnmmYHGAaxPj+l
x7amen8rwJN2NAfTIDg31IFdl2BtWifhb+10T4VSVdt6CzhbBgNBXiZvfE1nv1MWyJ0DQW4u4kn5
NXrYrMT2Umf0PeaPeGvniSrnKa1viB9Fy/1EUx3UzipR+6ssZwqlfLk3YxsjehGKyfrTS6XouPY3
0DE8rIrkaq21dUDFbwvA8zQOKggtCk/OxLpmwGsF7HDZyYCpNaKk4j/fjYEZVLx8yPK8w8LJOm7q
oFJfJS027V3D/GAgreTVkHEAh3IZkczWRr97a4PjIlc6xvMFqIjw3q+FiY4/YJD9XQGFSh6q+3/8
ITtyB+QuTrqBWDCpVEDFt7nYLtQ2uZTBL2qjs8s12lQ/xnTaSeqCEMPIUmJ2wXxDIOuyQ7QUVnIO
SQavRM+B4vxilvhS3DvByk8ygz9xT+UeTQbowXOHWISpgS5zJzS/ToWJFi+w5RAlfHez/RoUsyxc
85as5nuhkPnGoBmcGAKSCpA2lnOSxzCFeZOTiOv0QMpun2VlJB+FGVDAvHaB6sKq8hcVxmfVvyLW
q6KxaIY6ErBvxCh9MV/7COjCgowhV2W2hZYw82RMQd59P772xuW7NsdIhhiHnieL4/4DgvB+obGt
kFGpAihuaNP2wv0PQ8ilurCzPirwOJsC3oMh+fu+7/jkwHvt8VrvcZrpJI3QMZORnVg0RyKtHTVc
JQdveXlQaStE1N+5u4lw3zFjB+8jrCKAAP0F6fxNg1RNH1b8cXEECYl3wk5NodYBeLiH+0sIkv/E
fjSBgexfmRCZht/9M4/Cp1ycMcjJu5+8b+hdanIAXXQfM6RSoG2EZ/HAqOZdHkyK5mzQRPUrqhJz
60v8vFE/0Vqxdsnp/csRoMVgmMptXmTODDEHUhHTbZIwcKVKmSZQdWOofAGPTbI+VDN3WrBKep5C
4YHgiXl2JDCZbriz3TC6MGW2wmbrfETENPKedPKwonhEshSR8NBnYewqQoZGogmB0gHdVJB1iieo
cY+UqTmMiTHLkAgdayOCfi5fIiKvbtWTMUAvUOzIQA7+qWfQ3gW9xv8W28rs4x5771UhKsl0hjX7
hGQl0r1uL7QGckNZCNafaqXIXAvMMkl9BTG5q4R7pleVpd0/fPdTDQSt7eZGk/Im4U/iuIhgJajI
x/BsIkck112D0eJbyLB0FDQ3cBhhszQG019Mm/Uw6JSddqH6y7dGnRSGps8uvyMAoQFsG66uLbQ+
I5LJ3yZbxjXFD3C0+oGb7WZMsaPPegz96Kx7GLV3Tcgx4VoEdE5WIa0wUEFPSEMA6c/6SUa7YuxG
LAdXrkl4O4mIQ8n7L2Vx6d39fsg4+p3dWy/f93RTRQRiIZZtePfcDJezQhakLLqS6te9i6VyBBjg
eFODjGwL4ZuZPFTSZ/Y+rK2fv66yRHxDzHpRfZgInhq2CBPmWJIAHfu2Vjcbdsv5l05Ld47x/sV7
6xG+R/0mhSCtLrd3ud6rU9IBBjKYkH2TaXL0CqjiV7Xp2NbjU2o2iyvNTw7RL8gaDGl0ojhNhvUk
Tdv7XoxkGnn4odKvetjS76960y4cOU+XFpW/yXJfFakybOjziM4JfJ93Ve51g2u1+B5f9Ua1EPti
lSfaLbtr19cmrePZbjHWayiNxT/0toz0Qp9tlTNxbGOltRZYWiPP6DEpIl1c2ndmhMjyTo86pTNg
7u+bIQ9YZB9IXiXzAddeHy3sl3Zur5ymSgP/CUDdWXK4ORlCWAN9++/i+7lXcXzU20kwcdPrIOgI
mnkzHmezekIqiXkBs3BRgC9f+MYnqbjpxaSHG2ES3pHA6tQF1g3eqr75pdM6l5Z7gJYbCPS1ZmDC
uht+vyy8NjScAcPb+TaGBQU4RJ4wv0tptuGsFd4ZouUrByqpK18m0laGgAwc+GCMRwO2538tXmWe
Dk7XizJtEH20/yTJgmaMj4kdLunJDgBa+z2JnBaZw/XsVZH+AEty6n2gOY65JBpv1jgTQFNx0kya
VGLJmuAVRZhdXrC9jSHn/4qL2uaECumITo680MKyibdpRv8z0Dwr+2KrzHkKxkq3tEsLo//GPI/Q
m3knlyfr8KaPVhARhoX8Iusxzt2wWexWF35zx/Kp8p9gxY+nwg+nqRGlFOba5J4QxfXqbRjhWQCG
HVcuzI0rBZ082NL0hAxkgupcV9akcL04KfRPrG+BR36YrwWS47aUx9+NWaDb7EAtij7o0IwhQSrd
kT1K2hcDx4vg+e2dyf7b51lnCJkC8sfFnwFa0EYms51k7ComyPWINxBYRyHFJDHOuUAvCwC8NmJQ
GHSQnk9MxdsE8FtaL37WFge91dur4wwsq4vsuX465pxAyQOE92n75CBWFY/Fjq/5H1Q7LUb23K5o
mIAHNobEqOHRnaONETauS+TxrY0rOQi+CXRJgGDDHzxZdPIs8KlYiAbRGMYvL8ZhWItUYOHUwm4L
1egxBhuj2DPLDESsPEErzeb+XaQPnEfYJow1HqqZaiZYPT3xJnMHe1G7F28rwOfwslmwupomJjAX
nWgZSRRS8WwK093qys7xIlzaW9fgEkxNgttLjbAGnEmemik7gTMouwp2eVpiIXgGiOZ5BNAFU0LI
A0szpV9vr+khn443cOushpf1sY0R66iFu4PAY7aCLpLAXqPujhJEGJFcRpu/EIoS71WhdNqe4YZU
rJd/vJgkIUwlT4MrGU/k5pT964j5YNKrHZ0mRsur13lVJ+e+4r9FTbIPYEKenR9O8P4IZe/kkKX9
cOo6FntgqE/jHBt/d8Vgv7R9ThBoyYQ7Co55aEtEiLt4XnUaR2eK2guWKz8Di6bdQBkUfiGew20P
E1beYnavzZ0Q70IJHsu0ehxeJ6TiNbBDNCbiFkupc57WWCUXaovffq2G61oSwKJ0lyxrYTiuFD+G
NjjKyx3hKBtBlv3n3Q1YiWeMwApLUEntOtXCiBV9d58En9oum7ES3S6gV0xjM3ZzU4SCkhtuBTl4
IpBIpfu8E63Dnp6/B1o+GHpb7DJaJeGjQrz8q9e1OphYiz5GbwI4sc3Qm6QGvicJUwClhIKJ9Oy+
wfyPzj9XflEzhMN3Tgkd2avKXiSj2PxUq1Z/WvEr/7rWWmUiRYwNXY9XRK1yOcrfvQFZxbsn3ESZ
rt2+rwLBz1PhzB4QfcA2mSExAqRIy9ywMzEMH4HE08I9XdJJpU2p1E1/LwwpTiEDFsVcaFFcl78H
C1qEiv0ObBF9T499nF/gKlRdARciKM/jnK8fUrerF62JmzGmi9TDz6/8yunF4HBPiwk5C6GIln47
iJwNpE6+VBaFTJZ5xARZsZ3QG58eK7rZ6z7z5uEqk38xUmxt6hXIj8u37Mfa14dZj+PUi//y1z93
3pGu0yqe57bnetvG06GpwcvZDAZceH25m+n6LutqWTLjB9fL5s6g+6e5eVuKRPP6jb3woMbNai8d
298hmEDfLsdev0kihCg0ixRZyGPx7+kgNmxXmtpC/SAdBFzttX0xsvicQWtK1x0gz2Y6onAaztrr
CFZbBXS1BFBi0zxlcUOMSJqLWSzYOWg+1HSAnkyznZvxkDbj7fmCgXxUTsUffiz9/+FZvzhtoekf
12Yw3HOfv+EBRmx28atAGvEEenVnF+RCobaNEq/PfmhhIXxQL0GsR7K9QfFfjiwSPhye4fysk4V3
iHo21tWIFKd2Bj5mdgcnIAblbAHmZVgKDvcAfPOEL5IqFVdaVRUVFlpew8e/J2G1GYrR1i3uAeUj
IHc0GQJ8cy9rmZ18nbtKBzoCc4cS9MzsIe/9vWleB83R5dnKqZOaRvS1Amx18W0GLbT7bH6rqCvr
qkClc92hh1pU83T2nKDFC2Xng+GNNwQyKi6GrWuN3afOJtHk92YzruaaJYXca8ot5H667+xQRuHb
EuH6HbhhJQY8hnZqHATdNiv/d9tqCDS3Dnn8ifVxurl9ocaGEzVkJ5ozsSKiihE9YkrIMwEePBGq
LmJSjDsgGCrtKBU5IZEFZLwsX5vyrQXTninQjIdt6kSCWGXdfNHbyMPWkhurhQHzUzvDwwHA8BDK
0f54/+ykSv/WOUHZF41fve6ADkpUU82PWsieqb1C9Sa3psEU/6klHlUcC4Bt7Et/UxShhexDwtMw
VwfF6L1L1Q3cCGqks16RozysUjfO9uPxqigqxMWka+xCQRU19i6zFDNsbJMD3D0aVYufnlD6GVgK
venCXYjJKrWPDupQUyhEnBgE73He2Ex1KKhdcCfXd2qcQ1uIb75XlBmvLC8KNTpZKXYmNd5dmO5v
zI7HWuGtPFkkuWGgSG5vYKkXHHUQHoVHnUAz6/PUB0mmuBQN3Us3pNMOGsDxRxu0Z/acvo2Mwog0
D4Uc46kvJSseKgTjdDOocBHqyhqUzLgQHcPZdFlrCarwTyunAX0mEzvVvasu2uxFcJO0IlU0okW8
nNdfJTEzCYYHLhsvtf/I7+ZttNL2DAwHWKSJhqHRyFm6sP/0FroB6/rVnwxEDf23WonoH98/aYsd
GcGYUAGLjCoFi2VO8rG3wO3LlqDeXNIntyu75r2A/jKEr7PCwPUwc2m3aHvtVOtDBiiU2cNGqZbp
CmqzcplmKRdIBzq5vf7rig9eN2tDm6O5HI1r+q6g24hu/uh+AF/cgRmzmB+1Be/58FxWAJ1lKvqO
UHW/i9SItIFSY/SPJwsWzUE3nLAgOr5DVROh5OoE14EUfY9gz660XpAvl74TxAzT32w2B2j6ntrK
NyiQjpaauM8R452Fkt140pmq9nZCWzd4eI7Vk5VVUjXb2HXgJkfvZOJ1buKQssh15TMRgNrfIYU+
BrfJ1XKiqvsiitH70nu8pMpLzC2eegEiv6nWPWI6QaqAiO+CTMNCsFd55pSRo5Bx0Hz8AfYYhHz5
nVwu2s+lk2BGqFbWDBxKrqykFeDKL3g/dZpJ6+mNM2QnpxpMFOhLGM6orDk0u0etA9gZzbMJwPMi
fkTnWBGA990xxE8ULxRTVFtpCb2gDTG7hwOY9uE90MqfObXF14omtTZXtE5okdK973irzy5CzQrZ
ZaPt/8O9Akl5SCUpJd9o+y8wZ8DGcEGQnV//PfG/KpoXIyXaa+9fBOzADE/nyWXRNo1s00Bg6lPH
m/CPDuR1nx/eZPn6/6qe8kkLanunD4ecZp+kPBqCi+R7544Ph/ZXnAs9mcRLtfyTocRRntqonBzH
bg3wS8WNkZk22Ad/w01YnXMaPz4epOhLk0DElc2UkyfJgp1siU4FYZesFAf9ITRLhZgpA7SztoIX
KcBXNYXfXf5iYpAuZOGNEshERCQX6kA1t1Jqn43KO5qS+t+6sZrXHOamxrH+DV9/gcuqyoRzaSC6
1+CvEDChetCZ08niazOrhwB8GxSeDZYw1cLPOstd5IMBvcvMp7GykY1NXSCEowHjtp5tP0lCTmiF
fDNBI2iLeejsPcVME8TNG2wk7JLZwzfn8S+pNteEQzAQBKw0CZUIUOG6MwFt1yBXQHXXK187297u
K4521WhGZF/GCt+VQvt1KY4kaPCSPhJNQItQEnKBSQ9arPXDEpLPIQj5a5/Fg3I2qcGaie4+yaTy
iRLQuqtqlXeL81kFT9k6HIYo01KbOUdsillfyqHH7s+4xSRkoJzQIk982p01y2Rvjei+nMbJ9p9Y
yShgdgEwR0oJoOHgh4C8yT0I5VK2uAwO0x3P4yUnx5/Y0+xAtF4Mc435aXXfWKzSsLDF7WvEBHLd
S3IMqiO0pJKNviIi93RDtbe9deoSFI32zYkv1RGsgNw+6qChO3wDJ0a4uvFEf6ocLwTEmvSVCD13
TkUDMRju2w1eq9m04quBpvAN1QjViIOFfPvsE3a520saBUM0BYkOWmCAclhS/+OwcnWKj5Rb+N/J
+EUc6Dsw3D+BH+4QQH3FRpTRwXBDNDBSz7MIzZGaw9Qxa0jdL7icblI1TjhTXS/nTyVgaqBq8GN1
1OFOuJa/7RpFVMGnnjdqs6CzI0E/Bsq3xfAenTRhkQjyCj+sPRDgUOXRWZWjgD4uDZ+qm7S5Cu9S
fIjEia12hA88BM2sr1E3UScIj8OO5JLUNdUtwKpja234lDkKiVixKDcGSvuOBuqG7MBf7gkPB8H3
bUKDUP9znmYsuCoqWgPFm1GAcVuubKKWRTaMRuEtHZ318s/REf+xQoq3AYE271JaeojJGjsJtbH8
UZxGPNgGmWM276QROtWbDv88hVm4RVgJ7U2QUgwcrpi6V1y9HJYdNF4N6w9TKtxvaxwh4hIoYU9l
P96t2UjTkgdbX8zEXGeJqK2AYKwZ3ixNFjNnE1ADvcr4+jsqpga2LghXTpVeqzhwBtyaahL5RTRK
9cuwNr2M13Vd005+P5+XqW2V5FnIfaFhjLLX/eRQd6o5UhTbnLNaYZdesDHZ68xAY/1/1znBl3jg
3JOjKDpxIlO6O0ugUVSqwCYt67SaWI+efKLyEOiEE9jQpURg+7EhSJu9KB+aUdAKmuWZVmkdlB8Q
E/okz1GYFTh1l8vwL4xTCxrSgtEVy83UAmExE+zezTG4FJay1/MzVXcpDbriK4kAcDSNiuiYyrj2
DEyH0ApYQCyO+87iG4wrOkqriFKmOxhEo8fc68gfAOtH+qvcimVXvC+cJzZBSRA9INlDP5UXc8Wf
/6l+d2uLsnXavIE90Pz+CkGQdFBWdHjeg6lNfApNuA9qEmIo0k6zpuMLmoyPU7P4I+XGGyTD2NCY
yA2gYgP7hynWSSht9dqxBh291lFYaSnMA5uN3RneLc4yUuL3LDZgT5N43qHXn3Vs6JD4ue4s5ZU/
5sCGQSLbI9sEbrYKghklrGTGjQKYoHvKk5BwHdIGAiZkxEo13ykPYDS1iG/3Ga9fv9xqcdYObKvH
TjX1FVL19P6H1tVdV2mDT1K1B9ugjV8y9GNvdkCO8CBzDpnVMSSXo4NI1YsuPRpXoT9dYXZdl4Px
p+vSCnrtLddmI3WSt//1bHPKCpGomdc5SjkOEmwFuvDjMfCLsdgLYXb9cmyD82iYXOu7u/Blhyyc
3eNqGVDISGYwOv7ZvgOzSBs6ImVl8oQtXRNXDJFNB4J+0kJECHsd6B3KF2D9FPPWZxBsgEP417J9
P88lC+femWjLU6JWqQKHcp2a9zpDJz16a5COHESyZCnMX9C3jZNNzqQXKo8WBrnNr1c9PZI/Wg0M
x1v7t8aS/YougEJ4TMhhhISDd4Hlep9hz0tORiXBVl5mSTt5BD9cwqw1cYXJUMkmQ+9cC2F+lzn1
eOq8wzv8QrSdDbyW8sJVAh3Qt/Rc4SfhlVnCM7NnvlBwAbzjFg3w1SICm8ldg/ZpdIElMToq4Z6v
UbWsIe+Kg5uxPeTQIvUdhE8dfYXX4tNsQFBin1Ccod5EoE6+MscyiKlvAwW4ZubGjqHQlTxiz2gl
AphObRKPh4hkTA4z0i0I1fEjkXzTzeS+ZvogOc5uxMBOPxMHOXsnM0sGo0pA5R1CWF9BeKTBtAju
i+VoK6o08Fk9Dhi+aFmczZAWh51hcyVM1RJVBNMYr2B35GrwU3AT8Sde8nMJi5L+yboNjFcCHhT1
QDSzMuVC+fHhQWu4lUCpGpH2asJTdARFZQzHQpFIbOtNnH7Vv0v6FU+mJRNFkQdf86zLSiFREgP+
y0ZZGQCrI02ey8wM8l8iM/Da4txL2GOZfs8QoYhR3d75q7Cghlm0O+sYpYhgvwETcb7Cll5fPdW6
bdX39bi/qWLIwHxGWshRwoXUovauz0nf3y+innasERvLm4ZWJKs3hUTp4GhcGSKfoU4isl94h2N2
/qFflhXycdciEcaDvv/KYA559784u7lwsLB2PmRD97nK1gJ/O5U0+dwVxFJk4ZZ85IytFLEX0kLZ
uRzuHPpKaRZHUafBaRx6w0uhpFZlGyzqRYJeymq75xr1WCpXktsTbWrzvzqRV9YUahR5TBhNeXwQ
ksVDQ8LkdC6aa/pFril7iOWwDKVYz+KAPk+ULyQd10ftSQN3iXvcnhyUNBspVK8V/V2/JWdtGNPD
otQd8cI2b2clwcLsX8weyfHa4CNyQyANfKCdl4LakPocwyjf9+TRRs7SMKwYx10zIgenlgLXAJEz
wTnd6+xkkiOkCG4qvmV+orBX2h7bBE9odK8w8BcTC2L0ampOqkOPOV8EgAyzO0BZgh3ufPGVZMof
wSBXeZc6vu1VF5bSnhYbQp1m66HPqvO5AdcV2srhvBFXb2RZijQqDXF/jUjGkz88fYj/lNYJImCt
eluMmfp4LQFCggkQMvdPkdEnbEkSutTXb1/8PCBY73x098RHOMp6spWVRzVW8dy+DFFyb9RcQu68
tuDC7yea4mkkPw2mzJuWLB6IjsfNlHtd6tMtygx5Z6pkvDxysPMlIyPvcCC/0JWS0xI0p5+YzKRU
n3CkKJi7xXdi/uYdEPd3F/Q3iZ3i3fb/rntV+7T1c15KE/+E4mdlAqK13VcNzBrHghtISkwiRPf+
AQcOL/ZJASYOb++4xLUSibJcKPKqH1MU9oQ/yptG6y2fyU55AuFPQdmRnhKdpkcCvmSceYjl7JsH
sDlWm6itfETOVSIN64LL4iFodO+CV8j+7aBP1cpnCfwS3T+dsGw3Vxv00E+93UojVS6nIOvP2o5y
EGQpxWCwA047hJNqTkikJSv50qaYu3p46Spo3mAvOwRJLOnPRx4e5VOc2PrOrRZBKD1aHWoIhkbw
tGN6zuCI34eim+xBKKtzQ3ml8IIZ5pBZqeQqo/PeiROABXPNbgiU+paZRKgryuyu+tmpM/tpo/Kq
7sZHJ+IAn6aLZ4TzmCccAWAhsV9jPdMgvNLmUBMzN2dZMGmS7wcw0zAgkcCkHV7qbq0FE6gq9dmg
kL9YLaAoi4SwJREOpH6XRQoajtv978zQsz7KhhKNIS5cNH0Yjqm1pkqTnOz25INoQJylcNkJmEeO
vvUXSDXYNSSiB/pyj3xu4/zPwAesnMHcLhkW6uGPqaX//dNUOrwYOW7odNk0KQqO+Ajrz/90wdfr
GlgnooO0OfPKK6FmrYfL0fCcXLKC3qpq+ulnigQ/dOJUNwA/bxok+K7yI47ipsSFQCU85QjwxKyP
Y3mvVDuZvRVxg7UzNRRbM7nwnz/3SCv7x+4IdAuaDFlbX7gA5WUs1sTD5xTDK5Vsnnz0xSZFtutJ
bWU9ptiBf6tEt+GdR9FWf9JePuCJCAufSrzhoyZIwPl7QnradnSr0UfsAmayjbDgPWogGR7Jd35H
AxS7xoKgQwxcsS7APwZ2qUZbhZDk1FWBGZkuAHKKTLq0gPDukyuWh8Q3o7Zcc3OOmuNlRvwwQ+TA
3TXooY9oeVdY/SjXQ0NfuDGDPryGiytIFfmHaJrYP2n89dxN/cvtcYDaLQBZMBqp5bnWc+/h3TPI
Efp2o5L9X/HiJi7bWt4RsXzjyZsdQ9onSZOAYii31Z6c8ukl7IeYwnJpjD4E7IffhqvoMxKjfWAs
DgwExZm1L4KcPC1WP1n5mplgOXi+7v8FEtuGV8oEXNRpyDKK3BpXiVdfZ6ycGwtrpEO9GNFJe4Re
KMJXiIafWlXyIcbkqP4rJ1dCLlC2UKx78dl9FKUhpX5vyRwTNysdU+w0oR35Xt7rc+hCe/Y6Ibm+
q6Z2GrZdxXAfKR59Z1HkpSiL2uNJC+6bg2Y2ybt8/X7AoSuKKnOJKADFKzRWDFNo1/bw/Fx7qDMO
vhqC6A51k1P/tZQwqkKfxREcYosu8o2wLlXb4+YyzyGtB6zQm3QBHllnoA1bXcP4IdHK0AUoKzTd
dFkOa8JWOvjTc/HRp1KSFukrMuUqIP6ww9UQBPj9f1biUkVPAVG/qWefeONX3wVZun29E0NOqwFQ
F7n4LJDCwVu72ANRlIsnfj47xqkqjzyNZyRft149S04osAy7boUz8w2c2X1SyxpbbwqPicpMnXNp
7MLea1aU2Jzf0YJbIchoJ+ZUzHv0XYmnmEYq2RTuSLIU2y+nAHTtPtEySCQwTmpB1fErtzRmkzux
P0HyXaMqNTJwm05FPbBma28bVNIU+iGNriA9Rbm4O+78HY9vsuTdauAq43C4KuxXnHGCGFZIwOnM
5+o5giW98V/zVSYJv3WZJ8Kqzx+NH9wXqYW/tA3Frp0LEcpn2i4+zqvGXri9bR1RkPmD9BtzkhMa
ceIAByzjqTJN0wn/oRLpYNDrUQdczw5ryYs7s9dCvgjTo2oXuzIrmUULp9DsOLHRnoH81BOHCFbk
f6u7Z93Ywp+gty4bWtPhXvUhDCC1EPOUT7Msk29o8HGNddINsd/ZL8MS2zUD0Ts316ShhX5OlJOn
/MvLrKvzM27/bbPmG5e+Aln6N/dFo+R4aFxTA5zumuhb+kt0xASDa5x7CcwS1CxtNjeXT7X9qrRk
qOW+u9izgFn/8YEfcrUeczYfvLAMw6amR+z/67+ohn0MSoTZcLMl6uKpWVMWw/6BY9PJ1LY0V+lr
A1XOnsJV0xvq73Yik0AVXulYtkXzFJp4a966YHJSBTpydwatFRrY0jOlXTx7MILPo8AtGArJNhXa
+vnbAvAdbWc5dvCE/dhhD0BE/2cnFabn9krNOlEO7dbg+wMtWYJ1+oOGBTriAVnsrHLq9UUnu7Ip
RN0hb701W3n0otSfDXMNpcy5fUSQslILDrwxfMSioCctmpP3DPgVRVpzAlVnPxvKMIhk6iFnwjMb
j80ww8b8vIfsIZGPNAvGBU9St2KyvgUvDwow6yywaRRcVOVrTiKBN69K+ciUYb7eNIJqlUtcV54k
2aSRtH1PEvKbcJ/6E6UcBrXvk28ppg/OUAyYmQErfmh3e3HSL6LMA3rcwjo4E72hgYxvFMosc8Ff
XPGih7WSD2xs9wn7f0h0zyZb6zZBa2TaB0TcFTOOjzxCoz8qD8yvvtOCMyomH51PwGicSljEu/Qa
KQcRzEl2Vnq/LH+3XxaoGkkTj3K5l28kv/aSkOGKdgMUzF/+FpJ1mMrmXSgslZPCVurS2RyZuSSZ
3eyBrPBddpIegzZpySLhK1P50wSC/4Pyr/OGH113Yz6DrE1PGyrcrg0Sfg95fKNS8fZoUmnrRLV4
f7i9vHCMceSxMuRbYYnJxP88Nsc10/I7xJ5mirSE3iWOkCyCjHq+JzjfDcfu+mLbkbd/BZAcsGI+
3GMAdEg3LUpSmJ/T0Gz50OdggJLF/GUx49x5dmMIOMFm5qSian4eo5+jHhgJJChvKKMXuF17PGH1
rzUS2FJGqQMv7ehpenGPQ21Euf82mzAjYCToSJ7SaWDF1/Qnui0hhCSToGkGIz+RYPPUOF+Gj2VW
8HjyiN3pp3Auyvc0z6nn3cLm51SreXmC2283jf1xrf0FAdHk8i5ffMwwVXWXCFwbsVzGqkYu+4zY
Cd0ufDtWytT1TIro4dG6iSJLz/2+/qgwf9oCkwu06ZutxFUvKxaf6cP55vwbbBfHfRxcqRhSMkby
e93RW/fJAVTpzytLACAWy8DXBwhGNYCJejT/zLQUGnnFKWZOvQ4pFIBHG7zlGIPDlGRP9VjQI32S
02Qcho3HEs93qQ9msG6wgNKAZXTig1t4SF4UA62gZmePBxWwFRH+FBqMPE5ITigECWaeyJLa81My
Qd3QbuhTD+xjzw3tTGDzUu429yMh/ABYYaVp/QJgPepjlNuvhabWp1i2yeoXLfzaR2bvY0Udt/En
PJWu6upzajMN5kMWqCFL7XthNfOdPHzICCGKnQZWXfR1kqYLEL7+G5uSM3JBOeNSpkoMnx+pJS50
+j4EBjfA/6ZGS2X1+dp+QLTg3aPyhGyVuaQzGO4HhuqcI9KCLzN5fqIDSANBZMq3wR6M7T3P4+No
g2V03FJ3Xa+igyjPVgvNO1HcGahFp4Chwa/D8khkOJVRli0esNKy/WRMjgCVC22iyaSJAfDouFYo
90dY1lk2RZMvc02qc4sh3VlPsjyqW7xDcXzwEpKyZz7r/poGzqcHgcbsW6wUbqd1CFIMw9Rugau5
YnSmij8BTEn5EnYlNrQqnGlzI0Ki4vDcLRso1l1uc3cD7wZ6igPjtZdZSIsJ+iAXKbLnrWV8YjN0
zcDr9T20YF2jtOCUD23tV2WN4IAb/S60wC58/ZMry1uSvV7nWCOtMxFuWC/WGEJErhxTW5O9K28o
IATfDod7VfH1jqIl7eizULQx3kuSOOnItKt3Uyua1KGCAMm2bWrBzvVHZ7kYRoURncVt/pRvmqCA
qQOFtbC08eY9i56nfOnyRGdrP6KKEC0SofjDy8Ig4G15egzbj0K+bUawpYFU1YeL+OChGQctu10k
j59OsmmujGHnp+AFRC534Z9z9IXe2j9QffOvTVERsfap7wljxtQsH43i2OxKq26lWI8ss7jVfM/R
SfbuDdBzowdVnsGCO/hf3EpZpkhP9G+6kNFJHICK6Bm7/HhiBc7SZC5A5cE8iPsE2F4gCeBrw2tm
ATqporaUbQBbmRolprSYCc9nzgMRh8a/BUNCci/APtZojiaLmpCbOq6Cf5Ls6JlxKN34B9ETYJpV
/lQwdS8o9y39HEhYi2WcGNBFUaYfmwZYF2Z2KVkSJz+c5ONNAABVpgWlPM2tAJJ6tS8RPxITeSsR
ZWuJxNx5GGsdSpHBUqrqsv+vwvjAyAe9tuuk7ZX7X3akHv37rxv/rnA+LkUgH1HfrahnwgEsEdb+
qOzL/cbe4SDFj4RWtNakPgWlcUEuaOj39wl6pESpMiQYwgyoXx6gR0K/lyR9WlOe71itw/KI6vnR
qaPEVOKp4P+1cBg7bvpZYE/hs3bVREmDtaj9Te/dby6etwS6r7wx7EomnHlD38CZynYhUhkP28Sh
Sxk9JVmKi5WUeNLCg0FU1lVyekPcKzVw2DFW3SN3Gskq+EwCQOBNzOH7BdIVnnfOT7J9AiW2jRWs
zOmx+r1BJbNfQAYKw0EtAGwsvZNcn4jyNGBdiMOuzwfpRsd+wLy1iIFv8OPNI2IYghmwDCzpEdQz
0CgoZMYvLtTdCE5C3qv6ZtT2icgATZvSB51CU+KmOPwMxb0VU2BOtKU4ojgfTsQl6ACPXpES9UAt
vQVnav5at3LMMUKRL5Q2FIOUPeOnTqLX2Ub4fezTkbdHvYYEjnPS9+1rTIV9G9o50KvUYXAgA5Ba
NXxKjcytFo05RPEteySIcyYAurehwmm6fn9x/HBVx/Z2D7TF2WsseWSl4ltH/8SO0g+bX7fmyIo3
p/vv3rL6RuxwPmwzIp7wjtOtjHVec9BOYB3qKJ10rjR/TgE5DWN/DbEUXOELQoZ9YDp4gcepjrSq
kp4J6TSCQGbExApabe7C4423veNShadcqqL0t6FuavwgK8+E2Sj2+MPQ+EH+eOMQMDsj5iJms1Er
IQs2vR6/ttPbJ7AUrkEFm7gp3oCdeWnpB2ZuWoBThP2dHA3iYkaFgHUi56onI8nkPr/exDX/787F
yXelyCEXucLOrslOFxAu2f6rakpmHxsUB2gPg6WdckGcX2w9hEAYEep6nQz5wxYX15VByhIK2eLa
vyDw3Jk+DGjttneTnC3zEow7RrPLSlelU34P1E0hPENoEYijs98FD+gJMoIOyOF29qCn9oMUUKzy
GrXfZu7TyZASqluXSzTolWxHnnZv2k2BmTseKNHuLUXOtb+7SwRqkO2eaLDS9caHCDXZB43y6oFz
crWf3XTa5w6JVheEOiRb0LYVdDpE83REXmFVuQMCAqOprbegWPno8ksC552D/iZ65CCKGkNzoNF4
q7orBkVPaNdXUVZa2dcgF7IIhMdvvNZjdNHU+lZ4ziz+4fjd0aIF3jiUH9e5C37mMlc1LFMMnvrZ
5ufhYIupCot93Eug/R8lwF9MarVZTTeWILlWjX0KmsenYeHW6w+abVsh4OfBp3j+4EVxG8fOLILD
yubJFt8A5Q0BWMmDeJFSUYUpfj3zo35csxZqnCXMZAGVv4Zcj81VIpLQRIHbxPSkTBIAHtew+DnW
lSaKHrPOrBVNk5AMu/pvXlf+iMY8eKSO+sykBWeozzmZSyxIn1ZCDzzQyS3LgQ6PuBHLj5N59I/I
P78SffInjZR5s0gWFSY+GfMo5GPFPk3cLRVOvBNLmWvfFBEgN6IrucERiyN8sx+tCxY+jry6hoxi
f1yrPeq+gJ+oRYPCNmcysUc/2Cg5BCPUFK0CmhErNSJx8Xbu9Otm22gCQmOpxHzFPqnzdjvR58nh
J2Bs+iKcIawTPlCqoELrxyFfB6fgNnATtLHZpusGLlWLUUR1unJBj/cp6Xt/vxHxgLelL60mVUsS
hDiMHWttwR6O7fiAg3eMkzXFv4d7XRPVxrDgrn7dX/2UMZU7MYqMEXeP+BzCNTNawHpvADPBRQDu
f/I9QRZ4h1mVVzEPWAv1fhsBFnVcRO4Lfl2+TTfslhgHw88kmFVYeAxIvn6C410YLkSUbXL0waV1
ogqnt1S0dlzKfrwIg0us9FhICao0s8ik0drSaWdBgsnnX+6dfSelxLQeMchHaSESir+17yU9ak0J
0ItChar9t8j2+9h0goSLtDlw1jAzPU90nopvSwLWUCxuhPIh4ABuQafmhpnMZmpJK4BF9BZI8per
PGRZ4MGhCeFZJSleTGv46qOhV8t2qm8YZtvUaou2TRBbrMlcXPDBvfDr5e5dfXf4Ugv5tqOkznRk
LwwaWDenZsMHbH4n0jtBxaEloE2N5jLlv8B9qFPf64T4QVVoxHIAU6nAwrzVvMx8PgUjC3m9SnNP
vOIzompNxr8z02sq6GT28fHZ6DR58puxB4uMw8tSzh0OtUyCyoGRMFrv0wQ1NyOyzLWCuRKyCC0v
D1KCr0Q8HmZ4TnI+ZcYvArn0dE8xRX+ZBKlwj9E5oBE8+kT/WS16O/foTsvypvsNfAWoOiVT55ut
kq/+6tY6sxZo0XH6xvC7j8zSiUolp1JgX4B9ptx1u6F2DkjD9Y1xGBxgVQKaCW9ABuOB2UmDHFsx
cW4pwnBiR9/j9wa6rl6pBN+wS/Uz7ToPHhN2WHTac5vwC9OTEPWldYzHcK4KxGQsbZ/popS+UCEl
QfNet7BlSaX119/aF4NucfLsCvvHBboLBQwziibk1EH3JR7OBmubOou2ZN6EQIBS+i05vVq8iGY1
4QqhOYS7HDfZj0RgXRbfUIehLS40W+RXr5s155nxL8ykR6RWb9xLcAWgiyr+Go9tsKcMtsXk20hw
rcN8pI0HvfQP7LSdruE3Pp00a67qXQo2Oi+o+l2p/7F1QLndq5MBUj7ml/I4/kkFTp9NJ6u5aypp
n9p9BbbA8k3wZDqile8AUtQ4lWuP4xtTQ7cuvbVLJSFD86MG2MAaBGxj4dc7vHi6ZaccfmF1QiLU
2Uyn6g4alLSRTq4IoMGmRs2+JGzCkDxxNkGJItPdTMHD5H7J9eiPKxgyiEuPbLzG0dPynPOsiyRL
kWyh94rDB/cV/Nr11KR7kOFRyd2QvBXr3GmfcY9lVDmjw3ASM2a6dpbQGR02BlSx/3oUzu6SsC3v
XrG/3F2pP/AY7cluI02fcDACIpq5igFTGjBsw5WOWyirx7ZXPAX+QNB3+On8BczlPdgT6hxPPv8f
Ese3iYyIUtxJtLOMp8+ZAxYNojplHQM95FMolspSdmXrJKlQpETYIu0DRRua/ojMF+edyD2RKaJx
sK02iewVPKzV1tUd5E+PJ2zVXobRMm+j8cdpXlIw7ae3ohehrsxOOFdWa2F1IXhDv5A8TOq0yeac
bLcpIBGnFsCuxCPShi3E5eAa6InahJC20A4wakLVsiEPlvSCgH87LrhGu78GwiPQA6WOFG14NYoh
ASyFrWVYUxTNYaQ/O7MkiP+Ot2PBTsiXamthmefrD+FQY7UlA8l9nZniW4wm8GW6Y1P5jSxI81vZ
4VIcrvQBXUdyD7W8bYo1+/5cQ7PtyBglXQ1zCEFYKDGqodm80V2XO17Vf8pnEfFoq6ziMOzL6jha
8xsZD+ZI1alv0zd4vuMBY+/kvDVbobMYfIyr/pRx2Jbmnz/a26qJRUpoiTnT5BB+9KP4k4LPCq9/
dMNiKdNW1as3GiHwIlV9ghNeBshEqDt7ffmVGDrQhL0s8nSTQHjzQV4eniq8jUVeIQ6oYOF9IukP
+seEI+ESWxMJqT9lHbWSjq8lzA70RXtYb8ADcDKn4yqs5Fu66ylCKBfYFVNkQABihFPNQRGKJVCY
4IJntaECh40K/O4p2Il+4lP0nCJcsKKFisRdoQ59vI/+P8f+DqWuXYiYWKmaxXQ8gtbEjbS6Adl7
d/Imb3w33m7XQ9fYXH4w8e0PZDPbe1+jkYZ9/ySCbMYt3YUso92vL6yCBS0KS5rqt6x1th9q/cbs
qZSp6tJp3GWTyTKIGkndoHqrtZ2Jd7CkinIYxbnGumWZfOOcA8DCh+COezduWxtkNTQQ/IOA9P/U
mYQyNbh2fVSNzA3Qkvn43w6vhhoUgxUQnG3cCkRoPrIPROlnfzycysZW616xcgVsu5YkQaf/3TRL
2FgJy9wsGLzv3ibffe6ADQSNivRzZAamQ/wF/9U7jdCAjo0ofzb087nay3jJzs5rlwDXrqB50NhI
tUamEJak6mXKmaG/x0edUqzGEKbaERLZcEyORq9ozOL9/Kmt5FgAu8657dRZZRDTXFDHwtwWqz0z
l4rYKj7oryW5iSoSliJzEN7mlKNHX2RMeT6v7n0zZZW2QXYbuCFqXnmPv6VwkMmnbE4WZUS3OHFN
MnMZLhSL1TyoXnzzF2ZOz2fVXiaO/Gg67kO2u1H7zd8cTozsgapDA9eIrtJ8aXoTFeY7pOQ/51cl
6IO533O/UM2suCUhe6xmXajSo8I4UR/3Ti+0RX2e1T40vCP5+JxRV/4w555Z+0TFpXS9YuEhRt94
24IYKMAfYOuLktT9ppwT2UZJz2Wh2fVBkE32MqD4zs3wsgKu/TBSytbXH4sLgFSB8pK+6AGKG7go
TPZH2ofr+e6iB6/M6Sb+uKpI64PIp6wMVpX9WLxR3fO7G3CsCB+mZLRaqBQHtFh9GjNyKSIBSYs5
08vYE56uX5alGUi1VHsJgwohzhP6UBpHFPnXOjyKfps5uugNa3VscJ7+xtpdFsCukuIcF8QUwnSg
PmRXvQZ5JSh/nF0FmuXd/pyyshRs4ZwUhC/2Usj32WhsT+UyF5LpMQP6BPuc25/2T5q8/4u5N32F
IUeyjdZzZyhgrZPrGXec4gae7Eq+q7g63SP+e8mZs5le+kutlIwgPHDenExcIX9YxRqbmXI+CbTS
y2N4B8zq5HswBMCmGJjFOT+F8EoK00aYfqk0+Io5CMes1BP2Ohw7HEv6z1kZ6IpVnqjurkvUpG+a
blkspF2ow4la2PTSSNEozs8LOQnL2lfR29IAYkY2z1UqXtwWbXyTdpFvGHRJk9pso56GYmalAGzH
+t/IdjtyU4GwlYvpe1YFJVvQcBItIICr2ZWtpbUpfUR+Y8HcHYIdtXDIHR2CoxmFYNA6vLs+RLXf
nBFZnQUyEqRxji721ANXZUjxveCRO8Y2P/NfT4vi92jVH0ANcxa0RPP9GcysGEd396eTlvdpsqfR
1vb6L53wMZxG0xmxY5t40WJg0s/m7Mdp/gpqM28pXaYEylfeO4Qg2UpW4mqbcNgEJdVUZWgpeRKp
fOR7pz+eCQtiqvc6/8TfypXfSAqb+ywgmoqaGJ3PPZ8y7g7ZRIFlE81IbClmuths2ojIb7UShp0j
X29nmnOtR2cwJPH0PjDYSi03YJq+srf+z/XVhPep4tOEcfy9JVyCZ9oUDAmFwy/4iMyw/ch0+5QY
tH88bVPQXH/bcpS0pU/3sq5edsTehAqcD6hQPS61xq2Mao0UwgmbSbAbLWMsVKS6V92OTvpkpjxg
0aM4m7FZegyHo1GlGXK+u+jf0MyYGsmpBdP7yjfYBGXzoW0VvHU3e6pESEjbxD81V+aA5IC3e+91
8gbLLMgMMW1gNm5NPwfULA+iM/7cmByfsL3EE1gmzAf6t0plRiZB54eeFQX201UOx8U4WRI/b4ff
y75ijAUT2rZdxlDFgtyUEdgHmItr7tkoS0QDy1SUafozgWs2SLdTE4V0IOejD5be+dM/RqRtLbGr
6G6RxcMmCjn/UDw2wvV7JDcArQUpkyEXGvSMsSmiG5DlBZ15VNir00McUpiSR8UrFBRwQV+u2ns2
K/ypQzsng6paX0qyTM8Iwpa0m1OjMarBNCR7RXZSMTbnzhMGzvaXZvDaUeDvzPq48B5S4wmeqIou
VxxEM2kS8zX4O9jVKKuQKIThLZnFRU9xNTWjlRqaOTz/1npJD4shgVgHnGNLb+n4Sj//a5X2IKTy
6GJCj8ZfOgKsXjjYe9ljXbmrxaY8u/mnkM1DP9trRNhu4sMrO6M1NabHSkXqTUz0olHA6xEjw46y
mZWgFDN3dclDt98N2Sf+Qi7cII7JI2YOPiBDuwNmk1zgQ/H+UETeJD19JZzopslg4wT0ux+zYPvG
ZmgnjO1X6j2tO3flP81UX0JHzdkOjnOjzHLo28kZ5LxrkmnTSvSbrQW69YZF8L8CPioBSdBOHUsY
kLjRqXdik6cR1hrp6M+LVaXtfLRjKdY6frTECD5ZOlKdI2AIbeD+R31CeSi6eMsxH0fhcHWzwbIA
gnS/3nvRUjdpWdY//BOSwbCx0p/V9wbmlwdBD1CbECA4mXGr59R1hdL5II2vuCYr7KlLGmsU5EsF
razXtTEgRo99xpTl+UDuoujf+labA6KSf3/O6JVs9vgyH3QIioPrKOX5I2cb+sOq5cwTNvwHiHUd
IKH5QYuvsgCia+oeJIXYvFLzbtNrE2DsfpCX82ZG71hz/Wdh5oF3r+Ww0Dr/zf9HO7uAUO6CW3Uw
fzF7sTbD7zJbH3W9M5V6RVRD6JSr2gxr5b0fCkyaBTrQv4IDn2JvvJwMzYeyqEtMvxArt1jU2B0a
3KV9zX2zqO36zHPKTZ4VuGRtzqHvc//dcFIcDA+ZSy7LcJItCjUKRRejvqhC8/Lcmj8RPBe4v/1u
52wf7CZAH5g+Cdh98Ueb9Q3jOQUI663S/GrOmQqxxuNqPHKh65iwe9XWxu5IwpDSxAIyVyfE0Zun
xSOGmVirT6fK9LayL/8RIHw6UL6Dgy7lI8PoI/n/xhuQroXRUVTMyoH7IvoklWDdsaQ8hJrbGl5B
95H3kHkvQia2vvKvGWuZEhIkNFIY+lUcGeT+m1uFVVvBuHKuQMvQ0ooA0KkitGs1G47nMnmNw6Yg
6MXhs62dgRSVmbF0ytu20JP/15XKNoFJPEbkg58EXXXNNoyyLR2Wx/dGWzOJaSjiG5SGFS8+N5LO
u4JlcGQs2qz6N1XlIH31rV+5sAYRqQEiGqdxyvgTfDcChgw4EqkI9zUuzMq4kD78aJEy0pXpm5yL
khID/tMjzcxh4GSKAGLO9YdlnA3r++lIfpO/X6DNQmiHQ7uJVWt0b8pY/EZDkkVvFl4uCqXGlTnj
yWw300Kuc6HkwAfm+utbsL4fDWAXUkBUqpCpuacG05Jo9H8lhznNUsfxL9zoqQTLY3CY5FU02e4J
2YjHaXWBkDwOMdwUIBSH13tfuzHp7Am5UMG8LQfdYaMJwdeWnYnNflvMz4s37DwdgDkOKKdWRMcq
R3oeovDHfdGEOFw0XNISLLe5nOePruEbktWQJJO3fSUFmbJBTM5P8MIF5yyBS0Q8qAtP1+hYKVjH
E7+qeDEKnikwVNN5He7mqXt1WSL3Gy7BiMERGSV0FLRs7V1hTUdazsN2L1vf4KnLiP+lb9VvjLdY
teL8nVnphqx3oytz5VeCrlptI+TKbUqON5hYiA5TvGooDh4xaMaMZ3FGUj1bZLL39GGHiM5AvuWB
c7cdWJVvRsd5vuEMo10nbqCGclgEx5T8mRUVPbspr92wtxqeINF3wgzyJVDSi6B2n+HvbxUiR7Xw
R7dPEF1WCOXHatUhwin0SemNHrDH1zapatfynLu9fQKlXvtW8jeH1BQsbYqCXCfA/sPzkhVzqpsi
Y+jm18f9MXddJCYjoSYDWrb7Hh+mZ3ic9ALd4aAdoa8ABQn8mUOO8D9URUeOqA5NMaVTY6RjeXec
Ns9K465WsThyCH/+Z1X0jBHs7P0mpky5JgMe/1sS/JR7I2FuH8mXC324ReJ0MeuR/6o/L3HZrgHu
btB2slVSaYEz6x5hVic+u/sLQMwpq/WLi5oGZ9AsLHiKfffagq1YLz7BZYVzd7DPHaxr7VnLnNS0
hOBV/uT1sR65HSNP30W28axliqs+8LBJHfKtF3zbA1S2JutXi6cAgvN/4Xh1n8O4A6UtMgtx+0Go
VWPO8kKJbcDnv6eiX1T333s3ppgctVLWP4v6B8YsuTU0yP/uN0+JGvHD5fTtgN3EotWFZlEXJTVv
r28vsMA0ItPUugIdX9PEf5LfQqdo+2dFxQ3Sbbq+Ml8OCi0LK0kIZLb+ap7luVMqTFQsCF9B6abm
gm0PGFLb8XYLmjWsEJZh8SoKZGY+++0DyC1AKl1kCTXObae0g8HI3OK7ap78E2Fzu6I0Gy//RHU/
v4BGpWGI8NWCnJw+1oCI/SQi2AyHg4TVp3bd3LLyU2qj4fAxrODSDiM581/mOqDX5utQSm2Q6IaR
maWrFdd9gsADQ9KtSR5ehgCC+4f96RWpm8ube7ugZjHiNgy3Yocpug3VFc2Lt6dQOa2KWRB+yqf4
PYImW4GqSEmt1a51bufZ7cMX3/U7QsbY4q5vKaKXIAE1xJQ3EiRnHD1ZHAe4o0jb0HmCj4coowFf
0+KXDvNcuf78P/Wq0BSfwUikCU7id8myAmTwJmSC2YtvgAxG08cpd3QUMNaKGB3XP90eaJ37w44s
cRKWyN7uPeyXD/9GyyVdkq8mRkiOaxzqFWPywDz5cVraxcWQn7CI6OZnYcC/OYPvS4n0R83QppgF
77d1aXMsFJDoDA1yOd34JOKkppNUZ+fEcZaWXj+bVSZ3ZY0tA4ZOxo91zgXAJfDg5ctwrrKdk3Gg
1ZVkBQ62oVJDS7pwsXaai40oOvqxwTYVqm9Sytlrf6zldiDO+MxkfgevQb44NxZ3zFXl/XaTu/P8
ykxY6dLdI4ghDddDS3IRR/+UnCe/x40oYUxvQWDZqnKfRzROjR21FNI0u/NiX4TWLcwegGAYNCvB
Jroe0DZnDGFtiabtsj5QtsbMPzmfgtcUAXndLoXabEwyy+5MceDpFMs7M8/xsnAMwGvA+yyqKLzO
/tlvw9wAL0gb1O1Faptk+13Cl0jU08kXnLTMWSm/qr86nlkEqovKu2grz4xWRkebCAp0nSt49Ryv
p+ekoPmzRhaTpzUA8EIuuTIB3K8vWZRe1LEto1UcUPc81hkTs1HQUGkbEip9tPXygvaX+ezC/fJL
o47FrUcaTZi26zsRdZuP28n+MFRrEnjSMamN88NF5PQfHfTwXxaDDhUNooAssSjXQlo4ZqQtt+Yp
d4t/URB94nL/1RtGdvWaG08Rm7pO/XjdPZX7YKoXzNlaaBA+pXR3i53RR3U2dtYzdJR/hd+lzpui
ZdQ6GukwAlofhUohvb/Ikl5DBg4I015b+YwKt2kIRK81K8LbDZ0oHJHEUkGWzJzdtO3gWzO2RJr3
7liX8Qij7RcXheBzyeZV5vhjVQh17OE7eMXEglvYvabp+cD3eirMvLRenhriLrcu4z1uW/SjdQcK
YN/NiOXM1AbTLgx1v0OUJcz/wtGSffaysYeK9Ii11X/Wt5IGPtqvBIn0UxKn1FyhZ2KGc1+XCOVa
C2LJASUjDN/WrLr2eVfEfdxNmp1pwQotIVU/+aFYHsLjDpZnWklkSmsOT99IvJsaq9CQvp96eYgU
V6s01vyxDY8+4iW+TYycQCNfZfYtkWBrEnbqSMRakq8+TyZ8mN0RRyIL3hSVDH/Xxe/ZVIc0dokw
dYqJhpr/4kJRQmUmw25YjOAkDSEzXJyXklLYa7pOw+o+SunCR46YWcr7G9BksdMHI5kz9cEE6R04
lN3RnxKNStL6FjPBFFEtKhPbTeIjuwVe3y6+hphrGJM7TgpyKETTwpL01YgHUnpU+KnDKgEogmkv
xBDkPnuhLWHCc2YLG96azrfmYydK0CoRfIwN32AanqwY5Ispf3rxYJywQbnh7sv1DuU8Ss5s1YnW
0kSaHGwU335JabuASJcwFf+Tyscxz7nZmfxzGr43bRC8aDFwdkNI+shHLuJ0UM3/27c9cHzUbrem
ozrFQ1a237cjKu1N1I+KD+fpLar9M7PYF29Zlzpz5lkiGea74xKr+oUo6FbZpiDgSsYV2q+Spzdf
5+tTBQCRosK5xw0+KhGgtgbfPZV8GQbOsQASrqfNyRFgc6kUQVwV++wGRU1x0pnM/jBdkf8Gq5tg
BEg/kh51Y+oUObpPhWGBjs0oM67KAFD6ZH8EW5SlwbJCI2308jpGus9mea1yhjWe/m5bm8lNxGPm
DpR1Lm7BKa75UsV6O5SiXqDYMcnhueO75yhhNt/IE0lMuvUSwyH6zwplqgzw+lFF0r0JN4K0YkOi
deZG2hA5ydHnruUX5eAiwpjjoSumzZYiQQqievcTH6+uIecnCAnHuko/GMPYMSYV3MXHJNXmWg1c
aRSbrrVajAmA4hD2WZy4EowzML1R2c/XYBdZkazQwC9fcGb5KmHtfjV90QlFJVVZ3M2HbQEUpISC
giybZw/xTJqE3Oyo3my1cGG6mjalLvmZnvfSmSh/Bfg3OjXWyJXcbv7nJKofi0KUBRXfSwJjzPv3
J2MlJuD+J+gNT1k0+teVQSk4F8XdLhbI9ylKum3kSkNibvctTJGAXnrfANBY8G2l8vmcvnF52mUm
goN9Bfin6NgFmWqxARYA7Gt8j9mW7wplasJhlBszetpoh7Hwo6DWvVDPN6D/8RDVaW3ktdUV8oEG
zYJ+cV5oHYNiXwYdz38omA0OsjfxRWXzpzIQOlFgbvhqlFanDJahDxfXKvyVVr4ySoj4RXAA8Zbl
9x4mCVOL/VzruHghkY2/1cqlBArmtgwo679lvvP+yPqP6MYg12RccbnfG1hoSXKXmaDKXXBr+tKI
NM0jrn+8Ouvh8pJ+HSdBNBLFkXmfnKDeUnA5ZLTkAj5EUxxKHHxKs6n4P93DDJNxzkFDYQ0YVMcR
Zpba/JVtoi4HuFiLwBqa46KLr1c+R1vNwSxhFrOkSPlhYJKFOhRWbvv8U5p0GcA9QLkIenNMW3FO
xx0xdm8r10pNi3XcXCQdo9Snd+eApe3sQ8ISNXEteSAAxWz1OS0AJZXb26XZpIM1cENQfIMPT08U
ycneHfZKsTrjp9m3R3xF4nb71bDq4dXOnZML/7C2WxDTaaIiZWYsTvOwLsMQTmZdVfGS4XQ61Ii+
RbhGBHhXL0qYVhXgrccC74V4F1nZVtWqRAuMAUxKHHKsRiITANMIYoGX2OwmBlmEDSEy11i2yWXz
9G9rPHS46D4yfsOD3k3H/JEB8FJLbRZ/cEwQXgptkqu5z5Mw5nFjoFGMx/dMOcbNZK0LlquXxxoI
vg/58aGDab+5e8ftcNy2dOMD9UVij7UtOMNdPX/kQ7ltQnJWHmkxSJnsd4UaueIpmlhb0Fu314HD
qMDrt/iIoFEmJlzJ5B1zAAqVrtdgITPWPwBSVQSKqjl9V/Ct+c2bDxKLAliFTY8c/o5+nK5YRWAd
tKSaZvzbl9/of/myxu1fTPNbLU+JpphUX7wSFmJ1WFW7xyA4rUf2pfM/iT/TR56OFNEUH65TDqYV
xDz46QntAIuE+B0rpK3zpQ/jMO1IEFFg0ArwrpCBtZ6p8j0IyBFaMQ5Kj93iNYO1ftBFgC0lsJ22
8MI59CLrZCqmt+MWTn1akaRxsTCOHJ/dT7a+yaxwKJcnXwVBbLMWDw67mvcpYiLSmU+5tVQ9sgD/
2sDg2DGAoJBa9WJqUuO2TXaxJYiDefbeJrY8qjhHv/lXSNo815TNTG6+V75NxNWDTfCn5pHOdhej
0asVwCv7tM02De2/E3zLDPEdgy1lNftqq3BYHEPKhsTIeJtu9CVM5h6gPaXnzAOEq8WQ8TEd/md2
Ao7dYUJ1YNX+HML+YFaZiP/RLndFkrT8GhI5e93XgjrXf5oN7ATjVzYzqQ6qoX2VKhD5ODkVs/lz
DKA0vjexdgLXV9/NHTIeCQQgnyU5iidNjUiUMx5xs7VAF2XtRoZimZVgHwMOOK30zQYLqh7vT2Qw
DiPWQcnjRhckID0CXL23octFVw67hA6ZPSs2m83Vp8q85CDpnkrMYytGzUOEfQewS1/JGsfEG7AO
2vZnYgqOxEBYH83UfpNVne7S7v2t9PiZXop/INVyhvvosz7Jz9XxCmyDLMVruNRyK507gv8crUi8
/RnDSJuSLqSoZS8VHuJMW9rfFV0Jw/jpzrR5/VlPfC1bnsXPAUDfF0hJMCdyBd+XVysivjqFQsQ1
LnP3svjAo4EOvZ4N3K9Q4V9AxVBJqJ1hkUETNVRd4H2ySm3nhGdZntPcPtaQxCY8fuAgRLfop396
erjaT9FOiu0jrpCq6z88Bw6Z7geevdHdEQ5s87iva4s/edGLzi26ec+/gcyM+hfSSJYVJPB7uXcE
k2fhyJqe6FcRGElRJ+pFeXPjHkyZAvQpdqTBj81WcXrCw8LiwFAaJe4cS4BtmZqmNMcaO9Hhp4fw
aXsKvZeJHhMPddbMPbq/SjWf6yzUJ+WZMJSoos3AcupLJ4zJpY6/YbqPrJHRqVf2q7SHTB9aDR0p
Lam0LJ21m7Xm4W9LwhWMMV6X03B8UvKXQf7CCNFehBBv861HgJf2cbdtfiJtOMS781TQ3gt6m8yh
EyfXRq8muFu5EeBXUw8cm8hxDgqnllzbPYh/LdofeHIZPmI+63gbjNkWXEAhQeO4sZ7dJohuvh9J
Si+IJUcWzJ9NMcXhe9IMX4/dXPBXqauOZ1kRqhf7XW9xvH6XH6UdIU7256F54mkLPatY7cnZEBvG
gtEz61EOPUss70mGtIbqU+855h0+jaV83whTRp0i18CRuh+AKIG0d5XuVxJ249ZyrpukFcU2A/YA
xzI1mtZjpXag2Vl/pSdjfT4apmypJcrC33sS9vEd1HBLBreGlm3R/FlBTtIICQ3zKy9UWvnOALC8
WQ6NYRF7brt9A4NFoh2+cuKt+YuMfo8aUocLsYbeeTnKxg6Wn/fwABNnp2JLbvPKxSZczaJqBLe0
nVZ/yv7z09yxVvtW7oTwyl2PeyfwjcvTDFyUMs5Z1n9MrR0kIyffgoerl8lnwTQx/S/z50CSMCVy
4sg5wGAx3gprOvH1uQ+ZUrX9w/3BmEBeQP1SRy9hgPVIYUnYVr5c8CkFYFeVd0ReudhgfkTHi951
yPAUmAS7ga1hN5beqoY903jTMbt41mIMNXY4nGSbFPJHutOMlm5cIAnW1FX/JO2v8rfvXPSsbFdG
wVmoCtYoD0l3EzfUeqgnJW5ILsz75pBoluZ+PapbIFtjbVa32aWpiiOfwbM4LLLSKt7tEKezTJ6G
gFVeb3ewhFIIccTE3AB0FXYfA5fHPZomGzfoHtLMIPom9eUSjQTlMQXz5ZOmsVFsKmsx7DGS6aV+
yvzpcJoQOloPza1P8PHytW7l5j6HEzbrl2OgDeI6wr8eSJPIB/xehBRuzVWu3ymMjbn4MolV4cGd
PmKD7n5RuFXrol+icOCJixxqMAxPHIlU2djsazoZdhgepKALd/VbGhV3eT0W0DfjUgN3gHWh03is
bU4170Mx2uzQFrv2SxrP+z0mZWY2Awa84pXRcvjqfmUFEjvGn2QAymp6ZMYdzhjUZ4Z2oENnGQns
3633uSvuvVq26D3fetyw7ZH225fCdElbu04AkckYH89nP4MXFxvi+4eC7vnJc4lVrdz8Nc09FwEh
ftqd3zuNIMAqVrpgqur8rpvC1CFmU+o6BIi5h98J0fMxv5ZM/+/Sv9KjuRKY8FmLrtTM3y/7rfU4
obCdOUZLOgmwF0B/+kCG3l7a0g8qpof3fjuOtdKpnnMshsWhQ33rJ1psf5wiX11egXNSTiDSDPC3
yWEyozg5hTH6SuMw8evIa1wm/cpqhZh9YVnpm2xVNbv/z/F6DmI1F/STDaYfrQqjm3W8R8V2PI1n
kO9J99Urq7+iqMJu7Fra6zpYA3MC85xjg8WCfOyGAU41y1nIKKP+GrFpvUVJkMxks+Wx0+oIjetS
qVB8Pzv57kYurORfkPq4abxqGj+NCzVu1IV+EFsDp+dujqR6CohgxA18OYw9/ZgO794K54e8yFio
gCFTtINdmY+AzUORvy4zaeIz2RXosJX54ZcycnVRmDFhUfNE4nxEX9DgnarIwA1p6hFWhpBcWurn
8PxMVKM+sPQyNpw9Y1aZr2VqzY751eofhO7/43L1EOh9De7v2afxWhl0E2v36RhU7niL+ppGIC8R
5qFGBujx/yqc8/rQQTW6KHoGOrDsMIHlNCyJt9yVSM6V4ApmTgHZatRbgKri/ZBQTHabxGIAhNiE
z6q1agvcQho2fi0tBua7jZlx2VMxmGrfiPyV62QGHEZX9nAvyDHyq1wg3AzDrBS7dHWXrJnB7xDA
Omt1yHCLte4rx87oKxl/JZbzPqSaxukAGLH1bfDDu1W+Uqqggwl82tbFKwKXkizujdSJQ4Z7Hy3I
o48ofWocdVyfoScrfUq117P6ZD1pYiIvMNuRY3WGJ7yH6KzngQ9mr1SzBJwvibBGyZ9ctbvG8Fhj
QGNtIqmEXq5Z783zzNt7BUnlmeEydzFN+L/CQiVK4JnLyNqrxSTvFdshM49fbXCp8oCAcpBqo9IL
62nZEKmD4k+UsAXHW5zepD+GdO3IrYHaTUu2TCh+IBYqsnpGDD04xhkaKj121V0UhjrkjeMOa/Wz
S+MovvXgCztmnDvcaZ7FVBl+CdXfRqNays2ftI1l4Eck3JlEkkTJLf92tipGSHMe5Fo+LUZKd78Z
Rv4YPGAjy3rxZCLFSJ+/+zeHp7/OsbitEbG1esARJeueSu7R3ShsrO4ySnkp0+L7BreYhqdPEQmH
g7dRfc5vOAFl/iVxQ7bJm4+Zs+pg+vVXPvEhuRTEqofV/HuOvrQHZDDSiL24JXyh25U+ancbHPKF
vOA3vb+fI9P44/V+OFTIAWi2OzfSpTGAM5R1AXDer5qLnEfqnrvTJaZ5vRelgGlcrLs6PJw67ETP
G+xFZF3MpuPQXbjZVGW9W/E19jj0Fq+r2z+o4iM7+rUz/TFzBJKlQpHQYefjhXJjz0swOxETrZx0
5Z1kmkl6B+D5q6rAkm9PTLK/WGmTo9HyacAnAcP/eMmbFlBrcVN15v93qj4TAxRwMWThkytqpOCs
eRYUH8byYqmL0gCgih4tO5QuvEGH8cPI9T08oX6SqkerhFLREsT0i+7Xfp9oAP6e34wTiXb1Nsg1
TL5oZMiNqmCQBq1z6Nr+b+hANtkeiNI2vEJsZPwkjywqD8LY9FrRVko4StS9xtkgJfhkcErElK4w
e6e1WSTCLL8Y5ClnTAVoidQNeDbmUo8V3YAtuH5gyT/1IfLjLikPt2ZSc0fKtZTPb1d8EC+wZ70n
50EyrlTRUR8Y5jBMqB9O2tbbYz6m4Td8MSNmJFmGIFI6uSQL8G5l7MBhpe6dFm4V/o9msok/AyZJ
rqxyXLBFmY7BQOi2oqAfa72mLMLAOaDJ+aqRTSJxoJ5K1dQfav1TTW1JtGX/JKEPbQILOIOed705
cVkwUw2TYYj32WJbPD4weMx2ShatH2GKeUah9zgInlRPRcckc2Hyejx9ZlVaQMsqsYyVUUjiEIzv
1MpuFU9LU0U8PwURZjMk4YD91+15OxpYdXcIYjsQqXlOAPfsg7Bi/ybLRJ8m7TJQmLAtdVHbLB4u
ER0mMQYMbwC7Xu01E/O3OToCxhqwBwDOQrllxfzY/7uVRYseJmh1r59gz2Hpdh2xEZOJ01huOOK2
yLt/H4KokaAwimFDI8kijMWu/Kb7ujQ5Z/lJJi0C0bNaDirfJzYZOYW9+YbJJPtmf1gvxemo+pGZ
DynFlmK7EvN75ZW3L4gKydH+D6aKvfmhucdSiWvAlkPYdcA/UhFOw3ckQU4RPcHwM3kHCk8sYPgb
eTiBeARl1XT97UlnlAr5hyKy/05FWOV0rmPABY2GWHDAmC1m70BfvQnDcJYEZzb/X7RqD1puiJis
1eX5gNi+F8Se4Zqh16ZEi2UFVtjCqJPa4lZlvDD1U2x2OrpkXHlCIssfud5I0HUBNnWrtHNu1lzX
EuWxG1EY781esx1ZW8Ne+vJcMbNhk8L4qKmBZcryEy6c+aaOuY+1x3BzdJHoIXd2qhflZXSGZMBF
vx0cmijwXNFhqMBqGryqFDdNZchL8xI7oo0dRWOvb11CuYYGxay9S/zaiVreYQ0GAXkKeK/2SwO8
zb4xLs8RHfnzealmnt67w3lz1nmY8e5Ya9m5VIAjmI2+aUJeYRvmwrcSU2TXXADTIUPhfkraNcGH
GyzsyVt7Dq+UvUepD9jEUQyy+H5uWQk7cmnvoje3jEYTAlmX2/aijghdhUn3xmPIMVIE0efNP90v
my7hH2cd5gpJj8Rnev8mbBE5fW9qFj/MDfpViS4B9jAC/XZD4ML1Z6ZL4NuvJMaVkO/ditbrPmBV
DNvD+1dtZfdWltgD/yEUx3e8rriq3KpRiEZtEmsxfzRg2g85LyVfMa53pN9a+UJdhQT3MGkQJWoC
NVgwY4wuFetA0iHzZjN+y09angvxzNAxj/90MQsc3Cz7JVp/TS9UHsXx+/y5HPe13qTvctHnmb8j
xOIIDwbJ2wDDTVk5nMW6HEn1imiz76hATPVIgpr/u7X8iYNSUu0MOLvhslkafhLPHaRJfcjNNwZg
pc0jD0HDRmLk5+yPWj3UMxyxdQnccvmTPLpUdULvANy4DVZxxcJ21h5QQynA2mLPIz/s2DA4Qsht
DptOUmtUamD6ruZcCvW0mo0Op8WGbGK3VC+xyi6sradRRn7dUAwx013kYaEWjEWCwkt4EYO7PkrO
KEQYltGlWEUGiERUPON4VrVtDuh4JvKq1dN7YQvg/ne3epjHyTn4u5f7o+Ac+CVafn+xx9Xjnx2I
bnSNqytYxO1DGsihogSesLX8yGs5fN8HtM/vTqpEP3+XpS63ThFEAauIWJfoJF8hREUrrczr1Hq4
XtD8dkCxgSo8+9rGUsq+1GrIEbikLEkX6FwmvTr1rZTen0Xwkk2swIVsHryGQkIAxynMYOQp0A2j
pxcqSHq11B1x2HWyVX6USJcFYiCE7RoyA686vw5lUdjpZ0NCJmTQY6r0EopYuohYpxfTuFHd+kDa
U3PYz8mXGUue8C9HbX8/pectPohnyhD+GmJvlRNaeWwvrJB2XO1A/ZkFd+2SBZZKN0T6PnLDp/Wo
iwGldxbn66RWa1CrJl6gqqY5/zuLl0BegDDDFWkQkRyG5HdqnrWuQT71N9EzRajVEWFkIgOD3/aO
RPl8AenMYDmh5rcGwcJ2DpoydqGUwr12XqIqLsBfcm0c4K+w0LIvmIWOJnKhYXfemucXvQHPx637
pJo9+JSoF1K6wK+AN182yOJ8a8Fzw7S/Q5QxX+RLGAeqrsXfoISX9hVj4eKR/Nm8A9lg2D63bmf4
uI27SmY7QJj2fTd4f9e/EVCL9OiTfU3LcDvUnylnVS6vJqcuNGSn5o3Pm2AIyqzqosvK0/mLjbL3
OE/4qE2dHwsPDVh5cvjtU+4qhHomVAwbyluro6sUma4VKrZNAJTfJ2VeA32iRILJUIa1mbRmIDma
D46IVhWZw6LefErWw/doJlpTi11mhRwRvMa4QRgStmC+JTyzIDO0DYOtshThWxlmpOXukNpfXvok
uix0mrd5dI6KHN66K507NUZYJVVqxKjiJCzym5j3GaicWEKVYc+2pAibQ4QNKyzeackCS5zIog0/
4CCbzO2KhQaqxaGL0pttXkPnHeScnsK1773IX/H2KXIWiqwBdV45bTT1EFvHCZQ2NAQSYlO5zTi9
/B1kfe6+MQ1gwkOeCsHNeSXu1C8nJIlAjK36dOufJlUF4KecXcsl+TLaJjdBaMhv++yTKtozq0bs
EmvwZtGjhJGouNqTlrwv7OnDl5Jeorg/EI60WfFFBO0OybLsy/4HRBO31YlTxy7K8rcb8ycO/DRd
nPRrnNjTUXhwp566duSfN4+6gieWUsulJ6xw+4uaXEmcw2SE9ONFMnQL0as0Go5NM5lEIcUC7pbS
1gPoZVz5EHQniBuHc2ctBar4Gr1rQk1CBXD2+JoHep9yJreovldJg8I1iFybMDXdEsrxdkTveVse
zCyRfW3ffMKkPYoOUkeLNQ6U64oNGNgRcjZht4wX5fLGG2paruaHRH9qROlwOvbtDOwL0JVP0rVo
MwoyPgcyJxzxd2TCHiCpBUtL6pdPjexr2lg3hXexRoLFbA/cmRPRqhlatIJqEJXO5Tug4kMsQsLY
X5jf2ZDnVjGuwn3EPGuB/xkRXP5Ba3bYjhuEqQl3BtyZ+mSV8CQHKa3n8Zv6BLiiYpRI4qNxlzYj
gmLsPx5Ji+GIUOiHqSM0/rEQbHbTufsKXpzlEP603dCl4sHN7ulBT3YzKrQxOxDAd0tki1OiTE2X
VGitCXjJETQVj19Gsoc7SzPP9QkVmhH3OWMkAaaYVR3wyJKVhIaMHsGJq/7zQIJmRKFY8DsILWOA
EKQbtGie3ENMigRDeixfME/FX11QqB/tWGUhjcBpS84qazPZJq3UUQsbpbRgiBfI+waJPosoZ2+O
jLREfZ1ogAgmTyW5GIgkGKQZdVjh6Jhwd2dZZNXPwczEk0Z+XRUEPSMTr/8nMtdZxoZrXeCsXOeM
juNjHvnCCZENCPhs4OpinqKwGVef82of1t359lsClN0jQuqVKkHu9k3lZaMuwvMCGAE3NfdCUKRk
+wFA3u4PNY4aMr75LcD/3gUIh3SMPC8AVvqd0K/kmhyNSpLJYVsGTVySBwqOLlubCu7WcTwenBj3
KPx4LD2BdoBX78ii7pLCvX7hVn/3qn9WTz4xMKhgXBFUJm+OrGA91liYTaK51oFjOK6ImNrk0uh/
ssXVrYCT9w4DnEtnE4YZqQ7/noWGgqpUItC+5Th4Ru/R8/1zZDqLyBAuKAQ1AHTOes45qiduArUb
A93V6Pl8invlxHlwNtJ9NxDYQzO+DRy+uvH1kFFWHul5Wq1oicStxCgJS31wcAQOAss211uuB+kP
/+06Z8slVzQE1J4se08pRKIsioaXCPa4558ZJn+dxEG8BzH9PhwD4h5HQG8sB6i8Zv6SLcAFcvvG
01NR5/jqRgtQUzwcwiFhWp7FnuuZT0xEYb0nNxFrg5epnCDbaPMntDCBkrFZc5k256sCGzZpbdiE
dWSb4v7miDyZxu/5zOXZsshE63EZzBmN8BpIKEimKbVOhqxnT/qAE5NM0hHpFh6Q8adpo+a8FDDY
InJppiD/JLx5KsR6XOTrKqpAn5SyFOzXbdvxF3/zoeJqQ6SQ8IovYMwN+5s9iju501WR/Pddbt2p
EOP5E1Y1S/qLHIfRkk3//90xF5c2UakoR9PGOdzjJcD9xHabpNysB2rfntd0SVFMSv1kcd0dJM9s
djQb+2ecasAKN2XpXIJ8LvzA3eDA3n3huSgmj7pyf4f7Rws5jXDDbYlCtnbvXWR+seeOrcGczMDy
AB7ycPxLJphoNMOM5UylimSLPM7YNHqcnBoZaQ5tPK8piRMzbAWifND0cwGb2spmlanoi5KCHKPm
EE/AVf6ISw1wvy5U4Na42JSsAGGn6sA4UgeBpN5kc0RXLKEGDCoE5pws1TzApVWeSdKl4tRx2sCX
vc0cfCWKGO7lMMschwx/RvK++Q+gkDedjlPYmdw8gVG0whuKdnOYci387aoImn+RPBlSqdbn/Nru
OT9P9VdAKTRAcuQ3HVrDOy/xt546fnfk4RBUAEnPjVqjy9FhAP93OrkpEny70OVWltfK7XJmAr0b
Qeu6Q99VfDAF2sjKPQncpJMu1NT/KwqizldTMof8kpfh5FCpDIvX53+J7NKVC0hZejyuEWt6+cOz
BpybaWOcbCEDujX55Xex/l5E7FhE0wxcTZTgtdhib47hOPeyWoeY/DxZ1udeGGtRzsEGH4mRGry+
/+bPLTMu5VNBCK4TzGRJtbrslncWJQFlwQ4nGEqo6R63FqW3wiLcm2JxIcupl5rrfAwRct8Q4d56
dL8zRqRBMp7pAepTTdJz9sS2PKuYzHpWzUkd6dsVgI1Q1/NkaSHAnpxtRxzyPGvBngrFLNmZJyuh
3CI/YPCszlwPi9jFd3yoFn1mWC80HFCCykHFRwJmqrpq8963hXF6uq3yuD1x3P+xBkiD9yQ6CP0s
1FPEfxrSL+0eki0Oy7xPBs7Mfx/1ONpMsje0lzSkxxbODGGq7jGe8GXfJBJu+0zR6WlWPiTQ4/2n
shgSNKGDO/y5ytvz32y6Ip5by6XbSqrDvQxOsRG+8NQW2gKKajm51bzlpLgLhqwAMSpMkkC8pqMq
EWMfQLZQXKueAMIzwsRuKo7q2c16Bp6ME9pFJAY55ajklJanMw1Oh4FEfnwOIuFHR7fZhkwlTYl6
XNTR/DlWqmEgLuXhdsqL6jBMhe3MItalUrB1q5q9I1Hpng3r+ohhnCBmDpJU7SAXXDqjG3jqLwUq
LA4Z8pDW7w/0PiLpLsL+ryO8C+7txjx1p4wg8IYPQowUN+S74jyTRnDV+mzzbFhdBJ6/OpLfky0t
aX1sQJYJZUtlC9KqNoaDoLpmWrajFl9ill63SIMIR8NsqESG4liqWVtnZ0yRLxyJdH+WHui0RFb+
/g4TfaNquWVqNfpNeiCSJwuCEmvSJ9s/fQlmWt5kvqeoK1jc/cXVJIE5EMtHS4Q0gK3B3/FZMTIU
ke/fqvfgd7fqfGz3RhLQS3s2VFqmKseFu6MY/WcvU4RYgePWxQ5xtpFxd1OJKIjzpjx7hw+2rRrL
F7/bEr3EHqcwYzLGY5CK/qSwszOCq3c+c2GOUyQdTP9+5i3bkwjZfl2aAzumu1I3LpxQqr4QHRIv
9SZCCvWcuheVAO7S+Ne6EcvhxUsUbJJQugFomvF+CXrET285ksknCSq/tp7foy/igMhpaqFgXUFD
zlFj2AjN1s0pc2jjCwSgMcuyAuf3CAsOhYjHbVP/DcJbEVbC/NVu5wTG0h9yHQ5j/K5z8aw2n/Y/
iN33A8xfFsmjCxwZ1iuyaRr49AFF35eNdNRLruabfpZWFPlladA2FtA5ggItt5jq0am9paEYY2RZ
a25Y/jU2Rm2SDmEhxInvvLCJ1sfT35HYwpdDv/zNhgTvM938ovYwtOvFlr1YJdCWE+2zxHv59/2D
KHdZ31YdkugryukZssV4OS3LmIRrGGCoDu0PjLd1814uMPiiT9XIsagwd1HNt7rmI9L9QgjJ5dEv
o8dEmlnZZymIMhSwP8wyYYk7pF9ycUKMeT7o/DXc34/xQYqljN3IR50uUO3Pgk1cUPga9hSrSJPe
bRiZxfME8u+m2rrsRgLV99z2aviN1noPGEqnsNeF+naTM2/SJ5pnO70HrQ+HLiSVAWEEJ7E2jvYI
LOVau4okh9O1JIXtdds/tWaOvkTnQ7OQv6GR04GS1nd68/bmB1f7sLmyBjRjixCAQRNbNtzWbtbe
EAlS/wAthCG/B7KLvYFhsvsexIsIf09ifGuQQFMU51sEMQ/nfqCqR+6tpvSN8J+om5JO5bBRoKCT
odMPnbyFfurepPHi3iAglGgZBBo+CbfpMZcbIzzt2HuYCKbczKhFDSt/jussKSVHx+4ZZ2Dcl/Ew
TbW+Az5FZSH1ydnHY3RV6SZoVYe2Zwskc1LpyZMtcQVzdBuCA33fnWtqJxHjfkbx0jHVeKTZjfkr
Y8DAjDCsqZbxPf3jPuc62yID33C1MXyGft6eRu6LOUIvrKckdKTsa8Nmc1xPapaTqGMRIu8uYN5f
XUReAVtadbKD7+m6ou47Hkhicey8k7/EKlMV+LPnFoN6mlseja9fceJSb3v1t/ygOPfXSG6TEnGm
ncm+6I4TAMeJ24r5XrqK7KgsPYMJYiNxPBSH+yyFjvwuSrCxUBcqXdXa5OCjasDpyY7xYyREtl9J
dwfVc6FohfE2EEBmCzxw54B53NzWQxhi8z7BaI6MdV+q80jlJdiszVb+o5AocuYlGnDYGzWlJYVs
p0OFOOTViLdR7MnoGTCc3TPWoS+paQ8BtjhxvpKEl+1cNMM0ZPrCmlgJj0Wo+YaABR+iuBTGGAFg
tXbt/ZwM4b6u66tBCiwgVLZ/3Rq2T48ZMdDh3FpKNtOzTobNgWqcpfi5hBEcGuRWKfpoYF0ky8+r
etuaJ+jeY9Gqu2SRt/cLCcp6auF8juxGN7yBjeZSd9VMvNDYrDuD+LPBgQaC2y023mgpwDPbJuiN
w7uzKibf/wq/HYdapklYS1HqPMiQKcabHCmAWw+xhGppKfqqnw0ImES2OuPSMqMJF4g6bzxq02K2
XyIuT037W6RHgWDIjZ6/xdA0DjEyNp1UXnSAGULGyJdYdODBNlSAkAkeUuEOUB/E8lyJ4nbGH2/g
3B8FfufTOBpmXSdY9J0gASHqNM/8HlAWBjdQoQsP9d533leeb2qQfnHIPD4LHD6Qc0Fo8oJh5Kjt
pqJsuUU8x/JYbo+QZrdnf0K6iKQJqBc/qcuLg4sH6ZvFm0jpuwo3sBPaa832QQWM8TxTsAMk0mQ0
CU6kLtQgTfeBVhrDWlVuuDsuD+PCKx2iI0q2XJSVnSmyskBHgxnbKceh4yQsbW7kja6uhYa9NNcy
U8QVlt9J4alERrDsFbe6WBELhlufNEJ5hGbP5ucEht0D9ue5DrdN9qUR4Ow1x/w7n8sxQFIgX5WT
UAYb1qOTBUbeb/zfUe1o/Q5SgwAY2cVbe8zPM5BODBPAgwglgeRbkA42TmP1fQi5q6tbKhTnIHJb
K8ALxETl5StUIiUIXHnKuGF3VtvbqQYvuWL0IxLNz3dMhyHkmAyctR4igyNFsF1SqSOBGMOkjICi
VaaEzDwoNrIE5Vpm3I9mhfsUc9166x5acRhigQQUS90CEKcTTRk2Jkdbij73bdRC98slMsCd5ZVC
n63iyGTDTOM3ubSA1sA8SI4GarAuEMaX/9uQfbIColLFHEFaR+VjMJcgr/Y9PUEAOAeaI9v9c0Ti
RlBjj6QCcF4RX/mbCHS3qbgKjjGeOUfZDjHFbxb8j+CUJd0KnYmZwu4C0H/Tl7hN23GGKLHW7ya/
1kjDIiB1KKTECs2xBBwo1vtjVcMIZxHSxJbOoxUmt9pzIad+kynJwtFCzal0SqTbHwZZamft5PMf
4Q5RIKvjUiJtIIIiNF7E60qV/OTJsNVsfSV7m/Kcj6XEx68vnan6jx+WbfRB2mzJvx0k2WGEoJY3
M/8yl0VwCf9Bb+4g++4/+CjhvhxK5Qr3/WwoDuO+2QCSV/WP0x086LraMQj2GkyBKmWKspiohgYh
OL1KVJx4ZOXPWNz9UfvTrPqZjWE6Pqmr3xVXxjBUBgtN68mj2Kif+eFg5W8rkRWrmtiPaFyp2xht
MNjZHKP4s/nXApj3Yz20OItODIuYhH39vMPNRBLRu1NxkcNaKaqXLbTdRpKw+LDSLl3Q9y7JUK0T
Ws08TjTafW00VxbkMG+OqXSB7LktxAn/57LNv2ffQ/lkh0F7HZVOPb724OUocfea2kc7JYdSGQy2
PHo5isH/WGzQx2Ce66ULHR2UHHpIOKmmmjZAG1h69K3JUl3oByPm59yY6ITSlzqvJz2r/lvSQfcT
HppMONcj+ndq5QKgoI5PoCy+cVM1jmrif17tG/1zBV+1eZ/xh2dxS5W5ONaJ29xY9Cx5zolXKx1/
MqP9Vyld7I4ME6o/yyoQBfO5ub+NWjiEfX3MrDbZDW2Z1Qt6bWkshriJxCbEKtLu/Xd3XNpVI+eb
tw6LgrrGEj08a/MFr/v+6MWo2gOoTsY8Lqa874vkygNqI+jOh0DYbdo+MvMB0wae8WXV6Wv54kL1
8IyXfYRslMegX9ysxpipRzIjBMErYnyuA3iTz6JDU5jNigQ6RumgL7JKYVFbEpabgEFplZfj1QJx
eZorVkvKoXTa7amjqPi3Hw666FsjJ4R9GVlMuMFMSY3bh1lgXvkANMYTJIhpCAPagw8biXnrws+P
A7ynNcGDIuCMb3fTni+L1DCJ+7LjnpC2SMymnytVIxMmqtNoN+Hj6G3XHqyGl8lmF/vtfQ9OxDDw
OGZtpasKAESnlhfWkVzx/4I3rO6+nzaJ37NKla45YiNifU+eraQ8nY8++GGdmcEQxqDW2vnxXt+z
9qFEYz3/+Wwe56n/L9fYzqs1ChxRO8wiYNu1lEgYvDF6c5C2eRq8CMijiqjz3UsviKlNzk43ADb6
Ebn0DMMs1SEGDbU/6YKvTnJ8PXiVS/e7RxCuBEcKwmUTPt1G5dp+22mqMt7TcJef+3LPog1lGmUn
pgj5y8+NXNrKO73ZU2Nl3Rn6wEz1oesXcARXC8hntheUpCn1fsrVO/UExO1ABQ+tyQ6s4m1yl3ML
6LGou0yNZr8FERw1fEslc4c4LwMPen/1MzOjpjvqeHJpHNNS1fNftPFWt8uNEIE2DgYZe2v38l1p
iRBlK2hwYUsGyftvIoyZ7mufOal/oRpBl+4GV9OtD9/uEpHndgvgpAJh1kYZy4ZbqWqQNaqBrFxr
Eh/YN1UvIpYmE5iZjyopIVTzP7QdNrasVuu8DrlRxTD6YX+73uqkaHafwzM37FeQ4e4L9+99HydA
EiE7Rnp0jlS2ucCVCguxzKUXLy6BDp5ubla282yUAsmhZUJ/8vRh2Z5zrgT5mVxPEApIijCl5zb3
bp4dcFf+fbDzCewfFP5nx74MRS58JxkmeMdgGtxVgEToxoZ6vL4DNWNpmC6IYHD8m/6xmEP34ecL
BTaVM/9qg8Pa7mygcyC1AcIjl1k9DxnTw0cKFIjaoSrDhYJWBSMgIrJQMypW+wLdSggICOG4v8c+
m5ecfjQxMVyto8XnMbvPm/Jxt+8kiTg99PxJ0tOol7N8BKbEesQ1WPaWdwjxVKEUz76Ej0HOnCHB
ZVQh9jQHSOAtnqBpIBSwBQMU9FBVJlTDVz3fnyiWJzuzPAG3YEMhbGAN89+EnQOYGF3JtJ44ksR0
XHWTO086NBE7Hu80vB8DIsxuX9XJwQGuJztpQmYgZK3t/jG5lJr5QZhOXwuoBGp85kNNSm3MUQmC
mm78OXsev/PeUchMyjzPqi38C7sQlXSvbFO4tKARFrm4FEULd/Luu895zZ4mGMsx5uRgWTJtEdvp
mq4NcUXKar+HMHhtRQ1N9frdkupK1lbdUPZ2Z/43ePWXfckWAhuCQ9faJyV9gS6dG4Z+NKVOBvwh
tVxDbfJ5hN4/15XlP0oUF5lZkIi2nnnZMxaD60jAQtWYAnyk2+tkUt5TFyXHyGNBPJBjKw6g5o1S
nto6LFVPXqp+BlaBPx9F8vr4qEhlqbmCgCkpYRsICyVqnxcNK5jjwLIxSX4BqF98RtXirAZPKNgD
KG8OMR9rjlnuEIJnThGPjYWis4zC4WCeBUgQ+r0GuQ+YM4ZdMtaNCXHuV06S6PbsvhVKtKciB3NO
kfI2Pg+b22LomPA9Bzn5/47MEaBSIMwWWRIcb0Q+pLBGu9/jSTdmIibt5MzOhw9RMYoFWfh1cV3Y
0D5gKcG7CZmA5sC4LYJZNOlYExZW19EQCmcpxJ7/LwDk5oCZ+8Qq6CQF08IBMyjh7B1is89smWLQ
Gw1BONgW7t0eA72imXIinTLXU9xQT3GFRfINl0TVMZP8XgJJfjX+8U7iGr9HVujz/sZZmtX7mTGj
sqifGZ+gSvVFc+vgHNGsmysNjiDwbla25+ksCC+o9Uo0DHKmS+61TVAREMYHkMEEQG13yOB5Nt0t
zS7RIA12et//uhDQ7/O7AbwT/h2xwMSoL8lDNuWzPF8CJ9VWE7i/aFzjbi+YPL8p4KuPCToKBbDL
J4Vh/2wa5ZlDN/o1Z8EAtf+CqeX8zbpU0uUvZkY+u59HnEGApLE1stnSBoyQGRlIJZh1M72qgjbq
qXFIJfL25wNByBOi/fIeXeX/Zn5YP9RJrvn4bw8B22HzO7uCsaOG6wERNzWqC2b3yhl90gKaCMpR
8VN4tCAyQqpDIxTFT79qKdm5LEhN2duYkVVF8UlsfLnhQGtGFINECUIee9RGnlRJB8MeMpsJCERi
++dbdgLB9KHPyQYbNVRM5lwK3zOI/dk/VU5VwU0rTEixsBHhROyvL2SkBU/YmdOs2Ot8pMJOgtuj
raQX30Xt69rlRf6vOBWYfbUsepElJGWWZB2CtmGKpoAthevsihKukEg1wsiZr5/QCZLikpVPrr4O
lmaOqHzm5BnRJ1yib54E6C6qTAPR9X6MHYOXefreK+JbVrKs0+nQCRprOI1T3jDSDCMnMZbhahI3
hoyemkmFJfC3R8swBvdQn4j2xF89CFnZdKpAJhoE2peGOuvdq8hg28exjkYP+TkkyFwQO2fRFk8S
CL7S/JooEVvzUqMgTYjPYWvAQ3XK2+Z89msZmmDH52exG+wUTfFS3U+8JfD4t2iLL6b8zt31sWgQ
UXTVtZKyE0J4o+B7WJb1mkMPaIYwAnPdyjq0BwM0vZX80frSFC9H6m35zbJxtxLbDgQ8M5Cqn6AP
4Lr616q1SKQlZhn8r02IqkP28PXawTI/viJO30HpFORnK9FrsU8m/ZqxRvlkU7eBh011K+ehAzXo
fYNgjyVyHsaIKfKOG/jbH3JZT+Iw4XEHn6hC2Y71kALAUoBE95sJyc/zzAmbdTp7GHunrfa/5sqp
kRfAYWBVOlgjalLgGmubwhVaHfB6Y9IHLoqpFbhMKFL8LXnpix9i2vKpZaHkmQFYvWzdTneI7yy7
yKPGFA5Kgp0g7RkKB8DuzvwEEBRWAG724pO2T3H7a1GMkd/5Zs/5WD3baWthUhOm81IPB8aG5asc
jzGKgBrUQQc1h3qpwZ5nEL64GbZ/KFgwfopMdxbss+SDRhfm1es6C5GsRAHM92jw6jqJmBz+Z5kc
vDCzek4MY9zTZM2rWAxostgNI8egpQod9H7oKMeIvH6d9+Tu7EBJ4bOdSqczRVxtDBQHr4i+oKMO
W+yO41rqAZeCy5chG/6KCufiKCmA78Q423ezi3pQFjRRq89Db47g1ZJrJmB1d3/jhijtFeA8k6QG
2W7MxOnW3557n/aBxMO6EjKGp11KAUaQYtkSY8w+O/EBkFrOaShyuFwn5AJfSDYAKwY7hMf8RXBg
4EZuJCmEAviVJd5HMS7YOzXCQ4HW6jWdD7NtOzyhtqRQEe8y7KmOyHPObjGxSQGJFlYPhe5+IdqB
EhAc4RfggtbSLLtNugXfVe7bzj8mntShcVimuqC6irAZNANk6q7RhUybYMAuQyLm38S0utv8rjQc
xwEVJsEI+/G6cIlHlkPcRTVS21+uR9YYAc8p33geGEYiqim7LklnWp0LXVTlqWiDKKFm3lap+Tb+
rEvuOFQIYSYakPCoqWHk8/q/FbDgwxr05ZlEoRpvu/l2QE9y0UV7rhdVnna+RdKi4ZqsZRSYBKr9
ViVzKCJv+vwhGbT7Wc8LS8VahMUo2iJsgo/J3Uutw368Qz+B+juFc0tozpNrwIg+lJjY/G56rLmk
gkhY5KVNF0eLJvTakSBZQkG/Wh9rfMBoBgBFY5bG4zTfZwqARSxhXH6Oa5hE/X6agOPIp7TLxFIL
+s59/nYZ1g1Gv4tjUJc2/zxr23FJxYaYKNB2BEjIHZOFOj1IkQwLP2xvsJ7BugT4t7GjiVg3B6gH
3s4bp6OmlJIwOuicXSFCD20+XyWti8NH9LMWkH/Jc0CGfMJ3J9Hst8wtA/pCzWE+7I8NHOcD+IQ1
ukt+Qlcfjqs/GmgGReKOAwbJDy1LwbLZ8vd2TQsMBnrarK0qyAMM5v5L53j9DIYT4L1s+nWWnBbr
HR9XJDJQhlcwKqkjwMf1g/9703GWdga18jDXvBNwbc2+S2ad1e0VeeUFlhWqUuv3iPHuDJ404q6z
rflENg+Ncr/bpzpXwR9E9hOcJSZ4tVAfgc5WQP3I8zmjzmYB+gQ2q36oyVlyi7bgFENwWGdnGDRR
WRAq0Xx79jqj7FfvPKSUchjjod1kBh6WVoquk0RpZC8DefRgFooUehm5Ar+WMKCvsKe+T3Luehx2
PhfAKEHeBPb5PLUHYI7+bXCYHPG/HV1DGNtSC+4zo09Sr6ABCACxxOapQugnSZ5yueWuBu5JNid2
VKM1SQSKrHY4uMn2IcsaTyQBjsdyRIZTXdbVm0ux34gANf41Q1XqJ+4FfCHq2z8VROMeRCOqoBUZ
pk2vZa3nIAI0mJtFVR2QKXgXKDkMS4hcXSfR7jMIH1YskvHb7A8levegF1TgB5yitjaL6FjK+abk
eGXGdwavVi5XZl/japiu3sx6TKE7j+M/y+MiqDJLJ/VAGlk2BohTvX+MrFGoyAWyr+OLQjgXHSJH
L7cy1wWYVtKknpKxUbilMOKYfts9YsTff1GZ9yPWzaYsC4UvAmoewUzdXgMQwE9AOmGS++En/WBT
Nv+i4VdexA2SoHjJn70U1QGFRKgyVhHwiSJhG6k/RZ1VVUcDKoJqkxFIMuEEj232MT8hgWrQ/Cf0
DtqqRK06p2SoB52/X3HRp8caglNE9Qkd0HxnUOifyTn5EHuRSBtGBxORWFgelHZjEv8JKNz68MCh
CJ3EJAVEQuxeU3yW+im6xs6BpjlLiZejTkOsmNs5QzWjrl/3vGtDFK9sHJE+xdBkLnU+ck18J9PA
qmbpcSUjbqfK6fvFJPgTlZjYz66U2EItdP/FXxTyOIRjOC0sQ9rEgCsX1Q1q2KAJ8QC9vJUoul2+
xyEX1DY0LNXQXi+BAv57RcRvZ9G0Yc3l1i0siZZBOgQIjEktb7hz+gH6EPJ0kX+qMkyviwrG69ik
I4/CN3BUEvQeuusC1opfRPMV8LDSDdyXHStgqAkY0CaG9UPCEcur1q1ssl7QpRhl/l8U/5B9A55i
gQuDKUso/s5nDFD1Q/Js6tBRCg5NnZ+97TPqa32m4q5pymWKalko0N+xnByBLt7QYVMj/75Fczsy
7UL9al8+lBwyCVKz2otJNtfyAiSLLcosL0ICo6KjoCEa6o8Ja3+89DjQPY1BSjCMi6+BiXmqJWli
0mq34w/iDituCWWilxLjwxB6rWQEqeSnHG7EZbkx29L0rk4JGJodyCdBtquHcAYv0KhC12loIb4D
os3Pnknj7afQtuMeF/b6qjymKIxLQY9V1NvGap/VgTUkgS8RQ1sHoVB5gM2wsIZEQwtEZlRBSZ03
5+EK8hxusv4B3QcftEO/SG09GBrrTi7dl58TE3bWaTMpQi+eGMTLI7kRjBcolHsSSCeLsXiZTxsB
e6TXazoIU63zeyHfjgqRkDNQdlAStuR9VydNz2lPbhhXdjWa+wGRIheM3yhAE4xfdJfd9u5EtWTH
NF7Mnb9DVFITOIa2YOofOwgTcL7ZATjClB006/q5CXde9EjC4j+SCDtJL6dWN/njzajDLGOWKuxi
CEUfB9144pD+faQBBFUcUMsJ8Dc0OFDXcKgh6oE0O3+71ojpuZVKYVA7ZhfozcE3HF1dr6x0V8V+
LfSc3Y2VB641i50cnA6IoBzkJn8WRbf1qhSgi0LHfSuGsJaKp9Y7/fOF0hf2j+800dwY2GDL/9Zu
qzKi8NrdXxHtjeS1J4yLsCEJale8VtDw2zJzrQ2NeS/iKctj8R5Z9qlzE38GBUudePahhyzuePse
vASk3gQNYeCytiCG+gO9fTeJiZnveuOXzBln6gshzMR4L4GitT7TCGmXE8hPD5P3sij3xyybhANl
clEBEVjMmEGVJ+Cs7h7Zu8NvW1WVp6NKpXDV72KwbPCZsYsPBxuA8P/eixp4S8aV5shpQ3m7ERIy
g25DdYYamIw+pLvRzkC+OvTxmZQY+tqMATbp7hbNhJq8xV+cmzu+tD9+eoPDBq7A0qAKMwUdbevw
3JghtSr897O+YyEjtaKVFiVJCP+Mp+fkhIbIK6n1xQnpjx4mVrjAZ9s6gIDiyE7TR6ydHfQqVTFD
YAAfDEflDry9XorFzpEsRoBpG+jXYiCjE7c7sz9UbbPXwMiEczKU5uXzSkBCqjUcsTtD49GCSi5d
U/RHwzWnw5YAx+HVQPXWRb73p5DGWMqhqXYdGzhUWl9myUZofUv/Awy6tYnvFN28aqstKiCN0KLG
6BEUON3ALAylPkwTyl75ZfjYAgC9idBaFCsy+bMaAG3vHKH/np6vzTZyP/y9yrUL/dPDXdirwx1R
0EBM2Qpf039vB/lW2XOwTDA/m/zPZ9wgig5BN7K4DnVJkMCyoNlihi96zZFJbGC+tR1v+MnRxj6b
DrQlufAPKbEnGKnGdj7qbvXKIf3yoh3lvKgo60ozoGZlpH34sWPQJfoVwreD/GOrz0XAwMezV5ut
FzdkusYKjlrkXB/ONTZUBfEughV4bP7WKJ3pF9mummjWmFI1RxWeQa9F3kmvNdCcdyNdV9FaIlBg
XDxlkPJ2V1ku5fKwKDpPHiSeCVSW/ebPsuyQjJd5yk+V1x6LOMe6edHLNhvcuv2COBgWKNEQWXJL
a9lfrV/+nkaMHjnuGi4tm2oE+1wGKD7sXtLx0B1WKl8GCRz+6tw7ZAxn3MW6yF/BKa1+WPSvFe83
DrUU/GabJC5HEQK1dGTIYz4MuCYGUqY1rPJpFRuTZNojgU/QjAbsP1cZ2vwTS51GxrCPgzmpcBqq
8OgkVj8/IbBVVhWLqBPD2NGG1Xa5SYUA+m1nleuRtLbgh3mzo8W2kWvcwiQzrmionP4MJbFz36n7
eEi+poRmiCBcO5vdKK0DO32SGyV877XGtBbRnvIkVK5ga3KSx3YYmy7gCZnMEEojxViqmUC6i7ck
/f4KRe0jyjhxoeun9z6grAf9tNnp840GEnHMmldap+JPW1bBEqSEU0Y1EG2DaV+8QAHcPoulA4Hu
H0OT1toLbwrGnw+h/+eaAZWjn2CF7f4NAVv5FI7Wu1K5kw4+u2STjqRPtl5S/rW1FE1vWnrLqT23
+uzUrh9ECoY8ho0bwCAn5T5B4qiwrKuKkLTj3BlvzcGiDTWk7XzkYKWW1Zxan3Ut75U2rO40D8N+
Ri9miFLOtVvv7D+h76Befd+n33mGHgMdI3kZDfz2ZC5GnvE9GiUp5teEm1huTeyorCf/ud+LCJuq
i0Cmn5+NmqCkYIOcfNpNRFHLfqyKnZApdPnm+5Vk/E+7nDf7feDRDZYcM7M/twrtBdFh6arAasF4
bxLNK2TUDM3btcYLfMC9Bp9HTudnGl3nX04cl8S5VzDx45Rqtr+bGylitRNcDRzf3D27f7NYm9xe
mzmPHk8yccEAhbDr0xFQXyPfZ1dQ7mWuX16fzvKQb200Pw8HuAGt/pb1nBmCwdgnGQ8XHLi4dlan
TBtm/QLdfgRbw96xvCV7Gw4d4KmhykbgMCHEEz8B1+26JG0N+DvJbEPgPD/hURX4sZiy1yu/kaHf
iXOg+3ZTlZV0by/n5TQFJkg5u/4beEU+hEJe9MKqpMA0bxLxz8ZnvU9XjITmgBJ+kpMecexzeKlD
F+LOVSVL49EZCcqpenToiJprBBPvrXWh2amqkbyL4WCAU1ja4maWNcSjKtHHykId3OLKb3fvoJ5u
yprorTq0q3LO0X33AQUrDKlAFcf5xUgVcQZT+C7lfSUQ8Zb3E5qsOkoHzz6CQBbgKDpkP71fX7ts
JOzka/0r7H/Yzpc1+e05HupEfMTEzHw84WmZ9kdKeVc/krDd0u0SiVouknHLouG7tiqeHv8u2AcE
YqIWHwi9Db0MQctl20xtBCAckRMGnR4dVyEskJvQvmLLaR1a1vjrqzWYt81YVjFqqur1MgZCSkt1
vqbdEgR5CvUiFVfUF0ti9pug4EzTy9C1NwvwoJt3DRRsez4VfBi8Riu3X4fSkjeX7rDoUiMwZeEK
0IxwmfUEp9jhdqciTH0QP6oE37nNWcCrEvl3VpirhA0uEF6bUmgdOyHn199uZQmq0zsxnsgXMYx+
l9O7embPrHy5uCI8KxVDtTymp2UAd9Sqwj4qk8WtvteJ8uEEXcX1CkJ7oUzR/OOGoha+j7Xal1Mw
a/NXC8rKYZj7nBmZJCe/HMN9LJ106U0B5/yiuAw1O9KhZ7Sz653iv83SW6mnBa8umL7G/vIJm+xL
hCp6A5OXXw1JGSXlMdNlbUUvpk+rzPvScUn0GtAs2XkV+i53pZNvOXAvJIyUnHM6OQsrMc7xRHqX
BmJdA+T9wOYOK5iizzmzlwBzQHqHAMTxs9b9GDuz9nRjBa9qTTbP5/PN33hn4FR/96YpFDKAnVV/
eFKANnUGbaL6imR1nBdvzPQJ0f/QNvqv8dFYKi1nKcVvVGpGvDG9Yz8DwOLQUvLZPrPm6TecbSZt
q7wuobIeViI3paGHdN4LG3gIsrb6L9b5Jaj+tdfuhJse8qng0Bd9NWNzJpt+FiuxuA0/CQTnkqwl
NdcJJfb4kka/mqSFs0yHIjpc1h1rEFsZg2C3qN0sZbGUWOZVtm6mWGBZwvCSJfP34RAV9lxVnnM9
gDsQg2ah3BRbO8J+/ok2SA/9PnJAcqbkj3wTt9E62dimpMFYLmJGB2onXvhssBtsS++8pAtCyf/k
WZadk2O+BSJT9JYCtinwF5SJEBkSrfwtsAo2vl0r+vFrqCpIT+c0lsFODCj4Cesc4DPIFlZC1wG5
In/7yucMxy8rwccNywyDRp3Ov8YR35lCDLBYfuoZwwTgNu4rYz7PwzDxWmB70WUihiscSI0h+a7a
49777sqPJDm9+vCaBIibi5epDo8o3BjtejO4lXIgg29WWTKCD3xx4i4yXb4KaAjuFp6QaSZRt5Hq
5F31n6Ml9pdxnMTf9ZQ4z/AAV00BlOVjogk6ZMQkPphT539N9g3PMq2fmeT3xhNMBVIFYHqieVUl
YbhZcf6//B/NTsg6VSlcARVp7tkb4jEGPzEGyXwRUTN4EfBY46cd30ZL5JJw22YywKGn2QM9hTB4
ae/jFzxpQJOdAxvmwnWNNxlxc6nCMuhnm2jvc11L1kcbxvTcOplhLrW8M6iHCjAWoBo6zPeP72ey
QMcM6z3uvmzZKLl0WbXU1AznAQ7JzTv8RL5iQEQmJBsgjpb5rrhl13XtaWzGROuo0EAjdIxE0DjX
ceDvDBIF67Hq+gMG0c4IKUXIdiPNa1SW6KK6qGHkWkUNYFcti3+b2jooe/+4I2VFgKJ823MaQ2CI
DJoz7KMhPQhMsygP4rcehv9+FsTrAqSu1WPHkhmbqlDykglBQd6GkVtNPXIJj0sTBcd+EZNSKJD5
K7og8RMo84ocEAyWnghvP1jUlTU9/D5+NMTBcILyTFbs+G8TsT5AH8KIBEt7rFIG+HoQPhD4R9+7
GWuHmUWh2taEAEtYNg8LdZfHl0h8+EJCj4LVaVRNzcRRuJmTid+9UjCu8EcJtqtzGuQiV24j9RcY
WNygCgEG2tOlNG0/Cs6GkEOStmYKYc/dBOwkv1/CWt5SALt/9O2URfXbgMglfAuJ/6zidZnBE56W
B9AvSVWhBtPqpRSE223BhmONcFw7G3zHou0smn3LDhrWr18Erprl0gGErMMhcP7ohd+Ub2+kgK42
QcvxKFa1FQpmKIgWcb3OYmHv8BRQg+q3A8O0znJl5GayjyQmIagbTBWFXNRPUO7N5gJF2IDb+2Fm
zXiRsOAHhN2o3K4ga8mJh3QCH6YLLOBBurCbDHqvQpZDSNJlouO6r8nfSv0DxNQZnPRn4khjuNe1
x1nP5dG8I6yOXKYBFqja05Cmf1XWIJl6W5lD7O7WQXntka7vH3dUSa3PxFXX4ZVmJtzEzbMB/V0O
60PekXmagaMXdXAN98nFlk17aFSdY1kETQ21aJhQWH9ovjlyIDgX4Jxl3JZI3Xt0u20dGV/YTM1J
S5G1b3vn9iIMC+TdCHkHSvkwRYbOBFZ8l/txXBlyykxNO89RuiUQI4vijRgV4SqYPDZKbMO0FMlc
HBvnO3cqs+QBsB9ibg+1go7TiQIsjLrS4ORMe+7k3p9wAYmYCBaYQuBY1njj/ciyz5aYuMyGs38n
g5qbUIz8B80cwfr814FiTSHuoJDKX68s37ioOB//EywgbdzKBtI4aELPmdJMYgCxRp4HKnXr/QVz
lDfcsRv+sVd6yI5q9PtEb1fNZr62OhvlBnAZ4JxitMxexXWch2e6x1mFM73BD8X7qV1lx5IAQJHh
vMvwaSxlwGgOVL7jZISvjSjNPra17hycT55LJInIN7tbJfXVo4jgLV83DZG0IKsbSHzp5mlducAo
byroYudWwWHe0W90Zd0f6jI9wvwmkHOOUFXDSdp6srP6z71ezYMFyk6VewhM7Ao+K4OZnZHn4GpC
gAg2pXf10V2T5AeUzg9s/iEnJcwXrkg9WRdf+Oe20jWpptNiu4D++Y70ExdWFkyBa4GKsRbdLAkO
vz3dHeikgYQQeev3YLCrYCVxpsHiSX56W/pC53RQgwGT50pI3SsX9vLhe0rjWhEeyvRyAGUKucmy
KnT2LuF2oGC8cS3YpF1ks/2Gz86X2zwgI7OaU9YsC4rQGi9+w7n4TaCRGoYg2MXDNRJJ7jbpx6sD
mxGGo2DzhYVgAV5K4merFqgBMuhmVTMtNnvPsbb9SsFgv23NgRE7O/rrKU09x/HG/5UC2GGo60tR
50DJAgV5kN0HLE5npnmEfbSd7/RTWVw9xzIogwaUsoQe5w1Oh6F+KwE61upQ4q0xMCWEkA38JyH0
+21w7+pcPlXH+SSXbVQF5MXRuM9bBV0x6tA4b9T73MOnq9g+akLw3gY3kw39yAZZFQrLRH8hgkbg
AWsABlTc0FIw/xmU4rM5Dmrp9cziN6wiKpNa/jrEnvBUgULpnu2RPAecbxk3WspYk/VodoeTM3+j
2Rggv25hZCtTWuJGy6Bri9i8X6cN+Lx1NsTLj+6oMXVv24sIcX4wS4eY8C5pe4sMNhpifdjgNOsR
YULCmA+zFI17N70X+2Jis/jIGaKII5Xh5vwtBQCI0MVnnjHMkAA7jTmXBRuIlwtX1MwnMA2NauZ7
72xgHsvAxk+SGptZ03dNQ/5eDOQSwe6sJ/9A2WRD4xlPmG37hEj7Nr/+MQstHVOLtAAvpVVDOk5V
ZdD8iK7kYdQBcpBhMCmM8VVbOplPeVBSwWqB+PoM4J9EkFi8BKbXy2SGJHqdV5owJOa6BxgpbtlK
5AiY1mUCg213RTrknM1++DFw1BytFOgOYvGg2aeksL0l+SeNnS3W1+rpLVWjwDh9HPsdIoTCjiFi
rl7cOrtCDsBVm6e+Rwc4W3kld77t/Wl9isIwVPlodiOedBX7mti031jPXikTFZ80T2w0Kqqn7eCg
2d4aOlRWSRuvE5uP5fBtesMXjg08ADpoe/8cixSa9ttEifDAf7M2137oCls2f1oQbOVThqglsvmj
sraNEgwcwpL3XZ6WYQNjYrOUcfIrOSA2O/Nh+r9x3etfbLG68Hmhg7mY2MpF7gwZpieZH88kC/hb
wLB8zKPvSYVpaEpIAKRlI2ZIDji4Sa8Efuo1zdpNphr0yr8fopeM5gYHuflCxncbRMtjKZsdZQVf
YQjg+MnEoujZk5mN+htpfyZXyF/6dQbvwZv3uMBFxsARngZUhwnIDXRjAcqfvWK6NSfZZQEHIVAf
noE0VnoRxTx1Ty9I3vtW8W6o2/wBqpCG0TGylsvQN48Bu7ftoTpq3Kpq7X5r/AWFxgyAUtSiYlLM
kyadtDSGEJ8epq5lhLq9U2S6TcK/bnGJLypvPKSfkJe+1T1chiCcXT/P+EaV+CegTQ6iedv3qZ2A
oQNQfypkywLo+t7iSwXI9pR2VjQ1aDOW0pgZA/tInqWC4OcEo6DSJRpyqWnonCLHRkZLe2amgRa+
n4oxAyEw8dHDkZ/36Aq3FjUZizHY5JUNJ6a1diwuCbgpZZNKXlv3vVEmLy+lqQy0x97ErO4+UyeX
KVZz9uQcdQsvIHy+xNw++GQV4xQd1TtTinT0so9dDAvjRDzb5Z1JUujgQe9NMJHMxW2moa418u39
14nhI+5/IvNcy3VzmCou9Stroyk/nG09WWmGR4Ksb+DJMD0F3R0W/kkc2Z33jRddce/OYlkL2l69
g57r6d9HdwmK4ENTXWpJXTi1EjVw6ycXTEUXLWlWJ65HLUlLVJx8cDUYVumGBfl6yrbrZFk7hagb
fZzeGwjN9RpJacj3ro6VwoV+BIYWutvop0vj2wElRyHivkxm3Etfq6ry/3mT98D9nm6ZEJERP0Bs
9CPInfNdsmw11UG0IAn5WJ40/Kqc/e+hDznUl6D9hH64NqtQXdsONUCJ34Mbth5swvCptAvYvknC
ArnE7ERrqbzxmTuWBzV4oKwPu0njuQcRhp/lWerNJ1MqAwQcHnMHyN6b9WDpFwqMFwr+H7KZObTx
fRG8JYhCLPR6ASuuqq8fVgs+6Q+FxZEJziQyjTSctdCvB2IyHAQA//jWiQQ2ixuPquXHGIxkfX+S
a4iccrze43biZYCxPq3qeQd9y6J4X1GT6s07eGufk1WyTXRI48XXeeN9QMflne91y+kxQbRxJmJH
XGxYRKnoOYwYfq+ldIRG8Uk7G9xgTOU6KNaJkYPsk8tYMHEGASvepNHCwAURQWQh4xoBz2g6WbD6
7rfmk7Hd013tbQMm9qJ5lKLjJX8Co+3m7zbQa+eBtr4XmDAP2v3cFhlN7yysHQeeRdXoKiX+rq1m
aCQyrFbyLVWAF5d3ePI/8dlm81D04DgMUQ1+qGTdhnVsKq8jtvR8cWn9pPMVkwXr4PgzYF0AshxU
JVdTF1Ij+ntF970Q/aVsg4a92XFru0c6tg7PycwJbK2jAbJU1yUSnmNX1+oX0T/gaQjEbOW+MTDv
a9N2SGRb+FqDGAqktwznk/aJg/NT2g5PfLeqUUHmqkfwpWBtToX0xD0NeY7z6jH37jlOJFeqg2vm
mi6eKpCHCdNHydMHpBVPGfpRLCjNYsw5PK+yByPR4ys12iRvXx6wQVdWJ+aXqmcbK3LnQtLD5Ase
hQfiFxCH+8elf5CaBSKvPfh4x4rNDgsNm6vo6gTZ29dqtlcaYj5Sn0d6H8HByBvN9N3caNervPEB
lKAgXlIerB4XXYx44UH3Q31/jV6YsC6HJYQk98B8UhkpfE7yAX6Kxz6aygWN/bLPlTI2byhKIvyy
PTyK35OW/Yxh8+2nxTREcPQ0Ti3nyEu3LwKVuB1zZU86UhttI6Kon4rVe/5sWHb3E7bhrEdnajc8
/nH37CXZIvWy4nia6OQjyBxQrQ5hHG3J2pIeSGlsimEsA6n/5qV2BrpqdsYVbnzbwujoAYwz9YX5
5BambGQgzlq+SuXO8K9AygwQk8PennJ8W1Hf8Wu44F8KlGLbLhODgT8HjYMsXKj9S7E5D0p3+nnL
4Kt37nDdgHiuaoI//bPIcO4IAMNNmm/krsw8Jhm6xmtRXqRjOjned8unUGdvMbXjH44SMKzVBaPO
suH4RklKtWy2+0wWCeYnXMOqJY4WzAuT3Nez3JusKpdrrNcum1+60mu45c/pJCXdpVVSroDDPGQp
tTgn3NF0sRdst2+kaq0iCIhsb6LNVElvZxKjZh11Jmi6+9vvNCkk+yDwaV10WhkWQxcs1N49aDh2
tdkKOqryzWRkZLj5BOVAZRUIeEyJsSAhSeHAj3mXFIQhxDQGPF2iuPasot1mwDvjVBAXyjxnXH77
FXDzQfhQlKk7HJzSTGYYvlAHOZcS2KY4EWfrdi1/7w/p7clf71i6vwC8z8MmgsnEMjcEZIDuGit/
xtriITScvKOG8imwuw4WGt4d+qHXPya8tX03eBsS9plzCwwlrlTOIBPxPWDt7zTp4mKWAWhPojaI
8bZPmXP5Ue7x0uHb1R5bVMUHytMBZFN9DqOTO3lWxbZxpTfcokpYyCMK+zhmLsdGHk/s4O2Bg6H/
+C0y7E2DK2enrB9gTms9QwGHU2cXUkbjR/lfuH+05HFnjP/TMBo1pvr99nL2aLUNb86d1yTo30An
eZglqu1kESJ8BpvMKToMN/sK97PtrvDBT+zHwRa6pSlaeU9fXsfYmWw68pyF2pg6j8RORNGh6Diz
jDQI0Gm8YXO3wK+CyXlNYX14LPhvy28LND8KrnpQPJ+PgNBfelZ0XJbJlDgvL4LHn/48DhF+bBt+
xKH9ECcC6QQM0rO7QIew/xvUciXuBuy2eGeEyChIE0x5HO6kyXFk4DSQzatu+jL8yLT5mJg9OCJL
cn+0icJ8bm2t36Vs6sJeyNABPxJo9PPayLwjSxUoaxF/yNKCHcSA/z9jnq9eX0TI/T2Xszt+5Sc8
snA0Bn7DovQW8JlorUUl+6kSVGF5UQM6Qd7vb5FsOkt61YTu1XpslApP1g39zQ3d1rrVfRXfO4vg
3Pp8rxDUXaS16uU++yp4TuUDgyhruXv6DUBADmZILXGCfiwT3dKNP0pDNGHqsxBlBl7XYBLhyToh
fi5K9kdpXSkUK88Q5CK0FIgVnNO349H5FCfwCZq2217t39jyjI3Db3/lIsV2AHFEIJVMSzvwWzEg
f7Sn1BidBrGbEdIltZpuixv8HXZLWRFto370lyr6DctAmJd0w2Jb+L9ZUjH0+7WHRQ8OyPT+bWZA
RIpVMRkm/IOtAxGHAaySwAHCzCedK9VI9ea1LJiB+jLCmayb9tWzP+dNPQyQYQpoLGzsLPT/MSci
+PIdTJ7tfo/mK37p9/K9VqKODcAUDo5ss+eoCffUKp0orw/NmMVr91PhI38xOdQeaGujz/kwtgax
bZajWuHEDGjTRPmHF1rRiUqD3RWLdLCpnHdgt929ECgyK03GjS8JhOcuIXZXwKw4IWkJBibgouT1
TRyTUQkPSDaERy6XFT7BMzddFsjsVx+d6MaarL7EzHDbt3Vz3UqDUXJ6+OKTjZ8zt4ssKq+EjUjh
dwcd3h+WE8S/GMlShcSjKw2VAor6HcL5s8/f6MRM1Hl++hm6cyrVgqWViLr8NPYJrvvRSCecwZ2m
3uNhnMXocv2wIFY4lTYvrMun4S/HWsknBMQg6ystBOSJdwHve1RcHJnxpR67OzIBljKFWS2X9A6d
6IPWeav+npkIE5uO1xnp20I5tuFiu7lYAzw5W+VefQ0mKSGTXzOZwXTQ0Bol4PGPaP1a++bay7fV
5YUQ9BqjCBrahcDRWwfDqEtx4vSmjJZb9b0iT2A/cm4ZSwtucH1qZHp6mzrxb3r6wXI5ptQvmMoF
k0wKiEj7+f+w7Ugx9Keex/9c4byqlbrDaHkF9Uy/dejCGbzvDXC4+Rume6ttI0qUTlqtA80UPiva
g7Xc2tHGKqT9SYf5efX+p3XJG1Furynrsch7vMzlIk+oI8CYu9FgdKlZ5RayjW6DSz6lmt8SjEIG
hBXq4Hrcn9KGkp3oxEC/rg1W3/8GXzLByoay1tg4XpCkJ9kSCvU/3Xl5GMPbTBGOy7uZ/RCm+qUT
L/vPWeg4BD9MiySNAddSUPxl7BV3JDyxvtL9JoOMpL2x83xT11lD1cJJ1SxjJ/+MZRxPd+zZyd0/
Fz/Vk7Ftfi033k+AJP7Rg/rX95pAmcbTokAZHyuwQh7aoJTRFVE/M0bb3/EWjyockHpdk5575wAN
LQwKjZAcJpIQItkSlce5XHp65c2WK2HiegY3Y4MDmygn3U3POUuT6Kk1Bjy4zTXLb4/cMtDGoLC7
QzKLRTVtKSQc+cu7hGrwOSGr76e/l2KZhQrS3oepEAGiT8sTxvJhA9kiL2z4niSQgGknEwviln29
4ITr5h6iO3U660Ys/k3T0amJBbLfaR+OKfB4XpjS5gu3GpapDF1aS48GFD5BVYnpi6kvGfkX0z2N
nkqYn54S7V2014Hbquc/oxAM+KOIQhBgrTk9EuQo1jG0J+8aObMdgszr5y5p3AU3NcyadoKJCQLG
Jli3tyN3IZWXQ5ZxAS4Fj2qfSa8aHGZsmaTnBcDANxKIAGsiOCwcTVM6q05cNakk2WRpDF0Cykda
1NHty/tIpyAzFvIOE/8X39/le0Rl48E21Y7cdcGepFX5E7ukPAmlEWhPMD86zNDfOcm7aMY0WAb9
zfnelhk7FQXr2JQGclgGW+8cCaJcXcCleQnBBvUKkQXlfRPG9w1plPHxdvVhQZsVBc6IdolmRjGW
LkzsrGY+vyliD8AsqAi1BI03ni61LODgZNPXezLn4Cug5L666RXUtTBeH5odcwCmQbjNHls8Y2A/
zL3I+84kIrm7k6O3aI5ZYy4nA+ip3aWhKED6Ey52H0yMACxMf2e5qiNhj09Vqrq9NUjhheBTHbVo
jPxyG+fGHKzMTJHGUs8uVe/WQKh8BP+i5TFM/Ozq9LwawRwmHWyVrivNLe2EpkxIv5gonXtgamjz
cl6E19KQzHHhTfCHdRkrjjQDURmtZ4N4a4JSWcXZMeEIh/XYhEJEKKpyl0QFmFP/xUJhD0el62Sj
egOB0O6bMmhV4Wq6QtD6PNqoN0EWZ/0wFdbccNUIxmmScmb2QLO5tSIlrZOXulryG2zuY0GdXoOK
3RuXhtMWsozY5nodBx49zRuu72rLl5fJJG8Y/VdmzCVY3nuARnkzbojuxkmkj5+s7qKyDQ035aSh
L+fCY2ElmwjZ+N+el4hgE0lfXVcoXBaJ/GWkOoPbfcBrv4Dk2M/f8LYYKy/dZb8ZIysYLCRNz8mQ
zMwjsq3/+LDQZnhJX3S1d39DPqHnghgq9+/tH+71/HK4L2cGV7tIYsael7OHXC4zzEiu7ZKumJnr
361svDm3Ha25uVYt5LammJaw+Snzbg5pCnhDRUot4mdQ1mhPDuRdlKLvD7rEd7AKCb3p+BsIzgDZ
KJag6ClrLA7WjTS/cSrae8rSKwemOjjsLZvzV7YY76piCN0cEOVehaKevrr+n/KOuCMTam6H9Uzl
iQgCG88jKxaJ5FyGn/OwB512oLUxPIw/BTvG/0hGz3HNsLoWvUuVNU/MiGczFfLP4V5UFSfRqyVI
F6Cs4QMZoCcW8owkAi9NhuQDHIe74UlEFG2P7vZiqRv50IC0Vt48Gxfw8fJZ3uxsjcDhw9vBmkUg
SOd0vny5EdaYXso5cTikqsa3fLLzTBciYqJXiqyKs2TKr0Xn3l3m5j6aY4ZR5mtyD5ruUeIdtKe9
oP7wOI+ZbognsbFh1mILmzqm3MbdIHb5DyXBhqL63Fwvo3m+pNvqJfZuP0dQo9/1Zov3pcOGUAL6
0jiNsFTVwU+O7aYvEbiwUZjFdwyR6ntZL2j9DwB7ZItmjpi6yaiYt0edQRPyaaWkkmL9uLEhTCIX
1hAtv+f/Iv44sT1c+DmvkVQR+EV04fEkyJkDR8xZLST1+6Ij0WYWzx5QLrYQL4VoRoO1VcCPzMgD
XeQIvPkQtss95XZRtWdFsPMYpK0PsMARkflkW7Pg+vs9DjlNrSFLWGzacFm27iB5gc15xQE/sCF6
EgTmKqbKej+d8PS6zG1Rsg+oRlvNueB4XV4PBQuM/9UPhPDgTKfyvRH+jyQ7r5kYVG3a/G1AEXeW
vUT6FIIJtu4kYzsTnBr596z2U8pHNxK31h37EQ0w+HFqMzd0DRWfP/QQFiWE9cSuD8TZGMWbpI7j
j5C7vMz3X7db91PhGwSLpDBbNRh3/G7hv9XF9aiaSeOIHqIH3kJseFRCESHxEmjhzmraascJeSf7
K0YohfeYOdmiP1wNuLi9RS3dryfOMuvEx31HBkPfzIaVil+bJsmx9t+vTSXJABmFKPZDJoVaYtGe
EqlGrvDQJBJIqGyyOzWdyXBpSjtEaFDxuMpgOgThpbhDGj4GX3JHv3r2ZM5H5rPPAl8d9bklYXQ8
SOQ70+OsUS1HCQC7XLfES2KhQIY83UpTLYt7RTDZooiUOsoLM6ca7xfJhmU5U0wmTMrDMaKSgfJf
OS4IBbFEvYEGqWR2fOUX03IsbzqddADuoE0nOwPyRwdEczmSau+Dtsea/BQ7vV8DfmQ+HgjBumzK
hHLqaCE0k22o7xkssfQkjggRdJHPACoi8MrMK6C8umfbLNsvOHaYZQZgkzspT5l/uDE5JBAs3nN9
qnP/z1lohci0xZik++G+9p5yeVz/vFd4evX+Er6YY1PG5oXCx7skzARCIwH/yEb7kwAjcmSBW/dA
hNp3J+B/I503QzYQzKhqaDG5qG3QGgdiMn0iG44Q4skGWU1hK7w/dMqUDI0XAX6k9Op+sa0BqSIw
/lRMZ5UibtQuoanmSzhC9xKpanqlFYHLD/PqtS+xYPBV/Y+13vej3+Uqkg84MdkOUoF9+c5inHFR
LPLM+G4c8Gtnid+zx0O/M9yiLoELSxcE9VJcx4mVoBoMByF4WUSBa4w2HjW3pdjfUcC2EhXn6y/l
BOEbzS6Nz32RL0P1DKm5UhiZiw9SGlrGR19f1wA2OqdktB48lc9f5Uvq5N7OajUxRSJL3RTDkVpx
L5WpTTaGfu/4pj83BXw3Nz7/TOaDwFPwtlrthWEOSvOgLArv1SNibmMKtHEZQuUkzeBv3gzIo9aU
nqFxMaFq5NA/ONyA9W7ru0XheU3W6MqyaIMCDJSdjhS1dgIwN+jnPFZ8W0+B2zphYTX2WGPA/RMI
311oSbqms6PT+fql/+kc+dzxdW1xI1qO6KK5U7LBDzNzQRPi8PSbOW73Fa63O4njc/kWrmW6txuw
8n809VTjFQRQcDLKUQVpm0dVDBZsSRXPkYWfrNYeWPhW9ueQSyA/JcoCPsosAYkBilsQx14MSNN4
JOjfvpG2/0FqR/xpoiM+mZ7TcY0cG/ln6xuurTsja87j3AXj/Y587AepI09ZUPskMsfdxe5GtLVB
VBEOQ5sdBF4rdqGU6ZWqHsP4SqXOFtgXAR7+lXG0gvn4AE8rSp/16XGYvn5rb8Z2VxmLAmSpg8bB
BPXpQSJcqFP8qyggJE324V48lIXVRL8Tf0ah2+cOdu90hmvsVNUtdwjM/WqsojMp2nQsABAm6Wn4
QL9E+SO7wl+OIdMWI6w1/1ZO09qQ5xLW6pxmqI9qFBolgLWO67npWmA4HVGhZwt+mLBfmdJgColX
b0sFFV0VqGlXvM+A4qdc5Hy0Ap36rDceOXBlySGM24XuZuxYvVB9Itcrs3nrB77d29L268NYgpvN
4cyEq2zSZ6BdI7KPz5XXVmTtr0F3KuMpopagovOHn7qn4IbfFJ8NrMfpMYqcZnzItrUmckRroEGj
LycfrDgpbZncBZpBhJ4js6BoT7vPVvm7YuUeiV36oOdUnlpEc565pKyg0PQZ4jFJa0CQmgmc63F9
JNFofc3/y6bWKslGhg5jUokVmwWLmq162vXgfBdMnX4YOkwWDzW8eFwvIaCVrOh5lNgISexVg7Jv
+LoK3Nr3zzlLoztpxljmPtrHUoTmem3A4OvuKzyrcx93jmNoVeZMosfBCCTV88q65Ho/WQReXxDw
NKBKus9Xn77w1hsvB7WKVJAfPXENc5+IWQTzzQ4s5zfxFYxv1PK2yWiHJoXZP+aQOUZn7I0tzryQ
45JwCPYEvlIeB+nICCML2iI5l72iFlALPhn/l45BFMQZfV7cmpP9ZEAGcqZ1aDsF+kzUOC/NdDR4
GhtpdmenIlMRzC+H/BHf/5uD4Tl1wKd8rNzOg15BGrTVC/c+LpPUo0CLzTKXArb1EuNRossHcEMf
sGPdW7n5/dFLa9+m7XdDg95lprFjT6epCp0M/IHna1y5D+Qt2pDkRdNiFjvbHKRFXsV4xauQCFJV
OHpwBPHecb6q2xMBS16ursv6822iRSaJDX1MnlUOiH/pzk1o4L8iL5HFvEFZqk5hT1FveCDBLv+2
wdC5t4HfJCbzj38SjbQwCUXJW3HGfCXt1OX4el13M9M2KWgivdMMMaaXF/K1Pc74fSa1DP0RfTCM
2R++oIDhMgh/kfQm0M6QbYmVLcleV6raYEkAZYVN70dIq0LEeVLIpJTCAz66aURLDfjSh6J5Urmq
hBwDXgRYxL5MHgKVKvKkUV1PjRgksHF/s+SqDYFfumIF6vF/urlcFEuqEZfM/2V9l57mcjMexAqn
RZv5IEaRoNkSrQK7ZDx37E1v7mMIOV7bQAl35Hc+K61s0bMw7CFz81Cf/TyIgLEzTyhM8l+VERcW
Wbn1/9arNwBprtzsaR9REL/1bq7PbdR900xELqZVuH3HtB7EvFV50ZPu+hNE5PAdVyk2olwUXUGY
bNJlvi5xJIl+RoS+Vuv6Bj3LtDCQ33Ox333SiuhuNvp6ML5SGQ4a/jOGc8FXaPOV8HS6siIA+iBz
pAaW/fxloXZkLobOyRvA8OD4rnwb+V8pVyMs7DzUAvJssUv1d7hryKYyrwYITkXJk0gFpbdXWPvw
gMvKFtQEju/kxavO8OJtsXOZAM/RL1CF9fRk20bnaigMVVIRc8YmatLUkmHKf88pxzqNtBy8CNOp
XQBu2uv+5+tkE2raeoFw6FCCRjylTrVPHoogTOOsOl2mVr/7Vpk5uWy2N2Oo6B/7SFckNsv11qgV
Acj9+WYwz9/UM6Pc6UL9X/OAy+rUOLHwpava46krTjJqs4cMsOyZFd+OHX2cTbEYS7irT5T5KMlT
s9nbMkBDn/kOFhAPPJKGHd6/ev7d3151gUmcM2FF8vPRlSly8VQPkzm2fX9nK9lkUDxYILGy7dhO
/WUlHjMbvdDBH4uMq4a9ex3gn9r9Q1wQ2dXGcH7EUuCs15fiO602Z0sWd0mtD9r3FCdHyXGNajCc
s53BIuI2oVWlCOohLZTpe45P3OfG7l/zY+ZrA3IK6mg72iVjusdK7cxzL0nfvVToAkR09xXpI/Sh
BiV76QG4UdWs8Fxupj8eQBUilE/JQUsH3aPLulfxDJwiE0+xw1GCH6gdWaIkj9zdLs+Nf2dv7v74
VJP2Sx5YoTx9hUoi1FFKztfu7q6sSUhj18MZrWWX+osXhWC0xSVN7gtSSkYSym6fgz28sPyr2wmm
Gn0GEqLoRccfnuw6sSSEs2j/svuD7yhkP4126EQQaiMk1o+sbW7X8r/Qmw7LOCxM5ff6FKmaMXib
PQ9MJhB/FlqEBwJGCVYsZmOu2OWddYVgpmlyD0x1USlW6rZFSze8GIkUYYfxRh3/0temD8DHecCN
FFw2RGgzFKxP8w06I+w1UYgGGX8re84FD779NfPVdT0iEZaymmFJbD3TEw4kQB/01AwhM4vSh8Pt
WBMXBXsMX0y8FTBfh7gV6s3EXsAIIgvQtHB+ZF72Pqw+nZMh9TQHMGm0LdYv/6SP2oBNs4P6/kkB
wgDzXXB1C8syli0phBBlBSCQi7833Bg6Txlh7rK26CVMFpeKfFmh8VI/+1CR9Gg/6PDuoM3jGY3I
WP3pvJfIUqxn3cnbMu9N4igT8FL/mfZmIRhCFUeoVT9ZcMxcQBnGXbFryW/xq97CH896oWqxu0O6
J506mdAYUsleHzr2Ylz29A/MB9w7wmXuOgbAGtUCRjKcGGq667EKD9JzNXZfw/fTauGzL3ftz7ku
iK4qPjoNUgquA8ONmVpMeeCxfQzh8HKQvV6Kk/qlAzz6pvbRnBrzfq3JA4t9wtmXYPMRScGrlDFw
7f4zApstuelnT+BgWIkQiOcjC9aKSZkXXsqoUlOmFQOmWnZumigDUmir7hrSXHe5ldEbwoPO+V4x
mGcHb12Xz+owlw1xXDnXYZs12PpLC757EcScUBS7ywZSwF3sYMbIP9ShoGe1gLVYYCbqMxyPxE6V
NkpEjwIaH5dy97ANtJUoCg1K3yABwKwTsUWMeQsOKZflAgfBQVkKzVU9CrcWHQH4o3kydzDf7zzT
Y9+czhaBnEJv+EQ3BIsaIuPWkjIEs6er+/N/9hDv9iqPtpXoB2Ma7Cr4/QkO9GTOBr5dZNSo5x2T
821iM/cwENfRK7tS/DUPqaIfK3huCjJFD2r+IFnMS4CIwjBstNgDfbq93V2pdaTi+FYQEmvzxLGq
NJGip+fZ85kCzvHKy4UcGbR/dTX1/+Nw4t+sBn6ALFfHz+2FG5iDehuC5JoE8kMe2Q8auH85F6fl
XXoMcbH1G6sHQB9XIL/XazLv9vOALQ/fktC+mNh68js92zKAmcR1FZLiatit2WwHfqGg90JmCiLO
E8Ma5GOKHrh4NzJifyS8ok4+RuVocv/7WV52lP8xKFU8n/J5cP25L9mYE9joAzov1K9/t8o8gURD
eSuBezZbQ96dTc8iJjQytY9qLrYlBhbU8Hnbr/oGxqOJ9J2EfD1HhD//xpHrtDY/QAYM33GSicLe
RG6uYsrfpIUampCJwrYIGgrOUH8jeC31EownqtqT9T+CDXEiu1rd4793bctmI7QJrE8S7cnCvwvf
mOzWRfq4h5Mp5+EJOl67YBzrwVhdPs+Xb1ZPIywTztI1zY/tTFSQ6wB+nafV28S/8PsnjOcNOX/0
gAkqNp7PnAKQbO379DPNMW0eMBJW7p1bj0RLsMcPUi0nLEWU1gYcTCwP5lYM2gaEEo6f0sMJ82N5
qWInjChYdn0hP2p3gLH/gpjz7B7EZ4eZDArg2HAHXz/ia1r6U2f+4qVIB2kFx41Yk3VPD39GNtaV
AXGWfsh6zaDylrAaoYxgTBDqBlUUe034cM6k7ns8Azi7piSPcXrCZuaNdu/Fnx5ET9LV9udi+AOc
citjmOc+9RYE4p956CVzLF4ZAjcNwAgYk/GP2V2z0OR5rX5/C7bBpkg6NR5/LJ61RXSmRLe3/NYD
JiKLRdLk8UP7nDVDJXUhvo7gi7ENi1knfO7KlBC/5Dq5MlDY9gjaCNtrnMoWlnAAJuIWKuqYRkOd
wTHd33HCbWTiYzLMHzPdre+KwIbQB893qnvKXNVF0fa3eFKZNCTAzhpliAR/07ZyvC7E7dAledSz
aaZebVRROKbcuQtl1QpQ9IGxhCLf0A6wU9JmvHTWNUlrp7gldqyhThEhw6jyotO+/JQAbBM5jBfe
UckZTSJO5U2U8JlIpmILT71uTg0erg57YIawKF1VQu8NeSgzKeQvkhgDTUpB6HIUeeWdFRdIuIXl
MeB+PHJVJb8hVa3czO0J2Do9WHiPAnkiuoLdR0Rll7QiyxFAZd9WaH8Mt662BNYNSUBIv2aRo8e1
3nYef2uLHH0ceQ91d1uOrnCfwz/KzuyKxHroq7BQ1y7+KOOEPvDi1zCEZsJzQtE8G6MrOqo9wcRy
vhvMX7gj1guIk6Z87br/qsAyc9Zfd03CPIw3Enqjf7buJGHGO77nkI5P+giNCIEdKYLYoRv9St+V
ZE1EsC364srvex4T33YrqnS3CBY0DoQ9d9lkvIi3O/MaNZDYLAKBJm4xW1ve1S7LYd95x5cJyQ/u
H4EjjTPkhVJVVV5jHJWr/9/du9FyejZ+HU6M+xLwMd6BxX/DRC7RbZrzEMFCmnIMOiPszRlOBnws
7Rc7u4GlA5CMKZcQLliuXGG7zqFgYKQ3VETXM94oVs/khUGwLy7fRQ+8wpEe/bIP19oGG3esU6r/
A4we1JhDzFIkjelg8l3PmL4I5OZj1h1C6mCeKl4zkkudHRXXtYwPxdsZ8pEjLc0Nj38PeRebFV8b
khJWVtlAB3SWbr+S1nhgAup+Ys25mgC7GeelE9leAaV9r2yH8FOsQtSbCg7hVTkyu16VmVzfIeDW
6wTla/cCf/JHZmLAfmuTz6A/eMuMxaD0McS0y9fpYFigcjDTvsS9VrILbUG8KrnXiTzG0n3nWZcZ
FG37hwrBHK/L8fioUNH68KmfiI+qIj3pljvwj94PLkZQiGF4hpdCANiv9W5+9vO+qUlws3LWub45
4+v4XJwLCGyPGFZUwiFwcXHaiB7IsrgCsoXysJcr1LaeUY8txAaq53w9+sXb4HOSloFRQOCywWsp
V3B435kdgqK4MI+1HDK0YUUZ7Pg6DFbljcDwCnVyBYlVC1Eq8tbKLpUGxkMfwqqR0kMKvS2rs4xT
9evQfDmuQ5zahEZyckfN59L+yfxAvRIA57fPX+IUGevoWbTD/hNDgrs2P+fwrm3ZskXzYIb1DKL7
irkVQ7q2jEKrFD8x+PN7mwcaDYYxwxJ/QTagwCHOQxeaHI3pyrrOR1mqGqyN2cNp2GFO/feCcmoE
x8HjJXoiZOn1OIcXNw7qf0VbK3XT+E5nPEvLp1tupdbqfDI4pZ+k1fAh7sMcrXvGpE9oqeLJugtI
OpOj23Y/qj1qiK2a2qEZ+YbA6dHgukXAKc/+b0/wThARRlj47E/byljL/Auet+7ff7M74bSL4ewH
SD0oza4xScpn+dI7gAwSs5qVGUWcO41ujNxrQykiiNS0JpDd6BDy/FsNp80r8bXJqh64LJcJlFFS
MMMcPFm16mBVezTD2Fqrlp7TyCVvpoQ37fVz5QVJVcZY8p0NvyG9A7H+pP6NubVKCTnBdff6I+1O
2R3p/NHmlp/nJkaJ15fGf/n+Bih5eeZalPl7XVvWbwN9lVnTh+qAsJBLqgDbFfQ67PcEnG/IFwLD
6JA/2OI+ao1n3T1Fg+O7VaO0co710juf3Ahh6KTyZJOUZZxQacaMjuvIMUyimIu+dJadCTJEQdpo
c36dZwIFkIapAPZmeh8V8Yrth01vrEXjdpiG+619tHMKNnr5CAGWJprPGW88T0k9BH1ecHTZA5wI
Cc0pH+XF7+tQyysK9HTQOnGAuBE6aAbirFlZJO8Cl5Cy0/KEqxjse0tnFPk7cpSRHM4Y9PTSPtYd
L3+lyhm3bgMMAX5E/UZODc2XsbU0gJAdmi/GmNntKTl0lXlONj/oSLjUbkmYUiH3i6Dt2hC8Pp2G
OlaD4hqK9QKVhiZspmrJ0eqY9ArmUWplHfYWcngvZR9WtdEuHx7LMBaGlj5OLEE7pN6DTj5CkP/d
uvtDy3jVDIUL0hJrIbmAvY+IwnmNmNw0WuLaKUQyYY+WOaMGmN23RY+EkdPNscAm4xh60P9HUqHX
/BR9oe9rvN0aSRA5Q157aW+fF0OxcZF+U1tEhKgnMW7xC/uFrvnjOhAnD7DiHf2NIq46spXtIr8D
skgRMS5UN2bZKuo4iO25NsE3mluu6J8vIlSYXNNE8e6aevAdFgtrhI5P08AAyzlJvxc88pDWhnqN
NZO290j1k0PKmtQEugUXC9GTwd7OKNvKsn5GPzBa6yiNXJ3JlLvHMBfuT7g4ajZs7P54Uvf4V6F+
OxEfeCBwD1fBE+ocAWw1Dh/FRcLVek310rRsSq3Q2AqesgkN3NHIsX3ChFTp03MGXEdXqT9DQWZ5
ngedWwUGAVw0plWxwi5fFM/K60cKOVIyXI60dXJdNwPLj5KJzfWOETzCbG2+Cn4tyqknkK8wYHyA
QsG+EgrWJ1A1zGKzod4DoUx1BapXB4bSAU5NYv4gvCv7MoBz1eR/0qnCMre2BoRFsM09mo7w3I4l
ficPWIMY6zQdceT76pAEsWI3g7+l+U97ujrrdiJjBa0oRY67eGikpWm/d/yxmwMmWqXrFVLHwsic
/E8E1pqI8P0+szDD7OXBLf2AJRpaTjfcqG5WfB5UI5G3+5jgrSv71vBL90tXjHSSx/3oT6XS1FUo
ObPFSNsS/ZMOewhwROQ+8NaSCx2kjffwSnOTJMLxBLaksk6EM6A8qCGxrRoAhu0ro2xZ+cyx++kV
Lx2csGA8eDpE4dwH1kJBsR6DsQVB8kzhIRn4gjNj5ScIh+rfQdS+K8mJ7lQtbuVWBZAXeS9LLwun
VfxA6JzqrRVG9zJYyTZYUcTUnWn4ZExRWgDbFYa/6BLZAy8BKBGOHevDlh4gMrpMg3tbZ+WrqTGp
0ZpayJEluEe/G5NVJIeS3uqe5JmMypVVmH3K2+8x/7NSbzKfXVrgRSpNlxMthEPp7uLsKGZGBedM
LzX/IVQc7mzwKQSWqodEH4teECh8L+FNcsSbRzvM98n29gyQN0n31O4tf8U78phsJ92qeJFlVtjE
ADaD3Bow2BTBNwgzCdAz2vMw+47FFWNf+6SOUiJMogB3tna7scylfaBnE1OpVmS/FSQV2+j09ebu
2KIlaepkQvOKTBzb2SDxPM+s4I1rn9q6gv7ELzyK+L2uu6NZi7lMt3sRc4jwDzru0ToHYrThzpOp
J27KVktAdUYqcdXt1vWFF6z0D1KDi442ojHHoYxG9UZrfXEIxaXUSkmosYEt4Ha4jZ+JPoKchT8i
q2lfnE0tym6TrodVn0Eme+BzmksqfXoWCTGla8wmGYPQ0+IsjgGpVh8RFOXxERMn7D5Jx0N3mE+K
4WpMX7rGWCyQfm0+kLrPsevWid7YHYk1jCJg6jCD5RlbwE2YeQczvNBvx6GHB+qhGA5627+1kn1j
pv2cyY85wam9pqw/V9z+2SrVcyw3FMr9feCXSE/ZiCGc5CmAcWSphw2eRvRBjkF9ufVOkIvCbfII
Rnz9CpOe6/wGhXp0em4V/mKub4A9pVi2Y6jJH6RYv3GJwLQnu0l0F8WafFF53puFwYvnOatAbQ0O
ALIExj7iIxQ6kDjFbMqcfGr+oUKcVSfTiZl9OzluR3GwaFzwLY8qc6WZcfY9BX+bKLlGaN0GZGsr
gBbPb6zA6xIDibWdObWX5gOuCfLgjscKWqH0BtMu8Oj8xDDJDPTNDfMnxG2RTBvpSLVo60QhrsEo
gEnEvuAoGcXFi8klm8grqzVsj9g1a/1Hh1GpbPR+scbmV257I7dBADPA61UOJGZd3KtgTWti5Qar
vczWdpdvINhOw/skp8ctjobEURs0xCD87Zk7dY7eE6kw4V24IjJaDbNehoiiXE+sI0a2l9B/z3Mo
uRHG6zvT8NZsIdWhdMlDyFoFgQQo4HmLqpij2mjqwq4LmLfq9iBGRkiJnPtV9KWBJURzBOPST2Ip
KLggSvZv8xy4uI/drC+p/gG8G00hefyF7Q8kORPWeQ0xE+mA60shp/a9Y8q0EG3QmEV1qMnzHaik
k00nvE2dL5emG11+AEyXghA8pLEUF8AqcsAc/226gwsSRHYE6tFhboJOy/RKQl4OJxm8dBxd5G/5
P9jH0N62sdDtYQWS9zE5GcP9dENeHLXdgqdumFsDzKAmeBiY+iqYyNnam1rZE39OEolA54mPUZJT
0I7+hz1cq5sgjQOW6KytsjEzDkWpokeytLipMS+UqXQxTZwtLnA6Koapwm6B5XTOuZ4gCDa+GmWl
BqWAhQ7g/VhNoYdZIRlJStavCpusqE2Cg7CzuGZQ0WXi9WBr4fvdShuzZMoW1Gjqav8OtK70C3hB
fkLyp/N1YqhWcBa+zLjU4q5X1jTyRzQ9SfP0rm4MXVeHLcOzx4cC+ff2is1L05cDNTHcjvTEXnSP
ddSpZyipcT6SykULvyXDcRhWy01Do3Q1aKAtPkFkZz9Vu70lbdGaIfCL0obat5HsWzUq/L841Oh7
MooOC2Skw0xx9QEMnmQ5qCC2ikTfPI8XCnVypuhdQAWjj8CbsHshEKWjVkXHIl9g2AuQX7hAIkX5
gwv3EvNdO3logwrnnwM9Bwzg58QiYQ3bB5wEQ7v+4A9CJWMHdFle/H9CBiopEYFhSWmLRiAJBBan
lY/WshwzR3xDN2gpQVr+A+3J7bfrS3622dhPosvmiNR6fC0u3qRbHl20OolldWbh+SJkLiB9GJUP
Yj3vSj/WzW3KFDCHLZuKplabVbRI7GAjWhHKyJMw7EuhmUYVe/X+rC83jKB/OdEY3Fdy+4lKrngF
q88hGxfeTjWCv/rleFOmCMI6AxHwQhh5t3o7V5A24CNPo2hdW8puefT2hB/NZ+q69PEJBo20j46X
qLXM2dUXMhH4xlqHkanCuhXiTowLCPA1U71S4QQFTkLd5CWW/TZ6quB82cluYZzmcMLguQLSm05l
Ub1J+hqDqmc4hjiAKU3w5IkYxqp+NUWMxM8FJ3AbPQl3hloM8lcikcbBkeL5VdoFoHSLBABxeGsZ
q7tZnmFUqURb2Sc9xVPfxKekRBeexoWdplN9N7HoH4/Krue4TsuRwy7B0gtSHz0/6lQtW5lU+LO8
XI2G4u81XNDySLxiM5+XM21FudemStrUKm+r6GzI+9U6dqVSX8URvGPJHy3yO1gWwecYFbxvLjIb
e995+r8Jtmp7OjVJACX+AfKWqPSGpk7WJlypbwKlEP5G54sEzl8xrRKfIdiAD9xOa9ypSLa70Lz4
gyjLYcUNsUcfXDdwsTUbSn3yMG6i8A1wRhFyTSknJw4ahtRMD+EFl1Cb6w3Ep2grUqk5pmOYOKra
gQk/kfMH9jxlZT77SopgkhuhxqDjzydHC5L6vUfm50d1W389mkz7hMwkgTYoGXu2t6VxsvgxQ343
RuwAX7EA0T9Cw0PvVsqmcOcSydm4d4+HLDHlVNG5+ufRakVXhOKSDGLHlUVWKNLfCfqwfC5VyRFp
Usj9UvEsfX962Llo7oggZDJs5Ze3JhxknvPGfNO2FQn7JXR40nqJVH3rhi1pcI83RZWBjY5x2aJy
mzo3dVQ3u/QNXgGB9OulnEWXCXUxu5cGDDD8K+eU0eNLHH6aZ0Ccz7ngMLBu7lrzuU+7xa2NFm75
wjQBYo4GLmKhcvqTJbpoiTT08YuSJmeX5tqbp/Uq0k2SLeTd9+7aPF7ms2JX/m6orxDrieaPE89t
1gIWIRMjRc1FpwM5TT2L/8k5GkF8DPdozD5TZ1yWq//aVYher7wtljEZhsjXvCtLb7nNEbSDpsg+
uOE9WkizNRXayPDyAc+FI1wiJG9HZLas5JkG5pmja42XKsWgOYrK/F6c8iNXl9WS98MDFCfkOBl/
1TKAoe4sGGo+FWg41HkisuQ3jhYpSPzFNhVtCh28NVxnEDPq31u4AKqDfZmNkW/VckzBDE48QTMg
VYSIjl1Vj9FMboWo9rBcwPrmMDKEoBNy8dGl1Nxg9/G5xPJb8pUMwRqkygG6pBvq6p4x36ssJ+0L
bSQNFJflnWP5+XH1fSrmh+ZlUvj9Rathg3ZlBHlia+4fQdHszSSoKDUH/dw3NoRnHS7W0HRIVBFt
U0H7cI6LEs79CKfMqxqqqnLNuHQL4k+UY2pCjt50nf4vYnM5nVXx/uwGOk7ZWs1QZYw5OR+VZHqD
BQt2S7PZdKN0cwwoyliS+qlGxNsml/7qXIqE4S9C23W2ZpPwyp8HvGHksLIA7qtHO/RZfbHNcpcr
IXSscZ2Kdz9/N01dAKf1rJUyhs4s7asOXe5kbOWT7zyjgor4tihCCYhcWfVE+lWn8KXIliAbrVsQ
MudWs4qvKWZWk+Bx4l8sBTU6XCnYTAr/FIPQcNfAoV/zVU5j95SY8HtzWNFfOnsoY1rQvt5xDbP/
YT6G0YtOlW8QmF2pFH6rshBaqYj+LJpVwSATYrzNLkJ3HViWszzica6ioKmM6iDhJfMy3L/iT6oe
hgc6wk+N0ePl91GIJIfQa8Az5Dg3arYy5pMj9UTtg5GBR2/hvmqX/rZdUkIPQ45wSE8ugDiFaH4n
a4YVw8hgj3a0pJvpGvEqEcORNW+n36urQYa+xYVlf/akX6MkDf/ZUHu8uc6+5W+Y8zjssp0/a8Mh
W2tmEIkNfW5JvlhcVIuxSah8vwz+r5E/V8ub6vvSYOfRyH0Sc3rbjkVSUdm7l8f3rtY1NKlYsn3x
XFv0gbnnGh7khxfEQm0xELhg1D0qsxV1aXkT08KSLYpGBuSEah9R/SQbSWE0rMrnmhoMfAC7ptpI
71VFcUZuUXgCrP+z35SonJTQn/0gOhdkgPMxAOKXIVW4hDy+FKEA3TWWrWuCMguYPz1dqlEkTHUg
hADnG1O430yrVIEgFp4pKVjXYe2bRwd0R/S+RnfaGaDtuPEgmfeHkp1cyW2XvPfR8QqT7mtsNgZy
87N+roOqDsMQdNp00Ckyo2Jq8QhF4kLW/hFHstmk+WWhR1Sy0ZO/NGudwthtGBQMdz3ONj7LECx9
aaRVkQAqZkB2svBZZkScv653kGFg9V+nHp/gx5JgEi/EFgXhbWpqXF/RCOL2v81OXcQC4Xz3NOIc
6NW+j40WDe6l2bxnEZlB4cIO+f4jzMDU2umBOVHNvt2FnnGEWJ1ZjJ/JH10avFJ0JfkVfp4nfp4R
qdo5P4ce7EBeky6LCwgkewScbllC5rJdb6m1nM4s1H5L0juzg6WefNYqU/Rp9CWht6nNUOlGNfnN
+RCGppiTOJsnuefupO/nrYNXW6+56iQaz4LUh87ZKWvQeXDIZIvHzruJBU0aexN/PHIUORmWRuqD
UAhGbvlqCZ5TdVxGL9uUJgpRWIS1/yZN1pwOidWlasm/ywZrpVlvzRVw9z3zvNZ5P2r01skL7EFV
5BUCwEJbDsfDa3KR7W5pIqVfPPDYQI/CrVm87hbmEtrJ0EMcaaXvtx4vX+251fQ1jXJLyCqKgaco
bbhecWnC4f3r7KJEQYG4xT9Zd7AOBzm+BPY5afT2dtxU6A/mTmEWPbqsjcNON5UvscUBXMvQrprV
xpPVuV19Yt4ZxgbkRM/j8ihDyQtlF2GfaaeYC9gAJ5yU0m1MmRXWXy3Z2VXoG+zR3mrUXU/nkqZ1
eWiqcqVVVFMDfm2g460Rusfc0PFY+MpcxIwJeSYnte0Wa+vQE7eMMqOrinPrW7ipVPH+dLRzBEKb
sDcX6+o20+9Tgd8LDTrJhNfQ11hGRohaxNe/lOkHnabJuSj6qG31Hg1uwRg5cUc0qCR2VwqtAFwH
EVwDRLSahZlNkJYhzDdXxm1A+gxmi6M+EQ1XtIbrKhEyMMRk3mngpy6vQLaD1otSypyPtlqUTax1
7WOOnJKnqhIbzIfazyfHvB5Qve+BqsvkeoYQ8oU64YjRLYSsgf+myg/0TevoNbr16rUkZdxj6OJv
UVHG37Rnq59TfZsblEoFwhty3hndICAxz8zMy6n0sYBlSwuTWcplcObEU13rpuR/oUntN4ZE2nzi
fc4H7m7KpnrIxLEGA+92YrTNfPuZ7JYZe2BqKFR4YlKNmC7xpg6laVXeH24k65GJA0EdSgynMwPF
NyFOiBaThZpwiH1i98wxmI1iITmJlDbZq67t28OMaNi5S5WeIJOIQM0CfXRZxzybz3MRrpEFrj0f
3q6iBM3yaLgiKq6gmYTAlUP71OZfHEBhkaL4nr3bEqtLuTuRgypW1AziIHK2sAuUuPuHs4YFMN+V
FPvG8/6pMiy++PGsI7l78TQlbNRsExle0/tPu00GY9jkZmG24acTEar07VpHVhhxt6oaLYDx6wyH
IoksB7HG9n692RTt4rzEIQQc3+dTlgLKFg+Qm3fZEimHtS6X1In93mA4kPjXIRqx+wnJAAhp2o0/
X17YEcYf57u5jZ+opHeuDhQXURHrTfWzmBmA8hKLcNIxGqxRpYnwL2COHZAZR0uq9XaQUZQLeWNC
TqisxLTZfQPlaobvHH1zzRBz7+q4TMZgJTKRrDhml4sZybR9B/LYLpkAuhISibb7+8kqPaTBemYN
FU8VTLxVDqx5IaCRnQTZn81qxjB0Pvs9j0MQFia63DTYpWAOJ9XEbkfn/h6FR9vw4nepgxNMs4OF
3vyBMu/JtRA4uY7zSycSAvuxl0D6n5JsaJLtSjjWPXm+tr3lrPJBCyqzDxqaaUih1b1Gj0XVMs3R
So9d5ias/9W4ak9qB4xspPN5aw4jmi/ytFb5A+frEZA8WuQ6S0Lm/VVnlV23jBzb/s0Ep8+RZH9y
ToArmAiVzJbHUAVHXPYiFjIzM8em8K63UDjtFGBl4P7kyFYwn+t+atzA454hdYpdqECxP0MvP02y
voVjsxo3wcjOqTzMPR+YRMqv57Gr4Ia2o917YvTeZBtUiloQGPpHBECYogqm57thUMgrCTnBrLCu
W9TvWubGybvMasZbo0P0nVg9Uxvy2Hr+dbFMH50zHg01a0lMotSSbDszA9mAR2g0a9OgWZYjN7fy
C/BBr9wstBC+hqDZkPIHCbu77x0GTzqI9UWUpdAH4y7VDkcqL+XLT6lLE87xsAhIIM/6XdvjeATq
C4OfkZbxXA1StZXgDJka14RxL2lb3AaXkj3cDByk5wH6vnKSNaKHagCPIt1uxT3A24ScsJea+gnb
ZkLj8fmJI7jMfaDAo43oHLJiiQBFb328a+mvRvQmlJe4xIcsbnjj7Ts4TKneYH9tDvUqEkaxtdrO
Z2UFtByO/QP6fE2JtJSbhUw4Tg/D9x1DmAuYM45sdYiDCB9OdJRzTaTNK5eCNmyyJCnFIDdwl5Qw
uSHmehh7X39YvecRGq9QfMk3e82LUA1siDAxo/SA/OjDIspyCNe/LN2Lsp1fQaL7t83ag0yy6GyF
zsbUbMJpWcy21OQ3xH6N0XfRGmpwYjmbLybVqV+Q+IkIgyvkgF/rvkTw8VR/Aqllq3Plvcs0qrAh
nRDF/q47KII9xQlW2lZRtaULkCSdcoDoWJhCq6MTQYZxnlQOK2zvNiawHMfQUnG7vY0l6aqnwNQG
3GmMvrpJsc7qTxz/YRaIHjBiApdqXyRuCQ4bCnHH0EBxQe3phCAQKaeps/xvbE8Vwp+5m4Vwsa0v
WvoRxXTKdni9fKyr++QHCv25QpppnmoOVAGJ05Iltp+lCVnJ9xLAJThMbOQiNoMBN1X2AxIXbeQL
o+sMXIz89QjrRd2GT3enMob6Nx8WWZyrhi2bLVk9PKUFgOIpj1O0WiL0+uaCQgui5xlU6/cgpJKk
/JnAH82IIj1IBefVlM7YSNQOMWFmpBfrKYq/9jUpPjrdIevZvSkfOCfypa/x42eQh5QkzMkwHHXG
JRdk69rWLYh0lYYUlt/nCtDLeAXC6wKGkx0Bha4c7fN/WSb0HmoUbB1ufTPYKkZP4KbQppOvUTmt
p6rFz/aiiUBsP2LNnMbcYwf6pLfAJIVWQenVOrEvlU7IGUARvqEt8+aAHBkP0AmVdLxXGmGFV8iH
EO6a1wzE9Ej7ilH29CNlap/NrJs5LytO5GgP0189q+xln/s2A1sq5TnFa9MIwanshNxvvi3uKJ7q
2BtWCllzDvnIsP7WOHLAp/Kvg/RJEdz4509ZzgxY9+PSmdDHgZZw7On2kp82StKxV1Kdq50MjxDX
LHv+ZwqHkXqwXndbAaF+l6QbsRgaXh6eFUjlIOsCmr5UI0hShU5Sd8jvfysaRGB8LPVpfk74moU4
Tj6D8OVLEoEj+Pie3OVd2dFigAOVOoKaYTRFMzlIiosMTBAZrbLcjnuv67IEzkcXvxQAVPvqPzKz
dhO2JgrpeBuhyLyZgrw5LjlC8iP1caeJG567mIHemQsmR2QRZN7v2StoFECcAG5ag1LO10eQR3GI
HQ74GMtxTGGu7/0awujMeuf7KxkOxraF8G2faz+ZttZlzRTRldDcTxZ3RlSrVJy5yWO+6re4En78
8e+UNLmoeQbpGECjSIGpcU8FLWD7YtzYA4UijekJGX1NmEDZ1cN99JprcrsP7UYGXdpjOyV9C8aG
uAYoSMmqHx06hLM7ecNKT7iSAFmcDlBFUUecp2ptSuLTI4m1654DuixElNooQCYLBymXlpz7qwzQ
qpI1sdDZoKv3a2tlTCj5zsUWFMPMt0ACrMjYG8UrZKLTAGrcA9EJDSN2W1sTjyTRi72+1d2ZPx7V
6bRUyYaszzEU+v04FP1W6ssRlkmgAAdclxfG5FYuYNvofoYLmdBMoZGNQz9cg4mIp7fvB7VX9Kdf
vtEkZZ6oHXLOevCYF5W4ZgqROE+mFNd9HVmwrrn/me69U6j+fgcf08Gakxtdf8ARflUF/o22ZEC/
mvARMmbKweD09PVDPKfz+fwhVDiDT2XEoaCu7+tAfs4uvXzE0lao5TxSGtjSpulBrcsMdrqLXGg3
hgYlU7146zYFhjFFs+5D6j9qhSgjE8J0uX6Wn5ZU+oXUdYWCEhSwniC7kx/hTkKC537dKqtsWHiv
6iHqvuSPFKLQq4/hnJ8Ea9RRRa5Aw8+wCzJPAuuhdkPSTEOFh6rX4UgMmPhRhx9zOK7bOOHAvQPj
Tap1bEvTWwFJB+UJxNkFulCHkBjcIwhdv/8FErMP1VJTYYEGvCZLyDyhGxomIXHl1/8ixD9mjTF3
eXp07+xwHJbhaCwFoU9dyXKXMO27vNTwe6P3yGzKJUrnkHR+3bDJAaJa0JNSaZqT8CF0VaVM1niq
hmwI7NPdVT5rg7GWmcjwlD/QaP3KPM3xnMXWgSPHc9ZBb+hxqha6bWmSk5l5p5alvIpYEgxRDu/J
ZlpJL2b4sISSVTEUmU/vPkEHd/efndsH9rT6LjNLCszHVsV61+ZdG7/JRnCq/1LnsP2CKJkRd/ba
4mkkq9AZTSgB3LBLCehdxiM4Us6VWMLBGroOsklFXtOybs3maU6ybxlzq9QGEoypK2sWPsrZHC/F
ABWbuZvwHfGddLDuEb2q1UbKxPih45cxjHsbDfHII3DHSrk/NnMqn+9lLYjahsYTKJe36hlhj+fS
gt9T8HeOxbr7IXNEUC5LoOeD9/CDMq8Jrphq/Uln/OVGvuUJhs7vN0RvBV/vulyIVl6yWz28PtEt
vz4ascGaufg1HAvTQwz+dkdX7VomLHZpP4zw3lDBHEh6j9Axs8t691qe+pjzbMuhym2dHZEaily/
jOSoPmmSvvs1WGD2AU8DKt0pH5R5/qavM7/8XNZmZ0li82cKq/3GFB2j9akC6YWRclGPxGJs/dKf
SeBTZhCgBFplkerOTXyWPOxb8U6JcYrefRPjLhawpVQGlkTLmutZp/MKKTUtcGkTLf5sE6mQKF4m
J1RAIu4VYe3401hIDdF8sAyOvC2Cfm44iMYBcH/y1ZhbrVlPxWpQ1VBWE1Zljc81XGGtjR6O3EEM
+WJ02C6gaXXY0/4ZRU7B/lRd6RE4wqEp7sumNHCCHjjPqpdZYuvSZP8tagO5YtnxvmXdrJZhUn8u
bWN6vDevbBOvd5hSMtU01OTuN9k6zMMseBDryrt0+XIMn0qqX3ZVeb5WnaDYVCkeV1jeea2s/cq7
DPC/zsaTIQw93UgqJTpvrFqkmFCeUX65kS66eVomE5NC3M7LBxjyFE/uWAtiLmf13f59SyLUWxv4
TrLvGvDAO0MKGWgP/dgFWQNSGoTV4Aa64Veq05CY0mo8+C9NAC4rdMF25if/7QNg0BQ7BF02r0wG
MgHhcDc+h73aJmyVMkgI3hVNen6DLXMumgSaGsh4uzLEIc6dNL8RszkhnRhtRJGD1W4PT7/d//1l
hwg9ox86OcNpNtlqKDA/G1N3Zjc7DkVfJhzwBVNLQRi2J10A8s5HZkcJsAlUBdb1rT0NLmX/kEBA
0rgHI0FtVf8+10lw4DC0qzjalVLd3f6kB20Vmz0LZFJagHpTRPT2hS58l24ECjFGyMYmpTdkmz23
vsm8IyMQPJsp98z1VrAXpxm+kAqfPITjXPXsIaf1fYg3pg67hrlkP/x2Tn7ICm6zJu/K97pmCnYm
dFUjCqeQS81AmILoCKREfJ/WLJ/CldLU1h1WiWOwpk7cMyYjGLFzwqs+Pjju710ucYiWgIzbQr0U
j+sStSneJ8xU1LShzjbb41FuDfNmDWXLz9Pb+w3GtGJtMFMVFlKNWMKAYTo8W0R7zCw+QnIR1SVp
11oVaOCEiTvitQKTlatC6Y4xVlr3ENBOcIbqGrlcOglpXpzlZGmmZzIH0+1h9UoxKi0l9QdafnAF
OVwriEOtWmiJWgCBEgxzjT8v6Eso7Yt1oa1mK8iUBjPQmW9tot5dLZvHsDke9B7oKAsLZUhqzBOB
30ijyEweC3EHOAJV74r5IC/n37DYUdMOW6Q12d6z+Uir2JKYMHK+K/CZWjm7cHbu4yJtNLzT+Btk
ZFgWXJnYtjvwuicqPGpC/k+e+ddWjf16YMEVdsWKc8+mJee3Ju1XWAVJnj8vqiBs7u5BZvXLAxVC
N2WhaemvMOLwLPAdGuriBkneidhFJUMJFIHj+WPQggzNPqi/ExlaGY31OXHJdk3SpElE/+pDiEkW
nGoP/kGW7xF44+mOShI+ts+Hp27qEzN82w8ns9IYOIY26r3C7NjgFeU7h5DNdQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2.1";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 15;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 15;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_fifo_generator_v13_2_6
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(14 downto 0) => din(14 downto 0),
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2.1";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 14;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 14;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 1;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  empty <= \<const0>\;
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.\zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(13 downto 0) => din(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => '1',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => wr_ack,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    update_i : out STD_LOGIC;
    rtc_0_update_t : out STD_LOGIC;
    \data_reg[1][6]\ : out STD_LOGIC;
    \data_reg[4][7]\ : out STD_LOGIC;
    \data_reg[4][6]\ : out STD_LOGIC;
    \data_reg[4][5]\ : out STD_LOGIC;
    \data_reg[4][4]\ : out STD_LOGIC;
    \data_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][7]\ : out STD_LOGIC;
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[2][5]\ : out STD_LOGIC;
    \data_reg[2][4]\ : out STD_LOGIC;
    \data_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][7]\ : out STD_LOGIC;
    \data_reg[5][6]\ : out STD_LOGIC;
    \data_reg[5][5]\ : out STD_LOGIC;
    \data_reg[5][4]\ : out STD_LOGIC;
    \data_reg[3][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_reg_o_reg[5]\ : out STD_LOGIC;
    sda_reg : out STD_LOGIC;
    scl_reg : out STD_LOGIC;
    i2c_rw_reg : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    update_i_reg : out STD_LOGIC;
    update_i_reg_0 : out STD_LOGIC;
    \tmp_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_reg : out STD_LOGIC;
    \bcnt_reg[0]\ : out STD_LOGIC;
    \sda_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC;
    \data_reg[0][0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    \wr_reg_o_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]\ : out STD_LOGIC;
    \data_reg[1][5]\ : out STD_LOGIC;
    \data_o_reg[4]\ : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    update_t_reg_2 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \bcnt_reg[1]\ : out STD_LOGIC;
    old_scl_reg : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[2][1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \timeout_reg[13]\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    reset : in STD_LOGIC;
    \data_reg[4][7]_0\ : in STD_LOGIC;
    \data_reg[4][6]_0\ : in STD_LOGIC;
    \data_reg[4][5]_0\ : in STD_LOGIC;
    \data_reg[4][4]_0\ : in STD_LOGIC;
    \data_reg[1][7]_0\ : in STD_LOGIC;
    \data_reg[1][6]_0\ : in STD_LOGIC;
    \data_reg[1][5]_0\ : in STD_LOGIC;
    \data_reg[1][4]\ : in STD_LOGIC;
    \data_reg[2][7]_0\ : in STD_LOGIC;
    \data_reg[2][6]\ : in STD_LOGIC;
    \data_reg[2][5]_0\ : in STD_LOGIC;
    \data_reg[2][4]_1\ : in STD_LOGIC;
    \data_reg[0][7]_0\ : in STD_LOGIC;
    \data_reg[0][6]\ : in STD_LOGIC;
    \data_reg[0][5]\ : in STD_LOGIC;
    \data_reg[0][4]\ : in STD_LOGIC;
    \data_reg[5][7]_0\ : in STD_LOGIC;
    \data_reg[5][6]_0\ : in STD_LOGIC;
    \data_reg[5][5]_0\ : in STD_LOGIC;
    \data_reg[5][4]_1\ : in STD_LOGIC;
    \data_reg[3][2]_0\ : in STD_LOGIC;
    \data_reg[3][1]\ : in STD_LOGIC;
    \data_reg[3][0]\ : in STD_LOGIC;
    sda_reg_0 : in STD_LOGIC;
    scl_reg_0 : in STD_LOGIC;
    i2c_rw_reg_0 : in STD_LOGIC;
    update_t_reg_3 : in STD_LOGIC;
    sda_o_reg : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc : entity is "rtcc";
end zxnexys_zxrtc_0_0_rtcc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc is
  signal axi_controller_0_fifo_read_EMPTY : STD_LOGIC;
  signal axi_controller_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axi_controller_0_fifo_read_RD_EN : STD_LOGIC;
  signal axi_controller_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal axi_controller_0_fifo_write_WR_EN : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_ARREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_AWADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_AWVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_controller_0_interface_aximm_RREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WDATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_controller_0_interface_aximm_WREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WVALID : STD_LOGIC;
  signal \^data_o_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_reg[10]0\ : STD_LOGIC;
  signal \data_reg[11]0\ : STD_LOGIC;
  signal \data_reg[12]0\ : STD_LOGIC;
  signal \data_reg[13]0\ : STD_LOGIC;
  signal \data_reg[14]0\ : STD_LOGIC;
  signal \data_reg[15]0\ : STD_LOGIC;
  signal \data_reg[16]0\ : STD_LOGIC;
  signal \data_reg[17]0\ : STD_LOGIC;
  signal \data_reg[18]0\ : STD_LOGIC;
  signal \data_reg[19]0\ : STD_LOGIC;
  signal \data_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_reg[20]0\ : STD_LOGIC;
  signal \data_reg[21]0\ : STD_LOGIC;
  signal \data_reg[22]0\ : STD_LOGIC;
  signal \data_reg[23]0\ : STD_LOGIC;
  signal \data_reg[24]0\ : STD_LOGIC;
  signal \data_reg[25]0\ : STD_LOGIC;
  signal \data_reg[27]0\ : STD_LOGIC;
  signal \data_reg[29]0\ : STD_LOGIC;
  signal \data_reg[30]0\ : STD_LOGIC;
  signal \data_reg[31]0\ : STD_LOGIC;
  signal \data_reg[32]0\ : STD_LOGIC;
  signal \data_reg[33]0\ : STD_LOGIC;
  signal \data_reg[34]0\ : STD_LOGIC;
  signal \data_reg[35]0\ : STD_LOGIC;
  signal \data_reg[36]0\ : STD_LOGIC;
  signal \data_reg[37]0\ : STD_LOGIC;
  signal \data_reg[38]0\ : STD_LOGIC;
  signal \data_reg[39]0\ : STD_LOGIC;
  signal \data_reg[40]0\ : STD_LOGIC;
  signal \data_reg[41]0\ : STD_LOGIC;
  signal \data_reg[42]0\ : STD_LOGIC;
  signal \data_reg[43]0\ : STD_LOGIC;
  signal \data_reg[44]0\ : STD_LOGIC;
  signal \data_reg[45]0\ : STD_LOGIC;
  signal \data_reg[46]0\ : STD_LOGIC;
  signal \data_reg[47]0\ : STD_LOGIC;
  signal \data_reg[48]0\ : STD_LOGIC;
  signal \data_reg[49]0\ : STD_LOGIC;
  signal \data_reg[50]0\ : STD_LOGIC;
  signal \data_reg[51]0\ : STD_LOGIC;
  signal \data_reg[52]0\ : STD_LOGIC;
  signal \data_reg[53]0\ : STD_LOGIC;
  signal \data_reg[54]0\ : STD_LOGIC;
  signal \data_reg[55]0\ : STD_LOGIC;
  signal \data_reg[56]0\ : STD_LOGIC;
  signal \data_reg[57]0\ : STD_LOGIC;
  signal \data_reg[58]0\ : STD_LOGIC;
  signal \data_reg[59]0\ : STD_LOGIC;
  signal \data_reg[60]0\ : STD_LOGIC;
  signal \data_reg[61]0\ : STD_LOGIC;
  signal \data_reg[62]0\ : STD_LOGIC;
  signal \data_reg[63]0\ : STD_LOGIC;
  signal \data_reg[6]_2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \data_reg[7]0\ : STD_LOGIC;
  signal \data_reg[8]0\ : STD_LOGIC;
  signal \data_reg[9]0\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fifo_generator_1_wr_ack : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_1\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[12]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[1]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[2]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[6]\ : STD_LOGIC;
  signal \inst/cnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \inst/refresh_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal registers_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal registers_0_fifo_write_WR_EN : STD_LOGIC;
  signal registers_0_n_100 : STD_LOGIC;
  signal registers_0_n_101 : STD_LOGIC;
  signal registers_0_n_102 : STD_LOGIC;
  signal registers_0_n_103 : STD_LOGIC;
  signal registers_0_n_104 : STD_LOGIC;
  signal registers_0_n_105 : STD_LOGIC;
  signal registers_0_n_106 : STD_LOGIC;
  signal registers_0_n_107 : STD_LOGIC;
  signal registers_0_n_108 : STD_LOGIC;
  signal registers_0_n_109 : STD_LOGIC;
  signal registers_0_n_110 : STD_LOGIC;
  signal registers_0_n_12 : STD_LOGIC;
  signal registers_0_n_2 : STD_LOGIC;
  signal registers_0_n_23 : STD_LOGIC;
  signal registers_0_n_35 : STD_LOGIC;
  signal registers_0_n_36 : STD_LOGIC;
  signal registers_0_n_39 : STD_LOGIC;
  signal registers_0_n_40 : STD_LOGIC;
  signal registers_0_n_41 : STD_LOGIC;
  signal registers_0_n_42 : STD_LOGIC;
  signal registers_0_n_43 : STD_LOGIC;
  signal registers_0_n_44 : STD_LOGIC;
  signal registers_0_n_46 : STD_LOGIC;
  signal registers_0_n_54 : STD_LOGIC;
  signal registers_0_n_55 : STD_LOGIC;
  signal registers_0_n_56 : STD_LOGIC;
  signal registers_0_n_57 : STD_LOGIC;
  signal registers_0_n_58 : STD_LOGIC;
  signal registers_0_n_59 : STD_LOGIC;
  signal registers_0_n_61 : STD_LOGIC;
  signal registers_0_n_62 : STD_LOGIC;
  signal registers_0_n_63 : STD_LOGIC;
  signal registers_0_n_65 : STD_LOGIC;
  signal registers_0_n_71 : STD_LOGIC;
  signal registers_0_n_74 : STD_LOGIC;
  signal registers_0_n_75 : STD_LOGIC;
  signal registers_0_n_78 : STD_LOGIC;
  signal registers_0_n_79 : STD_LOGIC;
  signal registers_0_n_80 : STD_LOGIC;
  signal registers_0_n_81 : STD_LOGIC;
  signal registers_0_n_82 : STD_LOGIC;
  signal registers_0_n_83 : STD_LOGIC;
  signal registers_0_n_84 : STD_LOGIC;
  signal registers_0_n_85 : STD_LOGIC;
  signal registers_0_n_86 : STD_LOGIC;
  signal registers_0_n_87 : STD_LOGIC;
  signal registers_0_n_88 : STD_LOGIC;
  signal registers_0_n_89 : STD_LOGIC;
  signal registers_0_n_90 : STD_LOGIC;
  signal registers_0_n_91 : STD_LOGIC;
  signal registers_0_n_92 : STD_LOGIC;
  signal registers_0_n_93 : STD_LOGIC;
  signal registers_0_n_94 : STD_LOGIC;
  signal registers_0_n_95 : STD_LOGIC;
  signal registers_0_n_96 : STD_LOGIC;
  signal registers_0_n_97 : STD_LOGIC;
  signal registers_0_n_98 : STD_LOGIC;
  signal registers_0_n_99 : STD_LOGIC;
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rtc_0_n_100 : STD_LOGIC;
  signal rtc_0_n_103 : STD_LOGIC;
  signal rtc_0_n_110 : STD_LOGIC;
  signal rtc_0_n_111 : STD_LOGIC;
  signal rtc_0_n_114 : STD_LOGIC;
  signal rtc_0_n_115 : STD_LOGIC;
  signal rtc_0_n_116 : STD_LOGIC;
  signal rtc_0_n_117 : STD_LOGIC;
  signal rtc_0_n_118 : STD_LOGIC;
  signal rtc_0_n_119 : STD_LOGIC;
  signal rtc_0_n_133 : STD_LOGIC;
  signal rtc_0_n_17 : STD_LOGIC;
  signal rtc_0_n_18 : STD_LOGIC;
  signal rtc_0_n_19 : STD_LOGIC;
  signal rtc_0_n_20 : STD_LOGIC;
  signal rtc_0_n_21 : STD_LOGIC;
  signal rtc_0_n_22 : STD_LOGIC;
  signal rtc_0_n_23 : STD_LOGIC;
  signal rtc_0_n_24 : STD_LOGIC;
  signal rtc_0_n_25 : STD_LOGIC;
  signal rtc_0_n_26 : STD_LOGIC;
  signal rtc_0_n_27 : STD_LOGIC;
  signal rtc_0_n_29 : STD_LOGIC;
  signal rtc_0_n_64 : STD_LOGIC;
  signal rtc_0_n_81 : STD_LOGIC;
  signal rtc_0_n_84 : STD_LOGIC;
  signal rtc_0_n_85 : STD_LOGIC;
  signal rtc_0_n_86 : STD_LOGIC;
  signal rtc_0_n_87 : STD_LOGIC;
  signal rtc_0_n_88 : STD_LOGIC;
  signal rtc_0_n_89 : STD_LOGIC;
  signal rtc_0_n_90 : STD_LOGIC;
  signal rtc_0_n_91 : STD_LOGIC;
  signal rtc_0_n_99 : STD_LOGIC;
  signal rtc_0_rd_reg_o : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rtc_0_update_t\ : STD_LOGIC;
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal rtc_reset_0_reset_n : STD_LOGIC;
  signal \^underflow\ : STD_LOGIC;
  signal \^update_i\ : STD_LOGIC;
  signal \^update_t_reg\ : STD_LOGIC;
  signal \^wr_reg_o_reg[2]\ : STD_LOGIC;
  signal \^wr_reg_o_reg[4]\ : STD_LOGIC;
  signal \^wr_reg_o_reg[5]\ : STD_LOGIC;
  signal NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_iic_0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_iic_0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_axi_iic_0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_full_UNCONNECTED : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axi_controller_0 : label is "axi_controller,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_iic_0 : label is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_iic_0 : label is "yes";
  attribute X_CORE_INFO of axi_iic_0 : label is "axi_iic,Vivado 2021.2.1";
  attribute CHECK_LICENSE_TYPE of fifo_generator_0 : label is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_0 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_0 : label is "fifo_generator_v13_2_6,Vivado 2021.2.1";
  attribute CHECK_LICENSE_TYPE of fifo_generator_1 : label is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_1 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_1 : label is "fifo_generator_v13_2_6,Vivado 2021.2.1";
  attribute X_CORE_INFO of registers_0 : label is "registers,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_0 : label is "rtc,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_reset_0 : label is "rtc_reset,Vivado 2021.2";
begin
  \data_o_reg[7]\(3 downto 0) <= \^data_o_reg[7]\(3 downto 0);
  dout(3 downto 0) <= \^dout\(3 downto 0);
  \goreg_bm.dout_i_reg[11]_0\ <= \^goreg_bm.dout_i_reg[11]_0\;
  \goreg_bm.dout_i_reg[11]_1\ <= \^goreg_bm.dout_i_reg[11]_1\;
  \goreg_bm.dout_i_reg[12]_0\ <= \^goreg_bm.dout_i_reg[12]_0\;
  \goreg_bm.dout_i_reg[1]\ <= \^goreg_bm.dout_i_reg[1]\;
  \goreg_bm.dout_i_reg[2]\ <= \^goreg_bm.dout_i_reg[2]\;
  \goreg_bm.dout_i_reg[6]\ <= \^goreg_bm.dout_i_reg[6]\;
  rtc_0_update_t <= \^rtc_0_update_t\;
  underflow <= \^underflow\;
  update_i <= \^update_i\;
  update_t_reg <= \^update_t_reg\;
  \wr_reg_o_reg[2]\ <= \^wr_reg_o_reg[2]\;
  \wr_reg_o_reg[4]\ <= \^wr_reg_o_reg[4]\;
  \wr_reg_o_reg[5]\ <= \^wr_reg_o_reg[5]\;
axi_controller_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
     port map (
      \ARADDR_reg[8]\(4) => axi_controller_0_interface_aximm_ARADDR(8),
      \ARADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      \ARADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      \AWADDR_reg[8]\(4) => axi_controller_0_interface_aximm_AWADDR(8),
      \AWADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      \AWADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      D(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      \WDATA_reg[9]\(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      axi_controller_0_interface_aximm_BREADY => axi_controller_0_interface_aximm_BREADY,
      axi_controller_0_interface_aximm_RREADY => axi_controller_0_interface_aximm_RREADY,
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      reset => reset,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      \timeout_reg[13]\ => \timeout_reg[13]\,
      wr_ack => fifo_generator_1_wr_ack,
      \wr_data_reg[13]\(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
axi_iic_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
     port map (
      gpo(0) => NLW_axi_iic_0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => clk_peripheral,
      s_axi_araddr(8) => axi_controller_0_interface_aximm_ARADDR(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => rtc_reset_0_reset_n,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awaddr(8) => axi_controller_0_interface_aximm_AWADDR(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_axi_iic_0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bready => axi_controller_0_interface_aximm_BREADY,
      s_axi_bresp(1 downto 0) => NLW_axi_iic_0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rdata(31 downto 8) => NLW_axi_iic_0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      s_axi_rready => axi_controller_0_interface_aximm_RREADY,
      s_axi_rresp(1 downto 0) => NLW_axi_iic_0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wstrb(3 downto 0) => B"1111",
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      scl_i => iic_rtcc_scl_i,
      scl_o => NLW_axi_iic_0_scl_o_UNCONNECTED,
      scl_t => iic_rtcc_scl_t,
      sda_i => iic_rtcc_sda_i,
      sda_o => NLW_axi_iic_0_sda_o_UNCONNECTED,
      sda_t => iic_rtcc_sda_t
    );
fifo_generator_0: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
     port map (
      clk => clk_peripheral,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      full => NLW_fifo_generator_0_full_UNCONNECTED,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      srst => reset,
      wr_en => registers_0_fifo_write_WR_EN
    );
fifo_generator_1: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
     port map (
      clk => clk_peripheral,
      din(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      dout(13 downto 8) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(7 downto 4) => \^dout\(3 downto 0),
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(3 downto 0),
      empty => NLW_fifo_generator_1_empty_UNCONNECTED,
      full => NLW_fifo_generator_1_full_UNCONNECTED,
      rd_en => '1',
      srst => reset,
      underflow => \^underflow\,
      wr_ack => fifo_generator_1_wr_ack,
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
registers_0: entity work.zxnexys_zxrtc_0_0_rtcc_registers_0_0
     port map (
      D(7) => rtc_0_n_84,
      D(6) => rtc_0_n_85,
      D(5) => rtc_0_n_86,
      D(4) => rtc_0_n_87,
      D(3) => rtc_0_n_88,
      D(2) => rtc_0_n_89,
      D(1) => rtc_0_n_90,
      D(0) => rtc_0_n_91,
      E(0) => \data_reg[63]0\,
      Q(2 downto 1) => rtc_0_wr_reg_o(5 downto 4),
      Q(0) => rtc_0_wr_reg_o(2),
      clk_peripheral => clk_peripheral,
      \cnt_reg[2]\ => registers_0_n_110,
      \data_reg[0][0]\(0) => \data_reg[0]_1\(0),
      \data_reg[0][0]_0\ => \data_reg[0][0]\,
      \data_reg[0][0]_1\ => rtc_0_n_103,
      \data_reg[0][0]_2\ => rtc_0_n_116,
      \data_reg[0][3]\ => rtc_0_n_117,
      \data_reg[0][4]\ => \data_reg[0][4]\,
      \data_reg[0][4]_0\ => \^goreg_bm.dout_i_reg[11]_1\,
      \data_reg[0][5]\ => \data_reg[0][5]\,
      \data_reg[0][6]\ => \data_reg[0][6]\,
      \data_reg[0][7]\(3 downto 0) => \data_reg[0][7]\(3 downto 0),
      \data_reg[0][7]_0\ => \data_reg[0][7]_0\,
      \data_reg[10][0]\(0) => \data_reg[10]0\,
      \data_reg[11][0]\(0) => \data_reg[11]0\,
      \data_reg[12][0]\(0) => \data_reg[12]0\,
      \data_reg[13][0]\(0) => \data_reg[13]0\,
      \data_reg[14][0]\(0) => \data_reg[14]0\,
      \data_reg[15][0]\(0) => \data_reg[15]0\,
      \data_reg[16][0]\(0) => \data_reg[16]0\,
      \data_reg[17][0]\(0) => \data_reg[17]0\,
      \data_reg[18][0]\(0) => \data_reg[18]0\,
      \data_reg[19][0]\(0) => \data_reg[19]0\,
      \data_reg[1][0]\(0) => \data_reg[1]_0\(0),
      \data_reg[1][0]_0\ => rtc_0_n_115,
      \data_reg[1][0]_1\ => \^goreg_bm.dout_i_reg[12]_0\,
      \data_reg[1][3]\ => rtc_0_n_111,
      \data_reg[1][4]\ => \data_reg[1][4]\,
      \data_reg[1][5]\ => \data_reg[1][5]\,
      \data_reg[1][5]_0\ => \data_reg[1][5]_0\,
      \data_reg[1][6]\ => \data_reg[1][6]\,
      \data_reg[1][6]_0\ => \data_reg[1][6]_0\,
      \data_reg[1][7]\(3 downto 0) => \data_reg[1][7]\(3 downto 0),
      \data_reg[1][7]_0\ => \data_reg[1][7]_0\,
      \data_reg[20][0]\(0) => \data_reg[20]0\,
      \data_reg[21][0]\(0) => \data_reg[21]0\,
      \data_reg[22][0]\(0) => \data_reg[22]0\,
      \data_reg[23][0]\(0) => \data_reg[23]0\,
      \data_reg[24][0]\(0) => \data_reg[24]0\,
      \data_reg[25][0]\(0) => \data_reg[25]0\,
      \data_reg[26][0]\ => rtc_0_n_64,
      \data_reg[27][0]\(0) => \data_reg[27]0\,
      \data_reg[28][0]\ => rtc_0_n_81,
      \data_reg[29][0]\(0) => \data_reg[29]0\,
      \data_reg[2][0]\ => registers_0_n_12,
      \data_reg[2][0]_0\ => rtc_0_n_119,
      \data_reg[2][0]_1\ => \^wr_reg_o_reg[4]\,
      \data_reg[2][1]\ => \data_reg[2][1]\,
      \data_reg[2][2]\ => registers_0_n_71,
      \data_reg[2][4]\ => \data_reg[2][4]\,
      \data_reg[2][4]_0\ => \data_reg[2][4]_0\,
      \data_reg[2][4]_1\ => \data_reg[2][4]_1\,
      \data_reg[2][4]_2\ => rtc_0_n_110,
      \data_reg[2][5]\ => \data_reg[2][5]\,
      \data_reg[2][5]_0\ => \data_reg[2][5]_0\,
      \data_reg[2][6]\ => data3(0),
      \data_reg[2][6]_0\ => \data_reg[2][6]\,
      \data_reg[2][7]\ => \data_reg[2][7]\,
      \data_reg[2][7]_0\ => \data_reg[2][7]_0\,
      \data_reg[30][0]\(0) => \data_reg[30]0\,
      \data_reg[31][0]\(0) => \data_reg[31]0\,
      \data_reg[32][0]\(0) => \data_reg[32]0\,
      \data_reg[33][0]\(0) => \data_reg[33]0\,
      \data_reg[34][0]\(0) => \data_reg[34]0\,
      \data_reg[35][0]\(0) => \data_reg[35]0\,
      \data_reg[36][0]\(0) => \data_reg[36]0\,
      \data_reg[37][0]\(0) => \data_reg[37]0\,
      \data_reg[38][0]\(0) => \data_reg[38]0\,
      \data_reg[39][0]\(0) => \data_reg[39]0\,
      \data_reg[3][0]\ => \data_reg[3][2]\(0),
      \data_reg[3][0]_0\ => \data_reg[3][0]\,
      \data_reg[3][1]\ => \data_reg[3][2]\(1),
      \data_reg[3][1]_0\ => \data_reg[3][1]\,
      \data_reg[3][2]\ => \data_reg[3][2]\(2),
      \data_reg[3][2]_0\ => \data_reg[3][2]_0\,
      \data_reg[3][5]\ => \^wr_reg_o_reg[5]\,
      \data_reg[40][0]\(0) => \data_reg[40]0\,
      \data_reg[41][0]\(0) => \data_reg[41]0\,
      \data_reg[42][0]\(0) => \data_reg[42]0\,
      \data_reg[43][0]\(0) => \data_reg[43]0\,
      \data_reg[44][0]\(0) => \data_reg[44]0\,
      \data_reg[45][0]\(0) => \data_reg[45]0\,
      \data_reg[46][0]\(0) => \data_reg[46]0\,
      \data_reg[47][0]\(0) => \data_reg[47]0\,
      \data_reg[48][0]\(0) => \data_reg[48]0\,
      \data_reg[49][0]\(0) => \data_reg[49]0\,
      \data_reg[4][0]\ => registers_0_n_2,
      \data_reg[4][0]_0\ => rtc_0_n_29,
      \data_reg[4][1]\ => \^goreg_bm.dout_i_reg[1]\,
      \data_reg[4][2]\ => \^goreg_bm.dout_i_reg[2]\,
      \data_reg[4][3]\ => \^wr_reg_o_reg[2]\,
      \data_reg[4][4]\ => \data_reg[4][4]\,
      \data_reg[4][4]_0\ => \data_reg[4][4]_0\,
      \data_reg[4][4]_1\ => rtc_0_n_118,
      \data_reg[4][5]\ => \data_reg[4][5]\,
      \data_reg[4][5]_0\ => \data_reg[4][5]_0\,
      \data_reg[4][6]\ => \data_reg[4][6]\,
      \data_reg[4][6]_0\ => \data_reg[4][6]_0\,
      \data_reg[4][7]\ => \data_reg[4][7]\,
      \data_reg[4][7]_0\ => \data_reg[4][7]_0\,
      \data_reg[50][0]\(0) => \data_reg[50]0\,
      \data_reg[51][0]\(0) => \data_reg[51]0\,
      \data_reg[52][0]\(0) => \data_reg[52]0\,
      \data_reg[53][0]\(0) => \data_reg[53]0\,
      \data_reg[54][0]\(0) => \data_reg[54]0\,
      \data_reg[55][0]\(0) => \data_reg[55]0\,
      \data_reg[56][0]\(0) => \data_reg[56]0\,
      \data_reg[57][0]\(0) => \data_reg[57]0\,
      \data_reg[58][0]\(0) => \data_reg[58]0\,
      \data_reg[59][0]\(0) => \data_reg[59]0\,
      \data_reg[5][0]\ => registers_0_n_23,
      \data_reg[5][0]_0\ => registers_0_n_75,
      \data_reg[5][0]_1\ => rtc_0_n_114,
      \data_reg[5][2]\ => registers_0_n_46,
      \data_reg[5][3]\ => \^goreg_bm.dout_i_reg[11]_0\,
      \data_reg[5][4]\ => \data_reg[5][4]\,
      \data_reg[5][4]_0\ => \data_reg[5][4]_0\,
      \data_reg[5][4]_1\ => \data_reg[5][4]_1\,
      \data_reg[5][5]\ => \data_reg[5][5]\,
      \data_reg[5][5]_0\ => \data_reg[5][5]_0\,
      \data_reg[5][6]\ => \data_reg[5][6]\,
      \data_reg[5][6]_0\ => \data_reg[5][6]_0\,
      \data_reg[5][7]\ => \data_reg[5][7]\,
      \data_reg[5][7]_0\ => \data_reg[5][7]_0\,
      \data_reg[60][0]\(0) => \data_reg[60]0\,
      \data_reg[61][0]\(0) => \data_reg[61]0\,
      \data_reg[62][0]\(0) => \data_reg[62]0\,
      \data_reg[6][0]\ => \^update_t_reg\,
      \data_reg[6][4]\(1) => \data_reg[6]_2\(4),
      \data_reg[6][4]\(0) => \data_reg[6]_2\(0),
      \data_reg[6][4]_0\(1) => rtc_0_n_99,
      \data_reg[6][4]_0\(0) => rtc_0_n_100,
      \data_reg[6][6]\ => rtc_0_n_133,
      \data_reg[6][6]_0\ => \^goreg_bm.dout_i_reg[6]\,
      \data_reg[6][7]\(2) => \^data_o_reg[7]\(3),
      \data_reg[6][7]\(1) => \^data_o_reg[7]\(1),
      \data_reg[6][7]\(0) => rtc_0_data_o(3),
      \data_reg[7][0]\(0) => \data_reg[7]0\,
      \data_reg[8][0]\(0) => \data_reg[8]0\,
      \data_reg[9][0]\(0) => \data_reg[9]0\,
      dout(9 downto 4) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(3) => \^dout\(3),
      dout(2 downto 1) => \^dout\(1 downto 0),
      dout(0) => registers_0_fifo_read_RD_DATA(3),
      \goreg_bm.dout_i_reg[10]\ => registers_0_n_54,
      \goreg_bm.dout_i_reg[10]_0\ => registers_0_n_86,
      \goreg_bm.dout_i_reg[10]_1\ => registers_0_n_88,
      \goreg_bm.dout_i_reg[10]_2\ => registers_0_n_90,
      \goreg_bm.dout_i_reg[10]_3\ => registers_0_n_94,
      \goreg_bm.dout_i_reg[10]_4\ => registers_0_n_103,
      \goreg_bm.dout_i_reg[10]_5\ => registers_0_n_105,
      \goreg_bm.dout_i_reg[10]_6\ => registers_0_n_107,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[11]_0\ => registers_0_n_55,
      \goreg_bm.dout_i_reg[11]_1\ => registers_0_n_83,
      \goreg_bm.dout_i_reg[11]_2\ => registers_0_n_89,
      \goreg_bm.dout_i_reg[11]_3\ => registers_0_n_91,
      \goreg_bm.dout_i_reg[11]_4\ => registers_0_n_104,
      \goreg_bm.dout_i_reg[11]_5\ => registers_0_n_108,
      \goreg_bm.dout_i_reg[12]\ => registers_0_n_43,
      \goreg_bm.dout_i_reg[12]_0\ => registers_0_n_59,
      \goreg_bm.dout_i_reg[12]_1\ => registers_0_n_63,
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_3\ => registers_0_n_84,
      \goreg_bm.dout_i_reg[12]_4\ => registers_0_n_97,
      \goreg_bm.dout_i_reg[13]\ => registers_0_n_62,
      \goreg_bm.dout_i_reg[13]_0\ => registers_0_n_78,
      \goreg_bm.dout_i_reg[13]_1\ => registers_0_n_92,
      \goreg_bm.dout_i_reg[13]_2\ => registers_0_n_93,
      \goreg_bm.dout_i_reg[3]\ => registers_0_n_74,
      \goreg_bm.dout_i_reg[4]\ => \goreg_bm.dout_i_reg[4]\,
      \goreg_bm.dout_i_reg[4]_0\ => \goreg_bm.dout_i_reg[4]_0\,
      \goreg_bm.dout_i_reg[5]\ => \goreg_bm.dout_i_reg[5]\,
      \goreg_bm.dout_i_reg[5]_0\ => \goreg_bm.dout_i_reg[5]_0\,
      \goreg_bm.dout_i_reg[5]_1\ => \goreg_bm.dout_i_reg[5]_1\,
      \goreg_bm.dout_i_reg[8]\ => registers_0_n_41,
      \goreg_bm.dout_i_reg[8]_0\ => registers_0_n_42,
      \goreg_bm.dout_i_reg[8]_1\ => registers_0_n_56,
      \goreg_bm.dout_i_reg[8]_2\ => registers_0_n_58,
      \goreg_bm.dout_i_reg[8]_3\ => registers_0_n_79,
      \goreg_bm.dout_i_reg[8]_4\ => registers_0_n_85,
      \goreg_bm.dout_i_reg[8]_5\ => registers_0_n_87,
      \goreg_bm.dout_i_reg[8]_6\ => registers_0_n_96,
      \goreg_bm.dout_i_reg[8]_7\ => registers_0_n_101,
      \goreg_bm.dout_i_reg[8]_8\ => registers_0_n_102,
      \goreg_bm.dout_i_reg[8]_9\ => registers_0_n_106,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => registers_0_n_65,
      \goreg_bm.dout_i_reg[9]_1\ => registers_0_n_80,
      \goreg_bm.dout_i_reg[9]_2\ => registers_0_n_81,
      \goreg_bm.dout_i_reg[9]_3\ => registers_0_n_82,
      \goreg_bm.dout_i_reg[9]_4\ => registers_0_n_95,
      \goreg_bm.dout_i_reg[9]_5\ => registers_0_n_98,
      \goreg_bm.dout_i_reg[9]_6\ => registers_0_n_100,
      \guf.guf1.underflow_i_reg\ => registers_0_n_39,
      \guf.guf1.underflow_i_reg_0\ => registers_0_n_40,
      \guf.guf1.underflow_i_reg_1\ => registers_0_n_44,
      \guf.guf1.underflow_i_reg_2\ => \guf.guf1.underflow_i_reg\,
      \guf.guf1.underflow_i_reg_3\ => registers_0_n_99,
      \guf.guf1.underflow_i_reg_4\ => registers_0_n_109,
      \refresh_reg[1]\ => registers_0_n_61,
      \refresh_reg[3]\(0) => p_0_in(3),
      \refresh_reg[6]_inv\(2) => \inst/refresh_reg\(6),
      \refresh_reg[6]_inv\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      sda_o_i_2(2 downto 0) => \inst/cnt\(2 downto 0),
      underflow => \^underflow\,
      update_i_reg => \^update_i\,
      update_i_reg_0 => registers_0_n_35,
      update_i_reg_1 => registers_0_n_36,
      update_i_reg_2 => update_i_reg,
      update_i_reg_3 => update_i_reg_0,
      update_i_reg_4 => registers_0_n_57,
      update_i_reg_5 => \^rtc_0_update_t\,
      update_t_reg => update_t_reg_0,
      update_t_reg_0 => update_t_reg_1,
      update_t_reg_1 => update_t_reg_2,
      \wr_data_reg[11]\(10) => rtc_0_n_17,
      \wr_data_reg[11]\(9) => rtc_0_n_18,
      \wr_data_reg[11]\(8) => rtc_0_n_19,
      \wr_data_reg[11]\(7) => rtc_0_n_20,
      \wr_data_reg[11]\(6) => rtc_0_n_21,
      \wr_data_reg[11]\(5) => rtc_0_n_22,
      \wr_data_reg[11]\(4) => rtc_0_n_23,
      \wr_data_reg[11]\(3) => rtc_0_n_24,
      \wr_data_reg[11]\(2) => rtc_0_n_25,
      \wr_data_reg[11]\(1) => rtc_0_n_26,
      \wr_data_reg[11]\(0) => rtc_0_n_27,
      \wr_data_reg[14]\(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      wr_en => registers_0_fifo_write_WR_EN
    );
rtc_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_0_0
     port map (
      D(1) => \tmp_reg[0]\(0),
      D(0) => sda_reg,
      E(0) => \data_reg[63]0\,
      Q(2 downto 1) => rtc_0_wr_reg_o(5 downto 4),
      Q(0) => rtc_0_wr_reg_o(2),
      ack14_out => ack14_out,
      ack_reg => ack_reg,
      \bcnt_reg[0]\ => \bcnt_reg[0]\,
      \bcnt_reg[0]_0\ => \bcnt_reg[0]_0\,
      \bcnt_reg[1]\ => \bcnt_reg[1]\,
      \bcnt_reg[1]_0\ => \bcnt_reg[1]_0\,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]\ => \cnt_reg[0]\,
      \cnt_reg[1]\ => \cnt_reg[1]\,
      \cnt_reg[2]\(2 downto 0) => \inst/cnt\(2 downto 0),
      \data_o_reg[0]\ => rtc_0_n_29,
      \data_o_reg[0]_0\ => rtc_0_n_114,
      \data_o_reg[0]_1\ => rtc_0_n_115,
      \data_o_reg[0]_2\ => rtc_0_n_116,
      \data_o_reg[0]_3\ => rtc_0_n_119,
      \data_o_reg[3]\ => rtc_0_n_111,
      \data_o_reg[3]_0\ => rtc_0_n_117,
      \data_o_reg[4]\(1) => rtc_0_n_99,
      \data_o_reg[4]\(0) => rtc_0_n_100,
      \data_o_reg[4]_0\ => \data_o_reg[4]\,
      \data_o_reg[7]\(4 downto 1) => \^data_o_reg[7]\(3 downto 0),
      \data_o_reg[7]\(0) => rtc_0_data_o(3),
      \data_o_reg[7]_0\(7) => rtc_0_n_84,
      \data_o_reg[7]_0\(6) => rtc_0_n_85,
      \data_o_reg[7]_0\(5) => rtc_0_n_86,
      \data_o_reg[7]_0\(4) => rtc_0_n_87,
      \data_o_reg[7]_0\(3) => rtc_0_n_88,
      \data_o_reg[7]_0\(2) => rtc_0_n_89,
      \data_o_reg[7]_0\(1) => rtc_0_n_90,
      \data_o_reg[7]_0\(0) => rtc_0_n_91,
      \data_reg[0][0]\ => registers_0_n_61,
      \data_reg[0][0]_0\(0) => \data_reg[0]_1\(0),
      \data_reg[0][3]\ => registers_0_n_74,
      \data_reg[11][0]\ => registers_0_n_108,
      \data_reg[12][0]\ => registers_0_n_109,
      \data_reg[13][0]\ => registers_0_n_42,
      \data_reg[14][0]\ => registers_0_n_95,
      \data_reg[14][0]_0\ => registers_0_n_40,
      \data_reg[15][0]\ => registers_0_n_93,
      \data_reg[16][0]\ => registers_0_n_78,
      \data_reg[17][0]\ => registers_0_n_85,
      \data_reg[18][0]\ => registers_0_n_65,
      \data_reg[19][0]\ => registers_0_n_54,
      \data_reg[19][0]_0\ => registers_0_n_96,
      \data_reg[1][0]\(0) => \data_reg[1]_0\(0),
      \data_reg[20][0]\ => registers_0_n_89,
      \data_reg[21][0]\ => registers_0_n_92,
      \data_reg[22][0]\ => registers_0_n_79,
      \data_reg[27][0]\ => registers_0_n_56,
      \data_reg[2][0]\ => registers_0_n_71,
      \data_reg[2][0]_0\ => registers_0_n_12,
      \data_reg[30][0]\ => registers_0_n_55,
      \data_reg[32][0]\ => registers_0_n_62,
      \data_reg[33][0]\ => registers_0_n_84,
      \data_reg[33][0]_0\ => registers_0_n_88,
      \data_reg[34][0]\ => registers_0_n_102,
      \data_reg[35][0]\ => registers_0_n_39,
      \data_reg[35][0]_0\ => registers_0_n_87,
      \data_reg[36][0]\ => registers_0_n_58,
      \data_reg[36][0]_0\ => registers_0_n_83,
      \data_reg[37][0]\ => registers_0_n_90,
      \data_reg[38][0]\ => registers_0_n_43,
      \data_reg[39][0]\ => registers_0_n_91,
      \data_reg[3][5]\ => registers_0_n_44,
      \data_reg[3][5]_0\ => registers_0_n_59,
      \data_reg[40][0]\ => registers_0_n_106,
      \data_reg[42][0]\ => registers_0_n_41,
      \data_reg[43][0]\ => registers_0_n_100,
      \data_reg[45][0]\ => registers_0_n_101,
      \data_reg[45][0]_0\ => registers_0_n_81,
      \data_reg[46][0]\ => registers_0_n_80,
      \data_reg[47][0]\ => registers_0_n_63,
      \data_reg[47][0]_0\ => registers_0_n_94,
      \data_reg[49][0]\ => registers_0_n_98,
      \data_reg[4][0]\ => registers_0_n_46,
      \data_reg[4][0]_0\ => registers_0_n_2,
      \data_reg[50][0]\ => registers_0_n_103,
      \data_reg[52][0]\ => registers_0_n_105,
      \data_reg[53][0]\ => registers_0_n_97,
      \data_reg[58][0]\ => registers_0_n_107,
      \data_reg[59][0]\ => registers_0_n_57,
      \data_reg[5][0]\ => registers_0_n_23,
      \data_reg[5][4]\ => registers_0_n_75,
      \data_reg[61][0]\ => registers_0_n_35,
      \data_reg[62][0]\ => registers_0_n_36,
      \data_reg[62][0]_0\ => registers_0_n_104,
      \data_reg[63][0]\ => registers_0_n_99,
      \data_reg[6][4]\(1) => \data_reg[6]_2\(4),
      \data_reg[6][4]\(0) => \data_reg[6]_2\(0),
      \data_reg[8][0]\ => registers_0_n_82,
      \data_reg[9][0]\ => registers_0_n_86,
      dout(13 downto 8) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(7 downto 4) => \^dout\(3 downto 0),
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(3 downto 0),
      \goreg_bm.dout_i_reg[0]\ => \goreg_bm.dout_i_reg[0]\,
      \goreg_bm.dout_i_reg[10]\(0) => \data_reg[19]0\,
      \goreg_bm.dout_i_reg[11]\(0) => \data_reg[8]0\,
      \goreg_bm.dout_i_reg[11]_0\(0) => \data_reg[48]0\,
      \goreg_bm.dout_i_reg[11]_1\(0) => \data_reg[12]0\,
      \goreg_bm.dout_i_reg[11]_2\(0) => \data_reg[53]0\,
      \goreg_bm.dout_i_reg[11]_3\ => \^goreg_bm.dout_i_reg[11]_0\,
      \goreg_bm.dout_i_reg[11]_4\ => rtc_0_n_103,
      \goreg_bm.dout_i_reg[11]_5\ => \^goreg_bm.dout_i_reg[11]_1\,
      \goreg_bm.dout_i_reg[12]\(0) => \data_reg[17]0\,
      \goreg_bm.dout_i_reg[12]_0\(0) => \data_reg[51]0\,
      \goreg_bm.dout_i_reg[12]_1\(0) => \data_reg[57]0\,
      \goreg_bm.dout_i_reg[12]_2\ => \^goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[13]\(0) => \data_reg[61]0\,
      \goreg_bm.dout_i_reg[13]_0\(0) => \data_reg[30]0\,
      \goreg_bm.dout_i_reg[13]_1\(0) => \data_reg[58]0\,
      \goreg_bm.dout_i_reg[13]_2\(0) => \data_reg[31]0\,
      \goreg_bm.dout_i_reg[13]_3\(0) => \data_reg[14]0\,
      \goreg_bm.dout_i_reg[13]_4\(0) => \data_reg[49]0\,
      \goreg_bm.dout_i_reg[1]\ => \^goreg_bm.dout_i_reg[1]\,
      \goreg_bm.dout_i_reg[2]\ => \^goreg_bm.dout_i_reg[2]\,
      \goreg_bm.dout_i_reg[6]\ => \^goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[8]\(0) => \data_reg[38]0\,
      \goreg_bm.dout_i_reg[9]\(0) => \data_reg[52]0\,
      \guf.guf1.underflow_i_reg\(0) => \data_reg[37]0\,
      i2c_rw_reg => i2c_rw_reg,
      i2c_rw_reg_0 => i2c_rw_reg_0,
      old_scl_reg => old_scl_reg,
      reset => reset,
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      scl_i => scl_i,
      scl_reg => scl_reg,
      scl_reg_0 => scl_reg_0,
      \scl_sr_reg[1]\(1 downto 0) => \scl_sr_reg[1]\(1 downto 0),
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg => sda_o_reg,
      sda_o_reg_0 => registers_0_n_110,
      sda_reg => sda_reg_0,
      \sda_sr_reg[1]\(1 downto 0) => \sda_sr_reg[1]\(1 downto 0),
      underflow => \^underflow\,
      update_i_reg(0) => \data_reg[23]0\,
      update_t_reg => \^rtc_0_update_t\,
      update_t_reg_0 => \^update_t_reg\,
      update_t_reg_1(0) => \data_reg[34]0\,
      update_t_reg_2(0) => \data_reg[46]0\,
      update_t_reg_3 => update_t_reg_3,
      \wr_data_reg[11]\ => \^update_i\,
      \wr_data_reg[11]_0\(0) => p_0_in(3),
      \wr_data_reg[8]\(2) => \inst/refresh_reg\(6),
      \wr_data_reg[8]\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      \wr_reg_o_reg[0]\(0) => \data_reg[7]0\,
      \wr_reg_o_reg[0]_0\(0) => \data_reg[33]0\,
      \wr_reg_o_reg[1]\(0) => \data_reg[27]0\,
      \wr_reg_o_reg[1]_0\ => rtc_0_n_81,
      \wr_reg_o_reg[2]\ => \^wr_reg_o_reg[2]\,
      \wr_reg_o_reg[2]_0\ => rtc_0_n_118,
      \wr_reg_o_reg[2]_1\ => rtc_0_n_133,
      \wr_reg_o_reg[3]\(10) => rtc_0_n_17,
      \wr_reg_o_reg[3]\(9) => rtc_0_n_18,
      \wr_reg_o_reg[3]\(8) => rtc_0_n_19,
      \wr_reg_o_reg[3]\(7) => rtc_0_n_20,
      \wr_reg_o_reg[3]\(6) => rtc_0_n_21,
      \wr_reg_o_reg[3]\(5) => rtc_0_n_22,
      \wr_reg_o_reg[3]\(4) => rtc_0_n_23,
      \wr_reg_o_reg[3]\(3) => rtc_0_n_24,
      \wr_reg_o_reg[3]\(2) => rtc_0_n_25,
      \wr_reg_o_reg[3]\(1) => rtc_0_n_26,
      \wr_reg_o_reg[3]\(0) => rtc_0_n_27,
      \wr_reg_o_reg[3]_0\(0) => \data_reg[20]0\,
      \wr_reg_o_reg[3]_1\(0) => \data_reg[39]0\,
      \wr_reg_o_reg[3]_2\(0) => \data_reg[11]0\,
      \wr_reg_o_reg[3]_3\(0) => \data_reg[10]0\,
      \wr_reg_o_reg[3]_4\(0) => \data_reg[13]0\,
      \wr_reg_o_reg[3]_5\(0) => \data_reg[42]0\,
      \wr_reg_o_reg[3]_6\(0) => \data_reg[50]0\,
      \wr_reg_o_reg[3]_7\(0) => \data_reg[9]0\,
      \wr_reg_o_reg[3]_8\(0) => \data_reg[43]0\,
      \wr_reg_o_reg[4]\(0) => \data_reg[54]0\,
      \wr_reg_o_reg[4]_0\(0) => \data_reg[62]0\,
      \wr_reg_o_reg[4]_1\(0) => \data_reg[56]0\,
      \wr_reg_o_reg[4]_10\ => \^wr_reg_o_reg[4]\,
      \wr_reg_o_reg[4]_11\ => rtc_0_n_110,
      \wr_reg_o_reg[4]_2\(0) => \data_reg[18]0\,
      \wr_reg_o_reg[4]_3\(0) => \data_reg[55]0\,
      \wr_reg_o_reg[4]_4\(0) => \data_reg[40]0\,
      \wr_reg_o_reg[4]_5\(0) => \data_reg[45]0\,
      \wr_reg_o_reg[4]_6\(0) => \data_reg[59]0\,
      \wr_reg_o_reg[4]_7\(0) => \data_reg[60]0\,
      \wr_reg_o_reg[4]_8\(0) => \data_reg[15]0\,
      \wr_reg_o_reg[4]_9\(0) => \data_reg[47]0\,
      \wr_reg_o_reg[5]\(0) => \data_reg[16]0\,
      \wr_reg_o_reg[5]_0\(0) => \data_reg[25]0\,
      \wr_reg_o_reg[5]_1\(0) => \data_reg[24]0\,
      \wr_reg_o_reg[5]_10\(0) => \data_reg[41]0\,
      \wr_reg_o_reg[5]_11\ => \^wr_reg_o_reg[5]\,
      \wr_reg_o_reg[5]_12\ => \wr_reg_o_reg[5]_0\,
      \wr_reg_o_reg[5]_2\(0) => \data_reg[29]0\,
      \wr_reg_o_reg[5]_3\(0) => \data_reg[35]0\,
      \wr_reg_o_reg[5]_4\(0) => \data_reg[22]0\,
      \wr_reg_o_reg[5]_5\(0) => \data_reg[21]0\,
      \wr_reg_o_reg[5]_6\ => rtc_0_n_64,
      \wr_reg_o_reg[5]_7\(0) => \data_reg[32]0\,
      \wr_reg_o_reg[5]_8\(0) => \data_reg[44]0\,
      \wr_reg_o_reg[5]_9\(0) => \data_reg[36]0\
    );
rtc_reset_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => rtc_reset_0_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_wrapper is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_wrapper : entity is "rtcc_wrapper";
end zxnexys_zxrtc_0_0_rtcc_wrapper;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_wrapper is
  signal \axi_controller_0/inst/cState\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \data[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][7]_i_1_n_0\ : STD_LOGIC;
  signal fifo_generator_1_underflow : STD_LOGIC;
  signal i2c_rw_i_1_n_0 : STD_LOGIC;
  signal \registers_0/data3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \registers_0/data_reg[0]_1\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \registers_0/data_reg[1]_0\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \registers_0/data_reg[3]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \registers_0/inst/update_i\ : STD_LOGIC;
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \rtc_0/inst/ack14_out\ : STD_LOGIC;
  signal \rtc_0/p_0_in0_in\ : STD_LOGIC;
  signal \rtc_0/tmp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rtc_0_update_t : STD_LOGIC;
  signal rtcc_i_n_10 : STD_LOGIC;
  signal rtcc_i_n_11 : STD_LOGIC;
  signal rtcc_i_n_12 : STD_LOGIC;
  signal rtcc_i_n_13 : STD_LOGIC;
  signal rtcc_i_n_18 : STD_LOGIC;
  signal rtcc_i_n_20 : STD_LOGIC;
  signal rtcc_i_n_21 : STD_LOGIC;
  signal rtcc_i_n_26 : STD_LOGIC;
  signal rtcc_i_n_27 : STD_LOGIC;
  signal rtcc_i_n_28 : STD_LOGIC;
  signal rtcc_i_n_29 : STD_LOGIC;
  signal rtcc_i_n_30 : STD_LOGIC;
  signal rtcc_i_n_34 : STD_LOGIC;
  signal rtcc_i_n_35 : STD_LOGIC;
  signal rtcc_i_n_36 : STD_LOGIC;
  signal rtcc_i_n_37 : STD_LOGIC;
  signal rtcc_i_n_43 : STD_LOGIC;
  signal rtcc_i_n_45 : STD_LOGIC;
  signal rtcc_i_n_46 : STD_LOGIC;
  signal rtcc_i_n_48 : STD_LOGIC;
  signal rtcc_i_n_49 : STD_LOGIC;
  signal rtcc_i_n_51 : STD_LOGIC;
  signal rtcc_i_n_52 : STD_LOGIC;
  signal rtcc_i_n_53 : STD_LOGIC;
  signal rtcc_i_n_58 : STD_LOGIC;
  signal rtcc_i_n_59 : STD_LOGIC;
  signal rtcc_i_n_60 : STD_LOGIC;
  signal rtcc_i_n_61 : STD_LOGIC;
  signal rtcc_i_n_62 : STD_LOGIC;
  signal rtcc_i_n_63 : STD_LOGIC;
  signal rtcc_i_n_64 : STD_LOGIC;
  signal rtcc_i_n_65 : STD_LOGIC;
  signal rtcc_i_n_66 : STD_LOGIC;
  signal rtcc_i_n_67 : STD_LOGIC;
  signal rtcc_i_n_68 : STD_LOGIC;
  signal rtcc_i_n_69 : STD_LOGIC;
  signal rtcc_i_n_70 : STD_LOGIC;
  signal rtcc_i_n_71 : STD_LOGIC;
  signal rtcc_i_n_72 : STD_LOGIC;
  signal rtcc_i_n_73 : STD_LOGIC;
  signal rtcc_i_n_74 : STD_LOGIC;
  signal rtcc_i_n_75 : STD_LOGIC;
  signal rtcc_i_n_76 : STD_LOGIC;
  signal rtcc_i_n_77 : STD_LOGIC;
  signal rtcc_i_n_78 : STD_LOGIC;
  signal rtcc_i_n_79 : STD_LOGIC;
  signal rtcc_i_n_80 : STD_LOGIC;
  signal rtcc_i_n_81 : STD_LOGIC;
  signal rtcc_i_n_82 : STD_LOGIC;
  signal rtcc_i_n_83 : STD_LOGIC;
  signal rtcc_i_n_84 : STD_LOGIC;
  signal rtcc_i_n_86 : STD_LOGIC;
  signal rtcc_i_n_87 : STD_LOGIC;
  signal rtcc_i_n_88 : STD_LOGIC;
  signal rtcc_i_n_89 : STD_LOGIC;
  signal rtcc_i_n_9 : STD_LOGIC;
  signal rtcc_i_n_90 : STD_LOGIC;
  signal rtcc_i_n_91 : STD_LOGIC;
  signal rtcc_i_n_92 : STD_LOGIC;
  signal scl_i_1_n_0 : STD_LOGIC;
  signal sda_i_1_n_0 : STD_LOGIC;
  signal \^sda_o\ : STD_LOGIC;
  signal sda_o_i_1_n_0 : STD_LOGIC;
  signal \timeout[13]_i_1_n_0\ : STD_LOGIC;
  signal update_t_i_1_n_0 : STD_LOGIC;
begin
  sda_o <= \^sda_o\;
\data[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => registers_0_fifo_read_RD_DATA(4),
      I3 => fifo_generator_1_underflow,
      I4 => rtcc_i_n_69,
      I5 => \registers_0/data_reg[0]_1\(4),
      O => \data[0][4]_i_1_n_0\
    );
\data[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_91,
      I4 => rtcc_i_n_69,
      I5 => \registers_0/data_reg[0]_1\(5),
      O => \data[0][5]_i_1_n_0\
    );
\data[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => rtcc_i_n_46,
      I1 => rtcc_i_n_67,
      I2 => rtcc_i_n_69,
      I3 => \registers_0/data_reg[0]_1\(6),
      O => \data[0][6]_i_1_n_0\
    );
\data[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_70,
      I5 => \registers_0/data_reg[0]_1\(7),
      O => \data[0][7]_i_1_n_0\
    );
\data[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => registers_0_fifo_read_RD_DATA(4),
      I3 => fifo_generator_1_underflow,
      I4 => rtcc_i_n_73,
      I5 => \registers_0/data_reg[1]_0\(4),
      O => \data[1][4]_i_1_n_0\
    );
\data[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_92,
      I4 => rtcc_i_n_73,
      I5 => \registers_0/data_reg[1]_0\(5),
      O => \data[1][5]_i_1_n_0\
    );
\data[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => rtcc_i_n_67,
      I1 => rtcc_i_n_45,
      I2 => rtcc_i_n_73,
      I3 => \registers_0/data_reg[1]_0\(6),
      O => \data[1][6]_i_1_n_0\
    );
\data[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_74,
      I5 => \registers_0/data_reg[1]_0\(7),
      O => \data[1][7]_i_1_n_0\
    );
\data[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_90,
      I3 => rtcc_i_n_89,
      I4 => rtcc_i_n_71,
      I5 => rtcc_i_n_21,
      O => \data[2][4]_i_1_n_0\
    );
\data[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_88,
      I4 => rtcc_i_n_71,
      I5 => rtcc_i_n_20,
      O => \data[2][5]_i_1_n_0\
    );
\data[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_72,
      I5 => \registers_0/data3\(0),
      O => \data[2][6]_i_1_n_0\
    );
\data[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_72,
      I5 => rtcc_i_n_18,
      O => \data[2][7]_i_1_n_0\
    );
\data[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEE0"
    )
        port map (
      I0 => rtcc_i_n_80,
      I1 => rtcc_i_n_78,
      I2 => rtcc_i_n_76,
      I3 => rtcc_i_n_34,
      I4 => \registers_0/data_reg[3]_3\(0),
      O => \data[3][0]_i_1_n_0\
    );
\data[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAFFEAEAEA00"
    )
        port map (
      I0 => rtcc_i_n_64,
      I1 => \registers_0/data_reg[3]_3\(0),
      I2 => rtcc_i_n_61,
      I3 => rtcc_i_n_76,
      I4 => rtcc_i_n_34,
      I5 => \registers_0/data_reg[3]_3\(1),
      O => \data[3][1]_i_1_n_0\
    );
\data[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEE0"
    )
        port map (
      I0 => rtcc_i_n_60,
      I1 => rtcc_i_n_79,
      I2 => rtcc_i_n_76,
      I3 => rtcc_i_n_34,
      I4 => \registers_0/data_reg[3]_3\(2),
      O => \data[3][2]_i_1_n_0\
    );
\data[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_62,
      I3 => rtcc_i_n_9,
      I4 => rtcc_i_n_65,
      I5 => rtcc_i_n_13,
      O => \data[4][4]_i_1_n_0\
    );
\data[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_63,
      I3 => rtcc_i_n_9,
      I4 => rtcc_i_n_65,
      I5 => rtcc_i_n_12,
      O => \data[4][5]_i_1_n_0\
    );
\data[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_75,
      I5 => rtcc_i_n_11,
      O => \data[4][6]_i_1_n_0\
    );
\data[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_75,
      I5 => rtcc_i_n_10,
      O => \data[4][7]_i_1_n_0\
    );
\data[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => rtcc_i_n_77,
      I1 => rtcc_i_n_26,
      I2 => rtcc_i_n_68,
      I3 => rtcc_i_n_66,
      I4 => rtcc_i_n_30,
      O => \data[5][4]_i_1_n_0\
    );
\data[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(5),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_29,
      O => \data[5][5]_i_1_n_0\
    );
\data[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_28,
      O => \data[5][6]_i_1_n_0\
    );
\data[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_27,
      O => \data[5][7]_i_1_n_0\
    );
i2c_rw_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA338A00"
    )
        port map (
      I0 => \rtc_0/tmp\(0),
      I1 => \rtc_0/inst/ack14_out\,
      I2 => reset,
      I3 => rtcc_i_n_81,
      I4 => rtcc_i_n_37,
      O => i2c_rw_i_1_n_0
    );
rtcc_i: entity work.zxnexys_zxrtc_0_0_rtcc
     port map (
      Q(5 downto 2) => \axi_controller_0/inst/cState\(5 downto 2),
      Q(1) => rtcc_i_n_43,
      Q(0) => \axi_controller_0/inst/cState\(0),
      ack14_out => \rtc_0/inst/ack14_out\,
      ack_reg => rtcc_i_n_48,
      \bcnt_reg[0]\ => rtcc_i_n_49,
      \bcnt_reg[0]_0\ => rtcc_i_n_86,
      \bcnt_reg[1]\ => rtcc_i_n_81,
      \bcnt_reg[1]_0\ => rtcc_i_n_84,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]\ => rtcc_i_n_87,
      \cnt_reg[1]\ => rtcc_i_n_83,
      data3(0) => \registers_0/data3\(0),
      \data_o_reg[4]\ => rtcc_i_n_77,
      \data_o_reg[7]\(3 downto 0) => rtc_0_data_o(7 downto 4),
      \data_reg[0][0]\ => rtcc_i_n_69,
      \data_reg[0][4]\ => \data[0][4]_i_1_n_0\,
      \data_reg[0][5]\ => \data[0][5]_i_1_n_0\,
      \data_reg[0][6]\ => \data[0][6]_i_1_n_0\,
      \data_reg[0][7]\(3 downto 0) => \registers_0/data_reg[0]_1\(7 downto 4),
      \data_reg[0][7]_0\ => \data[0][7]_i_1_n_0\,
      \data_reg[1][4]\ => \data[1][4]_i_1_n_0\,
      \data_reg[1][5]\ => rtcc_i_n_76,
      \data_reg[1][5]_0\ => \data[1][5]_i_1_n_0\,
      \data_reg[1][6]\ => rtcc_i_n_9,
      \data_reg[1][6]_0\ => \data[1][6]_i_1_n_0\,
      \data_reg[1][7]\(3 downto 0) => \registers_0/data_reg[1]_0\(7 downto 4),
      \data_reg[1][7]_0\ => \data[1][7]_i_1_n_0\,
      \data_reg[2][1]\ => rtcc_i_n_89,
      \data_reg[2][4]\ => rtcc_i_n_21,
      \data_reg[2][4]_0\ => rtcc_i_n_88,
      \data_reg[2][4]_1\ => \data[2][4]_i_1_n_0\,
      \data_reg[2][5]\ => rtcc_i_n_20,
      \data_reg[2][5]_0\ => \data[2][5]_i_1_n_0\,
      \data_reg[2][6]\ => \data[2][6]_i_1_n_0\,
      \data_reg[2][7]\ => rtcc_i_n_18,
      \data_reg[2][7]_0\ => \data[2][7]_i_1_n_0\,
      \data_reg[3][0]\ => \data[3][0]_i_1_n_0\,
      \data_reg[3][1]\ => \data[3][1]_i_1_n_0\,
      \data_reg[3][2]\(2 downto 0) => \registers_0/data_reg[3]_3\(2 downto 0),
      \data_reg[3][2]_0\ => \data[3][2]_i_1_n_0\,
      \data_reg[4][4]\ => rtcc_i_n_13,
      \data_reg[4][4]_0\ => \data[4][4]_i_1_n_0\,
      \data_reg[4][5]\ => rtcc_i_n_12,
      \data_reg[4][5]_0\ => \data[4][5]_i_1_n_0\,
      \data_reg[4][6]\ => rtcc_i_n_11,
      \data_reg[4][6]_0\ => \data[4][6]_i_1_n_0\,
      \data_reg[4][7]\ => rtcc_i_n_10,
      \data_reg[4][7]_0\ => \data[4][7]_i_1_n_0\,
      \data_reg[5][4]\ => rtcc_i_n_30,
      \data_reg[5][4]_0\ => rtcc_i_n_66,
      \data_reg[5][4]_1\ => \data[5][4]_i_1_n_0\,
      \data_reg[5][5]\ => rtcc_i_n_29,
      \data_reg[5][5]_0\ => \data[5][5]_i_1_n_0\,
      \data_reg[5][6]\ => rtcc_i_n_28,
      \data_reg[5][6]_0\ => \data[5][6]_i_1_n_0\,
      \data_reg[5][7]\ => rtcc_i_n_27,
      \data_reg[5][7]_0\ => \data[5][7]_i_1_n_0\,
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(7 downto 4),
      \goreg_bm.dout_i_reg[0]\ => rtcc_i_n_80,
      \goreg_bm.dout_i_reg[11]\ => rtcc_i_n_26,
      \goreg_bm.dout_i_reg[11]_0\ => rtcc_i_n_59,
      \goreg_bm.dout_i_reg[11]_1\ => rtcc_i_n_70,
      \goreg_bm.dout_i_reg[12]\ => rtcc_i_n_73,
      \goreg_bm.dout_i_reg[12]_0\ => rtcc_i_n_74,
      \goreg_bm.dout_i_reg[1]\ => rtcc_i_n_64,
      \goreg_bm.dout_i_reg[2]\ => rtcc_i_n_60,
      \goreg_bm.dout_i_reg[4]\ => rtcc_i_n_62,
      \goreg_bm.dout_i_reg[4]_0\ => rtcc_i_n_90,
      \goreg_bm.dout_i_reg[5]\ => rtcc_i_n_63,
      \goreg_bm.dout_i_reg[5]_0\ => rtcc_i_n_91,
      \goreg_bm.dout_i_reg[5]_1\ => rtcc_i_n_92,
      \goreg_bm.dout_i_reg[6]\ => rtcc_i_n_67,
      \goreg_bm.dout_i_reg[9]\ => rtcc_i_n_65,
      \guf.guf1.underflow_i_reg\ => rtcc_i_n_61,
      i2c_rw_reg => rtcc_i_n_37,
      i2c_rw_reg_0 => i2c_rw_i_1_n_0,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      old_scl_reg => rtcc_i_n_82,
      reset => reset,
      rtc_0_update_t => rtc_0_update_t,
      scl_i => scl_i,
      scl_reg => rtcc_i_n_36,
      scl_reg_0 => scl_i_1_n_0,
      \scl_sr_reg[1]\(1) => rtcc_i_n_52,
      \scl_sr_reg[1]\(0) => rtcc_i_n_53,
      sda_i => sda_i,
      sda_o => \^sda_o\,
      sda_o_reg => sda_o_i_1_n_0,
      sda_reg => rtcc_i_n_35,
      sda_reg_0 => sda_i_1_n_0,
      \sda_sr_reg[1]\(1) => \rtc_0/p_0_in0_in\,
      \sda_sr_reg[1]\(0) => rtcc_i_n_51,
      \timeout_reg[13]\ => \timeout[13]_i_1_n_0\,
      \tmp_reg[0]\(0) => \rtc_0/tmp\(0),
      underflow => fifo_generator_1_underflow,
      update_i => \registers_0/inst/update_i\,
      update_i_reg => rtcc_i_n_45,
      update_i_reg_0 => rtcc_i_n_46,
      update_t_reg => rtcc_i_n_58,
      update_t_reg_0 => rtcc_i_n_71,
      update_t_reg_1 => rtcc_i_n_78,
      update_t_reg_2 => rtcc_i_n_79,
      update_t_reg_3 => update_t_i_1_n_0,
      \wr_reg_o_reg[2]\ => rtcc_i_n_75,
      \wr_reg_o_reg[4]\ => rtcc_i_n_72,
      \wr_reg_o_reg[5]\ => rtcc_i_n_34,
      \wr_reg_o_reg[5]_0\ => rtcc_i_n_68
    );
scl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => rtcc_i_n_52,
      I2 => rtcc_i_n_53,
      I3 => rtcc_i_n_36,
      O => scl_i_1_n_0
    );
sda_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => \rtc_0/p_0_in0_in\,
      I2 => rtcc_i_n_51,
      I3 => rtcc_i_n_35,
      O => sda_i_1_n_0
    );
sda_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAFFFFBABAFF00"
    )
        port map (
      I0 => rtcc_i_n_83,
      I1 => rtcc_i_n_84,
      I2 => rtcc_i_n_49,
      I3 => rtcc_i_n_87,
      I4 => rtcc_i_n_82,
      I5 => \^sda_o\,
      O => sda_o_i_1_n_0
    );
\timeout[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000101084"
    )
        port map (
      I0 => rtcc_i_n_43,
      I1 => \axi_controller_0/inst/cState\(5),
      I2 => \axi_controller_0/inst/cState\(3),
      I3 => \axi_controller_0/inst/cState\(2),
      I4 => \axi_controller_0/inst/cState\(4),
      I5 => \axi_controller_0/inst/cState\(0),
      O => \timeout[13]_i_1_n_0\
    );
update_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0040"
    )
        port map (
      I0 => rtcc_i_n_37,
      I1 => rtcc_i_n_86,
      I2 => rtcc_i_n_48,
      I3 => reset,
      I4 => rtc_0_update_t,
      O => update_t_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0 is
  port (
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    iic_rtcc_scl_o : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_sda_o : out STD_LOGIC;
    iic_rtcc_sda_t : out STD_LOGIC;
    reset : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zxnexys_zxrtc_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0 : entity is "zxnexys_zxrtc_0_0,rtcc_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of zxnexys_zxrtc_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0 : entity is "rtcc_wrapper,Vivado 2021.2.1";
end zxnexys_zxrtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^scl_i\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_peripheral : signal is "xilinx.com:signal:clock:1.0 clk_peripheral CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_peripheral : signal is "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of scl_i : signal is "specnext.com:specnext:rtc:1.0 rtc scl_out";
  attribute X_INTERFACE_INFO of scl_o : signal is "specnext.com:specnext:rtc:1.0 rtc scl_in";
  attribute X_INTERFACE_INFO of sda_i : signal is "specnext.com:specnext:rtc:1.0 rtc sda_out";
  attribute X_INTERFACE_INFO of sda_o : signal is "specnext.com:specnext:rtc:1.0 rtc sda_in";
begin
  \^scl_i\ <= scl_i;
  iic_rtcc_scl_o <= \<const0>\;
  iic_rtcc_sda_o <= \<const0>\;
  scl_o <= \^scl_i\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.zxnexys_zxrtc_0_0_rtcc_wrapper
     port map (
      clk_peripheral => clk_peripheral,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      reset => reset,
      scl_i => \^scl_i\,
      sda_i => sda_i,
      sda_o => sda_o
    );
end STRUCTURE;
