Oh no...

Cycle: 6
MARS instruction number: 2	Instruction: addiu $9,$31,0
Expected:	Register Write to Reg: 0x09 Val: 0x00400004
Got     :	Register Write to Reg: 0x09 Val: 0x00000000
Incorrect write

Cycle: 9
MARS instruction number: 4	Instruction: addiu $10,$31,0
Expected:	Register Write to Reg: 0x0A Val: 0x00400010
Got     :	Register Write to Reg: 0x0A Val: 0x00400004
Incorrect write

Cycle: 10
MARS instruction number: 5	Instruction: addiu $9,$9,12
Expected:	Register Write to Reg: 0x09 Val: 0x00400010
Got     :	Register Write to Reg: 0x09 Val: 0x0000000C
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


