#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Oct 03 18:48:55 2017
# Process ID: 5684
# Current directory: C:/Users/mi3105is-s/Program/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5336 C:\Users\mi3105is-s\Program\project_2\project_2.xpr
# Log file: C:/Users/mi3105is-s/Program/project_2/vivado.log
# Journal file: C:/Users/mi3105is-s/Program/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mi3105is-s/Program/project_2/project_2.xpr
update_compile_order -fileset sources_1
remove_files {C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/gpu/gpu.bd C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/ip/gpu_0/gpu_0.xci}
file delete -force C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip/gpu_0 C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/sim_scripts/gpu_0
update_files -from_files C:/Users/mi3105is-s/Program/project_2/BigCar1.coe -to_files C:/Users/mi3105is-s/BigCar1.coe -filesets [get_filesets *]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/mi3105is-s/Program/project_2/project_2.runs/impl_1/vga_ref.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/mi3105is-s/Program/project_2/project_2.runs/impl_1/vga_ref.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property board_part digilentinc.com:nexys4:part0:1.1 [current_project]
create_bd_design "GPU_test"
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo [current_project]
update_ip_catalog
create_bd_cell -type ip -vlnv lth.se:user:gpu:1.0 gpu_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.3 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "GPU_test" 
endgroup
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "GPU_test" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:9.6 microblaze_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "64KB" ecc "None" cache "None" debug_module "None" axi_periph "Enabled" axi_intc "0" clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins gpu_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset ) " }  [get_bd_pins proc_sys_reset_0/ext_reset_in]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_ports reset]
startgroup
endgroup
validate_bd_design
save_bd_design
generate_target all [get_files  C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/GPU_test/GPU_test.bd]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
update_ip_catalog -rebuild
remove_files C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/GPU_test/GPU_test.bd
update_ip_catalog -rebuild
create_ip -name gpu -vendor lth.se -library user -version 1.0 -module_name gpu_0 -dir C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo
generate_target {instantiation_template} [get_files c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/gpu_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/gpu_0.xci]
generate_target all [get_files  c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/gpu_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/gpu_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/gpu_0.xci] -directory C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files -ipstatic_source_dir C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
remove_files //puma.student.lth.se/mi3105is-s/Downloads/CrazyCar.coe
