# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Projet_TP.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.vhdl" \
"../../../../Projet_TP.srcs/sim_1/new/tb_FIFO_ligne_retardement.vhd" \

# Do not sort compile order
nosort
