Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue May  1 10:29:59 2018
| Host         : ug239 running 64-bit Debian GNU/Linux 9.4 (stretch)
| Command      : report_control_sets -verbose -file design_tutorial_2_wrapper_control_sets_placed.rpt
| Design       : design_tutorial_2_wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    87 |
| Unused register locations in slices containing registers |   260 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            9 |
|      2 |            2 |
|      3 |            2 |
|      4 |           15 |
|      5 |            3 |
|      6 |            6 |
|      7 |            1 |
|      8 |            9 |
|     10 |            3 |
|     11 |            1 |
|     13 |            1 |
|    16+ |           35 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             329 |          122 |
| No           | No                    | Yes                    |              29 |           10 |
| No           | Yes                   | No                     |             382 |          160 |
| Yes          | No                    | No                     |             272 |           79 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             793 |          246 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                             |                                                                                                    Enable Signal                                                                                                    |                                                                        Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                1 |              1 |
|  design_tutorial_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           | design_tutorial_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                              |                1 |              1 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        |                                                                                                                                                                |                1 |              1 |
| ~design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                     | design_tutorial_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              1 |
|  design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              1 |
|  design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              1 |
|  design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              1 |
| ~design_tutorial_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_tutorial_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_tutorial_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                    |                1 |              1 |
|  design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              2 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       |                                                                                                                                                                |                1 |              2 |
|  design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                     |                                                                                                                                                                |                2 |              3 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_wrap_burst_reg_reg[0]                         |                2 |              3 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                     |                2 |              4 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                           | design_tutorial_2_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/gpio_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                1 |              4 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/gpio_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                      | design_tutorial_2_i/gpio_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |                1 |              4 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                         | design_tutorial_2_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                1 |              4 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/gpio_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | design_tutorial_2_i/gpio_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                      |                1 |              4 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                                |                2 |              4 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                           |                1 |              4 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              4 |
|  design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_tutorial_2_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                             | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                         |                3 |              4 |
|  design_tutorial_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_tutorial_2_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                    | design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
| ~design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                     | design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_tutorial_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                3 |              5 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                      |                3 |              5 |
|  design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                                |                2 |              5 |
|  design_tutorial_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                                |                2 |              6 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_tutorial_2_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |              6 |
|  design_tutorial_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                         |                                                                                                                                                                |                2 |              6 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                3 |              6 |
|  design_tutorial_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_tutorial_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                           |                                                                                                                                                                |                1 |              6 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_tutorial_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |              7 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                                |                1 |              8 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_tutorial_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                2 |              8 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                                |                1 |              8 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                 | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                         |                3 |              8 |
|  design_tutorial_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                |                7 |              8 |
|  design_tutorial_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_tutorial_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                                |                2 |              8 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | design_tutorial_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                2 |              8 |
| ~design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_tutorial_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                                |                2 |              8 |
|  design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_tutorial_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                       |                                                                                                                                                                |                1 |              8 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |             10 |
|  design_tutorial_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_tutorial_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                                |                4 |             10 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                    | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_wrap_burst_reg_reg[0]                         |                4 |             10 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             11 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                3 |             13 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                   | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             16 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_tutorial_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                3 |             17 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                7 |             20 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/gpio_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |                7 |             20 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             21 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.Irq_reg_0                                                 |                7 |             23 |
|  design_tutorial_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                     | design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                      |                7 |             23 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_tutorial_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |                8 |             28 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | design_tutorial_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                5 |             30 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                         |               18 |             31 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |                8 |             31 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                7 |             32 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                      | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                         |                6 |             32 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                                |                9 |             32 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | design_tutorial_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                6 |             32 |
|  design_tutorial_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                |               10 |             32 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |                7 |             32 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               12 |             32 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                5 |             32 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |                7 |             32 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                 |               13 |             32 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                                                               | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                8 |             32 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       |                                                                                                                                                                |                6 |             32 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                        | design_tutorial_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0       |               13 |             32 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                                |               13 |             33 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                |                                                                                                                                                                |                9 |             34 |
|  design_tutorial_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_tutorial_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           |                                                                                                                                                                |               13 |             47 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                                |                8 |             64 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                 |                                                                                                                                                                |               10 |             75 |
|  design_tutorial_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                     |                                                                                                                                                                |               28 |             80 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               32 |             91 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[24]                                                                                                                 |                                                                                                                                                                |               16 |            128 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               75 |            155 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | design_tutorial_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               88 |            221 |
|  design_tutorial_2_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                     |                                                                                                                                                                |               99 |            263 |
+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


