<annotationInfo>
<item  id="14" filename="mnist_edpa/unpacker.h" linenumber="12" name="exitcond" contextFuncName="unpacker&lt;ap_uint&lt;16&gt;, 16, 784&gt;" moduleName="unpacker" rtlName="exitcond_fu_108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="15" filename="mnist_edpa/unpacker.h" linenumber="12" name="i_1" contextFuncName="unpacker&lt;ap_uint&lt;16&gt;, 16, 784&gt;" moduleName="unpacker" rtlName="i_1_fu_114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="7" filename="mnist_edpa/complete_register.hpp" linenumber="133" name="sign" contextFuncName="get_sign" moduleName="multiply_accumulate" rtlName="sign_fu_52_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="8" filename="mnist_edpa/complete_register.hpp" linenumber="117" name="tmp" contextFuncName="get_mantissa" moduleName="multiply_accumulate" rtlName="tmp_fu_60_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="9" filename="mnist_edpa/complete_register.hpp" linenumber="120" name="p_Result_s" contextFuncName="get_mantissa" moduleName="multiply_accumulate" rtlName="p_Result_s_fu_64_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="10" filename="mnist_edpa/complete_register.hpp" linenumber="127" name="e1_V" contextFuncName="get_exponent" moduleName="multiply_accumulate" rtlName="e1_V_fu_72_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="11" filename="mnist_edpa/complete_register.hpp" linenumber="133" name="sign_1" contextFuncName="get_sign" moduleName="multiply_accumulate" rtlName="sign_1_fu_82_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="12" filename="mnist_edpa/complete_register.hpp" linenumber="117" name="tmp_2" contextFuncName="get_mantissa" moduleName="multiply_accumulate" rtlName="tmp_2_fu_90_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="13" filename="mnist_edpa/complete_register.hpp" linenumber="120" name="p_Result_1" contextFuncName="get_mantissa" moduleName="multiply_accumulate" rtlName="p_Result_1_fu_94_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="14" filename="mnist_edpa/complete_register.hpp" linenumber="127" name="e2_V" contextFuncName="get_exponent" moduleName="multiply_accumulate" rtlName="e2_V_fu_102_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="15" filename="mnist_edpa/complete_register.hpp" linenumber="150" name="exact_s" contextFuncName="sign_mult" moduleName="multiply_accumulate" rtlName="exact_s_fu_112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="16" filename="mnist_edpa/complete_register.hpp" linenumber="140" name="lhs_V" contextFuncName="mantissa_mult" moduleName="multiply_accumulate" rtlName="r_V_fu_227_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="17" filename="mnist_edpa/complete_register.hpp" linenumber="140" name="rhs_V" contextFuncName="mantissa_mult" moduleName="multiply_accumulate" rtlName="r_V_fu_227_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="18" filename="mnist_edpa/complete_register.hpp" linenumber="140" name="r_V" contextFuncName="mantissa_mult" moduleName="multiply_accumulate" rtlName="mnist_edp_mul_mulbkb_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="19" filename="mnist_edpa/complete_register.hpp" linenumber="145" name="lhs_V_1" contextFuncName="exponent_mult" moduleName="multiply_accumulate" rtlName="lhs_V_1_fu_126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="20" filename="mnist_edpa/complete_register.hpp" linenumber="145" name="rhs_V_1" contextFuncName="exponent_mult" moduleName="multiply_accumulate" rtlName="rhs_V_1_fu_130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="21" filename="mnist_edpa/complete_register.hpp" linenumber="145" name="r_V_1" contextFuncName="exponent_mult" moduleName="multiply_accumulate" rtlName="r_V_1_fu_134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="22" filename="mnist_edpa/complete_register.hpp" linenumber="159" name="result_V" contextFuncName="to_2s_complement" moduleName="multiply_accumulate" rtlName="result_V_fu_140_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="23" filename="mnist_edpa/complete_register.hpp" linenumber="161" name="agg_result_V_assign_s" contextFuncName="to_2s_complement" moduleName="multiply_accumulate" rtlName="agg_result_V_assign_s_fu_143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="24" filename="mnist_edpa/complete_register.hpp" linenumber="160" name="result_V_2" contextFuncName="to_2s_complement" moduleName="multiply_accumulate" rtlName="result_V_2_fu_149_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="25" filename="mnist_edpa/complete_register.hpp" linenumber="97" name="tmp_cast" contextFuncName="multiply_accumulate" moduleName="multiply_accumulate" rtlName="tmp_cast_fu_157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="26" filename="mnist_edpa/complete_register.hpp" linenumber="97" name="shifted_V_cast" contextFuncName="multiply_accumulate" moduleName="multiply_accumulate" rtlName="shifted_V_cast_fu_160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="27" filename="mnist_edpa/complete_register.hpp" linenumber="98" name="op2_assign" contextFuncName="multiply_accumulate" moduleName="multiply_accumulate" rtlName="op2_assign_fu_163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="28" filename="mnist_edpa/complete_register.hpp" linenumber="98" name="op2_assign_cast" contextFuncName="multiply_accumulate" moduleName="multiply_accumulate" rtlName="op2_assign_cast_fu_169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="29" filename="mnist_edpa/complete_register.hpp" linenumber="98" name="tmp_3" contextFuncName="multiply_accumulate" moduleName="multiply_accumulate" rtlName="tmp_3_fu_173_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="30" filename="mnist_edpa/complete_register.hpp" linenumber="98" name="tmp_3_cast" contextFuncName="multiply_accumulate" moduleName="multiply_accumulate" rtlName="tmp_3_cast_fu_181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="31" filename="mnist_edpa/complete_register.hpp" linenumber="98" name="tmp_4" contextFuncName="multiply_accumulate" moduleName="multiply_accumulate" rtlName="tmp_4_fu_185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="219" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="32" filename="mnist_edpa/complete_register.hpp" linenumber="98" name="tmp_5" contextFuncName="multiply_accumulate" moduleName="multiply_accumulate" rtlName="tmp_5_fu_191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="33" filename="mnist_edpa/complete_register.hpp" linenumber="98" name="tmp_5_cast_cast" contextFuncName="multiply_accumulate" moduleName="multiply_accumulate" rtlName="tmp_5_cast_cast_fu_197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="34" filename="mnist_edpa/complete_register.hpp" linenumber="98" name="tmp_7" contextFuncName="multiply_accumulate" moduleName="multiply_accumulate" rtlName="tmp_7_fu_201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="65" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="35" filename="mnist_edpa/complete_register.hpp" linenumber="98" name="tmp_7_cast" contextFuncName="multiply_accumulate" moduleName="multiply_accumulate" rtlName="tmp_7_cast_fu_206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="36" filename="mnist_edpa/complete_register.hpp" linenumber="98" name="r_V_2" contextFuncName="multiply_accumulate" moduleName="multiply_accumulate" rtlName="r_V_2_fu_210_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="73" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="37" filename="mnist_edpa/complete_register.hpp" linenumber="98" name="r_V_cast" contextFuncName="multiply_accumulate" moduleName="multiply_accumulate" rtlName="r_V_cast_fu_218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="38" filename="mnist_edpa/complete_register.hpp" linenumber="101" name="CompleteRegister_m_c" contextFuncName="multiply_accumulate" moduleName="multiply_accumulate" rtlName="ap_return" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="87" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="3" filename="mnist_edpa/complete_register.hpp" linenumber="32" name="p_Repl2_2" contextFuncName="get_result" moduleName="get_result" rtlName="p_Repl2_2_fu_538_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="4" filename="mnist_edpa/complete_register.hpp" linenumber="36" name="tmp" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_reg_858" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="5" filename="mnist_edpa/complete_register.hpp" linenumber="36" name="tmp_s" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_s_fu_545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="6" filename="mnist_edpa/complete_register.hpp" linenumber="41" name="p_Result_3" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_3_fu_100_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="7" filename="mnist_edpa/complete_register.hpp" linenumber="41" name="tmp_19" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_19_fu_110_p3" latency="0" BRAM="-1" DSP="-1" FF="73" LUT="71" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="8" filename="mnist_edpa/complete_register.hpp" linenumber="41" name="tmp_28" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_28_fu_118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="9" filename="mnist_edpa/complete_register.hpp" linenumber="38" name="flipped_V" contextFuncName="get_result" moduleName="get_result" rtlName="flipped_V_fu_124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="87" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="10" filename="mnist_edpa/complete_register.hpp" linenumber="39" name="p_Result_1" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_1_fu_130_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="11" filename="mnist_edpa/complete_register.hpp" linenumber="39" name="tmp_23" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_23_fu_140_p3" latency="0" BRAM="-1" DSP="-1" FF="73" LUT="71" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="12" filename="mnist_edpa/complete_register.hpp" linenumber="39" name="tmp_31" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_31_fu_148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="13" filename="mnist_edpa/complete_register.hpp" linenumber="41" name="p_Result_s" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_s_fu_154_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="14" filename="mnist_edpa/complete_register.hpp" linenumber="41" name="p_Result_s_31" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_s_31_fu_164_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="15" filename="mnist_edpa/complete_register.hpp" linenumber="41" name="tmp_8" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_8_fu_176_p3" latency="0" BRAM="-1" DSP="-1" FF="73" LUT="71" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="16" filename="mnist_edpa/complete_register.hpp" linenumber="41" name="tmp_70" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_70_fu_184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="17" filename="mnist_edpa/complete_register.hpp" linenumber="41" name="tmp_71" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_71_fu_188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="18" filename="mnist_edpa/complete_register.hpp" linenumber="41" name="tmp_2" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_2_fu_192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="19" filename="mnist_edpa/complete_register.hpp" linenumber="41" name="leading_signs_V" contextFuncName="get_result" moduleName="get_result" rtlName="leading_signs_V_fu_198_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="20" filename="mnist_edpa/complete_register.hpp" linenumber="42" name="tmp_10" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_10_fu_206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="21" filename="mnist_edpa/complete_register.hpp" linenumber="39" name="p_Result_4" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_4_fu_212_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="22" filename="mnist_edpa/complete_register.hpp" linenumber="39" name="p_Result_2" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_2_fu_222_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="23" filename="mnist_edpa/complete_register.hpp" linenumber="39" name="tmp_11" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_11_fu_234_p3" latency="0" BRAM="-1" DSP="-1" FF="73" LUT="71" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="24" filename="mnist_edpa/complete_register.hpp" linenumber="39" name="tmp_72" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_72_fu_242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="25" filename="mnist_edpa/complete_register.hpp" linenumber="39" name="tmp_73" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_73_fu_246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="26" filename="mnist_edpa/complete_register.hpp" linenumber="39" name="tmp_7" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_7_fu_250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="27" filename="mnist_edpa/complete_register.hpp" linenumber="39" name="leading_signs_V_1" contextFuncName="get_result" moduleName="get_result" rtlName="leading_signs_V_1_fu_256_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="28" filename="mnist_edpa/complete_register.hpp" linenumber="36" name="leading_signs_V_2" contextFuncName="get_result" moduleName="get_result" rtlName="leading_signs_V_2_fu_264_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="29" filename="mnist_edpa/complete_register.hpp" linenumber="48" name="tmp_74" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_74_fu_272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="30" filename="mnist_edpa/complete_register.hpp" linenumber="48" name="tmp_14" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_14_fu_550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="31" filename="mnist_edpa/complete_register.hpp" linenumber="48" name="exponent_V" contextFuncName="get_result" moduleName="get_result" rtlName="exponent_V_fu_555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="32" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="rhs_V_cast" contextFuncName="get_result" moduleName="get_result" rtlName="rhs_V_cast_fu_276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="33" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="addconv" contextFuncName="get_result" moduleName="get_result" rtlName="addconv_fu_280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="34" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_16_cast" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_16_cast_fu_286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="35" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_75" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_75_reg_874" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="36" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_76" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_76_fu_298_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="37" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="p_Result_6" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_6_fu_561_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="38" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="p_0274_1" contextFuncName="get_result" moduleName="get_result" rtlName="p_0274_1_fu_568_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="39" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_36_1" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_36_1_fu_306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="40" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="index_assign_1_1" contextFuncName="get_result" moduleName="get_result" rtlName="index_assign_1_1_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="41" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="index_assign_1_1_cas" contextFuncName="get_result" moduleName="get_result" rtlName="index_assign_1_1_cas_fu_318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="42" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_77" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_77_fu_322_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="43" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_15" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_15_fu_575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="44" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="r_V_2" contextFuncName="get_result" moduleName="get_result" rtlName="r_V_2_fu_330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="45" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_78" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_78_reg_894" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="46" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="rev7" contextFuncName="get_result" moduleName="get_result" rtlName="rev7_fu_579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="47" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="index_assign_1_2_cas" contextFuncName="get_result" moduleName="get_result" rtlName="index_assign_1_2_cas_fu_344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="48" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_79" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_79_fu_348_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="49" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_16" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_16_fu_584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="50" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="r_V_3" contextFuncName="get_result" moduleName="get_result" rtlName="r_V_3_fu_356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="51" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_80" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_80_reg_906" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="52" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="rev" contextFuncName="get_result" moduleName="get_result" rtlName="rev_fu_589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="53" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="index_assign_1_3_cas" contextFuncName="get_result" moduleName="get_result" rtlName="index_assign_1_3_cas_fu_370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="54" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_81" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_81_fu_374_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="55" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_17" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_17_fu_594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="56" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="r_V_4" contextFuncName="get_result" moduleName="get_result" rtlName="r_V_4_fu_382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="57" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_82" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_82_reg_918" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="58" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="rev1" contextFuncName="get_result" moduleName="get_result" rtlName="rev1_fu_599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="59" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="index_assign_1_4_cas" contextFuncName="get_result" moduleName="get_result" rtlName="index_assign_1_4_cas_fu_396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="60" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_83" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_83_fu_400_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="61" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_18" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_18_fu_604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="62" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="r_V_5" contextFuncName="get_result" moduleName="get_result" rtlName="r_V_5_fu_408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="63" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_84" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_84_reg_930" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="64" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="rev2" contextFuncName="get_result" moduleName="get_result" rtlName="rev2_fu_609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="65" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="index_assign_1_5_cas" contextFuncName="get_result" moduleName="get_result" rtlName="index_assign_1_5_cas_fu_422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="66" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_85" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_85_fu_426_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="67" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_20" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_20_fu_614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="68" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="r_V_6" contextFuncName="get_result" moduleName="get_result" rtlName="r_V_6_fu_434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="69" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_86" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_86_reg_942" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="70" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="rev3" contextFuncName="get_result" moduleName="get_result" rtlName="rev3_fu_619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="71" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="index_assign_1_6_cas" contextFuncName="get_result" moduleName="get_result" rtlName="index_assign_1_6_cas_fu_448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="72" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_87" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_87_fu_452_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="73" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_21" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_21_fu_624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="74" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="r_V_7" contextFuncName="get_result" moduleName="get_result" rtlName="r_V_7_fu_460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="75" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_88" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_88_reg_954" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="76" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="rev4" contextFuncName="get_result" moduleName="get_result" rtlName="rev4_fu_629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="77" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="index_assign_1_7_cas" contextFuncName="get_result" moduleName="get_result" rtlName="index_assign_1_7_cas_fu_474_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="78" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_89" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_89_fu_478_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="79" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_22" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_22_fu_634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="80" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="r_V_8" contextFuncName="get_result" moduleName="get_result" rtlName="r_V_8_fu_486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="81" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_90" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_90_reg_966" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="82" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="rev5" contextFuncName="get_result" moduleName="get_result" rtlName="rev5_fu_639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="83" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="index_assign_1_8_cas" contextFuncName="get_result" moduleName="get_result" rtlName="index_assign_1_8_cas_fu_500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="84" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_91" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_91_fu_504_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="85" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_24" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_24_fu_644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="86" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="r_V_9" contextFuncName="get_result" moduleName="get_result" rtlName="r_V_9_fu_512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="87" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_92" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_92_reg_978" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="88" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="rev6" contextFuncName="get_result" moduleName="get_result" rtlName="rev6_fu_649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="89" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="index_assign_1_9_cas" contextFuncName="get_result" moduleName="get_result" rtlName="index_assign_1_9_cas_fu_526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="90" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_93" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_93_fu_530_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="91" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="tmp_25" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_25_fu_654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="92" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_26" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_26_fu_659_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="93" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="p_0274_1_9" contextFuncName="get_result" moduleName="get_result" rtlName="p_0274_1_9_fu_681_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="94" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="p_not" contextFuncName="get_result" moduleName="get_result" rtlName="p_not_fu_693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="95" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_39" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_39_fu_698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="96" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="p_not1" contextFuncName="get_result" moduleName="get_result" rtlName="p_not1_fu_703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="97" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_39_1" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_39_1_fu_708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="98" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="p_not2" contextFuncName="get_result" moduleName="get_result" rtlName="p_not2_fu_713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="99" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_39_2" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_39_2_fu_718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="100" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="p_not3" contextFuncName="get_result" moduleName="get_result" rtlName="p_not3_fu_723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="101" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_39_3" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_39_3_fu_728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="102" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="p_not4" contextFuncName="get_result" moduleName="get_result" rtlName="p_not4_fu_733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="103" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_39_4" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_39_4_fu_738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="104" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="p_not5" contextFuncName="get_result" moduleName="get_result" rtlName="p_not5_fu_743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="105" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_39_5" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_39_5_fu_748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="106" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="p_not6" contextFuncName="get_result" moduleName="get_result" rtlName="p_not6_fu_753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="107" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_39_6" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_39_6_fu_758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="108" filename="mnist_edpa/complete_register.hpp" linenumber="55" name="p_not7" contextFuncName="get_result" moduleName="get_result" rtlName="p_not7_fu_763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="109" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_39_7" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_39_7_fu_768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="110" filename="mnist_edpa/complete_register.hpp" linenumber="53" name="tmp_39_8" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_39_8_fu_773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="111" filename="mnist_edpa/complete_register.hpp" linenumber="63" name="tmp_94" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_94_fu_779_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="112" filename="mnist_edpa/complete_register.hpp" linenumber="63" name="tmp_39_9" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_39_9_fu_787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="113" filename="mnist_edpa/complete_register.hpp" linenumber="63" name="p_Result_27_9" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_27_9_fu_793_p11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="114" filename="mnist_edpa/complete_register.hpp" linenumber="65" name="mantissa_V" contextFuncName="get_result" moduleName="get_result" rtlName="mantissa_V_fu_817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="115" filename="mnist_edpa/complete_register.hpp" linenumber="68" name="p_Repl2_s" contextFuncName="get_result" moduleName="get_result" rtlName="p_Repl2_s_fu_823_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="116" filename="mnist_edpa/complete_register.hpp" linenumber="68" name="p_Result_5" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_5_fu_830_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="117" filename="mnist_edpa/complete_register.hpp" linenumber="42" name="sel_tmp" contextFuncName="get_result" moduleName="get_result" rtlName="sel_tmp_fu_840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="118" filename="mnist_edpa/complete_register.hpp" linenumber="42" name="agg_result_V" contextFuncName="get_result" moduleName="get_result" rtlName="ap_return" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="74" filename="mnist_edpa/linear_activation.hpp" linenumber="28" name="exitcond2" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="exitcond2_fu_1856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="75" filename="mnist_edpa/linear_activation.hpp" linenumber="28" name="ii_2" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="ii_2_fu_1862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="83" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_4" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_4_fu_1868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="86" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_68" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_68_fu_1873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="87" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_0_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1561" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="88" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_7" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_7_reg_3549" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="89" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_1_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1569" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="90" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_8" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_8_reg_3554" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="91" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_2_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1577" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="92" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_9" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_9_reg_3559" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="93" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_3_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1585" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="94" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_s" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_s_reg_3564" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="95" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_4_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1593" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="96" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_1_reg_3569" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="97" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_5_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1601" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="98" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_2" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_2_reg_3574" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="99" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_6_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1609" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="100" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_10" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_10_reg_3579" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="101" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_7_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1617" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="102" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_11" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_11_reg_3584" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="103" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_8_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1625" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="104" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_12" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_12_reg_3589" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="105" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_9_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1633" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="106" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_13" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_13_reg_3594" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="107" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_10_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1641" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="108" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_14" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_14_reg_3599" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="109" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_11_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1649" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="110" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_15" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_15_reg_3604" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="111" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_12_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1657" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="112" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_16" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_16_reg_3609" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="113" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_13_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1665" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="114" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_17" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_17_reg_3614" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="115" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_14_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1673" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="116" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_18" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_18_reg_3619" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="117" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_15_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1681" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="118" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_19" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_19_reg_3624" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="119" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_16_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1689" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="120" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_20" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_20_reg_3629" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="121" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_17_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1697" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="122" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_21" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_21_reg_3634" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="123" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_18_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1705" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="124" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_22" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_22_reg_3639" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="125" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_19_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1713" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="126" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_23" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_23_reg_3644" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="127" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_20_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1721" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="128" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_24" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_24_reg_3649" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="129" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_21_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1729" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="130" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_25" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_25_reg_3654" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="131" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_22_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1737" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="132" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_26" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_26_reg_3659" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="133" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_23_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1745" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="134" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_27" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_27_reg_3664" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="135" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_24_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1753" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="136" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_28" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_28_reg_3669" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="137" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_25_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1761" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="138" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_29" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_29_reg_3674" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="139" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_26_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1769" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="140" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_30" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_30_reg_3679" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="141" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_27_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1777" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="142" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_31" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_31_reg_3684" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="143" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_28_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1785" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="144" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_32" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_32_reg_3689" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="145" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_29_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1793" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="146" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_33" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_33_reg_3694" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="147" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_30_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1801" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="148" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_34" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_34_reg_3699" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="149" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_31_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1809" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="150" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_35" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_35_reg_3704" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="151" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_32_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1561" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="152" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_36" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_36_reg_3709" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="153" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_33_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1569" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="154" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_37" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_37_reg_3714" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="155" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_34_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1577" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="156" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_38" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_38_reg_3719" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="157" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_35_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1585" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="158" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_39" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_39_reg_3724" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="159" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_36_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1593" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="160" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_40" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_40_reg_3729" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="161" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_37_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1601" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="162" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_41" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_41_reg_3734" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="163" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_38_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1609" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="164" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_42" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_42_reg_3739" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="165" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_39_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1617" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="166" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_43" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_43_reg_3744" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="167" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_40_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1625" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="168" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_44" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_44_reg_3749" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="169" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_41_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1633" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="170" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_45" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_45_reg_3754" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="171" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_42_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1641" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="172" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_46" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_46_reg_3759" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="173" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_43_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1649" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="174" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_47" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_47_reg_3764" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="175" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_44_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1657" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="176" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_48" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_48_reg_3769" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="177" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_45_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1665" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="178" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_49" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_49_reg_3774" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="179" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_46_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1673" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="180" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_50" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_50_reg_3779" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="181" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_47_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1681" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="182" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_51" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_51_reg_3784" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="183" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_48_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1689" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="184" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_52" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_52_reg_3789" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="185" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_49_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1697" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="186" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_53" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_53_reg_3794" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="187" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_50_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1705" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="188" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_54" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_54_reg_3799" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="189" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_51_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1713" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="190" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_55" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_55_reg_3804" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="191" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_52_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1721" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="192" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_56" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_56_reg_3809" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="193" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_53_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1729" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="194" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_57" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_57_reg_3814" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="195" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_54_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1737" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="196" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_58" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_58_reg_3819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="197" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_55_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1745" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="198" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_59" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_59_reg_3824" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="199" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_56_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1753" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="200" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_60" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_60_reg_3829" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="201" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_57_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1761" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="202" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_61" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_61_reg_3834" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="203" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_58_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1769" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="204" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_62" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_62_reg_3839" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="205" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_59_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1777" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="206" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_63" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_63_reg_3844" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="207" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_60_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1785" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="208" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_64" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_64_reg_3849" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="209" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_61_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1793" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="210" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_65" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_65_reg_3854" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="211" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_62_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1801" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="212" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_66" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_66_reg_3859" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="213" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_63_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1809" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="348" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="exitcond" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="exitcond_fu_2827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="349" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="ires_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="ires_1_fu_2833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="420" filename="mnist_edpa/linear_activation.hpp" linenumber="40" name="tmp_5" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_5_fu_2839_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="421" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="tmp_69" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_69_fu_2844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="424" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="tmp" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_edp_mux_646eOg_U15" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="425" filename="mnist_edpa/linear_activation.hpp" linenumber="40" name="acc_0_m_cr_V_4" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_multiply_accumulate_fu_1561" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="620" filename="mnist_edpa/linear_activation.hpp" linenumber="41" name="tmp_V" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="grp_get_result_fu_1555" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="8" filename="mnist_edpa/relu_activation.hpp" linenumber="7" name="exitcond" contextFuncName="relu&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64&gt;" moduleName="relu" rtlName="exitcond_fu_84_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="10" filename="mnist_edpa/relu_activation.hpp" linenumber="7" name="ii_1" contextFuncName="relu&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64&gt;" moduleName="relu" rtlName="ii_1_fu_90_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="14" filename="mnist_edpa/relu_activation.hpp" linenumber="9" name="tmp" contextFuncName="relu&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64&gt;" moduleName="relu" rtlName="tmp_fu_96_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="20" filename="mnist_edpa/linear_activation.hpp" linenumber="28" name="exitcond5" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="exitcond5_fu_492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="21" filename="mnist_edpa/linear_activation.hpp" linenumber="28" name="ii_2" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="ii_2_fu_498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="29" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_1_fu_504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="32" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_14" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_14_fu_509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="33" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_0_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="grp_multiply_accumulate_fu_440" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="34" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_4" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_4_reg_963" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="35" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_1_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="grp_multiply_accumulate_fu_448" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="36" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_5" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_5_reg_968" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="37" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_2_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="grp_multiply_accumulate_fu_456" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="38" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_6" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_6_reg_973" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="39" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_3_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="grp_multiply_accumulate_fu_464" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="40" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_7" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_7_reg_978" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="41" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_4_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="grp_multiply_accumulate_fu_472" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="42" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_8" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_8_reg_983" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="43" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_5_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="grp_multiply_accumulate_fu_440" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="44" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_9" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_9_reg_988" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="45" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_6_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="grp_multiply_accumulate_fu_448" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="46" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_3" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_3_reg_993" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="47" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_7_m_cr_V_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="grp_multiply_accumulate_fu_456" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="48" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_10" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_10_reg_998" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="49" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_8_m_cr_V_2" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="grp_multiply_accumulate_fu_464" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="50" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="tmp_11" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_11_reg_1003" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="51" filename="mnist_edpa/linear_activation.hpp" linenumber="33" name="acc_9_m_cr_V_2" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="grp_multiply_accumulate_fu_472" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="68" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="exitcond" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="exitcond_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="69" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="ires_1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="ires_1_fu_609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="76" filename="mnist_edpa/linear_activation.hpp" linenumber="40" name="tmp_2" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_2_fu_615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="79" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="tmp" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_edp_mux_104hbi_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="80" filename="mnist_edpa/linear_activation.hpp" linenumber="40" name="acc_9_m_cr_V_23" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="grp_multiply_accumulate_fu_440" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="81" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="sel_tmp" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="sel_tmp_fu_647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="82" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="sel_tmp2" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="sel_tmp2_fu_653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="83" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="sel_tmp4" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="sel_tmp4_fu_659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="84" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="sel_tmp6" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="sel_tmp6_fu_665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="85" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="sel_tmp8" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="sel_tmp8_fu_671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="86" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="sel_tmp1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="sel_tmp1_fu_677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="87" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="sel_tmp3" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="sel_tmp3_fu_683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="88" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="sel_tmp5" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="sel_tmp5_fu_689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="89" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="sel_tmp7" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="sel_tmp7_fu_695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="90" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="or_cond" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="or_cond_fu_701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="91" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="or_cond1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="or_cond1_fu_707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="92" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="or_cond2" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="or_cond2_fu_713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="93" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="or_cond3" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="or_cond3_fu_719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="94" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="newSel" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="newSel_fu_725_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="95" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="or_cond4" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="or_cond4_fu_733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="96" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="or_cond5" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="or_cond5_fu_739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="97" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="or_cond6" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="or_cond6_fu_745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="98" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="acc_9_m_cr_V_5" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_9_m_cr_V_5_fu_751_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="99" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="newSel2" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="newSel2_fu_759_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="100" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="acc_9_m_cr_V_6" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_9_m_cr_V_6_fu_767_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="101" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="newSel4" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="newSel4_fu_775_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="102" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="newSel5" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="newSel5_fu_783_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="103" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="newSel6" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="newSel6_fu_791_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="104" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="acc_9_m_cr_V_8" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_9_m_cr_V_8_fu_799_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="105" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="newSel8" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="newSel8_fu_807_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="106" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="newSel9" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="newSel9_fu_815_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="107" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="acc_9_m_cr_V_10" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_9_m_cr_V_10_fu_823_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="108" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="newSel1" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="newSel1_fu_831_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="109" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="newSel3" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="newSel3_fu_839_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="110" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="acc_9_m_cr_V_12" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_9_m_cr_V_12_fu_847_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="111" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="newSel7" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="newSel7_fu_855_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="112" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="acc_9_m_cr_V_14" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_9_m_cr_V_14_fu_863_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="113" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="newSel10" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="newSel10_fu_871_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="114" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="newSel11" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="newSel11_fu_879_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="115" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="acc_9_m_cr_V_16" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_9_m_cr_V_16_fu_887_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="116" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="newSel12" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="newSel12_fu_895_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="117" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="acc_9_m_cr_V_19" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_9_m_cr_V_19_fu_903_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="118" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="acc_9_m_cr_V_20" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_9_m_cr_V_20_fu_911_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="119" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="acc_9_m_cr_V_21" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_9_m_cr_V_21_fu_919_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="120" filename="mnist_edpa/linear_activation.hpp" linenumber="37" name="acc_9_m_cr_V_22" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_9_m_cr_V_22_fu_927_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="80" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="121" filename="mnist_edpa/linear_activation.hpp" linenumber="41" name="tmp_V" contextFuncName="linear_activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="grp_get_result_fu_434" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="11" filename="mnist_edpa/packer.h" linenumber="10" name="packet_user_V" contextFuncName="packer&lt;ap_uint&lt;16&gt;, 16, 10&gt;" moduleName="packer" rtlName="packet_user_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="12" filename="mnist_edpa/packer.h" linenumber="10" name="packet_id_V" contextFuncName="packer&lt;ap_uint&lt;16&gt;, 16, 10&gt;" moduleName="packer" rtlName="packet_id_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="13" filename="mnist_edpa/packer.h" linenumber="10" name="packet_dest_V" contextFuncName="packer&lt;ap_uint&lt;16&gt;, 16, 10&gt;" moduleName="packer" rtlName="packet_dest_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="17" filename="mnist_edpa/packer.h" linenumber="12" name="exitcond" contextFuncName="packer&lt;ap_uint&lt;16&gt;, 16, 10&gt;" moduleName="packer" rtlName="exitcond_fu_173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="18" filename="mnist_edpa/packer.h" linenumber="12" name="i_2" contextFuncName="packer&lt;ap_uint&lt;16&gt;, 16, 10&gt;" moduleName="packer" rtlName="i_2_fu_179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="25" filename="mnist_edpa/packer.h" linenumber="14" name="tmp" contextFuncName="packer&lt;ap_uint&lt;16&gt;, 16, 10&gt;" moduleName="packer" rtlName="tmp_fu_185_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="27" filename="mnist_edpa/packer.h" linenumber="19" name="tmp_last_V" contextFuncName="packer&lt;ap_uint&lt;16&gt;, 16, 10&gt;" moduleName="packer" rtlName="tmp_last_V_fu_192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="35" filename="mnist_edpa/mnist_edp.cpp" linenumber="23" name="data_in_V_V" contextFuncName="mnist_edp" moduleName="mnist_edp" rtlName="data_in_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="38" filename="mnist_edpa/mnist_edp.cpp" linenumber="24" name="data_out_V_V" contextFuncName="mnist_edp" moduleName="mnist_edp" rtlName="data_out_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="41" filename="mnist_edpa/mnist_edp.cpp" linenumber="30" name="l1_result_V_V" contextFuncName="mnist_edp" moduleName="mnist_edp" rtlName="l1_result_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="44" filename="mnist_edpa/mnist_edp.cpp" linenumber="30" name="l1_relu_V_V" contextFuncName="mnist_edp" moduleName="mnist_edp" rtlName="l1_relu_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="50" filename="mnist_edpa/mnist_edp.cpp" linenumber="27" name="" contextFuncName="mnist_edp" moduleName="mnist_edp" rtlName="unpacker_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="52" filename="mnist_edpa/mnist_edp.cpp" linenumber="32" name="" contextFuncName="mnist_edp" moduleName="mnist_edp" rtlName="relu_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="54" filename="mnist_edpa/mnist_edp.cpp" linenumber="38" name="" contextFuncName="mnist_edp" moduleName="mnist_edp" rtlName="packer_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
</annotationInfo>
