Regenerating IP...
Gathering HDL files for ila_pro_0 root...
Creating XST project for ila_pro_0...
Creating XST script file for ila_pro_0...
Creating XST instantiation file for ila_pro_0...
Running XST for ila_pro_0...
Generating VHDL simulation model
Not generating a Verilog simulation model
Creating ISE instantiation template for ila_pro_0...
Skipping Verilog instantiation template for ila_pro_0...
Finished Regenerating.
Successfully generated ila_pro_0.
