<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml DMA_FPGA.twx DMA_FPGA.ncd -o DMA_FPGA.twr DMA_FPGA.pcf

</twCmdLine><twDesign>DMA_FPGA.ncd</twDesign><twDesignPath>DMA_FPGA.ncd</twDesignPath><twPCF>DMA_FPGA.pcf</twPCF><twPcfPath>DMA_FPGA.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.19 2011-06-20</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3391 - Timing constraint COMP &quot;PCI_DEVSEL&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="3">WARNING:Timing:3391 - Timing constraint COMP &quot;PCI_FRAME&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="4">WARNING:Timing:3391 - Timing constraint COMP &quot;PCI_IRDY&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="5">WARNING:Timing:3391 - Timing constraint COMP &quot;PCI_PAR&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="6">WARNING:Timing:3391 - Timing constraint COMP &quot;PCI_PERR&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="7">WARNING:Timing:3391 - Timing constraint COMP &quot;PCI_STOP&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="8">WARNING:Timing:3391 - Timing constraint COMP &quot;PCI_TRDY&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="9">WARNING:Timing:3391 - Timing constraint COMP &quot;PCI_GNT&quot; OFFSET = IN 10 ns BEFORE COMP &quot;PCLK&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="10">WARNING:Timing:3391 - Timing constraint COMP &quot;PCI_IDSEL&quot; OFFSET = IN 10 ns BEFORE COMP &quot;PCLK&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="11">WARNING:Timing:3391 - Timing constraint TIMEGRP &quot;PCI_AD_GRP&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="12">WARNING:Timing:3391 - Timing constraint TIMEGRP &quot;PCI_CBE_GRP&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twInfo anchorID="13">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="14">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="15" twConstType="PATHDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.323</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X31Y88.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathFromToDelay"><twSlack>10.677</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>4.288</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.150</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>3.145</twRouteDel><twTotDel>4.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X31Y88.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathFromToDelay"><twSlack>10.695</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>4.270</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.150</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>3.145</twRouteDel><twTotDel>4.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X31Y88.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathFromToDelay"><twSlack>10.703</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twTotPathDel>4.262</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.150</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.117</twLogDel><twRouteDel>3.145</twRouteDel><twTotDel>4.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X43Y109.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="22"><twSlack>0.976</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y108.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y109.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.139</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.808</twRouteDel><twTotDel>1.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X43Y109.SR), 1 path
</twPathRptBanner><twRacePath anchorID="23"><twSlack>0.977</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y108.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y109.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.138</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.808</twRouteDel><twTotDel>1.012</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X43Y109.SR), 1 path
</twPathRptBanner><twRacePath anchorID="24"><twSlack>0.983</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y108.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y109.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.132</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.210</twLogDel><twRouteDel>0.808</twRouteDel><twTotDel>1.018</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="25" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.017</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X54Y110.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathFromToDelay"><twSlack>13.983</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.982</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.982</twTotDel><twDestClk twEdge ="twRising">u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X54Y110.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="28"><twSlack>0.418</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X54Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y110.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising">u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT</twDestClk><twPctLog>93.3</twPctLog><twPctRoute>6.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="29" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>15522</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1694</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X31Y24.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.433</twTotDel><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>10.019</twDel><twSUTime>0.379</twSUTime><twTotPathDel>10.398</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.C2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.986</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">5.584</twDelInfo><twComp>CONTROL3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;11&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>9.095</twRouteDel><twTotDel>10.398</twTotDel><twDestClk twEdge ="twRising">WB_CLK_2x</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.252</twTotDel><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>9.838</twDel><twSUTime>0.379</twSUTime><twTotPathDel>10.217</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y96.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">5.584</twDelInfo><twComp>CONTROL3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;11&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>8.914</twRouteDel><twTotDel>10.217</twTotDel><twDestClk twEdge ="twRising">WB_CLK_2x</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.187</twTotDel><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>9.773</twDel><twSUTime>0.379</twSUTime><twTotPathDel>10.152</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">5.584</twDelInfo><twComp>CONTROL3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;11&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>8.849</twRouteDel><twTotDel>10.152</twTotDel><twDestClk twEdge ="twRising">WB_CLK_2x</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2 (SLICE_X31Y24.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.408</twTotDel><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>10.019</twDel><twSUTime>0.354</twSUTime><twTotPathDel>10.373</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.C2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.986</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">5.584</twDelInfo><twComp>CONTROL3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;11&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.278</twLogDel><twRouteDel>9.095</twRouteDel><twTotDel>10.373</twTotDel><twDestClk twEdge ="twRising">WB_CLK_2x</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.227</twTotDel><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>9.838</twDel><twSUTime>0.354</twSUTime><twTotPathDel>10.192</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y96.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">5.584</twDelInfo><twComp>CONTROL3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;11&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.278</twLogDel><twRouteDel>8.914</twRouteDel><twTotDel>10.192</twTotDel><twDestClk twEdge ="twRising">WB_CLK_2x</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.162</twTotDel><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>9.773</twDel><twSUTime>0.354</twSUTime><twTotPathDel>10.127</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">5.584</twDelInfo><twComp>CONTROL3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;11&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.278</twLogDel><twRouteDel>8.849</twRouteDel><twTotDel>10.127</twTotDel><twDestClk twEdge ="twRising">WB_CLK_2x</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2 (SLICE_X31Y24.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.405</twTotDel><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>10.019</twDel><twSUTime>0.351</twSUTime><twTotPathDel>10.370</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.C2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.986</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">5.584</twDelInfo><twComp>CONTROL3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;11&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.275</twLogDel><twRouteDel>9.095</twRouteDel><twTotDel>10.370</twTotDel><twDestClk twEdge ="twRising">WB_CLK_2x</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.224</twTotDel><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>9.838</twDel><twSUTime>0.351</twSUTime><twTotPathDel>10.189</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y96.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">5.584</twDelInfo><twComp>CONTROL3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;11&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.275</twLogDel><twRouteDel>8.914</twRouteDel><twTotDel>10.189</twTotDel><twDestClk twEdge ="twRising">WB_CLK_2x</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.159</twTotDel><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>9.773</twDel><twSUTime>0.351</twSUTime><twTotPathDel>10.124</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">5.584</twDelInfo><twComp>CONTROL3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;11&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.275</twLogDel><twRouteDel>8.849</twRouteDel><twTotDel>10.124</twTotDel><twDestClk twEdge ="twRising">WB_CLK_2x</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X40Y110.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMinDelay" ><twTotDel>0.361</twTotDel><twSrc BELType="FF">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.348</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>0.396</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X41Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y110.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y110.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.396</twTotDel><twDestClk twEdge ="twRising">WB_CLK</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X33Y90.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMinDelay" ><twTotDel>0.534</twTotDel><twSrc BELType="FF">u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twDel>0.354</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.569</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y90.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y90.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.116</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX</twBEL><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>0.116</twRouteDel><twTotDel>0.569</twTotDel><twDestClk twEdge ="twRising">WB_CLK</twDestClk><twPctLog>79.6</twPctLog><twPctRoute>20.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X33Y90.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twUnconstPath anchorID="53" twDataPathType="twDataPathMinDelay" ><twTotDel>0.535</twTotDel><twSrc BELType="FF">u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twDel>0.355</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.570</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y90.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX</twBEL><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>0.117</twRouteDel><twTotDel>0.570</twTotDel><twDestClk twEdge ="twRising">WB_CLK</twDestClk><twPctLog>79.5</twPctLog><twPctRoute>20.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="54" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>2156</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2060</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X43Y79.C4), 17 paths
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.856</twTotDel><twSrc BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.448</twDel><twSUTime>0.373</twSUTime><twTotPathDel>4.821</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">WB_CLK_2x</twSrcClk><twPathDel><twSite>SLICE_X45Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.437</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y76.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y79.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.580</twLogDel><twRouteDel>3.241</twRouteDel><twTotDel>4.821</twTotDel><twDestClk twEdge ="twRising">CONTROL0&lt;0&gt;</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.165</twTotDel><twSrc BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.757</twDel><twSUTime>0.373</twSUTime><twTotPathDel>4.130</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">WB_CLK_2x</twSrcClk><twPathDel><twSite>SLICE_X45Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y76.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y76.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y79.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.575</twLogDel><twRouteDel>2.555</twRouteDel><twTotDel>4.130</twTotDel><twDestClk twEdge ="twRising">CONTROL0&lt;0&gt;</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.962</twTotDel><twSrc BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.554</twDel><twSUTime>0.373</twSUTime><twTotPathDel>3.927</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">WB_CLK_2x</twSrcClk><twPathDel><twSite>SLICE_X45Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y76.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y79.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.580</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>3.927</twTotDel><twDestClk twEdge ="twRising">CONTROL0&lt;0&gt;</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X31Y109.A4), 17 paths
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.756</twTotDel><twSrc BELType="FF">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.348</twDel><twSUTime>0.373</twSUTime><twTotPathDel>4.721</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y110.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_G</twBEL><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y109.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y109.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.465</twLogDel><twRouteDel>3.256</twRouteDel><twTotDel>4.721</twTotDel><twDestClk twEdge ="twRising">CONTROL0&lt;0&gt;</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.077</twTotDel><twSrc BELType="FF">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType="FF">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.669</twDel><twSUTime>0.373</twSUTime><twTotPathDel>4.042</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType='FF'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X35Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X35Y109.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y109.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y109.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y109.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.580</twLogDel><twRouteDel>2.462</twRouteDel><twTotDel>4.042</twTotDel><twDestClk twEdge ="twRising">CONTROL0&lt;0&gt;</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.986</twTotDel><twSrc BELType="FF">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twSrc><twDest BELType="FF">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.578</twDel><twSUTime>0.373</twSUTime><twTotPathDel>3.951</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twSrc><twDest BELType='FF'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X35Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X35Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_G</twBEL><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y109.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y109.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.465</twLogDel><twRouteDel>2.486</twRouteDel><twTotDel>3.951</twTotDel><twDestClk twEdge ="twRising">CONTROL0&lt;0&gt;</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y86.A1), 17 paths
</twPathRptBanner><twPathRpt anchorID="67"><twUnconstPath anchorID="68" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.630</twTotDel><twSrc BELType="FF">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.222</twDel><twSUTime>0.373</twSUTime><twTotPathDel>4.595</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X23Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.532</twLogDel><twRouteDel>3.063</twRouteDel><twTotDel>4.595</twTotDel><twDestClk twEdge ="twRising">CONTROL0&lt;0&gt;</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="69"><twUnconstPath anchorID="70" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.290</twTotDel><twSrc BELType="FF">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.882</twDel><twSUTime>0.373</twSUTime><twTotPathDel>4.255</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X25Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y84.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y85.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.532</twLogDel><twRouteDel>2.723</twRouteDel><twTotDel>4.255</twTotDel><twDestClk twEdge ="twRising">CONTROL0&lt;0&gt;</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.105</twTotDel><twSrc BELType="FF">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.697</twDel><twSUTime>0.373</twSUTime><twTotPathDel>4.070</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X23Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y83.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.532</twLogDel><twRouteDel>2.538</twRouteDel><twTotDel>4.070</twTotDel><twDestClk twEdge ="twRising">CONTROL0&lt;0&gt;</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>16413</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2426</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.931</twMinPer></twConstHead><twPathRptBanner iPaths="866" iCriticalPaths="0" sType="EndPoint">Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg (SLICE_X32Y98.C6), 866 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.069</twSlack><twSrc BELType="RAM">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twSrc><twDest BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>12.896</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twSrc><twDest BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB8_X0Y58.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB8_X0Y58.DOADO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.317</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;95&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y100.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7</twBEL><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31</twBEL><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.502</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CONTROL5&lt;3&gt;</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.366</twDelInfo><twComp>CONTROL5&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y98.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.684</twLogDel><twRouteDel>9.212</twRouteDel><twTotDel>12.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.221</twSlack><twSrc BELType="RAM">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twSrc><twDest BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>12.744</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twSrc><twDest BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB8_X0Y58.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB8_X0Y58.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y101.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.165</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;93&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y100.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7</twBEL><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31</twBEL><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.502</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CONTROL5&lt;3&gt;</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.366</twDelInfo><twComp>CONTROL5&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y98.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.684</twLogDel><twRouteDel>9.060</twRouteDel><twTotDel>12.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.530</twSlack><twSrc BELType="RAM">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twSrc><twDest BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>12.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twSrc><twDest BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB8_X0Y58.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB8_X0Y58.DOADO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y101.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;92&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y100.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7</twBEL><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31</twBEL><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.502</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CONTROL5&lt;3&gt;</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.366</twDelInfo><twComp>CONTROL5&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y98.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.684</twLogDel><twRouteDel>8.751</twRouteDel><twTotDel>12.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="366" iCriticalPaths="0" sType="EndPoint">Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg (SLICE_X32Y98.C5), 366 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.936</twSlack><twSrc BELType="RAM">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>12.029</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X2Y32.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X2Y32.DOA15</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_143</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_135</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_135</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_143</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.779</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y64.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CONTROL3&lt;3&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y98.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>CONTROL3&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CONTROL2&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.917</twLogDel><twRouteDel>8.112</twRouteDel><twTotDel>12.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.087</twSlack><twSrc BELType="RAM">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>11.878</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X2Y32.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X2Y32.DOPA1</twSite><twDelType>Trcko_DOPA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_143</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_135</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_135</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_143</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.779</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y64.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CONTROL3&lt;3&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y98.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>CONTROL3&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CONTROL2&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.917</twLogDel><twRouteDel>7.961</twRouteDel><twTotDel>11.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.250</twSlack><twSrc BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>11.715</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X41Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X41Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.661</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_15</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_15</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_143</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.779</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y64.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CONTROL3&lt;3&gt;</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y98.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>CONTROL3&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CONTROL2&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.247</twLogDel><twRouteDel>9.468</twRouteDel><twTotDel>11.715</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (SLICE_X30Y23.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.356</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twDest><twTotPathDel>9.609</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.C2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.986</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">4.936</twDelInfo><twComp>CONTROL3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>8.447</twRouteDel><twTotDel>9.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.537</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twDest><twTotPathDel>9.428</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y96.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">4.936</twDelInfo><twComp>CONTROL3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>8.266</twRouteDel><twTotDel>9.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.602</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twDest><twTotPathDel>9.363</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">4.936</twDelInfo><twComp>CONTROL3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>8.201</twRouteDel><twTotDel>9.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X3Y47.ADDRAWRADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.281</twSlack><twSrc BELType="FF">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE</twSrc><twDest BELType="RAM">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twTotPathDel>0.281</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE</twSrc><twDest BELType='RAM'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;7&gt;</twComp><twBEL>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y47.ADDRAWRADDR7</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X3Y47.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twComp><twBEL>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X3Y47.ADDRAWRADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.281</twSlack><twSrc BELType="FF">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE</twSrc><twDest BELType="RAM">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twTotPathDel>0.281</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE</twSrc><twDest BELType='RAM'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;7&gt;</twComp><twBEL>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y47.ADDRAWRADDR9</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X3Y47.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twComp><twBEL>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X3Y47.ADDRAWRADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.312</twSlack><twSrc BELType="FF">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE</twSrc><twDest BELType="RAM">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twTotPathDel>0.312</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE</twSrc><twDest BELType='RAM'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;3&gt;</twComp><twBEL>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y47.ADDRAWRADDR6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X3Y47.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twComp><twBEL>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0&lt;0&gt;</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="99" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" logResource="down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X0Y52.CLKA" clockNet="CONTROL0&lt;0&gt;"/><twPinLimit anchorID="100" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" logResource="down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X0Y38.CLKA" clockNet="CONTROL0&lt;0&gt;"/><twPinLimit anchorID="101" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" logResource="u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X2Y26.CLKA" clockNet="CONTROL0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="102" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_PCLK = PERIOD TIMEGRP &quot;PCLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>72471</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3597</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.982</twMinPer></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out (SLICE_X0Y90.A6), 14 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.018</twSlack><twSrc BELType="RAM">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twDest><twTotPathDel>16.911</twTotPathDel><twClkSkew dest = "0.699" src = "0.735">0.036</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X0Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>RAMB8_X0Y18.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">6.069</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbw_cbe_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.328</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out4</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out42</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.057</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twBEL></twPathDel><twLogDel>3.154</twLogDel><twRouteDel>13.757</twRouteDel><twTotDel>16.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.433</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cur_state_FSM_FFd1</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twDest><twTotPathDel>14.464</twTotPathDel><twClkSkew dest = "0.699" src = "0.767">0.068</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cur_state_FSM_FFd1</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X7Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/rdata_selector&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cur_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>108</twFanCnt><twDelInfo twEdge="twRising">5.292</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cur_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.328</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out4</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out42</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.057</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twBEL></twPathDel><twLogDel>1.484</twLogDel><twRouteDel>12.980</twRouteDel><twTotDel>14.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.216</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twDest><twTotPathDel>13.691</twTotPathDel><twClkSkew dest = "0.699" src = "0.757">0.058</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X1Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.079</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_devsel_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/rtransfer_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_sm_rtransfer_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.328</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out4</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out42</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.057</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twBEL></twPathDel><twLogDel>1.719</twLogDel><twRouteDel>11.972</twRouteDel><twTotDel>13.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out (SLICE_X0Y88.A5), 14 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.123</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twDest><twTotPathDel>14.778</twTotPathDel><twClkSkew dest = "0.693" src = "0.757">0.064</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X1Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.079</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_devsel_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/rtransfer_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">4.494</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_sm_rtransfer_out</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_err_bc_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_ad_out&lt;31&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out12</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_ad_out&lt;31&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.270</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twBEL></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>12.909</twRouteDel><twTotDel>14.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.225</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twDest><twTotPathDel>14.676</twTotPathDel><twClkSkew dest = "0.693" src = "0.757">0.064</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X1Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.977</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/rtransfer_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">4.494</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_sm_rtransfer_out</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_err_bc_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_ad_out&lt;31&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out12</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_ad_out&lt;31&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.270</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twBEL></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>12.807</twRouteDel><twTotDel>14.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.970</twSlack><twSrc BELType="RAM">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twDest><twTotPathDel>9.953</twTotPathDel><twClkSkew dest = "0.693" src = "0.735">0.042</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X0Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>RAMB8_X0Y18.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y44.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.313</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbw_cbe_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_err_bc_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_ad_out&lt;31&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out12</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_ad_out&lt;31&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.270</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twBEL></twPathDel><twLogDel>3.304</twLogDel><twRouteDel>6.649</twRouteDel><twTotDel>9.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out (SLICE_X1Y87.C6), 14 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.281</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twDest><twTotPathDel>14.620</twTotPathDel><twClkSkew dest = "0.693" src = "0.757">0.064</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X1Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.079</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_devsel_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/rtransfer_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">4.047</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_sm_rtransfer_out</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr&lt;27&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.382</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twBEL></twPathDel><twLogDel>1.810</twLogDel><twRouteDel>12.810</twRouteDel><twTotDel>14.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.383</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twDest><twTotPathDel>14.518</twTotPathDel><twClkSkew dest = "0.693" src = "0.757">0.064</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X1Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.977</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/rtransfer_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">4.047</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_sm_rtransfer_out</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr&lt;27&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.382</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twBEL></twPathDel><twLogDel>1.810</twLogDel><twRouteDel>12.708</twRouteDel><twTotDel>14.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.269</twSlack><twSrc BELType="RAM">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twDest><twTotPathDel>9.654</twTotPathDel><twClkSkew dest = "0.693" src = "0.735">0.042</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X0Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>RAMB8_X0Y18.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbw_cbe_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr&lt;27&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.382</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twBEL></twPathDel><twLogDel>3.245</twLogDel><twRouteDel>6.409</twRouteDel><twTotDel>9.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PCLK = PERIOD TIMEGRP &quot;PCLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4 (SLICE_X5Y57.A2), 5 paths
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_4</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4</twDest><twTotPathDel>3.067</twTotPathDel><twClkSkew dest = "3.058" src = "0.197">-2.861</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.195</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_4</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_waddr&lt;7&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_waddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one[7]_waddr[7]_mux_8_OUT&lt;4&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.704</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/N2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one[7]_waddr[7]_mux_8_OUT&lt;4&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>2.011</twRouteDel><twTotDel>3.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.602</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_3</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4</twDest><twTotPathDel>4.660</twTotPathDel><twClkSkew dest = "3.058" src = "0.195">-2.863</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.195</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_3</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_waddr&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.900</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_waddr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one[7]_waddr[7]_mux_8_OUT&lt;4&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.704</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/N2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one[7]_waddr[7]_mux_8_OUT&lt;4&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>3.604</twRouteDel><twTotDel>4.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.810</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_1</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4</twDest><twTotPathDel>4.868</twTotPathDel><twClkSkew dest = "3.058" src = "0.195">-2.863</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.195</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_1</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_waddr&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.108</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_waddr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one[7]_waddr[7]_mux_8_OUT&lt;4&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.704</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/N2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one[7]_waddr[7]_mux_8_OUT&lt;4&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>3.812</twRouteDel><twTotDel>4.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1 (SLICE_X1Y47.A5), 10 paths
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.045</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/burst_out</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1</twDest><twTotPathDel>3.115</twTotPathDel><twClkSkew dest = "3.047" src = "0.172">-2.875</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.195</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/burst_out</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X10Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync_burst_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/burst_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.869</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync_burst_out</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.217</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out21</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>2.086</twRouteDel><twTotDel>3.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.541</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/be_out_1</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1</twDest><twTotPathDel>4.611</twTotPathDel><twClkSkew dest = "3.047" src = "0.172">-2.875</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.195</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/be_out_1</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X7Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync_be_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/be_out_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.455</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync_be_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.217</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out21</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>3.672</twRouteDel><twTotDel>4.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.591</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/intermediate_be_1</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1</twDest><twTotPathDel>1.582</twTotPathDel><twClkSkew dest = "0.221" src = "0.230">0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/intermediate_be_1</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X6Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/intermediate_be&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/intermediate_be_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/intermediate_be&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr&lt;27&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out21</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1</twBEL></twPathDel><twLogDel>0.761</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="109" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out (SLICE_X0Y29.A3), 109 paths
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.072</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr_14</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out</twDest><twTotPathDel>3.136</twTotPathDel><twClkSkew dest = "3.047" src = "0.178">-2.869</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.195</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr_14</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X2Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/Mmux_w_conf_data_out276</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_w_data_out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;14&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/Mmux_data_out61</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.450</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_pciif_ad_out&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;14&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>2.051</twRouteDel><twTotDel>3.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.961</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pcir_fifo_data_reg_14</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out</twDest><twTotPathDel>0.965</twTotPathDel><twClkSkew dest = "0.044" src = "0.040">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pcir_fifo_data_reg_14</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X1Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pcir_fifo_data_reg&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pcir_fifo_data_reg_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pcir_fifo_data_reg&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;14&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/Mmux_data_out61</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.217</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_pciif_ad_out&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;14&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out</twBEL></twPathDel><twLogDel>0.530</twLogDel><twRouteDel>0.435</twRouteDel><twTotDel>0.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.469</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_data_14</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out</twDest><twTotPathDel>4.546</twTotPathDel><twClkSkew dest = "3.047" src = "0.165">-2.882</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.195</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_data_14</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X13Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_data&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_data_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_ta1_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/Mmux_w_conf_data_out272</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y33.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/Mmux_w_conf_data_out271</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/Mmux_w_conf_data_out276</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_w_data_out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;14&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/Mmux_data_out61</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.450</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_pciif_ad_out&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;14&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out</twBEL></twPathDel><twLogDel>1.234</twLogDel><twRouteDel>3.312</twRouteDel><twTotDel>4.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">PCI_CLK</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="139"><twPinLimitBanner>Component Switching Limit Checks: TS_PCLK = PERIOD TIMEGRP &quot;PCLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="140" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="12.010" period="15.000" constraintValue="15.000" deviceLimit="2.990" freqLimit="334.448" physResource="u_clk_gen_top/u_clk_gen/dcm_sp_inst/CLK2X" logResource="u_clk_gen_top/u_clk_gen/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="u_clk_gen_top/u_clk_gen/clk2x"/><twPinLimit anchorID="141" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="14.000" period="30.000" constraintValue="15.000" deviceLimit="8.000" physResource="u_clk_gen_top/u_clk_gen/dcm_sp_inst/CLKIN" logResource="u_clk_gen_top/u_clk_gen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="u_clk_gen_top/u_clk_gen/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="142" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="14.000" period="30.000" constraintValue="15.000" deviceLimit="8.000" physResource="u_clk_gen_top/u_clk_gen/dcm_sp_inst/CLKIN" logResource="u_clk_gen_top/u_clk_gen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="u_clk_gen_top/u_clk_gen/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="143" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_TOCLKA = MAXDELAY TO TIMEGRP &quot;TCLOCK_PAD_A&quot; 3 ns;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMaxDel>3.527</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point CLOCK_PAD_A (Y12.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathFromToDelay"><twSlack>-0.527</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/ODDR2_inst</twSrc><twDest BELType="PAD">CLOCK_PAD_A</twDest><twTotPathDel>3.527</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/ODDR2_inst</twSrc><twDest BELType='PAD'>CLOCK_PAD_A</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X14Y0.CLK1</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.500">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X14Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/clock_in</twComp><twBEL>u_DMA_FPGA_IOBUF_A/ODDR2_inst</twBEL></twPathDel><twPathDel><twSite>Y12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/clock_in</twComp></twPathDel><twPathDel><twSite>Y12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CLOCK_PAD_A</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_CLOCK_BUF</twBEL><twBEL>CLOCK_PAD_A</twBEL></twPathDel><twLogDel>3.140</twLogDel><twRouteDel>0.387</twRouteDel><twTotDel>3.527</twTotDel><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathFromToDelay"><twSlack>-0.527</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/ODDR2_inst</twSrc><twDest BELType="PAD">CLOCK_PAD_A</twDest><twTotPathDel>3.527</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/ODDR2_inst</twSrc><twDest BELType='PAD'>CLOCK_PAD_A</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X14Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X14Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/clock_in</twComp><twBEL>u_DMA_FPGA_IOBUF_A/ODDR2_inst</twBEL></twPathDel><twPathDel><twSite>Y12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/clock_in</twComp></twPathDel><twPathDel><twSite>Y12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CLOCK_PAD_A</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_CLOCK_BUF</twBEL><twBEL>CLOCK_PAD_A</twBEL></twPathDel><twLogDel>3.140</twLogDel><twRouteDel>0.387</twRouteDel><twTotDel>3.527</twTotDel><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TOCLKA = MAXDELAY TO TIMEGRP &quot;TCLOCK_PAD_A&quot; 3 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point CLOCK_PAD_A (Y12.PAD), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="148"><twSlack>1.386</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/ODDR2_inst</twSrc><twDest BELType="PAD">CLOCK_PAD_A</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/ODDR2_inst</twSrc><twDest BELType='PAD'>CLOCK_PAD_A</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X14Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X14Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/clock_in</twComp><twBEL>u_DMA_FPGA_IOBUF_A/ODDR2_inst</twBEL></twPathDel><twPathDel><twSite>Y12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/clock_in</twComp></twPathDel><twPathDel><twSite>Y12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>CLOCK_PAD_A</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_CLOCK_BUF</twBEL><twBEL>CLOCK_PAD_A</twBEL></twPathDel><twLogDel>1.118</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.386</twTotDel><twPctLog>80.7</twPctLog><twPctRoute>19.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="149"><twSlack>1.392</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/ODDR2_inst</twSrc><twDest BELType="PAD">CLOCK_PAD_A</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/ODDR2_inst</twSrc><twDest BELType='PAD'>CLOCK_PAD_A</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X14Y0.CLK1</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.500">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X14Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/clock_in</twComp><twBEL>u_DMA_FPGA_IOBUF_A/ODDR2_inst</twBEL></twPathDel><twPathDel><twSite>Y12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/clock_in</twComp></twPathDel><twPathDel><twSite>Y12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>CLOCK_PAD_A</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_CLOCK_BUF</twBEL><twBEL>CLOCK_PAD_A</twBEL></twPathDel><twLogDel>1.124</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.392</twTotDel><twPctLog>80.7</twPctLog><twPctRoute>19.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="150" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_OFFSET_IN_A = MAXDELAY FROM TIMEGRP &quot;TABUS&quot; 3 ns DATAPATHONLY;</twConstName><twItemCnt>35</twItemCnt><twErrCntSetup>35</twErrCntSetup><twErrCntEndPt>35</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>35</twEndPtCnt><twPathErrCnt>35</twPathErrCnt><twMaxDel>3.583</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF (ILOGIC_X6Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathFromToDelay"><twSlack>-0.583</twSlack><twSrc BELType="PAD">BUS_AD_PAD_A&lt;10&gt;</twSrc><twDest BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF</twDest><twTotPathDel>3.583</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>BUS_AD_PAD_A&lt;10&gt;</twSrc><twDest BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>T8.PAD</twSrcSite><twPathDel><twSite>T8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>BUS_AD_PAD_A&lt;10&gt;</twComp><twBEL>BUS_AD_PAD_A&lt;10&gt;</twBEL><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_IN_BUF</twBEL><twBEL>ProtoComp549.IMUX</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X6Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_in_latch&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X6Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>slave_dat_i_A&lt;10&gt;</twComp><twBEL>ProtoComp571.D2OFFBYP_SRC</twBEL><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF</twBEL></twPathDel><twLogDel>3.280</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twDestClk><twPctLog>91.5</twPctLog><twPctRoute>8.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_IN_FF (ILOGIC_X5Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathFromToDelay"><twSlack>-0.583</twSlack><twSrc BELType="PAD">BUS_AD_PAD_A&lt;14&gt;</twSrc><twDest BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_IN_FF</twDest><twTotPathDel>3.583</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>BUS_AD_PAD_A&lt;14&gt;</twSrc><twDest BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_IN_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>W6.PAD</twSrcSite><twPathDel><twSite>W6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>BUS_AD_PAD_A&lt;14&gt;</twComp><twBEL>BUS_AD_PAD_A&lt;14&gt;</twBEL><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_IN_BUF</twBEL><twBEL>ProtoComp549.IMUX.6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_in_latch&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X5Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>slave_dat_i_A&lt;14&gt;</twComp><twBEL>ProtoComp571.D2OFFBYP_SRC.6</twBEL><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_IN_FF</twBEL></twPathDel><twLogDel>3.280</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twDestClk><twPctLog>91.5</twPctLog><twPctRoute>8.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[22].BUS_AD_IN_FF (ILOGIC_X3Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathFromToDelay"><twSlack>-0.583</twSlack><twSrc BELType="PAD">BUS_AD_PAD_A&lt;22&gt;</twSrc><twDest BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[22].BUS_AD_IN_FF</twDest><twTotPathDel>3.583</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>BUS_AD_PAD_A&lt;22&gt;</twSrc><twDest BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[22].BUS_AD_IN_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>R9.PAD</twSrcSite><twPathDel><twSite>R9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>BUS_AD_PAD_A&lt;22&gt;</twComp><twBEL>BUS_AD_PAD_A&lt;22&gt;</twBEL><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[22].BUS_AD_IN_BUF</twBEL><twBEL>ProtoComp549.IMUX.7</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X3Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_in_latch&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X3Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>slave_dat_i_A&lt;22&gt;</twComp><twBEL>ProtoComp571.D2OFFBYP_SRC.7</twBEL><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[22].BUS_AD_IN_FF</twBEL></twPathDel><twLogDel>3.280</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twDestClk><twPctLog>91.5</twPctLog><twPctRoute>8.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_OFFSET_IN_A = MAXDELAY FROM TIMEGRP &quot;TABUS&quot; 3 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF (ILOGIC_X6Y2.D), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="157"><twSlack>1.488</twSlack><twSrc BELType="PAD">BUS_AD_PAD_A&lt;13&gt;</twSrc><twDest BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>BUS_AD_PAD_A&lt;13&gt;</twSrc><twDest BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>BUS_AD_PAD_A&lt;13&gt;</twComp><twBEL>BUS_AD_PAD_A&lt;13&gt;</twBEL><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_IN_BUF</twBEL><twBEL>ProtoComp549.IMUX.4</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X6Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_in_latch&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X6Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>slave_dat_i_A&lt;13&gt;</twComp><twBEL>ProtoComp571.D2OFFBYP_SRC.4</twBEL><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twDestClk><twPctLog>93.6</twPctLog><twPctRoute>6.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF (ILOGIC_X4Y2.D), 1 path
</twPathRptBanner><twRacePath anchorID="158"><twSlack>1.488</twSlack><twSrc BELType="PAD">BUS_AD_PAD_A&lt;21&gt;</twSrc><twDest BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>BUS_AD_PAD_A&lt;21&gt;</twSrc><twDest BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>BUS_AD_PAD_A&lt;21&gt;</twComp><twBEL>BUS_AD_PAD_A&lt;21&gt;</twBEL><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[21].BUS_AD_IN_BUF</twBEL><twBEL>ProtoComp549.IMUX.5</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_in_latch&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X4Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>slave_dat_i_A&lt;21&gt;</twComp><twBEL>ProtoComp571.D2OFFBYP_SRC.5</twBEL><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twDestClk><twPctLog>93.6</twPctLog><twPctRoute>6.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[17].BUS_AD_IN_FF (ILOGIC_X5Y2.D), 1 path
</twPathRptBanner><twRacePath anchorID="159"><twSlack>1.488</twSlack><twSrc BELType="PAD">BUS_AD_PAD_A&lt;17&gt;</twSrc><twDest BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[17].BUS_AD_IN_FF</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>BUS_AD_PAD_A&lt;17&gt;</twSrc><twDest BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[17].BUS_AD_IN_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB5.PAD</twSrcSite><twPathDel><twSite>AB5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>BUS_AD_PAD_A&lt;17&gt;</twComp><twBEL>BUS_AD_PAD_A&lt;17&gt;</twBEL><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[17].BUS_AD_IN_BUF</twBEL><twBEL>ProtoComp549.IMUX.14</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_in_latch&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X5Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>slave_dat_i_A&lt;17&gt;</twComp><twBEL>ProtoComp571.D2OFFBYP_SRC.14</twBEL><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[17].BUS_AD_IN_FF</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twDestClk><twPctLog>93.6</twPctLog><twPctRoute>6.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="160" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_OFFSET_OUT_A = MAXDELAY TO TIMEGRP &quot;TABUS&quot; 3 ns DATAPATHONLY;</twConstName><twItemCnt>71</twItemCnt><twErrCntSetup>39</twErrCntSetup><twErrCntEndPt>39</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>39</twEndPtCnt><twPathErrCnt>71</twPathErrCnt><twMaxDel>3.500</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point BUS_AD_PAD_A&lt;12&gt; (T10.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathFromToDelay"><twSlack>-0.500</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_A&lt;12&gt;</twDest><twTotPathDel>3.500</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_A&lt;12&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X6Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;12&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF</twBEL></twPathDel><twPathDel><twSite>T10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>T10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD_A&lt;12&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_A&lt;12&gt;</twBEL></twPathDel><twLogDel>3.062</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.500</twTotDel><twPctLog>87.5</twPctLog><twPctRoute>12.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathFromToDelay"><twSlack>-0.119</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_A&lt;12&gt;</twDest><twTotPathDel>3.119</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_A&lt;12&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X6Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;12&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>T10.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_out_en_latch&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>T10.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD_A&lt;12&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_A&lt;12&gt;</twBEL></twPathDel><twLogDel>2.681</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.119</twTotDel><twPctLog>86.0</twPctLog><twPctRoute>14.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point BUS_AD_PAD_A&lt;20&gt; (Y3.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathFromToDelay"><twSlack>-0.500</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_A&lt;20&gt;</twDest><twTotPathDel>3.500</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_A&lt;20&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X4Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X4Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;20&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_FF</twBEL></twPathDel><twPathDel><twSite>Y3.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>Y3.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD_A&lt;20&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_A&lt;20&gt;</twBEL></twPathDel><twLogDel>3.062</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.500</twTotDel><twPctLog>87.5</twPctLog><twPctRoute>12.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathFromToDelay"><twSlack>-0.119</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_A&lt;20&gt;</twDest><twTotPathDel>3.119</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_A&lt;20&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X4Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X4Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;20&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>Y3.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_out_en_latch&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>Y3.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD_A&lt;20&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_A&lt;20&gt;</twBEL></twPathDel><twLogDel>2.681</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.119</twTotDel><twPctLog>86.0</twPctLog><twPctRoute>14.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point BUS_AD_PAD_A&lt;13&gt; (U10.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathFromToDelay"><twSlack>-0.500</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_A&lt;13&gt;</twDest><twTotPathDel>3.500</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_A&lt;13&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X6Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;13&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_FF</twBEL></twPathDel><twPathDel><twSite>U10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>U10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD_A&lt;13&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_A&lt;13&gt;</twBEL></twPathDel><twLogDel>3.062</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.500</twTotDel><twPctLog>87.5</twPctLog><twPctRoute>12.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathFromToDelay"><twSlack>-0.119</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_A&lt;13&gt;</twDest><twTotPathDel>3.119</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_A&lt;13&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X6Y2.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;13&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>U10.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_out_en_latch&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>U10.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD_A&lt;13&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_A&lt;13&gt;</twBEL></twPathDel><twLogDel>2.681</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.119</twTotDel><twPctLog>86.0</twPctLog><twPctRoute>14.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_OFFSET_OUT_A = MAXDELAY TO TIMEGRP &quot;TABUS&quot; 3 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point BUS_AD_PAD_A&lt;10&gt; (T8.PAD), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="173"><twSlack>1.195</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_A&lt;10&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_A&lt;10&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X6Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;10&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>T8.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_out_en_latch&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>T8.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD_A&lt;10&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_A&lt;10&gt;</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.195</twTotDel><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="174"><twSlack>1.303</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_A&lt;10&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_A&lt;10&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X6Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;10&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF</twBEL></twPathDel><twPathDel><twSite>T8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>T8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD_A&lt;10&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_A&lt;10&gt;</twBEL></twPathDel><twLogDel>1.035</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.303</twTotDel><twPctLog>79.4</twPctLog><twPctRoute>20.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point BUS_AD_PAD_A&lt;11&gt; (U8.PAD), 2 paths
</twPathRptBanner><twRacePath anchorID="175"><twSlack>1.195</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_A&lt;11&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_A&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X6Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;11&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>U8.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_out_en_latch&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>U8.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD_A&lt;11&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_A&lt;11&gt;</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.195</twTotDel><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="176"><twSlack>1.303</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_A&lt;11&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_A&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X6Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;11&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF</twBEL></twPathDel><twPathDel><twSite>U8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>U8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD_A&lt;11&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_A&lt;11&gt;</twBEL></twPathDel><twLogDel>1.035</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.303</twTotDel><twPctLog>79.4</twPctLog><twPctRoute>20.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point BUS_AD_PAD_A&lt;14&gt; (W6.PAD), 2 paths
</twPathRptBanner><twRacePath anchorID="177"><twSlack>1.195</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_A&lt;14&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_A&lt;14&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X5Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;14&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>W6.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_out_en_latch&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>W6.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD_A&lt;14&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_A&lt;14&gt;</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.195</twTotDel><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="178"><twSlack>1.303</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_A&lt;14&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_A&lt;14&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X5Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;14&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_FF</twBEL></twPathDel><twPathDel><twSite>W6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>W6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD_A&lt;14&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_A&lt;14&gt;</twBEL></twPathDel><twLogDel>1.035</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.303</twTotDel><twPctLog>79.4</twPctLog><twPctRoute>20.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="179" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_TOCLKB = MAXDELAY TO TIMEGRP &quot;TCLOCK_PAD_B&quot; 3 ns;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMaxDel>3.449</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point CLOCK_PAD_B (K19.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathFromToDelay"><twSlack>-0.449</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/ODDR2_inst</twSrc><twDest BELType="PAD">CLOCK_PAD_B</twDest><twTotPathDel>3.449</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/ODDR2_inst</twSrc><twDest BELType='PAD'>CLOCK_PAD_B</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y62.CLK1</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.500">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y62.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/clock_in</twComp><twBEL>u_DMA_FPGA_IOBUF_B/ODDR2_inst</twBEL></twPathDel><twPathDel><twSite>K19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/clock_in</twComp></twPathDel><twPathDel><twSite>K19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CLOCK_PAD_B</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_CLOCK_BUF</twBEL><twBEL>CLOCK_PAD_B</twBEL></twPathDel><twLogDel>3.140</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>3.449</twTotDel><twPctLog>91.0</twPctLog><twPctRoute>9.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathFromToDelay"><twSlack>-0.449</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/ODDR2_inst</twSrc><twDest BELType="PAD">CLOCK_PAD_B</twDest><twTotPathDel>3.449</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/ODDR2_inst</twSrc><twDest BELType='PAD'>CLOCK_PAD_B</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y62.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y62.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/clock_in</twComp><twBEL>u_DMA_FPGA_IOBUF_B/ODDR2_inst</twBEL></twPathDel><twPathDel><twSite>K19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/clock_in</twComp></twPathDel><twPathDel><twSite>K19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CLOCK_PAD_B</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_CLOCK_BUF</twBEL><twBEL>CLOCK_PAD_B</twBEL></twPathDel><twLogDel>3.140</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>3.449</twTotDel><twPctLog>91.0</twPctLog><twPctRoute>9.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TOCLKB = MAXDELAY TO TIMEGRP &quot;TCLOCK_PAD_B&quot; 3 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point CLOCK_PAD_B (K19.PAD), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="184"><twSlack>1.308</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/ODDR2_inst</twSrc><twDest BELType="PAD">CLOCK_PAD_B</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/ODDR2_inst</twSrc><twDest BELType='PAD'>CLOCK_PAD_B</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y62.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y62.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/clock_in</twComp><twBEL>u_DMA_FPGA_IOBUF_B/ODDR2_inst</twBEL></twPathDel><twPathDel><twSite>K19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/clock_in</twComp></twPathDel><twPathDel><twSite>K19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>CLOCK_PAD_B</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_CLOCK_BUF</twBEL><twBEL>CLOCK_PAD_B</twBEL></twPathDel><twLogDel>1.118</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>1.308</twTotDel><twPctLog>85.5</twPctLog><twPctRoute>14.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="185"><twSlack>1.314</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/ODDR2_inst</twSrc><twDest BELType="PAD">CLOCK_PAD_B</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/ODDR2_inst</twSrc><twDest BELType='PAD'>CLOCK_PAD_B</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y62.CLK1</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.500">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y62.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/clock_in</twComp><twBEL>u_DMA_FPGA_IOBUF_B/ODDR2_inst</twBEL></twPathDel><twPathDel><twSite>K19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/clock_in</twComp></twPathDel><twPathDel><twSite>K19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>CLOCK_PAD_B</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_CLOCK_BUF</twBEL><twBEL>CLOCK_PAD_B</twBEL></twPathDel><twLogDel>1.124</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>1.314</twTotDel><twPctLog>85.5</twPctLog><twPctRoute>14.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="186" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_OFFSET_IN_B = MAXDELAY FROM TIMEGRP &quot;TBBUS&quot; 3 ns DATAPATHONLY;</twConstName><twItemCnt>35</twItemCnt><twErrCntSetup>35</twErrCntSetup><twErrCntEndPt>35</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>35</twEndPtCnt><twPathErrCnt>35</twPathErrCnt><twMaxDel>3.621</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF (ILOGIC_X27Y89.D), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathFromToDelay"><twSlack>-0.621</twSlack><twSrc BELType="PAD">BUS_AD_PAD_B&lt;10&gt;</twSrc><twDest BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF</twDest><twTotPathDel>3.621</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>BUS_AD_PAD_B&lt;10&gt;</twSrc><twDest BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>K16.PAD</twSrcSite><twPathDel><twSite>K16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>BUS_AD_PAD_B&lt;10&gt;</twComp><twBEL>BUS_AD_PAD_B&lt;10&gt;</twBEL><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_IN_BUF</twBEL><twBEL>ProtoComp549.IMUX.16</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y89.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_in_latch&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y89.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>slave_dat_i_B&lt;10&gt;</twComp><twBEL>ProtoComp571.D2OFFBYP_SRC.16</twBEL><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF</twBEL></twPathDel><twLogDel>3.280</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>3.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twDestClk><twPctLog>90.6</twPctLog><twPctRoute>9.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_IN_FF (ILOGIC_X27Y87.D), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathFromToDelay"><twSlack>-0.621</twSlack><twSrc BELType="PAD">BUS_AD_PAD_B&lt;12&gt;</twSrc><twDest BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_IN_FF</twDest><twTotPathDel>3.621</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>BUS_AD_PAD_B&lt;12&gt;</twSrc><twDest BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_IN_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>H16.PAD</twSrcSite><twPathDel><twSite>H16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>BUS_AD_PAD_B&lt;12&gt;</twComp><twBEL>BUS_AD_PAD_B&lt;12&gt;</twBEL><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_IN_BUF</twBEL><twBEL>ProtoComp549.IMUX.22</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y87.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_in_latch&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y87.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>slave_dat_i_B&lt;12&gt;</twComp><twBEL>ProtoComp571.D2OFFBYP_SRC.22</twBEL><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_IN_FF</twBEL></twPathDel><twLogDel>3.280</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>3.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twDestClk><twPctLog>90.6</twPctLog><twPctRoute>9.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[20].BUS_AD_IN_FF (ILOGIC_X27Y79.D), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathFromToDelay"><twSlack>-0.621</twSlack><twSrc BELType="PAD">BUS_AD_PAD_B&lt;20&gt;</twSrc><twDest BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[20].BUS_AD_IN_FF</twDest><twTotPathDel>3.621</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>BUS_AD_PAD_B&lt;20&gt;</twSrc><twDest BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[20].BUS_AD_IN_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>C20.PAD</twSrcSite><twPathDel><twSite>C20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>BUS_AD_PAD_B&lt;20&gt;</twComp><twBEL>BUS_AD_PAD_B&lt;20&gt;</twBEL><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[20].BUS_AD_IN_BUF</twBEL><twBEL>ProtoComp549.IMUX.23</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y79.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_in_latch&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y79.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>slave_dat_i_B&lt;20&gt;</twComp><twBEL>ProtoComp571.D2OFFBYP_SRC.23</twBEL><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[20].BUS_AD_IN_FF</twBEL></twPathDel><twLogDel>3.280</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>3.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twDestClk><twPctLog>90.6</twPctLog><twPctRoute>9.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_OFFSET_IN_B = MAXDELAY FROM TIMEGRP &quot;TBBUS&quot; 3 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_IN_FF (ILOGIC_X27Y88.D), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="193"><twSlack>1.487</twSlack><twSrc BELType="PAD">BUS_AD_PAD_B&lt;11&gt;</twSrc><twDest BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_IN_FF</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>BUS_AD_PAD_B&lt;11&gt;</twSrc><twDest BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_IN_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>J16.PAD</twSrcSite><twPathDel><twSite>J16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>BUS_AD_PAD_B&lt;11&gt;</twComp><twBEL>BUS_AD_PAD_B&lt;11&gt;</twBEL><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_IN_BUF</twBEL><twBEL>ProtoComp549.IMUX.19</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y88.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_in_latch&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y88.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>slave_dat_i_B&lt;11&gt;</twComp><twBEL>ProtoComp571.D2OFFBYP_SRC.19</twBEL><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_IN_FF</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>1.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twDestClk><twPctLog>93.7</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF (ILOGIC_X27Y86.D), 1 path
</twPathRptBanner><twRacePath anchorID="194"><twSlack>1.487</twSlack><twSrc BELType="PAD">BUS_AD_PAD_B&lt;13&gt;</twSrc><twDest BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>BUS_AD_PAD_B&lt;13&gt;</twSrc><twDest BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>H17.PAD</twSrcSite><twPathDel><twSite>H17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>BUS_AD_PAD_B&lt;13&gt;</twComp><twBEL>BUS_AD_PAD_B&lt;13&gt;</twBEL><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[13].BUS_AD_IN_BUF</twBEL><twBEL>ProtoComp549.IMUX.25</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y86.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_in_latch&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y86.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>slave_dat_i_B&lt;13&gt;</twComp><twBEL>ProtoComp571.D2OFFBYP_SRC.25</twBEL><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>1.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twDestClk><twPctLog>93.7</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF (ILOGIC_X27Y78.D), 1 path
</twPathRptBanner><twRacePath anchorID="195"><twSlack>1.487</twSlack><twSrc BELType="PAD">BUS_AD_PAD_B&lt;21&gt;</twSrc><twDest BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>BUS_AD_PAD_B&lt;21&gt;</twSrc><twDest BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>C22.PAD</twSrcSite><twPathDel><twSite>C22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>BUS_AD_PAD_B&lt;21&gt;</twComp><twBEL>BUS_AD_PAD_B&lt;21&gt;</twBEL><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[21].BUS_AD_IN_BUF</twBEL><twBEL>ProtoComp549.IMUX.26</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y78.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_in_latch&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y78.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>slave_dat_i_B&lt;21&gt;</twComp><twBEL>ProtoComp571.D2OFFBYP_SRC.26</twBEL><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>1.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twDestClk><twPctLog>93.7</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="196" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_OFFSET_OUT_B = MAXDELAY TO TIMEGRP &quot;TBBUS&quot; 3 ns DATAPATHONLY;</twConstName><twItemCnt>71</twItemCnt><twErrCntSetup>39</twErrCntSetup><twErrCntEndPt>39</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>39</twEndPtCnt><twPathErrCnt>39</twPathErrCnt><twMaxDel>3.371</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point BUS_AD_PAD_B&lt;10&gt; (K16.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathFromToDelay"><twSlack>-0.371</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_B&lt;10&gt;</twDest><twTotPathDel>3.371</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_B&lt;10&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y89.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y89.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;10&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF</twBEL></twPathDel><twPathDel><twSite>K16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>K16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD_B&lt;10&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_B&lt;10&gt;</twBEL></twPathDel><twLogDel>3.062</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>3.371</twTotDel><twPctLog>90.8</twPctLog><twPctRoute>9.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathFromToDelay"><twSlack>0.010</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_B&lt;10&gt;</twDest><twTotPathDel>2.990</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_B&lt;10&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y89.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y89.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;10&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>K16.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_out_en_latch&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>K16.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD_B&lt;10&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_B&lt;10&gt;</twBEL></twPathDel><twLogDel>2.681</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>2.990</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point BUS_AD_PAD_B&lt;11&gt; (J16.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathFromToDelay"><twSlack>-0.371</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_B&lt;11&gt;</twDest><twTotPathDel>3.371</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_B&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y88.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y88.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;11&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF</twBEL></twPathDel><twPathDel><twSite>J16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>J16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD_B&lt;11&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_B&lt;11&gt;</twBEL></twPathDel><twLogDel>3.062</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>3.371</twTotDel><twPctLog>90.8</twPctLog><twPctRoute>9.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathFromToDelay"><twSlack>0.010</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_B&lt;11&gt;</twDest><twTotPathDel>2.990</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_B&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y88.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y88.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;11&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>J16.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_out_en_latch&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>J16.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD_B&lt;11&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_B&lt;11&gt;</twBEL></twPathDel><twLogDel>2.681</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>2.990</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point BUS_AD_PAD_B&lt;12&gt; (H16.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathFromToDelay"><twSlack>-0.371</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_B&lt;12&gt;</twDest><twTotPathDel>3.371</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twExceeds>1</twExceeds><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_B&lt;12&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y87.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y87.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;12&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF</twBEL></twPathDel><twPathDel><twSite>H16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>H16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD_B&lt;12&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_B&lt;12&gt;</twBEL></twPathDel><twLogDel>3.062</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>3.371</twTotDel><twPctLog>90.8</twPctLog><twPctRoute>9.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathFromToDelay"><twSlack>0.010</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_B&lt;12&gt;</twDest><twTotPathDel>2.990</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_B&lt;12&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y87.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y87.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;12&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>H16.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_out_en_latch&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>H16.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD_B&lt;12&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_B&lt;12&gt;</twBEL></twPathDel><twLogDel>2.681</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>2.990</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_OFFSET_OUT_B = MAXDELAY TO TIMEGRP &quot;TBBUS&quot; 3 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point BUS_AD_PAD_B&lt;10&gt; (K16.PAD), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="209"><twSlack>1.117</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_B&lt;10&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_B&lt;10&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y89.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y89.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;10&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>K16.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_out_en_latch&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>K16.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD_B&lt;10&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_B&lt;10&gt;</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>1.117</twTotDel><twPctLog>83.0</twPctLog><twPctRoute>17.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="210"><twSlack>1.225</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_B&lt;10&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_B&lt;10&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y89.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y89.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;10&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF</twBEL></twPathDel><twPathDel><twSite>K16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>K16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD_B&lt;10&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_B&lt;10&gt;</twBEL></twPathDel><twLogDel>1.035</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>1.225</twTotDel><twPctLog>84.5</twPctLog><twPctRoute>15.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point BUS_AD_PAD_B&lt;11&gt; (J16.PAD), 2 paths
</twPathRptBanner><twRacePath anchorID="211"><twSlack>1.117</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_B&lt;11&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_B&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y88.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y88.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;11&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>J16.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_out_en_latch&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>J16.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD_B&lt;11&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_B&lt;11&gt;</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>1.117</twTotDel><twPctLog>83.0</twPctLog><twPctRoute>17.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="212"><twSlack>1.225</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_B&lt;11&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_B&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y88.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y88.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;11&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF</twBEL></twPathDel><twPathDel><twSite>J16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>J16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD_B&lt;11&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_B&lt;11&gt;</twBEL></twPathDel><twLogDel>1.035</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>1.225</twTotDel><twPctLog>84.5</twPctLog><twPctRoute>15.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point BUS_AD_PAD_B&lt;12&gt; (H16.PAD), 2 paths
</twPathRptBanner><twRacePath anchorID="213"><twSlack>1.117</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_B&lt;12&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_B&lt;12&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y87.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y87.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;12&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>H16.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_out_en_latch&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>H16.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD_B&lt;12&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_B&lt;12&gt;</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>1.117</twTotDel><twPctLog>83.0</twPctLog><twPctRoute>17.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="214"><twSlack>1.225</twSlack><twSrc BELType="FF">u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD_B&lt;12&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD_B&lt;12&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y87.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>OLOGIC_X27Y87.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;12&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF</twBEL></twPathDel><twPathDel><twSite>H16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>H16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD_B&lt;12&gt;</twComp><twBEL>u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD_B&lt;12&gt;</twBEL></twPathDel><twLogDel>1.035</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>1.225</twTotDel><twPctLog>84.5</twPctLog><twPctRoute>15.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="215" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_u_clk_gen_top_u_clk_gen_clk2x = PERIOD TIMEGRP         &quot;u_clk_gen_top_u_clk_gen_clk2x&quot; TS_PCLK / 2 HIGH 50%;</twConstName><twItemCnt>14587</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8518</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.153</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X49Y57.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.847</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31</twSrc><twDest BELType="FF">u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>8.941</twTotPathDel><twClkSkew dest = "0.172" src = "3.039">2.867</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.500" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31</twSrc><twDest BELType='FF'>u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X15Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_soft_res_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_soft_res_out</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WB_PCI_RST</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/rst_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>WB_PCI_RST</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WB_RST</twComp><twBEL>u_clk_gen_top/wb_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>WB_RST</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1&lt;11&gt;</twComp><twBEL>u_DMA_FIFOs/XLXI_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.553</twDelInfo><twComp>u_DMA_FIFOs/rst_channel_2_in</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>1.528</twLogDel><twRouteDel>7.413</twRouteDel><twTotDel>8.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">WB_CLK_2x</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.438</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_wb_slave/reset_channel_2</twSrc><twDest BELType="FF">u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>5.593</twTotPathDel><twClkSkew dest = "2.651" src = "3.135">0.484</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.500" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.485</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_wb_slave/reset_channel_2</twSrc><twDest BELType='FF'>u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X50Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rst_channel_3</twComp><twBEL>u_DMA_INTERFACE/u_wb_slave/reset_channel_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>rst_channel_2</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1&lt;11&gt;</twComp><twBEL>u_DMA_FIFOs/XLXI_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.553</twDelInfo><twComp>u_DMA_FIFOs/rst_channel_2_in</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>4.537</twRouteDel><twTotDel>5.593</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">WB_CLK_2x</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X55Y50.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.724</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31</twSrc><twDest BELType="FF">u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>8.072</twTotPathDel><twClkSkew dest = "0.180" src = "3.039">2.859</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.500" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31</twSrc><twDest BELType='FF'>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X15Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_soft_res_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_soft_res_out</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WB_PCI_RST</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/rst_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>WB_PCI_RST</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WB_RST</twComp><twBEL>u_clk_gen_top/wb_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>WB_RST</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>u_DMA_FIFOs/XLXI_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.855</twDelInfo><twComp>u_DMA_FIFOs/rst_channel_3_in</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y50.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>1.528</twLogDel><twRouteDel>6.544</twRouteDel><twTotDel>8.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">WB_CLK_2x</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.572</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_wb_slave/reset_channel_3</twSrc><twDest BELType="FF">u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>4.467</twTotPathDel><twClkSkew dest = "2.659" src = "3.135">0.476</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.500" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.485</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_wb_slave/reset_channel_3</twSrc><twDest BELType='FF'>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X50Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rst_channel_3</twComp><twBEL>u_DMA_INTERFACE/u_wb_slave/reset_channel_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>rst_channel_3</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>u_DMA_FIFOs/XLXI_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.855</twDelInfo><twComp>u_DMA_FIFOs/rst_channel_3_in</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y50.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>3.411</twRouteDel><twTotDel>4.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">WB_CLK_2x</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X57Y44.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.203</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31</twSrc><twDest BELType="FF">u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twTotPathDel>7.568</twTotPathDel><twClkSkew dest = "0.155" src = "3.039">2.884</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.500" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31</twSrc><twDest BELType='FF'>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X15Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_soft_res_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_soft_res_out</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WB_PCI_RST</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/rst_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>WB_PCI_RST</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WB_RST</twComp><twBEL>u_clk_gen_top/wb_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>WB_RST</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1&lt;11&gt;</twComp><twBEL>u_DMA_FIFOs/XLXI_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>u_DMA_FIFOs/rst_channel_2_in</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twBEL></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>6.012</twRouteDel><twTotDel>7.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">WB_CLK_2x</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.794</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_wb_slave/reset_channel_2</twSrc><twDest BELType="FF">u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twTotPathDel>4.220</twTotPathDel><twClkSkew dest = "2.634" src = "3.135">0.501</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.500" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.485</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_wb_slave/reset_channel_2</twSrc><twDest BELType='FF'>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X50Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rst_channel_3</twComp><twBEL>u_DMA_INTERFACE/u_wb_slave/reset_channel_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>rst_channel_2</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1&lt;11&gt;</twComp><twBEL>u_DMA_FIFOs/XLXI_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>u_DMA_FIFOs/rst_channel_2_in</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twBEL></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>3.136</twRouteDel><twTotDel>4.220</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">WB_CLK_2x</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_clk_gen_top_u_clk_gen_clk2x = PERIOD TIMEGRP
        &quot;u_clk_gen_top_u_clk_gen_clk2x&quot; TS_PCLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (SLICE_X59Y58.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType="FF">u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1</twDest><twTotPathDel>0.552</twTotPathDel><twClkSkew dest = "1.216" src = "1.149">-0.067</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.500" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.485</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType='FF'>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X58Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;6&gt;</twComp><twBEL>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;1&gt;_rt</twBEL><twBEL>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.197</twRouteDel><twTotDel>0.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">WB_CLK_2x</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9 (SLICE_X48Y7.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType="FF">u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9</twDest><twTotPathDel>0.552</twTotPathDel><twClkSkew dest = "1.214" src = "1.148">-0.066</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.500" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.485</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType='FF'>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X49Y7.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;10&gt;</twComp><twBEL>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y7.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y7.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1&lt;10&gt;</twComp><twBEL>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">WB_CLK_2x</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7 (SLICE_X49Y6.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twSrc><twDest BELType="FF">u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7</twDest><twTotPathDel>0.556</twTotPathDel><twClkSkew dest = "1.217" src = "1.148">-0.069</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.500" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.485</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twSrc><twDest BELType='FF'>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X49Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;10&gt;</twComp><twBEL>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y6.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y6.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;7&gt;_rt</twBEL><twBEL>u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.203</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">WB_CLK_2x</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="234"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clk_gen_top_u_clk_gen_clk2x = PERIOD TIMEGRP
        &quot;u_clk_gen_top_u_clk_gen_clk2x&quot; TS_PCLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="235" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.430" period="15.000" constraintValue="15.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y12.CLKAWRCLK" clockNet="WB_CLK_2x"/><twPinLimit anchorID="236" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.430" period="15.000" constraintValue="15.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y9.CLKAWRCLK" clockNet="WB_CLK_2x"/><twPinLimit anchorID="237" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.430" period="15.000" constraintValue="15.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y13.CLKAWRCLK" clockNet="WB_CLK_2x"/></twPinLimitRpt></twConst><twConst anchorID="238" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_u_clk_gen_top_u_clk_gen_clk0 = PERIOD TIMEGRP         &quot;u_clk_gen_top_u_clk_gen_clk0&quot; TS_PCLK HIGH 50%;</twConstName><twItemCnt>430197</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16587</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>21.929</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4 (SLICE_X52Y41.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.754</twSlack><twSrc BELType="FF">u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType="FF">u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4</twDest><twTotPathDel>6.262</twTotPathDel><twClkSkew dest = "2.625" src = "3.124">0.499</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.500" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.485</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType='FF'>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>SLICE_X53Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;6&gt;</twComp><twBEL>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.747</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>5.747</twRouteDel><twTotDel>6.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK</twDestClk><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd2 (SLICE_X30Y63.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.071</twSlack><twSrc BELType="FF">u_clk_gen_top/wb_reset_cnt_11</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd2</twDest><twTotPathDel>21.775</twTotPathDel><twClkSkew dest = "0.621" src = "0.640">0.019</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_clk_gen_top/wb_reset_cnt_11</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_clk_gen_top/wb_reset_cnt&lt;11&gt;</twComp><twBEL>u_clk_gen_top/wb_reset_cnt_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.605</twDelInfo><twComp>u_clk_gen_top/wb_reset_cnt&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>down_fifo_dma_A_debug/bus_reg&lt;6&gt;</twComp><twBEL>u_clk_gen_top/WB_RST_DELAY1_INV_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">3.508</twDelInfo><twComp>WB_RST_DELAY</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/rst_wb_dma</twComp><twBEL>u_clk_gen_top_WB_RST_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y2.B3</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">6.980</twDelInfo><twComp>u_clk_gen_top_WB_RST_DELAY_1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_wb_slave/reset_i_1</twComp><twBEL>u_DMA_INTERFACE/u_wb_slave/reset_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">7.954</twDelInfo><twComp>u_DMA_INTERFACE/u_wb_slave/reset_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd2</twComp><twBEL>u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.728</twLogDel><twRouteDel>20.047</twRouteDel><twTotDel>21.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd1 (SLICE_X30Y63.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.093</twSlack><twSrc BELType="FF">u_clk_gen_top/wb_reset_cnt_11</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd1</twDest><twTotPathDel>21.753</twTotPathDel><twClkSkew dest = "0.621" src = "0.640">0.019</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_clk_gen_top/wb_reset_cnt_11</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_clk_gen_top/wb_reset_cnt&lt;11&gt;</twComp><twBEL>u_clk_gen_top/wb_reset_cnt_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.605</twDelInfo><twComp>u_clk_gen_top/wb_reset_cnt&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>down_fifo_dma_A_debug/bus_reg&lt;6&gt;</twComp><twBEL>u_clk_gen_top/WB_RST_DELAY1_INV_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">3.508</twDelInfo><twComp>WB_RST_DELAY</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/rst_wb_dma</twComp><twBEL>u_clk_gen_top_WB_RST_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y2.B3</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">6.980</twDelInfo><twComp>u_clk_gen_top_WB_RST_DELAY_1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_wb_slave/reset_i_1</twComp><twBEL>u_DMA_INTERFACE/u_wb_slave/reset_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">7.954</twDelInfo><twComp>u_DMA_INTERFACE/u_wb_slave/reset_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd2</twComp><twBEL>u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.706</twLogDel><twRouteDel>20.047</twRouteDel><twTotDel>21.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_clk_gen_top_u_clk_gen_clk0 = PERIOD TIMEGRP
        &quot;u_clk_gen_top_u_clk_gen_clk0&quot; TS_PCLK HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7 (SLICE_X56Y56.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7</twSrc><twDest BELType="FF">u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7</twDest><twTotPathDel>0.548</twTotPathDel><twClkSkew dest = "1.211" src = "1.150">-0.061</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.500" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.485</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7</twSrc><twDest BELType='FF'>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>SLICE_X57Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;10&gt;</twComp><twBEL>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y56.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.219</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1&lt;3&gt;</twComp><twBEL>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;7&gt;_rt</twBEL><twBEL>u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>0.219</twRouteDel><twTotDel>0.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7 (SLICE_X51Y28.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twSrc><twDest BELType="FF">u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7</twDest><twTotPathDel>0.556</twTotPathDel><twClkSkew dest = "1.196" src = "1.131">-0.065</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.500" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.485</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twSrc><twDest BELType='FF'>u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>SLICE_X51Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;11&gt;</twComp><twBEL>u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;7&gt;_rt</twBEL><twBEL>u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.203</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11 (SLICE_X53Y38.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11</twSrc><twDest BELType="FF">u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11</twDest><twTotPathDel>0.557</twTotPathDel><twClkSkew dest = "1.185" src = "1.119">-0.066</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.500" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.485</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11</twSrc><twDest BELType='FF'>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>SLICE_X55Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;11&gt;</twComp><twBEL>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y38.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;11&gt;</twComp><twBEL>u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">WB_CLK</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="251"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clk_gen_top_u_clk_gen_clk0 = PERIOD TIMEGRP
        &quot;u_clk_gen_top_u_clk_gen_clk0&quot; TS_PCLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="252" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y12.CLKBRDCLK" clockNet="WB_CLK"/><twPinLimit anchorID="253" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X3Y9.CLKBRDCLK" clockNet="WB_CLK"/><twPinLimit anchorID="254" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y13.CLKBRDCLK" clockNet="WB_CLK"/></twPinLimitRpt></twConst><twConst anchorID="255" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_TO_u_DMA_INTERFACEu_debugu_ila_wb_engineU0I_NO_DU_ILAU_STATU_DIRTY_LDC =         MAXDELAY TO TIMEGRP         &quot;TO_u_DMA_INTERFACEu_debugu_ila_wb_engineU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;         TS_J_CLK DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.268</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y86.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathFromToDelay"><twSlack>24.732</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.268</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y88.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">3.218</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>CONTROL1&lt;13&gt;</twComp></twPathDel><twLogDel>0.924</twLogDel><twRouteDel>4.344</twRouteDel><twTotDel>5.268</twTotDel><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathFromToDelay"><twSlack>25.493</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.507</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>CONTROL1&lt;13&gt;</twComp></twPathDel><twLogDel>0.970</twLogDel><twRouteDel>3.537</twRouteDel><twTotDel>4.507</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathFromToDelay"><twSlack>25.849</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.151</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>CONTROL1&lt;13&gt;</twComp></twPathDel><twLogDel>0.970</twLogDel><twRouteDel>3.181</twRouteDel><twTotDel>4.151</twTotDel><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y86.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathFromToDelay"><twSlack>28.411</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>1.589</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y86.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.710</twLogDel><twRouteDel>0.879</twRouteDel><twTotDel>1.589</twTotDel><twDestClk twEdge ="twFalling">CONTROL1&lt;13&gt;</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_u_DMA_INTERFACEu_debugu_ila_wb_engineU0I_NO_DU_ILAU_STATU_DIRTY_LDC =
        MAXDELAY TO TIMEGRP
        &quot;TO_u_DMA_INTERFACEu_debugu_ila_wb_engineU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;
        TS_J_CLK DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y86.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="264"><twSlack>0.784</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y86.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.431</twRouteDel><twTotDel>0.784</twTotDel><twDestClk twEdge ="twFalling">CONTROL1&lt;13&gt;</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y86.CLK), 11 paths
</twPathRptBanner><twRacePath anchorID="265"><twSlack>1.540</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>CONTROL1&lt;13&gt;</twComp></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>1.044</twRouteDel><twTotDel>1.540</twTotDel><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="266"><twSlack>1.564</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>CONTROL1&lt;13&gt;</twComp></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>1.068</twRouteDel><twTotDel>1.564</twTotDel><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="267"><twSlack>1.600</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>CONTROL1&lt;13&gt;</twComp></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>1.104</twRouteDel><twTotDel>1.600</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="268" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_TO_u_DMA_INTERFACEu_debugu_ila_wb_slaveU0I_NO_DU_ILAU_STATU_DIRTY_LDC =         MAXDELAY TO TIMEGRP         &quot;TO_u_DMA_INTERFACEu_debugu_ila_wb_slaveU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;         TS_J_CLK DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.354</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X29Y94.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathFromToDelay"><twSlack>25.646</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.354</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>CONTROL0&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>3.406</twRouteDel><twTotDel>4.354</twTotDel><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathFromToDelay"><twSlack>25.711</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.289</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.588</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>CONTROL0&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>3.341</twRouteDel><twTotDel>4.289</twTotDel><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathFromToDelay"><twSlack>25.839</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.161</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>CONTROL0&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>3.213</twRouteDel><twTotDel>4.161</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X29Y94.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathFromToDelay"><twSlack>28.302</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>1.698</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X29Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.710</twLogDel><twRouteDel>0.988</twRouteDel><twTotDel>1.698</twTotDel><twDestClk twEdge ="twFalling">CONTROL0&lt;13&gt;</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_u_DMA_INTERFACEu_debugu_ila_wb_slaveU0I_NO_DU_ILAU_STATU_DIRTY_LDC =
        MAXDELAY TO TIMEGRP
        &quot;TO_u_DMA_INTERFACEu_debugu_ila_wb_slaveU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;
        TS_J_CLK DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X29Y94.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="277"><twSlack>0.833</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X29Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.480</twRouteDel><twTotDel>0.833</twTotDel><twDestClk twEdge ="twFalling">CONTROL0&lt;13&gt;</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X29Y94.CLK), 11 paths
</twPathRptBanner><twRacePath anchorID="278"><twSlack>1.925</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y97.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;1&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.722</twDelInfo><twComp>CONTROL0&lt;13&gt;</twComp></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>1.328</twRouteDel><twTotDel>1.925</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="279"><twSlack>1.935</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.722</twDelInfo><twComp>CONTROL0&lt;13&gt;</twComp></twPathDel><twLogDel>0.559</twLogDel><twRouteDel>1.376</twRouteDel><twTotDel>1.935</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="280"><twSlack>1.987</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.722</twDelInfo><twComp>CONTROL0&lt;13&gt;</twComp></twPathDel><twLogDel>0.559</twLogDel><twRouteDel>1.428</twRouteDel><twTotDel>1.987</twTotDel><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="281" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_TO_u_slave_debug_Bu_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC =         MAXDELAY TO TIMEGRP         &quot;TO_u_slave_debug_Bu_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;         TS_J_CLK DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.393</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X41Y109.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathFromToDelay"><twSlack>25.607</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.037</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>CONTROL2&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>3.445</twRouteDel><twTotDel>4.393</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathFromToDelay"><twSlack>25.697</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="LATCH">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.303</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='LATCH'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y95.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>CONTROL2&lt;13&gt;</twComp></twPathDel><twLogDel>1.072</twLogDel><twRouteDel>3.231</twRouteDel><twTotDel>4.303</twTotDel><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathFromToDelay"><twSlack>25.699</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.301</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>CONTROL2&lt;13&gt;</twComp></twPathDel><twLogDel>1.072</twLogDel><twRouteDel>3.229</twRouteDel><twTotDel>4.301</twTotDel><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X41Y109.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathFromToDelay"><twSlack>27.866</twSlack><twSrc BELType="FF">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.134</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.378</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y109.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.756</twLogDel><twRouteDel>1.378</twRouteDel><twTotDel>2.134</twTotDel><twDestClk twEdge ="twFalling">CONTROL2&lt;13&gt;</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_u_slave_debug_Bu_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC =
        MAXDELAY TO TIMEGRP
        &quot;TO_u_slave_debug_Bu_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;
        TS_J_CLK DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X41Y109.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="290"><twSlack>1.057</twSlack><twSrc BELType="FF">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y109.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twFalling">CONTROL2&lt;13&gt;</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X41Y109.CLK), 11 paths
</twPathRptBanner><twRacePath anchorID="291"><twSlack>1.693</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.C1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>CONTROL2&lt;13&gt;</twComp></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.183</twRouteDel><twTotDel>1.693</twTotDel><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="292"><twSlack>1.824</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y97.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;1&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.C4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>CONTROL2&lt;13&gt;</twComp></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>1.227</twRouteDel><twTotDel>1.824</twTotDel><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="293"><twSlack>1.889</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y97.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;1&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.C4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>CONTROL2&lt;13&gt;</twComp></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>1.292</twRouteDel><twTotDel>1.889</twTotDel><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="294" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_TO_u_slave_debug_Au_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC =         MAXDELAY TO TIMEGRP         &quot;TO_u_slave_debug_Au_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;         TS_J_CLK DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.048</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X46Y77.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathFromToDelay"><twSlack>24.952</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.048</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y97.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;1&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y82.C4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.524</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>CONTROL3&lt;13&gt;</twComp></twPathDel><twLogDel>1.131</twLogDel><twRouteDel>3.917</twRouteDel><twTotDel>5.048</twTotDel><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathFromToDelay"><twSlack>25.038</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.962</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y97.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;1&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y82.C4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.524</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>CONTROL3&lt;13&gt;</twComp></twPathDel><twLogDel>1.131</twLogDel><twRouteDel>3.831</twRouteDel><twTotDel>4.962</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathFromToDelay"><twSlack>25.306</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.694</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y82.C5</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.390</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>CONTROL3&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>3.746</twRouteDel><twTotDel>4.694</twTotDel><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X46Y77.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathFromToDelay"><twSlack>28.287</twSlack><twSrc BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>1.713</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>SLICE_X45Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y77.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>1.078</twRouteDel><twTotDel>1.713</twTotDel><twDestClk twEdge ="twFalling">CONTROL3&lt;13&gt;</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_u_slave_debug_Au_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC =
        MAXDELAY TO TIMEGRP
        &quot;TO_u_slave_debug_Au_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;
        TS_J_CLK DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X46Y77.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="303"><twSlack>0.868</twSlack><twSrc BELType="FF">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>SLICE_X45Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y77.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.305</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>0.868</twTotDel><twDestClk twEdge ="twFalling">CONTROL3&lt;13&gt;</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X46Y77.CLK), 11 paths
</twPathRptBanner><twRacePath anchorID="304"><twSlack>2.068</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.407</twDelInfo><twComp>CONTROL3&lt;13&gt;</twComp></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.558</twRouteDel><twTotDel>2.068</twTotDel><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="305"><twSlack>2.092</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.407</twDelInfo><twComp>CONTROL3&lt;13&gt;</twComp></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.582</twRouteDel><twTotDel>2.092</twTotDel><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="306"><twSlack>2.128</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.407</twDelInfo><twComp>CONTROL3&lt;13&gt;</twComp></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.618</twRouteDel><twTotDel>2.128</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="307" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_TO_down_fifo_bus_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY         TO TIMEGRP         &quot;TO_down_fifo_bus_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;         TS_J_CLK DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.202</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X31Y100.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="308"><twConstPath anchorID="309" twDataPathType="twDataPathFromToDelay"><twSlack>24.798</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.202</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>CONTROL4&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>4.254</twRouteDel><twTotDel>5.202</twTotDel><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="310"><twConstPath anchorID="311" twDataPathType="twDataPathFromToDelay"><twSlack>24.991</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.009</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>CONTROL4&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>4.061</twRouteDel><twTotDel>5.009</twTotDel><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="312"><twConstPath anchorID="313" twDataPathType="twDataPathFromToDelay"><twSlack>25.039</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.961</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>CONTROL4&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>4.013</twRouteDel><twTotDel>4.961</twTotDel><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X31Y100.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="314"><twConstPath anchorID="315" twDataPathType="twDataPathFromToDelay"><twSlack>28.320</twSlack><twSrc BELType="FF">down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>1.680</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>SLICE_X29Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.710</twLogDel><twRouteDel>0.970</twRouteDel><twTotDel>1.680</twTotDel><twDestClk twEdge ="twFalling">CONTROL4&lt;13&gt;</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_down_fifo_bus_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY
        TO TIMEGRP
        &quot;TO_down_fifo_bus_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;
        TS_J_CLK DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X31Y100.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="316"><twSlack>0.926</twSlack><twSrc BELType="FF">down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK_2x</twSrcClk><twPathDel><twSite>SLICE_X29Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.573</twRouteDel><twTotDel>0.926</twTotDel><twDestClk twEdge ="twFalling">CONTROL4&lt;13&gt;</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X31Y100.CLK), 11 paths
</twPathRptBanner><twRacePath anchorID="317"><twSlack>2.307</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">1.124</twDelInfo><twComp>CONTROL4&lt;13&gt;</twComp></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>1.768</twRouteDel><twTotDel>2.307</twTotDel><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="318"><twSlack>2.360</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">1.124</twDelInfo><twComp>CONTROL4&lt;13&gt;</twComp></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>1.821</twRouteDel><twTotDel>2.360</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="319"><twSlack>2.412</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="LATCH">down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='LATCH'>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">1.124</twDelInfo><twComp>CONTROL4&lt;13&gt;</twComp></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>1.873</twRouteDel><twTotDel>2.412</twTotDel><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="320" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_TO_down_fifo_dma_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY         TO TIMEGRP         &quot;TO_down_fifo_dma_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;         TS_J_CLK DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.521</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X36Y109.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathFromToDelay"><twSlack>25.479</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.521</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.249</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CONTROL5&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>3.573</twRouteDel><twTotDel>4.521</twTotDel><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="323"><twConstPath anchorID="324" twDataPathType="twDataPathFromToDelay"><twSlack>25.672</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.328</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.249</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CONTROL5&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>3.380</twRouteDel><twTotDel>4.328</twTotDel><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="325"><twConstPath anchorID="326" twDataPathType="twDataPathFromToDelay"><twSlack>25.720</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.249</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CONTROL5&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>3.332</twRouteDel><twTotDel>4.280</twTotDel><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X36Y109.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="327"><twConstPath anchorID="328" twDataPathType="twDataPathFromToDelay"><twSlack>28.436</twSlack><twSrc BELType="FF">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>1.564</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X31Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y109.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>0.929</twRouteDel><twTotDel>1.564</twTotDel><twDestClk twEdge ="twFalling">CONTROL5&lt;13&gt;</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_down_fifo_dma_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY
        TO TIMEGRP
        &quot;TO_down_fifo_dma_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;
        TS_J_CLK DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X36Y109.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="329"><twSlack>0.789</twSlack><twSrc BELType="FF">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">WB_CLK</twSrcClk><twPathDel><twSite>SLICE_X31Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y109.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.305</twLogDel><twRouteDel>0.484</twRouteDel><twTotDel>0.789</twTotDel><twDestClk twEdge ="twFalling">CONTROL5&lt;13&gt;</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X36Y109.CLK), 11 paths
</twPathRptBanner><twRacePath anchorID="330"><twSlack>1.785</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>CONTROL5&lt;13&gt;</twComp></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.275</twRouteDel><twTotDel>1.785</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="331"><twSlack>1.857</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y110.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>CONTROL5&lt;13&gt;</twComp></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>1.359</twRouteDel><twTotDel>1.857</twTotDel><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="332"><twSlack>1.910</twSlack><twSrc BELType="FF">u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y110.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>CONTROL5&lt;13&gt;</twComp></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>1.412</twRouteDel><twTotDel>1.910</twTotDel><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="333" twConstType="OFFSETOUTDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_INTA&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.430</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_INTA (D5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="334"><twConstOffOut anchorID="335" twDataPathType="twDataPathMaxDelay"><twSlack>0.570</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out</twSrc><twDest BELType="PAD">PCI_INTA</twDest><twClkDel>4.317</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_inta_oe</twClkDest><twDataDel>6.088</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_inta_oe</twDataSrc><twDataDest>PCI_INTA</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_INTA</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.730</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.821</twRouteDel><twTotDel>4.317</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out</twSrc><twDest BELType='PAD'>PCI_INTA</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_inta_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out</twBEL></twPathDel><twPathDel><twSite>D5.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.770</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_inta_oe</twComp></twPathDel><twPathDel><twSite>D5.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_INTA</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_INTA_OBUFT</twBEL><twBEL>PCI_INTA</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>1.770</twRouteDel><twTotDel>6.088</twTotDel><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;PCI_INTA&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_INTA (D5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="336"><twConstOffOut anchorID="337" twDataPathType="twDataPathMinDelay"><twSlack>5.052</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out</twSrc><twDest BELType="PAD">PCI_INTA</twDest><twClkDel>1.635</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_inta_oe</twClkDest><twDataDel>3.442</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_inta_oe</twDataSrc><twDataDest>PCI_INTA</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_INTA</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.043</twRouteDel><twTotDel>1.635</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out</twSrc><twDest BELType='PAD'>PCI_INTA</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_inta_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out</twBEL></twPathDel><twPathDel><twSite>D5.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_inta_oe</twComp></twPathDel><twPathDel><twSite>D5.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_INTA</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_INTA_OBUFT</twBEL><twBEL>PCI_INTA</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.791</twRouteDel><twTotDel>3.442</twTotDel><twPctLog>77.0</twPctLog><twPctRoute>23.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="338" twConstType="OFFSETOUTDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_REQ&quot; OFFSET = OUT 12 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>11.091</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_REQ (B2.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="339"><twConstOffOut anchorID="340" twDataPathType="twDataPathMaxDelay"><twSlack>0.909</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out</twSrc><twDest BELType="PAD">PCI_REQ</twDest><twClkDel>4.314</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twClkDest><twDataDel>6.752</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twDataSrc><twDataDest>PCI_REQ</twDataDest><twOff>12.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_REQ</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.818</twRouteDel><twTotDel>4.314</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_REQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y100.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>B2.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.375</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_req_o</twComp></twPathDel><twPathDel><twSite>B2.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_REQ</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_REQ_OBUFT</twBEL><twBEL>PCI_REQ</twBEL></twPathDel><twLogDel>4.377</twLogDel><twRouteDel>2.375</twRouteDel><twTotDel>6.752</twTotDel><twPctLog>64.8</twPctLog><twPctRoute>35.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="341"><twConstOffOut anchorID="342" twDataPathType="twDataPathMaxDelay"><twSlack>1.379</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out</twSrc><twDest BELType="PAD">PCI_REQ</twDest><twClkDel>4.306</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_req_oe</twClkDest><twDataDel>6.290</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_req_oe</twDataSrc><twDataDest>PCI_REQ</twDataDest><twOff>12.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_REQ</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.719</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.810</twRouteDel><twTotDel>4.306</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out</twSrc><twDest BELType='PAD'>PCI_REQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_req_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out</twBEL></twPathDel><twPathDel><twSite>B2.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.018</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_req_oe</twComp></twPathDel><twPathDel><twSite>B2.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_REQ</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_REQ_OBUFT</twBEL><twBEL>PCI_REQ</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>2.018</twRouteDel><twTotDel>6.290</twTotDel><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;PCI_REQ&quot; OFFSET = OUT 12 ns AFTER COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_REQ (B2.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="343"><twConstOffOut anchorID="344" twDataPathType="twDataPathMinDelay"><twSlack>5.375</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out</twSrc><twDest BELType="PAD">PCI_REQ</twDest><twClkDel>1.632</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twClkDest><twDataDel>3.768</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twDataSrc><twDataDest>PCI_REQ</twDataDest><twOff>12.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_REQ</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.040</twRouteDel><twTotDel>1.632</twTotDel><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_REQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y100.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>B2.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_req_o</twComp></twPathDel><twPathDel><twSite>B2.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_REQ</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_REQ_OBUFT</twBEL><twBEL>PCI_REQ</twBEL></twPathDel><twLogDel>2.689</twLogDel><twRouteDel>1.079</twRouteDel><twTotDel>3.768</twTotDel><twPctLog>71.4</twPctLog><twPctRoute>28.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="345"><twConstOffOut anchorID="346" twDataPathType="twDataPathMinDelay"><twSlack>5.196</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out</twSrc><twDest BELType="PAD">PCI_REQ</twDest><twClkDel>1.624</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_req_oe</twClkDest><twDataDel>3.597</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_req_oe</twDataSrc><twDataDest>PCI_REQ</twDataDest><twOff>12.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_REQ</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.032</twRouteDel><twTotDel>1.624</twTotDel><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out</twSrc><twDest BELType='PAD'>PCI_REQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_req_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out</twBEL></twPathDel><twPathDel><twSite>B2.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_req_oe</twComp></twPathDel><twPathDel><twSite>B2.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_REQ</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_REQ_OBUFT</twBEL><twBEL>PCI_REQ</twBEL></twPathDel><twLogDel>2.649</twLogDel><twRouteDel>0.948</twRouteDel><twTotDel>3.597</twTotDel><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="347" twConstType="OFFSETOUTDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_SERR&quot; OFFSET = OUT 12 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>11.192</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_SERR (E1.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="348"><twConstOffOut anchorID="349" twDataPathType="twDataPathMaxDelay"><twSlack>0.808</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out</twSrc><twDest BELType="PAD">PCI_SERR</twDest><twClkDel>4.331</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twClkDest><twDataDel>6.836</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twDataSrc><twDataDest>PCI_SERR</twDataDest><twOff>12.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_SERR</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.835</twRouteDel><twTotDel>4.331</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_SERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>E1.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_o</twComp></twPathDel><twPathDel><twSite>E1.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_SERR</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_SERR_OBUFT</twBEL><twBEL>PCI_SERR</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>2.518</twRouteDel><twTotDel>6.836</twTotDel><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="350"><twConstOffOut anchorID="351" twDataPathType="twDataPathMaxDelay"><twSlack>0.913</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out</twSrc><twDest BELType="PAD">PCI_SERR</twDest><twClkDel>4.331</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twClkDest><twDataDel>6.731</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twDataSrc><twDataDest>PCI_SERR</twDataDest><twOff>12.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_SERR</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.835</twRouteDel><twTotDel>4.331</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out</twSrc><twDest BELType='PAD'>PCI_SERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out</twBEL></twPathDel><twPathDel><twSite>E1.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.413</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twComp></twPathDel><twPathDel><twSite>E1.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_SERR</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_SERR_OBUFT</twBEL><twBEL>PCI_SERR</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>2.413</twRouteDel><twTotDel>6.731</twTotDel><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;PCI_SERR&quot; OFFSET = OUT 12 ns AFTER COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_SERR (E1.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="352"><twConstOffOut anchorID="353" twDataPathType="twDataPathMinDelay"><twSlack>5.424</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out</twSrc><twDest BELType="PAD">PCI_SERR</twDest><twClkDel>1.649</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twClkDest><twDataDel>3.800</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twDataSrc><twDataDest>PCI_SERR</twDataDest><twOff>12.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_SERR</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.057</twRouteDel><twTotDel>1.649</twTotDel><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out</twSrc><twDest BELType='PAD'>PCI_SERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out</twBEL></twPathDel><twPathDel><twSite>E1.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twComp></twPathDel><twPathDel><twSite>E1.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_SERR</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_SERR_OBUFT</twBEL><twBEL>PCI_SERR</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>1.149</twRouteDel><twTotDel>3.800</twTotDel><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="354"><twConstOffOut anchorID="355" twDataPathType="twDataPathMinDelay"><twSlack>5.417</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out</twSrc><twDest BELType="PAD">PCI_SERR</twDest><twClkDel>1.649</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twClkDest><twDataDel>3.793</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twDataSrc><twDataDest>PCI_SERR</twDataDest><twOff>12.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_SERR</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.057</twRouteDel><twTotDel>1.649</twTotDel><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_SERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>E1.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_o</twComp></twPathDel><twPathDel><twSite>E1.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_SERR</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_SERR_OBUFT</twBEL><twBEL>PCI_SERR</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>1.142</twRouteDel><twTotDel>3.793</twTotDel><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="356" twConstType="OFFSETINDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_DEVSEL&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.803</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mabort1 (SLICE_X8Y46.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="357"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.197</twSlack><twSrc BELType="PAD">PCI_DEVSEL</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mabort1</twDest><twClkDel>3.648</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mabort2</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_DEVSEL</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_DEVSEL</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mabort1</twDest><twLogLvls>3</twLogLvls><twSrcSite>G6.PAD</twSrcSite><twPathDel><twSite>G6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_DEVSEL</twComp><twBEL>PCI_DEVSEL</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.90</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.900</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N36</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_devsel11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">1.553</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_devsel</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mabort2</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/do_master_abort11</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mabort1</twBEL></twPathDel><twLogDel>1.973</twLogDel><twRouteDel>6.453</twRouteDel><twTotDel>8.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mabort1</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.336</twRouteDel><twTotDel>3.648</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1 (SLICE_X3Y46.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="359"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.516</twSlack><twSrc BELType="PAD">PCI_DEVSEL</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1</twDest><twClkDel>3.650</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count&lt;2&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_DEVSEL</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_DEVSEL</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>G6.PAD</twSrcSite><twPathDel><twSite>G6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_DEVSEL</twComp><twBEL>PCI_DEVSEL</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.90</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.900</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N36</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_devsel11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">1.212</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_devsel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mcount_decode_count11</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1</twBEL></twPathDel><twLogDel>1.997</twLogDel><twRouteDel>6.112</twRouteDel><twTotDel>8.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.338</twRouteDel><twTotDel>3.650</twTotDel><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_0 (SLICE_X3Y46.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="361"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.521</twSlack><twSrc BELType="PAD">PCI_DEVSEL</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_0</twDest><twClkDel>3.650</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count&lt;2&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_DEVSEL</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_DEVSEL</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>G6.PAD</twSrcSite><twPathDel><twSite>G6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_DEVSEL</twComp><twBEL>PCI_DEVSEL</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.90</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.900</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N36</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_devsel11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">1.207</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_devsel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mcount_decode_count1</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_0</twBEL></twPathDel><twLogDel>1.997</twLogDel><twRouteDel>6.107</twRouteDel><twTotDel>8.104</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.338</twRouteDel><twTotDel>3.650</twTotDel><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;PCI_DEVSEL&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out (SLICE_X1Y56.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="363"><twUnconstOffIn anchorID="364" twDataPathType="twDataPathMinDelay"><twOff>1.683</twOff><twSrc BELType="PAD">PCI_DEVSEL</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCI_DEVSEL</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>G6.PAD</twSrcSite><twPathDel><twSite>G6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCI_DEVSEL</twComp><twBEL>PCI_DEVSEL</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.90</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.412</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N36</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_devsel11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.232</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_devsel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>2.644</twRouteDel><twTotDel>3.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.101</twRouteDel><twTotDel>1.781</twTotDel><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer (SLICE_X1Y48.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="365"><twUnconstOffIn anchorID="366" twDataPathType="twDataPathMinDelay"><twOff>2.005</twOff><twSrc BELType="PAD">PCI_DEVSEL</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCI_DEVSEL</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer</twDest><twLogLvls>3</twLogLvls><twSrcSite>G6.PAD</twSrcSite><twPathDel><twSite>G6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCI_DEVSEL</twComp><twBEL>PCI_DEVSEL</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.90</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.412</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N36</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_devsel11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_devsel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer_input1</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>2.824</twRouteDel><twTotDel>3.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.115</twRouteDel><twTotDel>1.795</twTotDel><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2 (SLICE_X3Y46.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="367"><twUnconstOffIn anchorID="368" twDataPathType="twDataPathMinDelay"><twOff>2.228</twOff><twSrc BELType="PAD">PCI_DEVSEL</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCI_DEVSEL</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>G6.PAD</twSrcSite><twPathDel><twSite>G6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCI_DEVSEL</twComp><twBEL>PCI_DEVSEL</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.90</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.412</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N36</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_devsel11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.609</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_devsel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mcount_decode_count_xor&lt;2&gt;1</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>3.021</twRouteDel><twTotDel>3.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.089</twRouteDel><twTotDel>1.769</twTotDel><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="369" twConstType="OFFSETOUTDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_DEVSEL&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.740</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_DEVSEL (G6.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="370"><twConstOffOut anchorID="371" twDataPathType="twDataPathMaxDelay"><twSlack>0.260</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out</twSrc><twDest BELType="PAD">PCI_DEVSEL</twDest><twClkDel>4.328</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out</twClkDest><twDataDel>6.387</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out</twDataSrc><twDataDest>PCI_DEVSEL</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_DEVSEL</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.832</twRouteDel><twTotDel>4.328</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_DEVSEL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>G6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.069</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_devsel_o</twComp></twPathDel><twPathDel><twSite>G6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_DEVSEL</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/OBUFT</twBEL><twBEL>PCI_DEVSEL</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>6.387</twTotDel><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="372"><twConstOffOut anchorID="373" twDataPathType="twDataPathMaxDelay"><twSlack>0.591</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out</twSrc><twDest BELType="PAD">PCI_DEVSEL</twDest><twClkDel>4.328</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out</twClkDest><twDataDel>6.056</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out</twDataSrc><twDataDest>PCI_DEVSEL</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_DEVSEL</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.832</twRouteDel><twTotDel>4.328</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out</twSrc><twDest BELType='PAD'>PCI_DEVSEL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out</twBEL></twPathDel><twPathDel><twSite>G6.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_devsel_oe</twComp></twPathDel><twPathDel><twSite>G6.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_DEVSEL</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/OBUFT</twBEL><twBEL>PCI_DEVSEL</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>6.056</twTotDel><twPctLog>71.3</twPctLog><twPctRoute>28.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;PCI_DEVSEL&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_DEVSEL (G6.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="374"><twConstOffOut anchorID="375" twDataPathType="twDataPathMinDelay"><twSlack>5.174</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out</twSrc><twDest BELType="PAD">PCI_DEVSEL</twDest><twClkDel>1.646</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out</twClkDest><twDataDel>3.553</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out</twDataSrc><twDataDest>PCI_DEVSEL</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_DEVSEL</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.054</twRouteDel><twTotDel>1.646</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_DEVSEL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>G6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_devsel_o</twComp></twPathDel><twPathDel><twSite>G6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_DEVSEL</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/OBUFT</twBEL><twBEL>PCI_DEVSEL</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.902</twRouteDel><twTotDel>3.553</twTotDel><twPctLog>74.6</twPctLog><twPctRoute>25.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="376"><twConstOffOut anchorID="377" twDataPathType="twDataPathMinDelay"><twSlack>5.036</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out</twSrc><twDest BELType="PAD">PCI_DEVSEL</twDest><twClkDel>1.646</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out</twClkDest><twDataDel>3.415</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out</twDataSrc><twDataDest>PCI_DEVSEL</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_DEVSEL</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.054</twRouteDel><twTotDel>1.646</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out</twSrc><twDest BELType='PAD'>PCI_DEVSEL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out</twBEL></twPathDel><twPathDel><twSite>G6.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_devsel_oe</twComp></twPathDel><twPathDel><twSite>G6.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_DEVSEL</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/OBUFT</twBEL><twBEL>PCI_DEVSEL</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.764</twRouteDel><twTotDel>3.415</twTotDel><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="378" twConstType="OFFSETINDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_FRAME&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;</twConstName><twItemCnt>51</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>47</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.859</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out (SLICE_X0Y4.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="379"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.141</twSlack><twSrc BELType="PAD">PCI_FRAME</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out</twDest><twClkDel>3.675</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_FRAME</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_FRAME</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_FRAME</twComp><twBEL>PCI_FRAME</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.295</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N37</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_frame11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.278</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_frame</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/mas_ad_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen/ad_en_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">1.934</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.221</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot_rt</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out</twBEL></twPathDel><twLogDel>2.002</twLogDel><twRouteDel>8.507</twRouteDel><twTotDel>10.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>3.675</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out (SLICE_X0Y4.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="381"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.196</twSlack><twSrc BELType="PAD">PCI_FRAME</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out</twDest><twClkDel>3.675</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_FRAME</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_FRAME</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_FRAME</twComp><twBEL>PCI_FRAME</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.295</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N37</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_frame11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.278</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_frame</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/mas_ad_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen/ad_en_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.AX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">1.986</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>8.559</twRouteDel><twTotDel>10.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>3.675</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out (SLICE_X0Y5.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="383"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.212</twSlack><twSrc BELType="PAD">PCI_FRAME</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out</twDest><twClkDel>3.672</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;2&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_FRAME</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_FRAME</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_FRAME</twComp><twBEL>PCI_FRAME</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.295</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N37</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_frame11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.278</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_frame</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/mas_ad_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen/ad_en_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.DX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">1.967</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y5.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>8.540</twRouteDel><twTotDel>10.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.360</twRouteDel><twTotDel>3.672</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;PCI_FRAME&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_frame_reg_out (SLICE_X0Y74.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="385"><twUnconstOffIn anchorID="386" twDataPathType="twDataPathMinDelay"><twOff>0.035</twOff><twSrc BELType="PAD">PCI_FRAME</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_frame_reg_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_FRAME</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_frame_reg_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.115</twDelInfo><twComp>PCI_FRAME</twComp><twBEL>PCI_FRAME</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.115</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N37</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_frame11</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_frame_reg_out</twBEL></twPathDel><twLogDel>1.244</twLogDel><twRouteDel>3.115</twRouteDel><twTotDel>4.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_frame_reg_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.853</twRouteDel><twTotDel>4.349</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/trdy_out (SLICE_X1Y74.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="387"><twUnconstOffIn anchorID="388" twDataPathType="twDataPathMinDelay"><twOff>1.060</twOff><twSrc BELType="PAD">PCI_FRAME</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/trdy_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCI_FRAME</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/trdy_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCI_FRAME</twComp><twBEL>PCI_FRAME</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N37</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_frame11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_frame</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/pci_target_trdy_critical/pci_trdy_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_pciif_trdy_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/trdy_out</twBEL></twPathDel><twLogDel>0.876</twLogDel><twRouteDel>1.945</twRouteDel><twTotDel>2.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/trdy_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.106</twRouteDel><twTotDel>1.786</twTotDel><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out (SLICE_X0Y86.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="389"><twUnconstOffIn anchorID="390" twDataPathType="twDataPathMinDelay"><twOff>1.300</twOff><twSrc BELType="PAD">PCI_FRAME</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCI_FRAME</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCI_FRAME</twComp><twBEL>PCI_FRAME</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N37</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_frame11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_frame</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/pci_target_trdy_critical/pci_trdy_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.586</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_pciif_trdy_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out</twBEL></twPathDel><twLogDel>0.865</twLogDel><twRouteDel>2.168</twRouteDel><twTotDel>3.033</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.078</twRouteDel><twTotDel>1.758</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="391" twConstType="OFFSETOUTDELAY" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_FRAME&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.701</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_FRAME (F5.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="392"><twConstOffOut anchorID="393" twDataPathType="twDataPathMaxDelay"><twSlack>0.299</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out</twSrc><twDest BELType="PAD">PCI_FRAME</twDest><twClkDel>4.328</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_o</twClkDest><twDataDel>6.348</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_o</twDataSrc><twDataDest>PCI_FRAME</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_FRAME</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.832</twRouteDel><twTotDel>4.328</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_FRAME</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>F5.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.076</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_o</twComp></twPathDel><twPathDel><twSite>F5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_FRAME</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/OBUFT</twBEL><twBEL>PCI_FRAME</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>2.076</twRouteDel><twTotDel>6.348</twTotDel><twPctLog>67.3</twPctLog><twPctRoute>32.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="394"><twConstOffOut anchorID="395" twDataPathType="twDataPathMaxDelay"><twSlack>0.561</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out</twSrc><twDest BELType="PAD">PCI_FRAME</twDest><twClkDel>4.326</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_frame_en_out</twClkDest><twDataDel>6.088</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_frame_en_out</twDataSrc><twDataDest>PCI_FRAME</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_FRAME</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.830</twRouteDel><twTotDel>4.326</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out</twSrc><twDest BELType='PAD'>PCI_FRAME</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_frame_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out</twBEL></twPathDel><twPathDel><twSite>F5.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.770</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_oe</twComp></twPathDel><twPathDel><twSite>F5.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_FRAME</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/OBUFT</twBEL><twBEL>PCI_FRAME</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>1.770</twRouteDel><twTotDel>6.088</twTotDel><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;PCI_FRAME&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_FRAME (F5.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="396"><twConstOffOut anchorID="397" twDataPathType="twDataPathMinDelay"><twSlack>5.179</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out</twSrc><twDest BELType="PAD">PCI_FRAME</twDest><twClkDel>1.646</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_o</twClkDest><twDataDel>3.558</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_o</twDataSrc><twDataDest>PCI_FRAME</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_FRAME</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.054</twRouteDel><twTotDel>1.646</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_FRAME</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>F5.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_o</twComp></twPathDel><twPathDel><twSite>F5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_FRAME</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/OBUFT</twBEL><twBEL>PCI_FRAME</twBEL></twPathDel><twLogDel>2.649</twLogDel><twRouteDel>0.909</twRouteDel><twTotDel>3.558</twTotDel><twPctLog>74.5</twPctLog><twPctRoute>25.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="398"><twConstOffOut anchorID="399" twDataPathType="twDataPathMinDelay"><twSlack>5.061</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out</twSrc><twDest BELType="PAD">PCI_FRAME</twDest><twClkDel>1.644</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_frame_en_out</twClkDest><twDataDel>3.442</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_frame_en_out</twDataSrc><twDataDest>PCI_FRAME</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_FRAME</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.052</twRouteDel><twTotDel>1.644</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out</twSrc><twDest BELType='PAD'>PCI_FRAME</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_frame_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out</twBEL></twPathDel><twPathDel><twSite>F5.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_oe</twComp></twPathDel><twPathDel><twSite>F5.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_FRAME</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/OBUFT</twBEL><twBEL>PCI_FRAME</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.791</twRouteDel><twTotDel>3.442</twTotDel><twPctLog>77.0</twPctLog><twPctRoute>23.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="400" twConstType="OFFSETINDELAY" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_IRDY&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;</twConstName><twItemCnt>83</twItemCnt><twErrCntSetup>6</twErrCntSetup><twErrCntEndPt>6</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>79</twEndPtCnt><twPathErrCnt>6</twPathErrCnt><twMinOff>7.301</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out (SLICE_X1Y3.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="401"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-0.301</twSlack><twSrc BELType="PAD">PCI_IRDY</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out</twDest><twClkDel>3.677</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_IRDY</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_IRDY</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_IRDY</twComp><twBEL>PCI_IRDY</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.102</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.535</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_irdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_irdy11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.239</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_irdy</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_load_low_gen/load_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y3.A4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twFalling">2.025</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_mux_ad_load_out</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y3.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>8.799</twRouteDel><twTotDel>10.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.677</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out (SLICE_X1Y4.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="403"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-0.295</twSlack><twSrc BELType="PAD">PCI_IRDY</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out</twDest><twClkDel>3.675</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;1&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_IRDY</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_IRDY</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_IRDY</twComp><twBEL>PCI_IRDY</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.102</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.535</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_irdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_irdy11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.239</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_irdy</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_load_low_gen/load_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twFalling">2.017</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_mux_ad_load_out</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>8.791</twRouteDel><twTotDel>10.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>3.675</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob4/dat_out (SLICE_X1Y7.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="405"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-0.097</twSlack><twSrc BELType="PAD">PCI_IRDY</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob4/dat_out</twDest><twClkDel>3.667</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;4&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_IRDY</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_IRDY</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob4/dat_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_IRDY</twComp><twBEL>PCI_IRDY</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.102</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.535</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_irdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_irdy11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.239</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_irdy</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_load_low_gen/load_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twFalling">1.811</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_mux_ad_load_out</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;4&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob4/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob4/dat_out</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>8.585</twRouteDel><twTotDel>10.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob4/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.355</twRouteDel><twTotDel>3.667</twTotDel><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;PCI_IRDY&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_irdy_reg_out (SLICE_X0Y75.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="407"><twUnconstOffIn anchorID="408" twDataPathType="twDataPathMinDelay"><twOff>0.259</twOff><twSrc BELType="PAD">PCI_IRDY</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_irdy_reg_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_IRDY</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_irdy_reg_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.115</twDelInfo><twComp>PCI_IRDY</twComp><twBEL>PCI_IRDY</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.102</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.342</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N38</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_irdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_irdy11</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_irdy_reg_out</twBEL></twPathDel><twLogDel>1.244</twLogDel><twRouteDel>3.342</twRouteDel><twTotDel>4.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_irdy_reg_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.765</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.856</twRouteDel><twTotDel>4.352</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/devsel_out (SLICE_X0Y84.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="409"><twUnconstOffIn anchorID="410" twDataPathType="twDataPathMinDelay"><twOff>1.374</twOff><twSrc BELType="PAD">PCI_IRDY</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/devsel_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCI_IRDY</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/devsel_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCI_IRDY</twComp><twBEL>PCI_IRDY</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.102</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_irdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_irdy11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.C3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.561</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_irdy</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_devsel_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/pci_target_devsel_critical/pci_devsel_out1</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/devsel_out</twBEL></twPathDel><twLogDel>0.865</twLogDel><twRouteDel>2.247</twRouteDel><twTotDel>3.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/devsel_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.083</twRouteDel><twTotDel>1.763</twTotDel><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/stop_out (SLICE_X0Y78.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="411"><twUnconstOffIn anchorID="412" twDataPathType="twDataPathMinDelay"><twOff>1.390</twOff><twSrc BELType="PAD">PCI_IRDY</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/stop_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCI_IRDY</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/stop_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCI_IRDY</twComp><twBEL>PCI_IRDY</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.102</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_irdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_irdy11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y78.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_irdy</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_stop_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/pci_target_stop_critical/pci_stop_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_pciif_stop_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_stop_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/stop_out</twBEL></twPathDel><twLogDel>0.865</twLogDel><twRouteDel>2.294</twRouteDel><twTotDel>3.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/stop_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.114</twRouteDel><twTotDel>1.794</twTotDel><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="413" twConstType="OFFSETOUTDELAY" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_IRDY&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.730</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_IRDY (E4.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="414"><twConstOffOut anchorID="415" twDataPathType="twDataPathMaxDelay"><twSlack>0.270</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out</twSrc><twDest BELType="PAD">PCI_IRDY</twDest><twClkDel>4.318</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_o</twClkDest><twDataDel>6.387</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_o</twDataSrc><twDataDest>PCI_IRDY</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_IRDY</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.822</twRouteDel><twTotDel>4.318</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_IRDY</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>E4.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.069</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_o</twComp></twPathDel><twPathDel><twSite>E4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_IRDY</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/OBUFT</twBEL><twBEL>PCI_IRDY</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>6.387</twTotDel><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="416"><twConstOffOut anchorID="417" twDataPathType="twDataPathMaxDelay"><twSlack>0.489</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out</twSrc><twDest BELType="PAD">PCI_IRDY</twDest><twClkDel>4.317</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_oe</twClkDest><twDataDel>6.169</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_oe</twDataSrc><twDataDest>PCI_IRDY</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_IRDY</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.730</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.821</twRouteDel><twTotDel>4.317</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out</twSrc><twDest BELType='PAD'>PCI_IRDY</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X2Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out</twBEL></twPathDel><twPathDel><twSite>E4.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_oe</twComp></twPathDel><twPathDel><twSite>E4.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_IRDY</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/OBUFT</twBEL><twBEL>PCI_IRDY</twBEL></twPathDel><twLogDel>4.367</twLogDel><twRouteDel>1.802</twRouteDel><twTotDel>6.169</twTotDel><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;PCI_IRDY&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_IRDY (E4.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="418"><twConstOffOut anchorID="419" twDataPathType="twDataPathMinDelay"><twSlack>5.164</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out</twSrc><twDest BELType="PAD">PCI_IRDY</twDest><twClkDel>1.636</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_o</twClkDest><twDataDel>3.553</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_o</twDataSrc><twDataDest>PCI_IRDY</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_IRDY</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.044</twRouteDel><twTotDel>1.636</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_IRDY</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>E4.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_o</twComp></twPathDel><twPathDel><twSite>E4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_IRDY</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/OBUFT</twBEL><twBEL>PCI_IRDY</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.902</twRouteDel><twTotDel>3.553</twTotDel><twPctLog>74.6</twPctLog><twPctRoute>25.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="420"><twConstOffOut anchorID="421" twDataPathType="twDataPathMinDelay"><twSlack>5.094</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out</twSrc><twDest BELType="PAD">PCI_IRDY</twDest><twClkDel>1.635</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_oe</twClkDest><twDataDel>3.484</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_oe</twDataSrc><twDataDest>PCI_IRDY</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_IRDY</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.043</twRouteDel><twTotDel>1.635</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out</twSrc><twDest BELType='PAD'>PCI_IRDY</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X2Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out</twBEL></twPathDel><twPathDel><twSite>E4.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_oe</twComp></twPathDel><twPathDel><twSite>E4.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_IRDY</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/OBUFT</twBEL><twBEL>PCI_IRDY</twBEL></twPathDel><twLogDel>2.685</twLogDel><twRouteDel>0.799</twRouteDel><twTotDel>3.484</twTotDel><twPctLog>77.1</twPctLog><twPctRoute>22.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="422" twConstType="OFFSETINDELAY" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_PAR&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;</twConstName><twItemCnt>9</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.170</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_out (SLICE_X0Y85.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="423"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>3.830</twSlack><twSrc BELType="PAD">PCI_PAR</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_out</twDest><twClkDel>3.642</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_serr_out</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_PAR</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_PAR</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>J7.PAD</twSrcSite><twPathDel><twSite>J7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_PAR</twComp><twBEL>PCI_PAR</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.106</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N39</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_par11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.568</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_par</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/serr_crit_gen/serr_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y85.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.975</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_serr_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y85.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_serr_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_out</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>4.892</twRouteDel><twTotDel>6.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.330</twRouteDel><twTotDel>3.642</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out (SLICE_X0Y81.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="425"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>4.151</twSlack><twSrc BELType="PAD">PCI_PAR</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out</twDest><twClkDel>3.649</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_PAR</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_PAR</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>J7.PAD</twSrcSite><twPathDel><twSite>J7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_PAR</twComp><twBEL>PCI_PAR</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.106</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N39</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_par11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.743</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_par</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/serr_en_crit_gen/serr_en_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_serr_en_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out</twBEL></twPathDel><twLogDel>2.130</twLogDel><twRouteDel>4.343</twRouteDel><twTotDel>6.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.337</twRouteDel><twTotDel>3.649</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_en_out (SLICE_X0Y81.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="427"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>4.637</twSlack><twSrc BELType="PAD">PCI_PAR</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_en_out</twDest><twClkDel>3.649</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_PAR</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_PAR</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_en_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>J7.PAD</twSrcSite><twPathDel><twSite>J7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_PAR</twComp><twBEL>PCI_PAR</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.106</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N39</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_par11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">1.743</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_par</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/serr_en_crit_gen/serr_en_out1</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_en_out</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>4.092</twRouteDel><twTotDel>5.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.337</twRouteDel><twTotDel>3.649</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;PCI_PAR&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/perr_out (SLICE_X1Y100.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="429"><twUnconstOffIn anchorID="430" twDataPathType="twDataPathMinDelay"><twOff>-0.037</twOff><twSrc BELType="PAD">PCI_PAR</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/perr_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_PAR</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/perr_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>J7.PAD</twSrcSite><twPathDel><twSite>J7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCI_PAR</twComp><twBEL>PCI_PAR</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.106</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.220</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N39</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_par11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_par</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_crit_gen/perr_n_out11</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/perr_out</twBEL></twPathDel><twLogDel>1.649</twLogDel><twRouteDel>2.603</twRouteDel><twTotDel>4.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/perr_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.818</twRouteDel><twTotDel>4.314</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen/perr_en_reg_out (SLICE_X1Y100.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="431"><twUnconstOffIn anchorID="432" twDataPathType="twDataPathMinDelay"><twOff>0.094</twOff><twSrc BELType="PAD">PCI_PAR</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen/perr_en_reg_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_PAR</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen/perr_en_reg_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>J7.PAD</twSrcSite><twPathDel><twSite>J7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCI_PAR</twComp><twBEL>PCI_PAR</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.106</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.220</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N39</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_par11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.514</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_par</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen/perr1</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen/perr_en_reg_out</twBEL></twPathDel><twLogDel>1.649</twLogDel><twRouteDel>2.734</twRouteDel><twTotDel>4.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen/perr_en_reg_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.818</twRouteDel><twTotDel>4.314</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out (SLICE_X1Y100.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="433"><twUnconstOffIn anchorID="434" twDataPathType="twDataPathMinDelay"><twOff>0.555</twOff><twSrc BELType="PAD">PCI_PAR</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_PAR</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>J7.PAD</twSrcSite><twPathDel><twSite>J7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCI_PAR</twComp><twBEL>PCI_PAR</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.106</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.220</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N39</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_par11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_par</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen/perr_en_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_perr_en_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out</twBEL></twPathDel><twLogDel>1.966</twLogDel><twRouteDel>2.878</twRouteDel><twTotDel>4.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.818</twRouteDel><twTotDel>4.314</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="435" twConstType="OFFSETOUTDELAY" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_PAR&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.723</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_PAR (J7.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="436"><twConstOffOut anchorID="437" twDataPathType="twDataPathMaxDelay"><twSlack>0.277</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twSrc><twDest BELType="PAD">PCI_PAR</twDest><twClkDel>4.311</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o</twClkDest><twDataDel>6.387</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o</twDataSrc><twDataDest>PCI_PAR</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_PAR</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.815</twRouteDel><twTotDel>4.311</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_PAR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>J7.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.069</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o</twComp></twPathDel><twPathDel><twSite>J7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_PAR</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/OBUFT</twBEL><twBEL>PCI_PAR</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>6.387</twTotDel><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="438"><twConstOffOut anchorID="439" twDataPathType="twDataPathMaxDelay"><twSlack>0.571</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out</twSrc><twDest BELType="PAD">PCI_PAR</twDest><twClkDel>4.316</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_oe</twClkDest><twDataDel>6.088</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_oe</twDataSrc><twDataDest>PCI_PAR</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_PAR</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.729</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.820</twRouteDel><twTotDel>4.316</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out</twSrc><twDest BELType='PAD'>PCI_PAR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out</twBEL></twPathDel><twPathDel><twSite>J7.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.770</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_oe</twComp></twPathDel><twPathDel><twSite>J7.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_PAR</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/OBUFT</twBEL><twBEL>PCI_PAR</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>1.770</twRouteDel><twTotDel>6.088</twTotDel><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;PCI_PAR&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_PAR (J7.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="440"><twConstOffOut anchorID="441" twDataPathType="twDataPathMinDelay"><twSlack>5.157</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twSrc><twDest BELType="PAD">PCI_PAR</twDest><twClkDel>1.629</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o</twClkDest><twDataDel>3.553</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o</twDataSrc><twDataDest>PCI_PAR</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_PAR</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.037</twRouteDel><twTotDel>1.629</twTotDel><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_PAR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>J7.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o</twComp></twPathDel><twPathDel><twSite>J7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_PAR</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/OBUFT</twBEL><twBEL>PCI_PAR</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.902</twRouteDel><twTotDel>3.553</twTotDel><twPctLog>74.6</twPctLog><twPctRoute>25.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="442"><twConstOffOut anchorID="443" twDataPathType="twDataPathMinDelay"><twSlack>5.051</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out</twSrc><twDest BELType="PAD">PCI_PAR</twDest><twClkDel>1.634</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_oe</twClkDest><twDataDel>3.442</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_oe</twDataSrc><twDataDest>PCI_PAR</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_PAR</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.042</twRouteDel><twTotDel>1.634</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out</twSrc><twDest BELType='PAD'>PCI_PAR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out</twBEL></twPathDel><twPathDel><twSite>J7.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_oe</twComp></twPathDel><twPathDel><twSite>J7.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_PAR</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/OBUFT</twBEL><twBEL>PCI_PAR</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.791</twRouteDel><twTotDel>3.442</twTotDel><twPctLog>77.0</twPctLog><twPctRoute>23.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="444" twConstType="OFFSETINDELAY" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_PERR&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.014</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled (SLICE_X0Y89.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="445"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.986</twSlack><twSrc BELType="PAD">PCI_PERR</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled</twDest><twClkDel>3.639</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_PERR</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_PERR</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled</twDest><twLogLvls>2</twLogLvls><twSrcSite>H8.PAD</twSrcSite><twPathDel><twSite>H8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.287</twDelInfo><twComp>PCI_PERR</twComp><twBEL>PCI_PERR</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PERR_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.103</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y89.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.992</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled_in1</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled</twBEL></twPathDel><twLogDel>1.636</twLogDel><twRouteDel>2.992</twRouteDel><twTotDel>4.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.327</twRouteDel><twTotDel>3.639</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;PCI_PERR&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled (SLICE_X0Y89.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="447"><twUnconstOffIn anchorID="448" twDataPathType="twDataPathMinDelay"><twOff>-0.223</twOff><twSrc BELType="PAD">PCI_PERR</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_PERR</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled</twDest><twLogLvls>2</twLogLvls><twSrcSite>H8.PAD</twSrcSite><twPathDel><twSite>H8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.115</twDelInfo><twComp>PCI_PERR</twComp><twBEL>PCI_PERR</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PERR_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.103</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y89.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.829</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N40</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled_in1</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled</twBEL></twPathDel><twLogDel>1.244</twLogDel><twRouteDel>2.829</twRouteDel><twTotDel>4.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.734</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.825</twRouteDel><twTotDel>4.321</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="449" twConstType="OFFSETOUTDELAY" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_PERR&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.726</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_PERR (H8.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="450"><twConstOffOut anchorID="451" twDataPathType="twDataPathMaxDelay"><twSlack>0.274</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out</twSrc><twDest BELType="PAD">PCI_PERR</twDest><twClkDel>4.314</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twClkDest><twDataDel>6.387</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twDataSrc><twDataDest>PCI_PERR</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_PERR</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.818</twRouteDel><twTotDel>4.314</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_PERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>H8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.069</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_perr_o</twComp></twPathDel><twPathDel><twSite>H8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_PERR</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PERR_IOBUF/OBUFT</twBEL><twBEL>PCI_PERR</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>6.387</twTotDel><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="452"><twConstOffOut anchorID="453" twDataPathType="twDataPathMaxDelay"><twSlack>0.651</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out</twSrc><twDest BELType="PAD">PCI_PERR</twDest><twClkDel>4.314</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twClkDest><twDataDel>6.010</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twDataSrc><twDataDest>PCI_PERR</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_PERR</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.818</twRouteDel><twTotDel>4.314</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out</twSrc><twDest BELType='PAD'>PCI_PERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out</twBEL></twPathDel><twPathDel><twSite>H8.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_perr_oe</twComp></twPathDel><twPathDel><twSite>H8.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_PERR</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PERR_IOBUF/OBUFT</twBEL><twBEL>PCI_PERR</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>6.010</twTotDel><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;PCI_PERR&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_PERR (H8.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="454"><twConstOffOut anchorID="455" twDataPathType="twDataPathMinDelay"><twSlack>5.160</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out</twSrc><twDest BELType="PAD">PCI_PERR</twDest><twClkDel>1.632</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twClkDest><twDataDel>3.553</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twDataSrc><twDataDest>PCI_PERR</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_PERR</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.040</twRouteDel><twTotDel>1.632</twTotDel><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_PERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>H8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_perr_o</twComp></twPathDel><twPathDel><twSite>H8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_PERR</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PERR_IOBUF/OBUFT</twBEL><twBEL>PCI_PERR</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.902</twRouteDel><twTotDel>3.553</twTotDel><twPctLog>74.6</twPctLog><twPctRoute>25.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="456"><twConstOffOut anchorID="457" twDataPathType="twDataPathMinDelay"><twSlack>5.020</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out</twSrc><twDest BELType="PAD">PCI_PERR</twDest><twClkDel>1.632</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twClkDest><twDataDel>3.413</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twDataSrc><twDataDest>PCI_PERR</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_PERR</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.040</twRouteDel><twTotDel>1.632</twTotDel><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out</twSrc><twDest BELType='PAD'>PCI_PERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out</twBEL></twPathDel><twPathDel><twSite>H8.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_perr_oe</twComp></twPathDel><twPathDel><twSite>H8.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_PERR</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_PERR_IOBUF/OBUFT</twBEL><twBEL>PCI_PERR</twBEL></twPathDel><twLogDel>2.649</twLogDel><twRouteDel>0.764</twRouteDel><twTotDel>3.413</twTotDel><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="458" twConstType="OFFSETINDELAY" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_STOP&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;</twConstName><twItemCnt>55</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>55</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.723</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out (SLICE_X0Y4.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="459"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.277</twSlack><twSrc BELType="PAD">PCI_STOP</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out</twDest><twClkDel>3.675</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_STOP</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_STOP</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>E3.PAD</twSrcSite><twPathDel><twSite>E3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_STOP</twComp><twBEL>PCI_STOP</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.105</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.558</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_stop_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_stop11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.855</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_stop</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/mas_ad_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen/ad_en_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">1.934</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.221</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot_rt</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>8.347</twRouteDel><twTotDel>10.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>3.675</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out (SLICE_X0Y4.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="461"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.332</twSlack><twSrc BELType="PAD">PCI_STOP</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out</twDest><twClkDel>3.675</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_STOP</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_STOP</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>E3.PAD</twSrcSite><twPathDel><twSite>E3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_STOP</twComp><twBEL>PCI_STOP</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.105</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.558</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_stop_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_stop11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.855</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_stop</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/mas_ad_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen/ad_en_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.AX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">1.986</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out</twBEL></twPathDel><twLogDel>1.919</twLogDel><twRouteDel>8.399</twRouteDel><twTotDel>10.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>3.675</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out (SLICE_X0Y5.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="463"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.348</twSlack><twSrc BELType="PAD">PCI_STOP</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out</twDest><twClkDel>3.672</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;2&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_STOP</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_STOP</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>E3.PAD</twSrcSite><twPathDel><twSite>E3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_STOP</twComp><twBEL>PCI_STOP</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.105</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.558</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_stop_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_stop11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.855</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_stop</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/mas_ad_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen/ad_en_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.DX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">1.967</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y5.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out</twBEL></twPathDel><twLogDel>1.919</twLogDel><twRouteDel>8.380</twRouteDel><twTotDel>10.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.360</twRouteDel><twTotDel>3.672</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;PCI_STOP&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_stop_reg_out (SLICE_X1Y65.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="465"><twUnconstOffIn anchorID="466" twDataPathType="twDataPathMinDelay"><twOff>0.435</twOff><twSrc BELType="PAD">PCI_STOP</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_stop_reg_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_STOP</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_stop_reg_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>E3.PAD</twSrcSite><twPathDel><twSite>E3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.115</twDelInfo><twComp>PCI_STOP</twComp><twBEL>PCI_STOP</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.105</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.364</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N41</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y65.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_stop_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_stop11</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_stop_reg_out</twBEL></twPathDel><twLogDel>1.405</twLogDel><twRouteDel>3.364</twRouteDel><twTotDel>4.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_stop_reg_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y65.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.863</twRouteDel><twTotDel>4.359</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2 (SLICE_X3Y46.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="467"><twUnconstOffIn anchorID="468" twDataPathType="twDataPathMinDelay"><twOff>1.731</twOff><twSrc BELType="PAD">PCI_STOP</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCI_STOP</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>E3.PAD</twSrcSite><twPathDel><twSite>E3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCI_STOP</twComp><twBEL>PCI_STOP</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.105</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_stop_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_stop11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.861</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_stop</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mcount_decode_count_xor&lt;2&gt;1</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>2.571</twRouteDel><twTotDel>3.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.089</twRouteDel><twTotDel>1.769</twTotDel><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1 (SLICE_X3Y46.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="469"><twUnconstOffIn anchorID="470" twDataPathType="twDataPathMinDelay"><twOff>1.974</twOff><twSrc BELType="PAD">PCI_STOP</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCI_STOP</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>E3.PAD</twSrcSite><twPathDel><twSite>E3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCI_STOP</twComp><twBEL>PCI_STOP</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.105</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_stop_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_stop11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">1.104</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_stop</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mcount_decode_count11</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>2.814</twRouteDel><twTotDel>3.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.089</twRouteDel><twTotDel>1.769</twTotDel><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="471" twConstType="OFFSETOUTDELAY" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_STOP&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.748</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_STOP (E3.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="472"><twConstOffOut anchorID="473" twDataPathType="twDataPathMaxDelay"><twSlack>0.252</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out</twSrc><twDest BELType="PAD">PCI_STOP</twDest><twClkDel>4.318</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twClkDest><twDataDel>6.405</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twDataSrc><twDataDest>PCI_STOP</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_STOP</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.822</twRouteDel><twTotDel>4.318</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_STOP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>E3.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twComp></twPathDel><twPathDel><twSite>E3.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_STOP</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/OBUFT</twBEL><twBEL>PCI_STOP</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>2.133</twRouteDel><twTotDel>6.405</twTotDel><twPctLog>66.7</twPctLog><twPctRoute>33.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="474"><twConstOffOut anchorID="475" twDataPathType="twDataPathMaxDelay"><twSlack>0.601</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out</twSrc><twDest BELType="PAD">PCI_STOP</twDest><twClkDel>4.318</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_oe</twClkDest><twDataDel>6.056</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_oe</twDataSrc><twDataDest>PCI_STOP</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_STOP</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.822</twRouteDel><twTotDel>4.318</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out</twSrc><twDest BELType='PAD'>PCI_STOP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out</twBEL></twPathDel><twPathDel><twSite>E3.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_oe</twComp></twPathDel><twPathDel><twSite>E3.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_STOP</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/OBUFT</twBEL><twBEL>PCI_STOP</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>6.056</twTotDel><twPctLog>71.3</twPctLog><twPctRoute>28.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;PCI_STOP&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_STOP (E3.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="476"><twConstOffOut anchorID="477" twDataPathType="twDataPathMinDelay"><twSlack>5.197</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out</twSrc><twDest BELType="PAD">PCI_STOP</twDest><twClkDel>1.636</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twClkDest><twDataDel>3.586</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twDataSrc><twDataDest>PCI_STOP</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_STOP</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.044</twRouteDel><twTotDel>1.636</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_STOP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>E3.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twComp></twPathDel><twPathDel><twSite>E3.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_STOP</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/OBUFT</twBEL><twBEL>PCI_STOP</twBEL></twPathDel><twLogDel>2.649</twLogDel><twRouteDel>0.937</twRouteDel><twTotDel>3.586</twTotDel><twPctLog>73.9</twPctLog><twPctRoute>26.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="478"><twConstOffOut anchorID="479" twDataPathType="twDataPathMinDelay"><twSlack>5.026</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out</twSrc><twDest BELType="PAD">PCI_STOP</twDest><twClkDel>1.636</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_oe</twClkDest><twDataDel>3.415</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_oe</twDataSrc><twDataDest>PCI_STOP</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_STOP</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.044</twRouteDel><twTotDel>1.636</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out</twSrc><twDest BELType='PAD'>PCI_STOP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out</twBEL></twPathDel><twPathDel><twSite>E3.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_oe</twComp></twPathDel><twPathDel><twSite>E3.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_STOP</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/OBUFT</twBEL><twBEL>PCI_STOP</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.764</twRouteDel><twTotDel>3.415</twTotDel><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="480" twConstType="OFFSETINDELAY" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_TRDY&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;</twConstName><twItemCnt>133</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>133</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.704</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out (SLICE_X1Y3.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="481"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.296</twSlack><twSrc BELType="PAD">PCI_TRDY</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out</twDest><twClkDel>3.677</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_TRDY</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_TRDY</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>F3.PAD</twSrcSite><twPathDel><twSite>F3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_TRDY</twComp><twBEL>PCI_TRDY</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.104</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.078</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N42</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_trdy11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.075</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_trdy</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_load_low_gen/load_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y3.A4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twFalling">2.025</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_mux_ad_load_out</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y3.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out</twBEL></twPathDel><twLogDel>2.178</twLogDel><twRouteDel>8.178</twRouteDel><twTotDel>10.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.677</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out (SLICE_X1Y4.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="483"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.302</twSlack><twSrc BELType="PAD">PCI_TRDY</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out</twDest><twClkDel>3.675</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;1&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_TRDY</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_TRDY</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>F3.PAD</twSrcSite><twPathDel><twSite>F3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_TRDY</twComp><twBEL>PCI_TRDY</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.104</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.078</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N42</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_trdy11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.075</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_trdy</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_load_low_gen/load_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twFalling">2.017</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_mux_ad_load_out</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out</twBEL></twPathDel><twLogDel>2.178</twLogDel><twRouteDel>8.170</twRouteDel><twTotDel>10.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>3.675</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out (SLICE_X0Y4.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="485"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.384</twSlack><twSrc BELType="PAD">PCI_TRDY</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out</twDest><twClkDel>3.675</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_TRDY</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_TRDY</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>F3.PAD</twSrcSite><twPathDel><twSite>F3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_TRDY</twComp><twBEL>PCI_TRDY</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.104</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.078</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N42</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_trdy11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.228</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_trdy</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/mas_ad_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen/ad_en_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">1.934</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.221</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot_rt</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>8.240</twRouteDel><twTotDel>10.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>3.675</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;PCI_TRDY&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out (SLICE_X1Y56.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="487"><twUnconstOffIn anchorID="488" twDataPathType="twDataPathMinDelay"><twOff>0.943</twOff><twSrc BELType="PAD">PCI_TRDY</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_TRDY</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>F3.PAD</twSrcSite><twPathDel><twSite>F3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.115</twDelInfo><twComp>PCI_TRDY</twComp><twBEL>PCI_TRDY</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.104</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.857</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N42</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_trdy11</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out</twBEL></twPathDel><twLogDel>1.405</twLogDel><twRouteDel>3.857</twRouteDel><twTotDel>5.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.848</twRouteDel><twTotDel>4.344</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/current_last (SLICE_X6Y57.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="489"><twUnconstOffIn anchorID="490" twDataPathType="twDataPathMinDelay"><twOff>1.615</twOff><twSrc BELType="PAD">PCI_TRDY</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/current_last</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCI_TRDY</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/current_last</twDest><twLogLvls>3</twLogLvls><twSrcSite>F3.PAD</twSrcSite><twPathDel><twSite>F3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCI_TRDY</twComp><twBEL>PCI_TRDY</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.104</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N42</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_trdy11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.485</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_trdy</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_last_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/current_last_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/current_last</twBEL></twPathDel><twLogDel>0.886</twLogDel><twRouteDel>2.486</twRouteDel><twTotDel>3.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/current_last</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.102</twRouteDel><twTotDel>1.782</twTotDel><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer (SLICE_X1Y48.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="491"><twUnconstOffIn anchorID="492" twDataPathType="twDataPathMinDelay"><twOff>1.655</twOff><twSrc BELType="PAD">PCI_TRDY</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCI_TRDY</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer</twDest><twLogLvls>3</twLogLvls><twSrcSite>F3.PAD</twSrcSite><twPathDel><twSite>F3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCI_TRDY</twComp><twBEL>PCI_TRDY</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.104</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N42</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_trdy11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.520</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_trdy</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer_input1</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>2.521</twRouteDel><twTotDel>3.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.115</twRouteDel><twTotDel>1.795</twTotDel><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="493" twConstType="OFFSETOUTDELAY" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_TRDY&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.733</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_TRDY (F3.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="494"><twConstOffOut anchorID="495" twDataPathType="twDataPathMaxDelay"><twSlack>0.267</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out</twSrc><twDest BELType="PAD">PCI_TRDY</twDest><twClkDel>4.321</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twClkDest><twDataDel>6.387</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twDataSrc><twDataDest>PCI_TRDY</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_TRDY</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.734</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.825</twRouteDel><twTotDel>4.321</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_TRDY</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>F3.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.069</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_o</twComp></twPathDel><twPathDel><twSite>F3.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_TRDY</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/OBUFT</twBEL><twBEL>PCI_TRDY</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>6.387</twTotDel><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="496"><twConstOffOut anchorID="497" twDataPathType="twDataPathMaxDelay"><twSlack>0.598</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out</twSrc><twDest BELType="PAD">PCI_TRDY</twDest><twClkDel>4.321</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twClkDest><twDataDel>6.056</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twDataSrc><twDataDest>PCI_TRDY</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_TRDY</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.734</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.825</twRouteDel><twTotDel>4.321</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out</twSrc><twDest BELType='PAD'>PCI_TRDY</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out</twBEL></twPathDel><twPathDel><twSite>F3.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twComp></twPathDel><twPathDel><twSite>F3.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_TRDY</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/OBUFT</twBEL><twBEL>PCI_TRDY</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>6.056</twTotDel><twPctLog>71.3</twPctLog><twPctRoute>28.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;PCI_TRDY&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_TRDY (F3.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="498"><twConstOffOut anchorID="499" twDataPathType="twDataPathMinDelay"><twSlack>5.167</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out</twSrc><twDest BELType="PAD">PCI_TRDY</twDest><twClkDel>1.639</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twClkDest><twDataDel>3.553</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twDataSrc><twDataDest>PCI_TRDY</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_TRDY</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.047</twRouteDel><twTotDel>1.639</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out</twSrc><twDest BELType='PAD'>PCI_TRDY</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out</twBEL></twPathDel><twPathDel><twSite>F3.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_o</twComp></twPathDel><twPathDel><twSite>F3.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_TRDY</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/OBUFT</twBEL><twBEL>PCI_TRDY</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.902</twRouteDel><twTotDel>3.553</twTotDel><twPctLog>74.6</twPctLog><twPctRoute>25.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="500"><twConstOffOut anchorID="501" twDataPathType="twDataPathMinDelay"><twSlack>5.029</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out</twSrc><twDest BELType="PAD">PCI_TRDY</twDest><twClkDel>1.639</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twClkDest><twDataDel>3.415</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twDataSrc><twDataDest>PCI_TRDY</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_TRDY</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.047</twRouteDel><twTotDel>1.639</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out</twSrc><twDest BELType='PAD'>PCI_TRDY</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out</twBEL></twPathDel><twPathDel><twSite>F3.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe</twComp></twPathDel><twPathDel><twSite>F3.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_TRDY</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/OBUFT</twBEL><twBEL>PCI_TRDY</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.764</twRouteDel><twTotDel>3.415</twTotDel><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="502" twConstType="OFFSETINDELAY" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_GNT&quot; OFFSET = IN 10 ns BEFORE COMP &quot;PCLK&quot;;</twConstName><twItemCnt>120</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>120</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.330</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out (SLICE_X1Y87.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="503"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.670</twSlack><twSrc BELType="PAD">PCI_GNT</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twDest><twClkDel>3.636</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twClkDest><twOff>10.000</twOff><twOffSrc>PCI_GNT</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_GNT</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>K7.PAD</twSrcSite><twPathDel><twSite>K7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_GNT</twComp><twBEL>PCI_GNT</twBEL><twBEL>PCI_GNT_IBUF</twBEL><twBEL>ProtoComp551.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">6.687</twDelInfo><twComp>PCI_GNT_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mas_ad_load_feed/ad_load_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">4.335</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_ad_load_out</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twBEL></twPathDel><twLogDel>1.919</twLogDel><twRouteDel>11.022</twRouteDel><twTotDel>12.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.324</twRouteDel><twTotDel>3.636</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out (SLICE_X0Y90.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="505"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.793</twSlack><twSrc BELType="PAD">PCI_GNT</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twDest><twClkDel>3.642</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twClkDest><twOff>10.000</twOff><twOffSrc>PCI_GNT</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_GNT</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>K7.PAD</twSrcSite><twPathDel><twSite>K7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_GNT</twComp><twBEL>PCI_GNT</twBEL><twBEL>PCI_GNT_IBUF</twBEL><twBEL>ProtoComp551.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">6.687</twDelInfo><twComp>PCI_GNT_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mas_ad_load_feed/ad_load_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">4.242</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_ad_load_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>10.929</twRouteDel><twTotDel>12.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.330</twRouteDel><twTotDel>3.642</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out (SLICE_X0Y88.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="507"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.818</twSlack><twSrc BELType="PAD">PCI_GNT</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twDest><twClkDel>3.636</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;0&gt;</twClkDest><twOff>10.000</twOff><twOffSrc>PCI_GNT</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_GNT</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>K7.PAD</twSrcSite><twPathDel><twSite>K7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_GNT</twComp><twBEL>PCI_GNT</twBEL><twBEL>PCI_GNT_IBUF</twBEL><twBEL>ProtoComp551.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">6.687</twDelInfo><twComp>PCI_GNT_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mas_ad_load_feed/ad_load_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y88.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">4.211</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_ad_load_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>10.898</twRouteDel><twTotDel>12.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.324</twRouteDel><twTotDel>3.636</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;PCI_GNT&quot; OFFSET = IN 10 ns BEFORE COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_en_out (SLICE_X1Y89.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="509"><twUnconstOffIn anchorID="510" twDataPathType="twDataPathMinDelay"><twOff>1.158</twOff><twSrc BELType="PAD">PCI_GNT</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_en_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCI_GNT</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_en_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>K7.PAD</twSrcSite><twPathDel><twSite>K7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCI_GNT</twComp><twBEL>PCI_GNT</twBEL><twBEL>PCI_GNT_IBUF</twBEL><twBEL>ProtoComp551.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>PCI_GNT_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_en_slow11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y89.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.402</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_en_slow</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_iob_feed/pci_cbe_en_out1</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_en_out</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>1.987</twRouteDel><twTotDel>2.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.078</twRouteDel><twTotDel>1.758</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out (SLICE_X1Y89.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="511"><twUnconstOffIn anchorID="512" twDataPathType="twDataPathMinDelay"><twOff>1.338</twOff><twSrc BELType="PAD">PCI_GNT</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCI_GNT</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>K7.PAD</twSrcSite><twPathDel><twSite>K7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCI_GNT</twComp><twBEL>PCI_GNT</twBEL><twBEL>PCI_GNT_IBUF</twBEL><twBEL>ProtoComp551.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>PCI_GNT_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_en_slow11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y89.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_en_slow</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_iob_feed/pci_cbe_en_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y89.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_en_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out</twBEL></twPathDel><twLogDel>1.060</twLogDel><twRouteDel>2.011</twRouteDel><twTotDel>3.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.078</twRouteDel><twTotDel>1.758</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out (SLICE_X1Y88.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="513"><twUnconstOffIn anchorID="514" twDataPathType="twDataPathMinDelay"><twOff>1.445</twOff><twSrc BELType="PAD">PCI_GNT</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCI_GNT</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>K7.PAD</twSrcSite><twPathDel><twSite>K7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCI_GNT</twComp><twBEL>PCI_GNT</twBEL><twBEL>PCI_GNT_IBUF</twBEL><twBEL>ProtoComp551.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>PCI_GNT_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_en_slow11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y89.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_en_slow</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_iob_feed/pci_cbe_en_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y88.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_en_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out_rstpot</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out</twBEL></twPathDel><twLogDel>1.060</twLogDel><twRouteDel>2.115</twRouteDel><twTotDel>3.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.075</twRouteDel><twTotDel>1.755</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="515" twConstType="OFFSETINDELAY" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">COMP &quot;PCI_IDSEL&quot; OFFSET = IN 10 ns BEFORE COMP &quot;PCLK&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.348</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out (SLICE_X0Y79.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="516"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>8.652</twSlack><twSrc BELType="PAD">PCI_IDSEL</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out</twDest><twClkDel>3.675</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_idsel_out</twClkDest><twOff>10.000</twOff><twOffSrc>PCI_IDSEL</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_IDSEL</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out</twDest><twLogLvls>1</twLogLvls><twSrcSite>K8.PAD</twSrcSite><twPathDel><twSite>K8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.287</twDelInfo><twComp>PCI_IDSEL</twComp><twBEL>PCI_IDSEL</twBEL><twBEL>PCI_IDSEL_IBUF</twBEL><twBEL>ProtoComp551.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.597</twDelInfo><twComp>PCI_IDSEL_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_idsel_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>3.597</twRouteDel><twTotDel>4.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>3.675</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;PCI_IDSEL&quot; OFFSET = IN 10 ns BEFORE COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out (SLICE_X0Y79.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="518"><twUnconstOffIn anchorID="519" twDataPathType="twDataPathMinDelay"><twOff>0.090</twOff><twSrc BELType="PAD">PCI_IDSEL</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_IDSEL</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out</twDest><twLogLvls>1</twLogLvls><twSrcSite>K8.PAD</twSrcSite><twPathDel><twSite>K8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.115</twDelInfo><twComp>PCI_IDSEL</twComp><twBEL>PCI_IDSEL</twBEL><twBEL>PCI_IDSEL_IBUF</twBEL><twBEL>ProtoComp551.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.400</twDelInfo><twComp>PCI_IDSEL_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.093</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_idsel_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>3.400</twRouteDel><twTotDel>4.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.770</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.861</twRouteDel><twTotDel>4.357</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="520" twConstType="OFFSETINDELAY" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;PCI_AD_GRP&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.333</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_0 (SLICE_X1Y17.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="521"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.667</twSlack><twSrc BELType="PAD">PCI_AD&lt;0&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_0</twDest><twClkDel>3.653</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;3&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_AD&lt;0&gt;</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_AD&lt;0&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>Y2.PAD</twSrcSite><twPathDel><twSite>Y2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.287</twDelInfo><twComp>PCI_AD&lt;0&gt;</twComp><twBEL>PCI_AD&lt;0&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_0_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.91</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y17.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.560</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N31</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y17.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_0</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>3.560</twRouteDel><twTotDel>4.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.341</twRouteDel><twTotDel>3.653</twTotDel><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_2 (SLICE_X1Y17.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="523"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.786</twSlack><twSrc BELType="PAD">PCI_AD&lt;2&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_2</twDest><twClkDel>3.653</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;3&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_AD&lt;2&gt;</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_AD&lt;2&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>W3.PAD</twSrcSite><twPathDel><twSite>W3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.287</twDelInfo><twComp>PCI_AD&lt;2&gt;</twComp><twBEL>PCI_AD&lt;2&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_2_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.93</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y17.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.441</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y17.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_2</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>3.441</twRouteDel><twTotDel>4.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.341</twRouteDel><twTotDel>3.653</twTotDel><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_12 (SLICE_X1Y29.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="525"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.910</twSlack><twSrc BELType="PAD">PCI_AD&lt;12&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_12</twDest><twClkDel>3.652</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;15&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_AD&lt;12&gt;</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_AD&lt;12&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>N6.PAD</twSrcSite><twPathDel><twSite>N6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.287</twDelInfo><twComp>PCI_AD&lt;12&gt;</twComp><twBEL>PCI_AD&lt;12&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_12_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.66</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.316</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y29.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_12</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>3.316</twRouteDel><twTotDel>4.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.340</twRouteDel><twTotDel>3.652</twTotDel><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;PCI_AD_GRP&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_15 (SLICE_X1Y29.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="527"><twUnconstOffIn anchorID="528" twDataPathType="twDataPathMinDelay"><twOff>-1.028</twOff><twSrc BELType="PAD">PCI_AD&lt;15&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_15</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_AD&lt;15&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>M8.PAD</twSrcSite><twPathDel><twSite>M8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.115</twDelInfo><twComp>PCI_AD&lt;15&gt;</twComp><twBEL>PCI_AD&lt;15&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_15_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.73</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y29.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.120</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N16</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y29.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.046</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;15&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_15</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>2.120</twRouteDel><twTotDel>3.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.838</twRouteDel><twTotDel>4.334</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_19 (SLICE_X1Y33.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="529"><twUnconstOffIn anchorID="530" twDataPathType="twDataPathMinDelay"><twOff>-0.886</twOff><twSrc BELType="PAD">PCI_AD&lt;19&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_19</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_AD&lt;19&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>L6.PAD</twSrcSite><twPathDel><twSite>L6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.115</twDelInfo><twComp>PCI_AD&lt;19&gt;</twComp><twBEL>PCI_AD&lt;19&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_19_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.82</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y33.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.262</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N12</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y33.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.046</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;19&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_19</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>2.262</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.838</twRouteDel><twTotDel>4.334</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_17 (SLICE_X1Y33.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="531"><twUnconstOffIn anchorID="532" twDataPathType="twDataPathMinDelay"><twOff>-0.885</twOff><twSrc BELType="PAD">PCI_AD&lt;17&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_17</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_AD&lt;17&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>P4.PAD</twSrcSite><twPathDel><twSite>P4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.115</twDelInfo><twComp>PCI_AD&lt;17&gt;</twComp><twBEL>PCI_AD&lt;17&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_17_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.78</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.263</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N14</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y33.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.046</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out&lt;19&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_17</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>2.263</twRouteDel><twTotDel>3.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.838</twRouteDel><twTotDel>4.334</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="533" twConstType="OFFSETOUTDELAY" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;PCI_AD_GRP&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>11.033</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point PCI_AD&lt;8&gt; (T4.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="534"><twConstOffOut anchorID="535" twDataPathType="twDataPathMaxDelay"><twSlack>-0.033</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/dat_out</twSrc><twDest BELType="PAD">PCI_AD&lt;8&gt;</twDest><twClkDel>4.363</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;10&gt;</twClkDest><twDataDel>6.645</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;10&gt;</twDataSrc><twDataDest>PCI_AD&lt;8&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_AD&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.867</twRouteDel><twTotDel>4.363</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/dat_out</twSrc><twDest BELType='PAD'>PCI_AD&lt;8&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;10&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/dat_out</twBEL></twPathDel><twPathDel><twSite>T4.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.327</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>T4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_AD&lt;8&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_8_IOBUF/OBUFT</twBEL><twBEL>PCI_AD&lt;8&gt;</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>2.327</twRouteDel><twTotDel>6.645</twTotDel><twPctLog>65.0</twPctLog><twPctRoute>35.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="536"><twConstOffOut anchorID="537" twDataPathType="twDataPathMaxDelay"><twSlack>0.608</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/en_out</twSrc><twDest BELType="PAD">PCI_AD&lt;8&gt;</twDest><twClkDel>4.357</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;8&gt;</twClkDest><twDataDel>6.010</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;8&gt;</twDataSrc><twDataDest>PCI_AD&lt;8&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_AD&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.770</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.861</twRouteDel><twTotDel>4.357</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/en_out</twSrc><twDest BELType='PAD'>PCI_AD&lt;8&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;8&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/en_out</twBEL></twPathDel><twPathDel><twSite>T4.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>T4.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_AD&lt;8&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_8_IOBUF/OBUFT</twBEL><twBEL>PCI_AD&lt;8&gt;</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>6.010</twTotDel><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_AD&lt;31&gt; (R1.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="538"><twConstOffOut anchorID="539" twDataPathType="twDataPathMaxDelay"><twSlack>0.006</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/dat_out</twSrc><twDest BELType="PAD">PCI_AD&lt;31&gt;</twDest><twClkDel>4.324</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;29&gt;</twClkDest><twDataDel>6.645</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;29&gt;</twDataSrc><twDataDest>PCI_AD&lt;31&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_AD&lt;31&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.828</twRouteDel><twTotDel>4.324</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/dat_out</twSrc><twDest BELType='PAD'>PCI_AD&lt;31&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;29&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/dat_out</twBEL></twPathDel><twPathDel><twSite>R1.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.327</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>R1.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_AD&lt;31&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_31_IOBUF/OBUFT</twBEL><twBEL>PCI_AD&lt;31&gt;</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>2.327</twRouteDel><twTotDel>6.645</twTotDel><twPctLog>65.0</twPctLog><twPctRoute>35.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="540"><twConstOffOut anchorID="541" twDataPathType="twDataPathMaxDelay"><twSlack>0.601</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out</twSrc><twDest BELType="PAD">PCI_AD&lt;31&gt;</twDest><twClkDel>4.332</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;31&gt;</twClkDest><twDataDel>6.042</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;31&gt;</twDataSrc><twDataDest>PCI_AD&lt;31&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_AD&lt;31&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.836</twRouteDel><twTotDel>4.332</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out</twSrc><twDest BELType='PAD'>PCI_AD&lt;31&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;31&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out</twBEL></twPathDel><twPathDel><twSite>R1.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.770</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>R1.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_AD&lt;31&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_31_IOBUF/OBUFT</twBEL><twBEL>PCI_AD&lt;31&gt;</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>1.770</twRouteDel><twTotDel>6.042</twTotDel><twPctLog>70.7</twPctLog><twPctRoute>29.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_AD&lt;3&gt; (W1.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="542"><twConstOffOut anchorID="543" twDataPathType="twDataPathMaxDelay"><twSlack>0.007</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/dat_out</twSrc><twDest BELType="PAD">PCI_AD&lt;3&gt;</twDest><twClkDel>4.354</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;3&gt;</twClkDest><twDataDel>6.614</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;3&gt;</twDataSrc><twDataDest>PCI_AD&lt;3&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_AD&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.767</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.858</twRouteDel><twTotDel>4.354</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/dat_out</twSrc><twDest BELType='PAD'>PCI_AD&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/dat_out</twBEL></twPathDel><twPathDel><twSite>W1.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.342</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>W1.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_AD&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_3_IOBUF/OBUFT</twBEL><twBEL>PCI_AD&lt;3&gt;</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>2.342</twRouteDel><twTotDel>6.614</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="544"><twConstOffOut anchorID="545" twDataPathType="twDataPathMaxDelay"><twSlack>0.611</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/en_out</twSrc><twDest BELType="PAD">PCI_AD&lt;3&gt;</twDest><twClkDel>4.354</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;3&gt;</twClkDest><twDataDel>6.010</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;3&gt;</twDataSrc><twDataDest>PCI_AD&lt;3&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_AD&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.767</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.858</twRouteDel><twTotDel>4.354</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twClkPath><twDataPath maxSiteLen="13" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/en_out</twSrc><twDest BELType='PAD'>PCI_AD&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y5.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/en_out</twBEL></twPathDel><twPathDel><twSite>W1.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>W1.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_AD&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_3_IOBUF/OBUFT</twBEL><twBEL>PCI_AD&lt;3&gt;</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>6.010</twTotDel><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;PCI_AD_GRP&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_AD&lt;24&gt; (V2.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="546"><twConstOffOut anchorID="547" twDataPathType="twDataPathMinDelay"><twSlack>5.176</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/dat_out</twSrc><twDest BELType="PAD">PCI_AD&lt;24&gt;</twDest><twClkDel>1.643</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;24&gt;</twClkDest><twDataDel>3.558</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;24&gt;</twDataSrc><twDataDest>PCI_AD&lt;24&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_AD&lt;24&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.051</twRouteDel><twTotDel>1.643</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/dat_out</twSrc><twDest BELType='PAD'>PCI_AD&lt;24&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;24&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/dat_out</twBEL></twPathDel><twPathDel><twSite>V2.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>V2.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_AD&lt;24&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_24_IOBUF/OBUFT</twBEL><twBEL>PCI_AD&lt;24&gt;</twBEL></twPathDel><twLogDel>2.649</twLogDel><twRouteDel>0.909</twRouteDel><twTotDel>3.558</twTotDel><twPctLog>74.5</twPctLog><twPctRoute>25.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="548"><twConstOffOut anchorID="549" twDataPathType="twDataPathMinDelay"><twSlack>5.033</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/en_out</twSrc><twDest BELType="PAD">PCI_AD&lt;24&gt;</twDest><twClkDel>1.643</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;25&gt;</twClkDest><twDataDel>3.415</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;25&gt;</twDataSrc><twDataDest>PCI_AD&lt;24&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_AD&lt;24&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.051</twRouteDel><twTotDel>1.643</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/en_out</twSrc><twDest BELType='PAD'>PCI_AD&lt;24&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;25&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/en_out</twBEL></twPathDel><twPathDel><twSite>V2.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>V2.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_AD&lt;24&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_24_IOBUF/OBUFT</twBEL><twBEL>PCI_AD&lt;24&gt;</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.764</twRouteDel><twTotDel>3.415</twTotDel><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_AD&lt;22&gt; (M5.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="550"><twConstOffOut anchorID="551" twDataPathType="twDataPathMinDelay"><twSlack>5.181</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/dat_out</twSrc><twDest BELType="PAD">PCI_AD&lt;22&gt;</twDest><twClkDel>1.646</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;22&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;22&gt;</twDataSrc><twDataDest>PCI_AD&lt;22&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_AD&lt;22&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.054</twRouteDel><twTotDel>1.646</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/dat_out</twSrc><twDest BELType='PAD'>PCI_AD&lt;22&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;22&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/dat_out</twBEL></twPathDel><twPathDel><twSite>M5.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>M5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_AD&lt;22&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_22_IOBUF/OBUFT</twBEL><twBEL>PCI_AD&lt;22&gt;</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.909</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>74.5</twPctLog><twPctRoute>25.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="552"><twConstOffOut anchorID="553" twDataPathType="twDataPathMinDelay"><twSlack>5.036</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/en_out</twSrc><twDest BELType="PAD">PCI_AD&lt;22&gt;</twDest><twClkDel>1.646</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;22&gt;</twClkDest><twDataDel>3.415</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;22&gt;</twDataSrc><twDataDest>PCI_AD&lt;22&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_AD&lt;22&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.054</twRouteDel><twTotDel>1.646</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/en_out</twSrc><twDest BELType='PAD'>PCI_AD&lt;22&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;22&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/en_out</twBEL></twPathDel><twPathDel><twSite>M5.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>M5.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_AD&lt;22&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_22_IOBUF/OBUFT</twBEL><twBEL>PCI_AD&lt;22&gt;</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.764</twRouteDel><twTotDel>3.415</twTotDel><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_AD&lt;29&gt; (T1.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="554"><twConstOffOut anchorID="555" twDataPathType="twDataPathMinDelay"><twSlack>5.275</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/dat_out</twSrc><twDest BELType="PAD">PCI_AD&lt;29&gt;</twDest><twClkDel>1.642</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;29&gt;</twClkDest><twDataDel>3.658</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;29&gt;</twDataSrc><twDataDest>PCI_AD&lt;29&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_AD&lt;29&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.050</twRouteDel><twTotDel>1.642</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/dat_out</twSrc><twDest BELType='PAD'>PCI_AD&lt;29&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;29&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/dat_out</twBEL></twPathDel><twPathDel><twSite>T1.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>T1.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_AD&lt;29&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_29_IOBUF/OBUFT</twBEL><twBEL>PCI_AD&lt;29&gt;</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>1.007</twRouteDel><twTotDel>3.658</twTotDel><twPctLog>72.5</twPctLog><twPctRoute>27.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="556"><twConstOffOut anchorID="557" twDataPathType="twDataPathMinDelay"><twSlack>5.036</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/en_out</twSrc><twDest BELType="PAD">PCI_AD&lt;29&gt;</twDest><twClkDel>1.646</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;29&gt;</twClkDest><twDataDel>3.415</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;29&gt;</twDataSrc><twDataDest>PCI_AD&lt;29&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_AD&lt;29&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.054</twRouteDel><twTotDel>1.646</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/en_out</twSrc><twDest BELType='PAD'>PCI_AD&lt;29&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;29&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/en_out</twBEL></twPathDel><twPathDel><twSite>T1.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>T1.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_AD&lt;29&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_29_IOBUF/OBUFT</twBEL><twBEL>PCI_AD&lt;29&gt;</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.764</twRouteDel><twTotDel>3.415</twTotDel><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="558" twConstType="OFFSETINDELAY" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;PCI_CBE_GRP&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;</twConstName><twItemCnt>16</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.954</twMinOff></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1 (SLICE_X0Y64.A5), 3 paths
</twPathRptBanner><twPathRpt anchorID="559"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>3.046</twSlack><twSrc BELType="PAD">PCI_CBE&lt;0&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1</twDest><twClkDel>3.677</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out&lt;2&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_CBE&lt;0&gt;</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_CBE&lt;0&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>D2.PAD</twSrcSite><twPathDel><twSite>D2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_CBE&lt;0&gt;</twComp><twBEL>PCI_CBE&lt;0&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_0_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.86</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.913</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.289</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/rdy_in_bckp_trdy_in_AND_339_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.196</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/rdy_in_bckp_trdy_in_AND_339_o</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1</twBEL></twPathDel><twLogDel>2.208</twLogDel><twRouteDel>5.398</twRouteDel><twTotDel>7.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.677</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="561"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>3.258</twSlack><twSrc BELType="PAD">PCI_CBE&lt;1&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1</twDest><twClkDel>3.677</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out&lt;2&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_CBE&lt;1&gt;</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_CBE&lt;1&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>D1.PAD</twSrcSite><twPathDel><twSite>D1.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_CBE&lt;1&gt;</twComp><twBEL>PCI_CBE&lt;1&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_1_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.87</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.432</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N34</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.636</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/rdy_in_bckp_trdy_in_AND_339_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.196</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/rdy_in_bckp_trdy_in_AND_339_o</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1</twBEL></twPathDel><twLogDel>2.130</twLogDel><twRouteDel>5.264</twRouteDel><twTotDel>7.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.677</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="563"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>3.923</twSlack><twSrc BELType="PAD">PCI_CBE&lt;2&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1</twDest><twClkDel>3.677</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out&lt;2&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_CBE&lt;2&gt;</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_CBE&lt;2&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>C3.PAD</twSrcSite><twPathDel><twSite>C3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_CBE&lt;2&gt;</twComp><twBEL>PCI_CBE&lt;2&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.88</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.660</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N33</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe31</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/rdy_in_bckp_trdy_in_AND_339_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.196</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/rdy_in_bckp_trdy_in_AND_339_o</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1</twBEL></twPathDel><twLogDel>2.208</twLogDel><twRouteDel>4.521</twRouteDel><twTotDel>6.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.677</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out (SLICE_X0Y101.DX), 4 paths
</twPathRptBanner><twPathRpt anchorID="565"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>3.206</twSlack><twSrc BELType="PAD">PCI_CBE&lt;0&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twDest><twClkDel>3.629</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_CBE&lt;0&gt;</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_CBE&lt;0&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>D2.PAD</twSrcSite><twPathDel><twSite>D2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_CBE&lt;0&gt;</twComp><twBEL>PCI_CBE&lt;0&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_0_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.86</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.913</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.097</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twBEL></twPathDel><twLogDel>2.232</twLogDel><twRouteDel>5.166</twRouteDel><twTotDel>7.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.317</twRouteDel><twTotDel>3.629</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="567"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>3.621</twSlack><twSrc BELType="PAD">PCI_CBE&lt;2&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twDest><twClkDel>3.629</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_CBE&lt;2&gt;</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_CBE&lt;2&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>C3.PAD</twSrcSite><twPathDel><twSite>C3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_CBE&lt;2&gt;</twComp><twBEL>PCI_CBE&lt;2&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.88</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.660</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N33</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe31</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y93.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.097</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twBEL></twPathDel><twLogDel>1.973</twLogDel><twRouteDel>5.010</twRouteDel><twTotDel>6.983</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.317</twRouteDel><twTotDel>3.629</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="569"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>3.774</twSlack><twSrc BELType="PAD">PCI_CBE&lt;3&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twDest><twClkDel>3.629</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_CBE&lt;3&gt;</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_CBE&lt;3&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>C1.PAD</twSrcSite><twPathDel><twSite>C1.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_CBE&lt;3&gt;</twComp><twBEL>PCI_CBE&lt;3&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_3_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.89</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.947</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N32</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe41</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.097</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>4.935</twRouteDel><twTotDel>6.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.317</twRouteDel><twTotDel>3.629</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out (SLICE_X0Y100.CX), 4 paths
</twPathRptBanner><twPathRpt anchorID="571"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>3.392</twSlack><twSrc BELType="PAD">PCI_CBE&lt;0&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out</twDest><twClkDel>3.632</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_CBE&lt;0&gt;</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_CBE&lt;0&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out</twDest><twLogLvls>4</twLogLvls><twSrcSite>D2.PAD</twSrcSite><twPathDel><twSite>D2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_CBE&lt;0&gt;</twComp><twBEL>PCI_CBE&lt;0&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_0_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.86</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.913</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.914</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out</twBEL></twPathDel><twLogDel>2.232</twLogDel><twRouteDel>4.983</twRouteDel><twTotDel>7.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.320</twRouteDel><twTotDel>3.632</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="573"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>3.807</twSlack><twSrc BELType="PAD">PCI_CBE&lt;2&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out</twDest><twClkDel>3.632</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_CBE&lt;2&gt;</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_CBE&lt;2&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>C3.PAD</twSrcSite><twPathDel><twSite>C3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_CBE&lt;2&gt;</twComp><twBEL>PCI_CBE&lt;2&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.88</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.660</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N33</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe31</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y93.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.914</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out</twBEL></twPathDel><twLogDel>1.973</twLogDel><twRouteDel>4.827</twRouteDel><twTotDel>6.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.320</twRouteDel><twTotDel>3.632</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="575"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>3.960</twSlack><twSrc BELType="PAD">PCI_CBE&lt;3&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out</twDest><twClkDel>3.632</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twClkDest><twOff>7.000</twOff><twOffSrc>PCI_CBE&lt;3&gt;</twOffSrc><twOffDest>PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_CBE&lt;3&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>C1.PAD</twSrcSite><twPathDel><twSite>C1.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCI_CBE&lt;3&gt;</twComp><twBEL>PCI_CBE&lt;3&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_3_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.89</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.947</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N32</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe41</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.914</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>4.752</twRouteDel><twTotDel>6.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.320</twRouteDel><twTotDel>3.632</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;PCI_CBE_GRP&quot; OFFSET = IN 7 ns BEFORE COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_1 (SLICE_X1Y86.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="577"><twUnconstOffIn anchorID="578" twDataPathType="twDataPathMinDelay"><twOff>-0.590</twOff><twSrc BELType="PAD">PCI_CBE&lt;1&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_1</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_CBE&lt;1&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>D1.PAD</twSrcSite><twPathDel><twSite>D1.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.115</twDelInfo><twComp>PCI_CBE&lt;1&gt;</twComp><twBEL>PCI_CBE&lt;1&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_1_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.87</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.301</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N34</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe21</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_1</twBEL></twPathDel><twLogDel>1.405</twLogDel><twRouteDel>2.301</twRouteDel><twTotDel>3.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.734</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.825</twRouteDel><twTotDel>4.321</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_3 (SLICE_X1Y86.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="579"><twUnconstOffIn anchorID="580" twDataPathType="twDataPathMinDelay"><twOff>-0.106</twOff><twSrc BELType="PAD">PCI_CBE&lt;3&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_3</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_CBE&lt;3&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>C1.PAD</twSrcSite><twPathDel><twSite>C1.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.115</twDelInfo><twComp>PCI_CBE&lt;3&gt;</twComp><twBEL>PCI_CBE&lt;3&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_3_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.89</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.785</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N32</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe41</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_3</twBEL></twPathDel><twLogDel>1.405</twLogDel><twRouteDel>2.785</twRouteDel><twTotDel>4.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.734</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.825</twRouteDel><twTotDel>4.321</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_2 (SLICE_X1Y86.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="581"><twUnconstOffIn anchorID="582" twDataPathType="twDataPathMinDelay"><twOff>0.165</twOff><twSrc BELType="PAD">PCI_CBE&lt;2&gt;</twSrc><twDest BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_2</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCI_CBE&lt;2&gt;</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>C3.PAD</twSrcSite><twPathDel><twSite>C3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>PCI_CBE&lt;2&gt;</twComp><twBEL>PCI_CBE&lt;2&gt;</twBEL><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/IBUF</twBEL><twBEL>ProtoComp549.IMUX.88</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/N33</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y86.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe31</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.046</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_2</twBEL></twPathDel><twLogDel>1.478</twLogDel><twRouteDel>2.983</twRouteDel><twTotDel>4.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.734</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.825</twRouteDel><twTotDel>4.321</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="583" twConstType="OFFSETOUTDELAY" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;PCI_CBE_GRP&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.908</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_CBE&lt;1&gt; (D1.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="584"><twConstOffOut anchorID="585" twDataPathType="twDataPathMaxDelay"><twSlack>0.092</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twSrc><twDest BELType="PAD">PCI_CBE&lt;1&gt;</twDest><twClkDel>4.318</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twClkDest><twDataDel>6.565</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twDataSrc><twDataDest>PCI_CBE&lt;1&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_CBE&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.822</twRouteDel><twTotDel>4.318</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twSrc><twDest BELType='PAD'>PCI_CBE&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twBEL></twPathDel><twPathDel><twSite>D1.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.293</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>D1.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_CBE&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_1_IOBUF/OBUFT</twBEL><twBEL>PCI_CBE&lt;1&gt;</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>2.293</twRouteDel><twTotDel>6.565</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="586"><twConstOffOut anchorID="587" twDataPathType="twDataPathMaxDelay"><twSlack>0.647</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out</twSrc><twDest BELType="PAD">PCI_CBE&lt;1&gt;</twDest><twClkDel>4.318</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_en_out</twClkDest><twDataDel>6.010</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_en_out</twDataSrc><twDataDest>PCI_CBE&lt;1&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_CBE&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.822</twRouteDel><twTotDel>4.318</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out</twSrc><twDest BELType='PAD'>PCI_CBE&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out</twBEL></twPathDel><twPathDel><twSite>D1.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>D1.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_CBE&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_1_IOBUF/OBUFT</twBEL><twBEL>PCI_CBE&lt;1&gt;</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>6.010</twTotDel><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_CBE&lt;2&gt; (C3.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="588"><twConstOffOut anchorID="589" twDataPathType="twDataPathMaxDelay"><twSlack>0.098</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out</twSrc><twDest BELType="PAD">PCI_CBE&lt;2&gt;</twDest><twClkDel>4.324</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o&lt;2&gt;</twClkDest><twDataDel>6.553</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o&lt;2&gt;</twDataSrc><twDataDest>PCI_CBE&lt;2&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_CBE&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.828</twRouteDel><twTotDel>4.324</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out</twSrc><twDest BELType='PAD'>PCI_CBE&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out</twBEL></twPathDel><twPathDel><twSite>C3.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.281</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>C3.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_CBE&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/OBUFT</twBEL><twBEL>PCI_CBE&lt;2&gt;</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>2.281</twRouteDel><twTotDel>6.553</twTotDel><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="590"><twConstOffOut anchorID="591" twDataPathType="twDataPathMaxDelay"><twSlack>0.595</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out</twSrc><twDest BELType="PAD">PCI_CBE&lt;2&gt;</twDest><twClkDel>4.324</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twClkDest><twDataDel>6.056</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twDataSrc><twDataDest>PCI_CBE&lt;2&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_CBE&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.828</twRouteDel><twTotDel>4.324</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out</twSrc><twDest BELType='PAD'>PCI_CBE&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out</twBEL></twPathDel><twPathDel><twSite>C3.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>C3.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_CBE&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/OBUFT</twBEL><twBEL>PCI_CBE&lt;2&gt;</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>6.056</twTotDel><twPctLog>71.3</twPctLog><twPctRoute>28.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_CBE&lt;3&gt; (C1.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="592"><twConstOffOut anchorID="593" twDataPathType="twDataPathMaxDelay"><twSlack>0.257</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twSrc><twDest BELType="PAD">PCI_CBE&lt;3&gt;</twDest><twClkDel>4.324</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twClkDest><twDataDel>6.394</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twDataSrc><twDataDest>PCI_CBE&lt;3&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_CBE&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.828</twRouteDel><twTotDel>4.324</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twSrc><twDest BELType='PAD'>PCI_CBE&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out</twBEL></twPathDel><twPathDel><twSite>C1.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.076</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>C1.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_CBE&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_3_IOBUF/OBUFT</twBEL><twBEL>PCI_CBE&lt;3&gt;</twBEL></twPathDel><twLogDel>4.318</twLogDel><twRouteDel>2.076</twRouteDel><twTotDel>6.394</twTotDel><twPctLog>67.5</twPctLog><twPctRoute>32.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="594"><twConstOffOut anchorID="595" twDataPathType="twDataPathMaxDelay"><twSlack>0.407</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out</twSrc><twDest BELType="PAD">PCI_CBE&lt;3&gt;</twDest><twClkDel>4.321</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_en_out</twClkDest><twDataDel>6.247</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_en_out</twDataSrc><twDataDest>PCI_CBE&lt;3&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_CBE&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">1.734</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>2.825</twRouteDel><twTotDel>4.321</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out</twSrc><twDest BELType='PAD'>PCI_CBE&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out</twBEL></twPathDel><twPathDel><twSite>C1.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.975</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>C1.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>PCI_CBE&lt;3&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_3_IOBUF/OBUFT</twBEL><twBEL>PCI_CBE&lt;3&gt;</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>1.975</twRouteDel><twTotDel>6.247</twTotDel><twPctLog>68.4</twPctLog><twPctRoute>31.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;PCI_CBE_GRP&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_CBE&lt;1&gt; (D1.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="596"><twConstOffOut anchorID="597" twDataPathType="twDataPathMinDelay"><twSlack>5.300</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twSrc><twDest BELType="PAD">PCI_CBE&lt;1&gt;</twDest><twClkDel>1.636</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twClkDest><twDataDel>3.689</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twDataSrc><twDataDest>PCI_CBE&lt;1&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_CBE&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.044</twRouteDel><twTotDel>1.636</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twSrc><twDest BELType='PAD'>PCI_CBE&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out</twBEL></twPathDel><twPathDel><twSite>D1.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>D1.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_CBE&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_1_IOBUF/OBUFT</twBEL><twBEL>PCI_CBE&lt;1&gt;</twBEL></twPathDel><twLogDel>2.649</twLogDel><twRouteDel>1.040</twRouteDel><twTotDel>3.689</twTotDel><twPctLog>71.8</twPctLog><twPctRoute>28.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="598"><twConstOffOut anchorID="599" twDataPathType="twDataPathMinDelay"><twSlack>5.024</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out</twSrc><twDest BELType="PAD">PCI_CBE&lt;1&gt;</twDest><twClkDel>1.636</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_en_out</twClkDest><twDataDel>3.413</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_en_out</twDataSrc><twDataDest>PCI_CBE&lt;1&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_CBE&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.044</twRouteDel><twTotDel>1.636</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out</twSrc><twDest BELType='PAD'>PCI_CBE&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_en_out</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out</twBEL></twPathDel><twPathDel><twSite>D1.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>D1.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_CBE&lt;1&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_1_IOBUF/OBUFT</twBEL><twBEL>PCI_CBE&lt;1&gt;</twBEL></twPathDel><twLogDel>2.649</twLogDel><twRouteDel>0.764</twRouteDel><twTotDel>3.413</twTotDel><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_CBE&lt;2&gt; (C3.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="600"><twConstOffOut anchorID="601" twDataPathType="twDataPathMinDelay"><twSlack>5.304</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out</twSrc><twDest BELType="PAD">PCI_CBE&lt;2&gt;</twDest><twClkDel>1.642</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o&lt;2&gt;</twClkDest><twDataDel>3.687</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o&lt;2&gt;</twDataSrc><twDataDest>PCI_CBE&lt;2&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_CBE&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.050</twRouteDel><twTotDel>1.642</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out</twSrc><twDest BELType='PAD'>PCI_CBE&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out</twBEL></twPathDel><twPathDel><twSite>C3.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>C3.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_CBE&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/OBUFT</twBEL><twBEL>PCI_CBE&lt;2&gt;</twBEL></twPathDel><twLogDel>2.649</twLogDel><twRouteDel>1.038</twRouteDel><twTotDel>3.687</twTotDel><twPctLog>71.8</twPctLog><twPctRoute>28.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="602"><twConstOffOut anchorID="603" twDataPathType="twDataPathMinDelay"><twSlack>5.032</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out</twSrc><twDest BELType="PAD">PCI_CBE&lt;2&gt;</twDest><twClkDel>1.642</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twClkDest><twDataDel>3.415</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twDataSrc><twDataDest>PCI_CBE&lt;2&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_CBE&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.050</twRouteDel><twTotDel>1.642</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out</twSrc><twDest BELType='PAD'>PCI_CBE&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out</twBEL></twPathDel><twPathDel><twSite>C3.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>C3.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_CBE&lt;2&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/OBUFT</twBEL><twBEL>PCI_CBE&lt;2&gt;</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.764</twRouteDel><twTotDel>3.415</twTotDel><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PCI_CBE&lt;0&gt; (D2.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="604"><twConstOffOut anchorID="605" twDataPathType="twDataPathMinDelay"><twSlack>5.171</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twSrc><twDest BELType="PAD">PCI_CBE&lt;0&gt;</twDest><twClkDel>1.636</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;0&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;0&gt;</twDataSrc><twDataDest>PCI_CBE&lt;0&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_CBE&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.044</twRouteDel><twTotDel>1.636</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twSrc><twDest BELType='PAD'>PCI_CBE&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out</twBEL></twPathDel><twPathDel><twSite>D2.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>D2.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_CBE&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_0_IOBUF/OBUFT</twBEL><twBEL>PCI_CBE&lt;0&gt;</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.909</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>74.5</twPctLog><twPctRoute>25.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="606"><twConstOffOut anchorID="607" twDataPathType="twDataPathMinDelay"><twSlack>5.060</twSlack><twSrc BELType="FF">u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/en_out</twSrc><twDest BELType="PAD">PCI_CBE&lt;0&gt;</twDest><twClkDel>1.636</twClkDel><twClkSrc>PCLK</twClkSrc><twClkDest>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;0&gt;</twClkDest><twDataDel>3.449</twDataDel><twDataSrc>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;0&gt;</twDataSrc><twDataDest>PCI_CBE&lt;0&gt;</twDataDest><twOff>11.000</twOff><twOffSrc>PCLK</twOffSrc><twOffDest>PCI_CBE&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PCLK</twSrc><twDest BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/en_out</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PCLK</twComp><twBEL>PCLK</twBEL><twBEL>u_clk_gen_top/u_clk_gen/clkin1_buf</twBEL><twBEL>ProtoComp551.IMUX.4</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twComp><twBEL>u_clk_gen_top/u_clk_gen/clkin1_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>368</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>PCI_CLK</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.044</twRouteDel><twTotDel>1.636</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/en_out</twSrc><twDest BELType='PAD'>PCI_CBE&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PCI_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/en_out</twBEL></twPathDel><twPathDel><twSite>D2.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>D2.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>PCI_CBE&lt;0&gt;</twComp><twBEL>u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_0_IOBUF/OBUFT</twBEL><twBEL>PCI_CBE&lt;0&gt;</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>0.798</twRouteDel><twTotDel>3.449</twTotDel><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="5" anchorID="608"><twConstRollup name="TS_J_CLK" fullName="TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;" type="origin" depth="0" requirement="30.000" prefType="period" actual="12.931" actualRollup="5.268" errors="0" errorRollup="0" items="16413" itemsRollup="72"/><twConstRollup name="TS_TO_u_DMA_INTERFACEu_debugu_ila_wb_engineU0I_NO_DU_ILAU_STATU_DIRTY_LDC" fullName="TS_TO_u_DMA_INTERFACEu_debugu_ila_wb_engineU0I_NO_DU_ILAU_STATU_DIRTY_LDC =         MAXDELAY TO TIMEGRP         &quot;TO_u_DMA_INTERFACEu_debugu_ila_wb_engineU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;         TS_J_CLK DATAPATHONLY;" type="child" depth="1" requirement="30.000" prefType="maxdelay" actual="5.268" actualRollup="N/A" errors="0" errorRollup="0" items="12" itemsRollup="0"/><twConstRollup name="TS_TO_u_DMA_INTERFACEu_debugu_ila_wb_slaveU0I_NO_DU_ILAU_STATU_DIRTY_LDC" fullName="TS_TO_u_DMA_INTERFACEu_debugu_ila_wb_slaveU0I_NO_DU_ILAU_STATU_DIRTY_LDC =         MAXDELAY TO TIMEGRP         &quot;TO_u_DMA_INTERFACEu_debugu_ila_wb_slaveU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;         TS_J_CLK DATAPATHONLY;" type="child" depth="1" requirement="30.000" prefType="maxdelay" actual="4.354" actualRollup="N/A" errors="0" errorRollup="0" items="12" itemsRollup="0"/><twConstRollup name="TS_TO_u_slave_debug_Bu_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC" fullName="TS_TO_u_slave_debug_Bu_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC =         MAXDELAY TO TIMEGRP         &quot;TO_u_slave_debug_Bu_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;         TS_J_CLK DATAPATHONLY;" type="child" depth="1" requirement="30.000" prefType="maxdelay" actual="4.393" actualRollup="N/A" errors="0" errorRollup="0" items="12" itemsRollup="0"/><twConstRollup name="TS_TO_u_slave_debug_Au_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC" fullName="TS_TO_u_slave_debug_Au_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC =         MAXDELAY TO TIMEGRP         &quot;TO_u_slave_debug_Au_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;         TS_J_CLK DATAPATHONLY;" type="child" depth="1" requirement="30.000" prefType="maxdelay" actual="5.048" actualRollup="N/A" errors="0" errorRollup="0" items="12" itemsRollup="0"/><twConstRollup name="TS_TO_down_fifo_bus_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC" fullName="TS_TO_down_fifo_bus_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY         TO TIMEGRP         &quot;TO_down_fifo_bus_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;         TS_J_CLK DATAPATHONLY;" type="child" depth="1" requirement="30.000" prefType="maxdelay" actual="5.202" actualRollup="N/A" errors="0" errorRollup="0" items="12" itemsRollup="0"/><twConstRollup name="TS_TO_down_fifo_dma_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC" fullName="TS_TO_down_fifo_dma_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY         TO TIMEGRP         &quot;TO_down_fifo_dma_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC&quot;         TS_J_CLK DATAPATHONLY;" type="child" depth="1" requirement="30.000" prefType="maxdelay" actual="4.521" actualRollup="N/A" errors="0" errorRollup="0" items="12" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="6" anchorID="609"><twConstRollup name="TS_PCLK" fullName="TS_PCLK = PERIOD TIMEGRP &quot;PCLK&quot; 30 ns HIGH 50%;" type="origin" depth="0" requirement="30.000" prefType="period" actual="16.982" actualRollup="24.306" errors="0" errorRollup="0" items="72471" itemsRollup="444784"/><twConstRollup name="TS_u_clk_gen_top_u_clk_gen_clk2x" fullName="TS_u_clk_gen_top_u_clk_gen_clk2x = PERIOD TIMEGRP         &quot;u_clk_gen_top_u_clk_gen_clk2x&quot; TS_PCLK / 2 HIGH 50%;" type="child" depth="1" requirement="15.000" prefType="period" actual="12.153" actualRollup="N/A" errors="0" errorRollup="0" items="14587" itemsRollup="0"/><twConstRollup name="TS_u_clk_gen_top_u_clk_gen_clk0" fullName="TS_u_clk_gen_top_u_clk_gen_clk0 = PERIOD TIMEGRP         &quot;u_clk_gen_top_u_clk_gen_clk0&quot; TS_PCLK HIGH 50%;" type="child" depth="1" requirement="30.000" prefType="period" actual="21.929" actualRollup="N/A" errors="0" errorRollup="0" items="430197" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="610">8</twUnmetConstCnt><twDataSheet anchorID="611" twNameLen="17"><twSUH2ClkList anchorID="612" twDestWidth="16" twPhaseWidth="9"><twDest>PCLK</twDest><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;0&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.640</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.268</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;1&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.570</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.239</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;2&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.701</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;3&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.300</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;4&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.641</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.269</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;5&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.571</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;6&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.701</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;7&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.300</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;8&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.641</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.269</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;9&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.571</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;10&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.701</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;11&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.300</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;12&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.641</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.269</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;13&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.571</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;14&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.701</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;15&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.300</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;16&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.641</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.269</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;17&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.571</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;18&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.701</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;19&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.300</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;20&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.641</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.269</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;21&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.571</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;22&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.701</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;23&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.300</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;24&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.641</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.269</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;25&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.571</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;26&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.328</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;27&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.630</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.299</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;28&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.640</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.268</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;29&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.570</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.239</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;30&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.701</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_A&lt;31&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.300</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;0&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.304</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;1&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.606</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.275</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;2&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.306</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;3&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.608</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.277</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;4&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.783</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;5&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.613</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.282</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;6&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.801</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;7&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.300</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;8&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.793</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.321</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;9&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.623</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.292</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;10&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.788</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.316</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;11&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.618</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.287</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;12&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.790</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.318</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;13&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.620</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.289</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;14&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.793</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.321</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;15&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.623</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.292</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;16&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.798</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.326</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;17&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.628</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.297</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;18&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.331</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;19&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.633</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.302</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;20&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.331</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;21&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.633</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.302</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;22&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.801</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;23&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.300</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;24&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.798</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.326</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;25&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.628</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.297</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;26&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.796</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.324</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;27&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.626</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.295</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;28&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.305</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;29&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.607</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.276</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;30&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.775</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.303</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD_B&lt;31&gt;</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.605</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.274</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_M_RDY_PAD_A</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.569</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.238</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_M_RDY_PAD_B</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.770</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.298</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_STB_PAD_A</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.570</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.239</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_STB_PAD_B</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.597</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.266</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_WE_PAD_A</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.640</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.268</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_WE_PAD_B</twSrc><twSUHTime twInternalClk ="WB_CLK_2x" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.767</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.295</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;0&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.333</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.167</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;1&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.083</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.071</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;2&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.214</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;3&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.919</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.226</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;4&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.917</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.226</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;5&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.931</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.211</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;6&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.028</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.122</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;7&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.919</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.225</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;8&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.054</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.237</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;9&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.911</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.372</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;10&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.809</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.468</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;11&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.617</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.651</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;12&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.090</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.064</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;13&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.905</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.239</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;14&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.346</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.766</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;15&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.114</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.078</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;16&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.187</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.917</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;17&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.189</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.935</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;18&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.342</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.771</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;19&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.189</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.936</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;20&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.375</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.748</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;21&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.282</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.847</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;22&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.433</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.693</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;23&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.243</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.884</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;24&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.385</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.729</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;25&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.368</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.746</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;26&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.391</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.722</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;27&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.887</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;28&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.191</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.913</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;29&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.193</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.931</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;30&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.565</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.559</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_AD&lt;31&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.210</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.903</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_CBE&lt;0&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.954</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.542</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_CBE&lt;1&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.742</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.640</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_CBE&lt;2&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.379</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.115</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_CBE&lt;3&gt;</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.226</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.156</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_DEVSEL</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.633</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_FRAME</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.859</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.015</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_GNT</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.330</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.108</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_IDSEL</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.348</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.040</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_IRDY</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.301</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.209</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_PAR</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.170</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.087</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_PERR</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.014</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.273</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_STOP</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.385</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PCI_TRDY</twSrc><twSUHTime twInternalClk ="PCI_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.704</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.893</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="613" twDestWidth="17" twPhaseWidth="9"><twSrc>PCLK</twSrc><twClk2Out  twOutPad = "BUS_ABORT_PAD_A" twMinTime = "2.557" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_ABORT_PAD_B" twMinTime = "2.394" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.546" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_ACK_PAD_A" twMinTime = "2.507" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.659" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_ACK_PAD_B" twMinTime = "2.394" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.546" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;0&gt;" twMinTime = "2.449" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;1&gt;" twMinTime = "2.449" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;2&gt;" twMinTime = "2.398" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;3&gt;" twMinTime = "2.398" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;4&gt;" twMinTime = "2.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;5&gt;" twMinTime = "2.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;6&gt;" twMinTime = "2.398" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;7&gt;" twMinTime = "2.398" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;8&gt;" twMinTime = "2.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;9&gt;" twMinTime = "2.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;10&gt;" twMinTime = "2.397" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;11&gt;" twMinTime = "2.397" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;12&gt;" twMinTime = "2.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;13&gt;" twMinTime = "2.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;14&gt;" twMinTime = "2.397" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;15&gt;" twMinTime = "2.397" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;16&gt;" twMinTime = "2.447" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.707" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;17&gt;" twMinTime = "2.447" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.707" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;18&gt;" twMinTime = "2.397" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;19&gt;" twMinTime = "2.397" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;20&gt;" twMinTime = "2.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;21&gt;" twMinTime = "2.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;22&gt;" twMinTime = "2.397" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;23&gt;" twMinTime = "2.397" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;24&gt;" twMinTime = "2.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;25&gt;" twMinTime = "2.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;26&gt;" twMinTime = "2.399" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.659" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;27&gt;" twMinTime = "2.399" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.659" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;28&gt;" twMinTime = "2.449" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;29&gt;" twMinTime = "2.449" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;30&gt;" twMinTime = "2.398" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_A&lt;31&gt;" twMinTime = "2.398" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;0&gt;" twMinTime = "2.282" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.542" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;1&gt;" twMinTime = "2.282" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.542" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;2&gt;" twMinTime = "2.281" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.541" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;3&gt;" twMinTime = "2.281" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.541" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;4&gt;" twMinTime = "2.276" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.536" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;5&gt;" twMinTime = "2.276" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.536" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;6&gt;" twMinTime = "2.258" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.518" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;7&gt;" twMinTime = "2.258" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.518" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;8&gt;" twMinTime = "2.265" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.525" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;9&gt;" twMinTime = "2.265" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.525" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;10&gt;" twMinTime = "2.270" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.530" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;11&gt;" twMinTime = "2.270" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.530" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;12&gt;" twMinTime = "2.269" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.529" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;13&gt;" twMinTime = "2.269" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.529" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;14&gt;" twMinTime = "2.265" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.525" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;15&gt;" twMinTime = "2.265" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.525" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;16&gt;" twMinTime = "2.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.520" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;17&gt;" twMinTime = "2.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.520" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;18&gt;" twMinTime = "2.255" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;19&gt;" twMinTime = "2.255" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;20&gt;" twMinTime = "2.255" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;21&gt;" twMinTime = "2.255" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;22&gt;" twMinTime = "2.258" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.518" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;23&gt;" twMinTime = "2.258" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.518" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;24&gt;" twMinTime = "2.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.520" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;25&gt;" twMinTime = "2.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.520" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;26&gt;" twMinTime = "2.263" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.523" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;27&gt;" twMinTime = "2.263" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.523" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;28&gt;" twMinTime = "2.281" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.541" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;29&gt;" twMinTime = "2.281" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.541" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;30&gt;" twMinTime = "2.284" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.544" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD_B&lt;31&gt;" twMinTime = "2.284" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.544" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_REQ_R_1_PAD_A" twMinTime = "2.484" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.636" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_REQ_R_1_PAD_B" twMinTime = "2.374" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.526" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_REQ_R_2_PAD_A" twMinTime = "2.484" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.636" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_REQ_R_2_PAD_B" twMinTime = "2.374" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.526" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_REQ_W_1_PAD_A" twMinTime = "2.534" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.686" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_REQ_W_1_PAD_B" twMinTime = "2.376" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.528" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_REQ_W_2_PAD_A" twMinTime = "2.534" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.686" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_REQ_W_2_PAD_B" twMinTime = "2.376" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.528" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_S_RDY_PAD_A" twMinTime = "2.482" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.634" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_S_RDY_PAD_B" twMinTime = "2.376" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.528" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "CLOCK_PAD_A" twMinTime = "2.568" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.715" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "CLOCK_PAD_A" twMinTime = "2.503" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "5.654" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WB_CLK_2x" twClkPhase="7.500" ></twClk2Out><twClk2Out  twOutPad = "CLOCK_PAD_B" twMinTime = "2.482" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.629" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="WB_CLK_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "CLOCK_PAD_B" twMinTime = "2.416" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "5.567" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WB_CLK_2x" twClkPhase="7.500" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;0&gt;" twMinTime = "5.163" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.732" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;1&gt;" twMinTime = "5.231" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;2&gt;" twMinTime = "5.062" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.983" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;3&gt;" twMinTime = "5.060" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.993" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;4&gt;" twMinTime = "5.189" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;5&gt;" twMinTime = "5.057" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.779" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;6&gt;" twMinTime = "5.060" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.991" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;7&gt;" twMinTime = "5.089" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.985" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;8&gt;" twMinTime = "5.063" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.033" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;9&gt;" twMinTime = "5.100" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.730" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;10&gt;" twMinTime = "5.069" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.966" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;11&gt;" twMinTime = "5.096" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.736" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;12&gt;" twMinTime = "5.043" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.754" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;13&gt;" twMinTime = "5.139" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.786" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;14&gt;" twMinTime = "5.042" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.753" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;15&gt;" twMinTime = "5.070" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.935" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;16&gt;" twMinTime = "5.042" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.753" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;17&gt;" twMinTime = "5.084" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.939" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;18&gt;" twMinTime = "5.040" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.750" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;19&gt;" twMinTime = "5.073" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.781" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;20&gt;" twMinTime = "5.065" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.884" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;21&gt;" twMinTime = "5.194" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.935" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;22&gt;" twMinTime = "5.036" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.747" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;23&gt;" twMinTime = "5.060" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.933" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;24&gt;" twMinTime = "5.033" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.698" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;25&gt;" twMinTime = "5.131" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.931" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;26&gt;" twMinTime = "5.061" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.740" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;27&gt;" twMinTime = "5.056" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.991" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;28&gt;" twMinTime = "5.078" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.747" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;29&gt;" twMinTime = "5.036" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.927" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;30&gt;" twMinTime = "5.041" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.752" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_AD&lt;31&gt;" twMinTime = "5.065" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.994" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_CBE&lt;0&gt;" twMinTime = "5.060" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.737" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_CBE&lt;1&gt;" twMinTime = "5.024" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.908" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_CBE&lt;2&gt;" twMinTime = "5.032" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.902" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_CBE&lt;3&gt;" twMinTime = "5.177" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.743" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_DEVSEL" twMinTime = "5.036" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.740" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_FRAME" twMinTime = "5.061" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.701" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_INTA" twMinTime = "5.052" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.430" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_IRDY" twMinTime = "5.094" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.730" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_PAR" twMinTime = "5.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.723" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_PERR" twMinTime = "5.020" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.726" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_REQ" twMinTime = "5.196" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.091" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_SERR" twMinTime = "5.417" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.192" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_STOP" twMinTime = "5.026" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.748" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PCI_TRDY" twMinTime = "5.029" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.733" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="PCI_CLK" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="614" twDestWidth="4"><twDest>PCLK</twDest><twClk2SU><twSrc>PCLK</twSrc><twRiseRise>21.929</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="615" twDestWidth="8" twMinSlack="0.570" twMaxSlack="0.570" twRelSkew="0.000" ><twConstName>COMP &quot;PCI_INTA&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "PCI_INTA" twSlack = "10.430" twMaxDelayCrnr="f" twMinDelay = "5.052" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="616" twDestWidth="7" twMinSlack="0.909" twMaxSlack="0.909" twRelSkew="0.000" ><twConstName>COMP &quot;PCI_REQ&quot; OFFSET = OUT 12 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "PCI_REQ" twSlack = "11.091" twMaxDelayCrnr="f" twMinDelay = "5.196" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="617" twDestWidth="8" twMinSlack="0.808" twMaxSlack="0.808" twRelSkew="0.000" ><twConstName>COMP &quot;PCI_SERR&quot; OFFSET = OUT 12 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "PCI_SERR" twSlack = "11.192" twMaxDelayCrnr="f" twMinDelay = "5.417" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="618" twDestWidth="10" twMinSlack="0.260" twMaxSlack="0.260" twRelSkew="0.000" ><twConstName>COMP &quot;PCI_DEVSEL&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "PCI_DEVSEL" twSlack = "10.740" twMaxDelayCrnr="f" twMinDelay = "5.036" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="619" twDestWidth="9" twMinSlack="0.299" twMaxSlack="0.299" twRelSkew="0.000" ><twConstName>COMP &quot;PCI_FRAME&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "PCI_FRAME" twSlack = "10.701" twMaxDelayCrnr="f" twMinDelay = "5.061" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="620" twDestWidth="8" twMinSlack="0.270" twMaxSlack="0.270" twRelSkew="0.000" ><twConstName>COMP &quot;PCI_IRDY&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "PCI_IRDY" twSlack = "10.730" twMaxDelayCrnr="f" twMinDelay = "5.094" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="621" twDestWidth="7" twMinSlack="0.277" twMaxSlack="0.277" twRelSkew="0.000" ><twConstName>COMP &quot;PCI_PAR&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "PCI_PAR" twSlack = "10.723" twMaxDelayCrnr="f" twMinDelay = "5.051" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="622" twDestWidth="8" twMinSlack="0.274" twMaxSlack="0.274" twRelSkew="0.000" ><twConstName>COMP &quot;PCI_PERR&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "PCI_PERR" twSlack = "10.726" twMaxDelayCrnr="f" twMinDelay = "5.020" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="623" twDestWidth="8" twMinSlack="0.252" twMaxSlack="0.252" twRelSkew="0.000" ><twConstName>COMP &quot;PCI_STOP&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "PCI_STOP" twSlack = "10.748" twMaxDelayCrnr="f" twMinDelay = "5.026" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="624" twDestWidth="8" twMinSlack="0.267" twMaxSlack="0.267" twRelSkew="0.000" ><twConstName>COMP &quot;PCI_TRDY&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "PCI_TRDY" twSlack = "10.733" twMaxDelayCrnr="f" twMinDelay = "5.029" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="625" twDestWidth="10" twMinSlack="-0.033" twMaxSlack="0.302" twRelSkew="0.335" ><twConstName>TIMEGRP &quot;PCI_AD_GRP&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "PCI_AD&lt;0&gt;" twSlack = "10.732" twMaxDelayCrnr="f" twMinDelay = "5.163" twMinDelayCrnr="t" twRelSkew = "0.034" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;1&gt;" twSlack = "10.762" twMaxDelayCrnr="f" twMinDelay = "5.231" twMinDelayCrnr="t" twRelSkew = "0.064" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;2&gt;" twSlack = "10.983" twMaxDelayCrnr="f" twMinDelay = "5.062" twMinDelayCrnr="t" twRelSkew = "0.285" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;3&gt;" twSlack = "10.993" twMaxDelayCrnr="f" twMinDelay = "5.060" twMinDelayCrnr="t" twRelSkew = "0.295" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;4&gt;" twSlack = "10.756" twMaxDelayCrnr="f" twMinDelay = "5.189" twMinDelayCrnr="t" twRelSkew = "0.058" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;5&gt;" twSlack = "10.779" twMaxDelayCrnr="f" twMinDelay = "5.057" twMinDelayCrnr="t" twRelSkew = "0.081" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;6&gt;" twSlack = "10.991" twMaxDelayCrnr="f" twMinDelay = "5.060" twMinDelayCrnr="t" twRelSkew = "0.293" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;7&gt;" twSlack = "10.985" twMaxDelayCrnr="f" twMinDelay = "5.089" twMinDelayCrnr="t" twRelSkew = "0.287" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;8&gt;" twSlack = "11.033" twMaxDelayCrnr="f" twMinDelay = "5.063" twMinDelayCrnr="t" twRelSkew = "0.335" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;9&gt;" twSlack = "10.730" twMaxDelayCrnr="f" twMinDelay = "5.100" twMinDelayCrnr="t" twRelSkew = "0.032" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;10&gt;" twSlack = "10.966" twMaxDelayCrnr="f" twMinDelay = "5.069" twMinDelayCrnr="t" twRelSkew = "0.268" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;11&gt;" twSlack = "10.736" twMaxDelayCrnr="f" twMinDelay = "5.096" twMinDelayCrnr="t" twRelSkew = "0.038" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;12&gt;" twSlack = "10.754" twMaxDelayCrnr="f" twMinDelay = "5.043" twMinDelayCrnr="t" twRelSkew = "0.056" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;13&gt;" twSlack = "10.786" twMaxDelayCrnr="f" twMinDelay = "5.139" twMinDelayCrnr="t" twRelSkew = "0.088" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;14&gt;" twSlack = "10.753" twMaxDelayCrnr="f" twMinDelay = "5.042" twMinDelayCrnr="t" twRelSkew = "0.055" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;15&gt;" twSlack = "10.935" twMaxDelayCrnr="f" twMinDelay = "5.070" twMinDelayCrnr="t" twRelSkew = "0.237" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;16&gt;" twSlack = "10.753" twMaxDelayCrnr="f" twMinDelay = "5.042" twMinDelayCrnr="t" twRelSkew = "0.055" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;17&gt;" twSlack = "10.939" twMaxDelayCrnr="f" twMinDelay = "5.084" twMinDelayCrnr="t" twRelSkew = "0.241" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;18&gt;" twSlack = "10.750" twMaxDelayCrnr="f" twMinDelay = "5.040" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;19&gt;" twSlack = "10.781" twMaxDelayCrnr="f" twMinDelay = "5.073" twMinDelayCrnr="t" twRelSkew = "0.083" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;20&gt;" twSlack = "10.884" twMaxDelayCrnr="f" twMinDelay = "5.065" twMinDelayCrnr="t" twRelSkew = "0.186" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;21&gt;" twSlack = "10.935" twMaxDelayCrnr="f" twMinDelay = "5.194" twMinDelayCrnr="t" twRelSkew = "0.237" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;22&gt;" twSlack = "10.747" twMaxDelayCrnr="f" twMinDelay = "5.036" twMinDelayCrnr="t" twRelSkew = "0.049" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;23&gt;" twSlack = "10.933" twMaxDelayCrnr="f" twMinDelay = "5.060" twMinDelayCrnr="t" twRelSkew = "0.235" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;24&gt;" twSlack = "10.698" twMaxDelayCrnr="f" twMinDelay = "5.033" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;25&gt;" twSlack = "10.931" twMaxDelayCrnr="f" twMinDelay = "5.131" twMinDelayCrnr="t" twRelSkew = "0.233" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;26&gt;" twSlack = "10.740" twMaxDelayCrnr="f" twMinDelay = "5.061" twMinDelayCrnr="t" twRelSkew = "0.042" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;27&gt;" twSlack = "10.991" twMaxDelayCrnr="f" twMinDelay = "5.056" twMinDelayCrnr="t" twRelSkew = "0.293" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;28&gt;" twSlack = "10.747" twMaxDelayCrnr="f" twMinDelay = "5.078" twMinDelayCrnr="t" twRelSkew = "0.049" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;29&gt;" twSlack = "10.927" twMaxDelayCrnr="f" twMinDelay = "5.036" twMinDelayCrnr="t" twRelSkew = "0.229" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;30&gt;" twSlack = "10.752" twMaxDelayCrnr="f" twMinDelay = "5.041" twMinDelayCrnr="t" twRelSkew = "0.054" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_AD&lt;31&gt;" twSlack = "10.994" twMaxDelayCrnr="f" twMinDelay = "5.065" twMinDelayCrnr="t" twRelSkew = "0.296" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="626" twDestWidth="10" twMinSlack="0.092" twMaxSlack="0.263" twRelSkew="0.171" ><twConstName>TIMEGRP &quot;PCI_CBE_GRP&quot; OFFSET = OUT 11 ns AFTER COMP &quot;PCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "PCI_CBE&lt;0&gt;" twSlack = "10.737" twMaxDelayCrnr="f" twMinDelay = "5.060" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_CBE&lt;1&gt;" twSlack = "10.908" twMaxDelayCrnr="f" twMinDelay = "5.024" twMinDelayCrnr="t" twRelSkew = "0.171" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_CBE&lt;2&gt;" twSlack = "10.902" twMaxDelayCrnr="f" twMinDelay = "5.032" twMinDelayCrnr="t" twRelSkew = "0.165" ></twOffOutTblRow><twOffOutTblRow twOutPad = "PCI_CBE&lt;3&gt;" twSlack = "10.743" twMaxDelayCrnr="f" twMinDelay = "5.177" twMinDelayCrnr="t" twRelSkew = "0.006" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="627"><twErrCnt>157</twErrCnt><twScore>71542</twScore><twSetupScore>71542</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>552251</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>38534</twConnCnt></twConstCov><twStats anchorID="628"><twMinPer>21.929</twMinPer><twFootnote number="1" /><twMaxFreq>45.602</twMaxFreq><twMaxFromToDel>5.268</twMaxFromToDel><twMinInBeforeClk>9.330</twMinInBeforeClk><twMinOutAfterClk>11.192</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Feb 09 09:52:22 2012 </twTimestamp></twFoot><twClientInfo anchorID="629"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 288 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
