Time resolution is 1 ps
$finish called at time : 0 fs : File "S:/Verilog/sequential/SR_latch/SR_latch.srcs/sim_1/new/tb_SR_latch.v" Line 37
