{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@133:143@HdlStmAssign", "        dma_xfer_out <= 1'b1;\n      end\n    end\n  end\n\n  assign dma_wren = dma_valid & dma_xfer_req;\n\n  // sync lastaddr to dac clock domain\n\n  always @(posedge dac_clk) begin\n    dac_lastaddr_d <= dma_lastaddr;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[138, "  assign dma_wren = dma_valid & dma_xfer_req;\n"]], "Add": [[138, "  always @(posedge dma_clk) begin\n"], [138, "    if (dma_rst == 1'b1) begin\n"], [138, "      dma_lastaddr_g <= 'b0;\n"], [138, "    end else begin\n"], [138, "      if (dma_bypass == 1'b0) begin\n"], [138, "        dma_lastaddr_g <= (dma_xfer_last == 1'b1)? b2g(dma_waddr) : dma_lastaddr_g;\n"], [138, "      end\n"], [138, "    end\n"], [138, "  end\n"], [138, "  assign dac_addr_diff_s = {1'b1, dac_waddr} - dac_raddr;\n"]]}}