<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1417" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1417{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_1417{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1417{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1417{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1417{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_1417{left:360px;bottom:839px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1417{left:70px;bottom:701px;letter-spacing:0.13px;}
#t8_1417{left:70px;bottom:678px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t9_1417{left:70px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_1417{left:70px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_1417{left:70px;bottom:622px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tc_1417{left:70px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_1417{left:70px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_1417{left:70px;bottom:559px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tf_1417{left:70px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_1417{left:70px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_1417{left:70px;bottom:503px;letter-spacing:-0.17px;}
#ti_1417{left:70px;bottom:480px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#tj_1417{left:70px;bottom:463px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tk_1417{left:70px;bottom:423px;letter-spacing:0.13px;}
#tl_1417{left:70px;bottom:399px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tm_1417{left:70px;bottom:380px;letter-spacing:-0.11px;}
#tn_1417{left:91px;bottom:362px;letter-spacing:-0.14px;}
#to_1417{left:118px;bottom:344px;letter-spacing:-0.14px;}
#tp_1417{left:91px;bottom:325px;letter-spacing:-0.09px;}
#tq_1417{left:118px;bottom:307px;letter-spacing:-0.14px;}
#tr_1417{left:70px;bottom:289px;letter-spacing:-0.11px;}
#ts_1417{left:70px;bottom:270px;letter-spacing:-0.12px;}
#tt_1417{left:91px;bottom:252px;letter-spacing:-0.14px;}
#tu_1417{left:146px;bottom:252px;letter-spacing:-0.12px;}
#tv_1417{left:91px;bottom:234px;letter-spacing:-0.09px;}
#tw_1417{left:118px;bottom:215px;letter-spacing:-0.12px;}
#tx_1417{left:338px;bottom:215px;letter-spacing:-0.11px;}
#ty_1417{left:146px;bottom:197px;letter-spacing:-0.13px;}
#tz_1417{left:146px;bottom:179px;letter-spacing:-0.1px;}
#t10_1417{left:339px;bottom:179px;letter-spacing:-0.12px;}
#t11_1417{left:173px;bottom:160px;letter-spacing:-0.12px;}
#t12_1417{left:118px;bottom:142px;letter-spacing:-0.07px;}
#t13_1417{left:70px;bottom:124px;letter-spacing:-0.11px;}
#t14_1417{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#t15_1417{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t16_1417{left:307px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t17_1417{left:307px;bottom:1050px;letter-spacing:-0.18px;}
#t18_1417{left:355px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t19_1417{left:355px;bottom:1050px;letter-spacing:-0.14px;}
#t1a_1417{left:355px;bottom:1034px;letter-spacing:-0.13px;}
#t1b_1417{left:429px;bottom:1065px;letter-spacing:-0.12px;}
#t1c_1417{left:429px;bottom:1050px;letter-spacing:-0.12px;}
#t1d_1417{left:429px;bottom:1034px;letter-spacing:-0.12px;}
#t1e_1417{left:508px;bottom:1065px;letter-spacing:-0.13px;}
#t1f_1417{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_1417{left:75px;bottom:995px;letter-spacing:-0.15px;}
#t1h_1417{left:307px;bottom:1011px;}
#t1i_1417{left:355px;bottom:1011px;letter-spacing:-0.15px;}
#t1j_1417{left:429px;bottom:1011px;letter-spacing:-0.15px;}
#t1k_1417{left:508px;bottom:1011px;letter-spacing:-0.11px;}
#t1l_1417{left:508px;bottom:995px;letter-spacing:-0.13px;}
#t1m_1417{left:75px;bottom:972px;letter-spacing:-0.12px;}
#t1n_1417{left:75px;bottom:955px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1o_1417{left:307px;bottom:972px;}
#t1p_1417{left:355px;bottom:972px;letter-spacing:-0.15px;}
#t1q_1417{left:429px;bottom:972px;letter-spacing:-0.16px;}
#t1r_1417{left:508px;bottom:972px;letter-spacing:-0.11px;}
#t1s_1417{left:508px;bottom:955px;letter-spacing:-0.13px;}
#t1t_1417{left:75px;bottom:932px;letter-spacing:-0.12px;}
#t1u_1417{left:75px;bottom:915px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_1417{left:75px;bottom:898px;letter-spacing:-0.14px;}
#t1w_1417{left:307px;bottom:932px;}
#t1x_1417{left:355px;bottom:932px;letter-spacing:-0.15px;}
#t1y_1417{left:429px;bottom:932px;letter-spacing:-0.15px;}
#t1z_1417{left:508px;bottom:932px;letter-spacing:-0.11px;}
#t20_1417{left:508px;bottom:915px;letter-spacing:-0.13px;}
#t21_1417{left:508px;bottom:898px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_1417{left:86px;bottom:817px;letter-spacing:-0.14px;}
#t23_1417{left:164px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t24_1417{left:297px;bottom:817px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t25_1417{left:444px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t26_1417{left:594px;bottom:817px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t27_1417{left:743px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t28_1417{left:101px;bottom:793px;}
#t29_1417{left:188px;bottom:793px;letter-spacing:-0.15px;}
#t2a_1417{left:281px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_1417{left:435px;bottom:793px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2c_1417{left:615px;bottom:793px;letter-spacing:-0.15px;}
#t2d_1417{left:764px;bottom:793px;letter-spacing:-0.13px;}
#t2e_1417{left:101px;bottom:768px;}
#t2f_1417{left:188px;bottom:768px;letter-spacing:-0.17px;}
#t2g_1417{left:286px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2h_1417{left:440px;bottom:768px;letter-spacing:-0.12px;}
#t2i_1417{left:585px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2j_1417{left:764px;bottom:768px;letter-spacing:-0.12px;}
#t2k_1417{left:101px;bottom:744px;}
#t2l_1417{left:159px;bottom:744px;letter-spacing:-0.12px;}
#t2m_1417{left:286px;bottom:744px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2n_1417{left:437px;bottom:744px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2o_1417{left:585px;bottom:744px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t2p_1417{left:764px;bottom:744px;letter-spacing:-0.12px;}

.s1_1417{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1417{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1417{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1417{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1417{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1417{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_1417{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1417" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1417Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1417" style="-webkit-user-select: none;"><object width="935" height="1210" data="1417/1417.svg" type="image/svg+xml" id="pdf1417" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1417" class="t s1_1417">SUBSS—Subtract Scalar Single Precision Floating-Point Value </span>
<span id="t2_1417" class="t s2_1417">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1417" class="t s1_1417">Vol. 2B </span><span id="t4_1417" class="t s1_1417">4-683 </span>
<span id="t5_1417" class="t s3_1417">SUBSS—Subtract Scalar Single Precision Floating-Point Value </span>
<span id="t6_1417" class="t s4_1417">Instruction Operand Encoding </span>
<span id="t7_1417" class="t s4_1417">Description </span>
<span id="t8_1417" class="t s5_1417">Subtract the low single precision floating-point value from the second source operand and the first source operand </span>
<span id="t9_1417" class="t s5_1417">and store the double precision floating-point result in the low doubleword of the destination operand. </span>
<span id="ta_1417" class="t s5_1417">The second source operand can be an XMM register or a 32-bit memory location. The first source and destination </span>
<span id="tb_1417" class="t s5_1417">operands are XMM registers. </span>
<span id="tc_1417" class="t s5_1417">128-bit Legacy SSE version: The destination and first source operand are the same. Bits (MAXVL-1:32) of the </span>
<span id="td_1417" class="t s5_1417">corresponding destination register remain unchanged. </span>
<span id="te_1417" class="t s5_1417">VEX.128 and EVEX encoded versions: Bits (127:32) of the XMM register destination are copied from corresponding </span>
<span id="tf_1417" class="t s5_1417">bits in the first source operand. Bits (MAXVL-1:128) of the destination register are zeroed. </span>
<span id="tg_1417" class="t s5_1417">EVEX encoded version: The low doubleword element of the destination operand is updated according to the write- </span>
<span id="th_1417" class="t s5_1417">mask. </span>
<span id="ti_1417" class="t s5_1417">Software should ensure VSUBSS is encoded with VEX.L=0. Encoding VSUBSD with VEX.L=1 may encounter unpre- </span>
<span id="tj_1417" class="t s5_1417">dictable behavior across different processor generations. </span>
<span id="tk_1417" class="t s4_1417">Operation </span>
<span id="tl_1417" class="t s6_1417">VSUBSS (EVEX Encoded Version) </span>
<span id="tm_1417" class="t s7_1417">IF (SRC2 *is register*) AND (EVEX.b = 1) </span>
<span id="tn_1417" class="t s7_1417">THEN </span>
<span id="to_1417" class="t s7_1417">SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(EVEX.RC); </span>
<span id="tp_1417" class="t s7_1417">ELSE </span>
<span id="tq_1417" class="t s7_1417">SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(MXCSR.RC); </span>
<span id="tr_1417" class="t s7_1417">FI; </span>
<span id="ts_1417" class="t s7_1417">IF k1[0] or *no writemask* </span>
<span id="tt_1417" class="t s7_1417">THEN </span><span id="tu_1417" class="t s7_1417">DEST[31:0] := SRC1[31:0] - SRC2[31:0] </span>
<span id="tv_1417" class="t s7_1417">ELSE </span>
<span id="tw_1417" class="t s7_1417">IF *merging-masking* </span><span id="tx_1417" class="t s7_1417">; merging-masking </span>
<span id="ty_1417" class="t s7_1417">THEN *DEST[31:0] remains unchanged* </span>
<span id="tz_1417" class="t s7_1417">ELSE </span><span id="t10_1417" class="t s7_1417">; zeroing-masking </span>
<span id="t11_1417" class="t s7_1417">THEN DEST[31:0] := 0 </span>
<span id="t12_1417" class="t s7_1417">FI; </span>
<span id="t13_1417" class="t s7_1417">FI; </span>
<span id="t14_1417" class="t s6_1417">Opcode/ </span>
<span id="t15_1417" class="t s6_1417">Instruction </span>
<span id="t16_1417" class="t s6_1417">Op / </span>
<span id="t17_1417" class="t s6_1417">En </span>
<span id="t18_1417" class="t s6_1417">64/32 bit </span>
<span id="t19_1417" class="t s6_1417">Mode </span>
<span id="t1a_1417" class="t s6_1417">Support </span>
<span id="t1b_1417" class="t s6_1417">CPUID </span>
<span id="t1c_1417" class="t s6_1417">Feature </span>
<span id="t1d_1417" class="t s6_1417">Flag </span>
<span id="t1e_1417" class="t s6_1417">Description </span>
<span id="t1f_1417" class="t s7_1417">F3 0F 5C /r </span>
<span id="t1g_1417" class="t s7_1417">SUBSS xmm1, xmm2/m32 </span>
<span id="t1h_1417" class="t s7_1417">A </span><span id="t1i_1417" class="t s7_1417">V/V </span><span id="t1j_1417" class="t s7_1417">SSE </span><span id="t1k_1417" class="t s7_1417">Subtract the low single precision floating-point value in </span>
<span id="t1l_1417" class="t s7_1417">xmm2/m32 from xmm1 and store the result in xmm1. </span>
<span id="t1m_1417" class="t s7_1417">VEX.LIG.F3.0F.WIG 5C /r </span>
<span id="t1n_1417" class="t s7_1417">VSUBSS xmm1,xmm2, xmm3/m32 </span>
<span id="t1o_1417" class="t s7_1417">B </span><span id="t1p_1417" class="t s7_1417">V/V </span><span id="t1q_1417" class="t s7_1417">AVX </span><span id="t1r_1417" class="t s7_1417">Subtract the low single precision floating-point value in </span>
<span id="t1s_1417" class="t s7_1417">xmm3/m32 from xmm2 and store the result in xmm1. </span>
<span id="t1t_1417" class="t s7_1417">EVEX.LLIG.F3.0F.W0 5C /r </span>
<span id="t1u_1417" class="t s7_1417">VSUBSS xmm1 {k1}{z}, xmm2, </span>
<span id="t1v_1417" class="t s7_1417">xmm3/m32{er} </span>
<span id="t1w_1417" class="t s7_1417">C </span><span id="t1x_1417" class="t s7_1417">V/V </span><span id="t1y_1417" class="t s7_1417">AVX512F </span><span id="t1z_1417" class="t s7_1417">Subtract the low single precision floating-point value in </span>
<span id="t20_1417" class="t s7_1417">xmm3/m32 from xmm2 and store the result in xmm1 </span>
<span id="t21_1417" class="t s7_1417">under writemask k1. </span>
<span id="t22_1417" class="t s6_1417">Op/En </span><span id="t23_1417" class="t s6_1417">Tuple Type </span><span id="t24_1417" class="t s6_1417">Operand 1 </span><span id="t25_1417" class="t s6_1417">Operand 2 </span><span id="t26_1417" class="t s6_1417">Operand 3 </span><span id="t27_1417" class="t s6_1417">Operand 4 </span>
<span id="t28_1417" class="t s7_1417">A </span><span id="t29_1417" class="t s7_1417">N/A </span><span id="t2a_1417" class="t s7_1417">ModRM:reg (r, w) </span><span id="t2b_1417" class="t s7_1417">ModRM:r/m (r) </span><span id="t2c_1417" class="t s7_1417">N/A </span><span id="t2d_1417" class="t s7_1417">N/A </span>
<span id="t2e_1417" class="t s7_1417">B </span><span id="t2f_1417" class="t s7_1417">N/A </span><span id="t2g_1417" class="t s7_1417">ModRM:reg (w) </span><span id="t2h_1417" class="t s7_1417">VEX.vvvv (r) </span><span id="t2i_1417" class="t s7_1417">ModRM:r/m (r) </span><span id="t2j_1417" class="t s7_1417">N/A </span>
<span id="t2k_1417" class="t s7_1417">C </span><span id="t2l_1417" class="t s7_1417">Tuple1 Scalar </span><span id="t2m_1417" class="t s7_1417">ModRM:reg (w) </span><span id="t2n_1417" class="t s7_1417">EVEX.vvvv (r) </span><span id="t2o_1417" class="t s7_1417">ModRM:r/m (r) </span><span id="t2p_1417" class="t s7_1417">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
