// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="filtering_network,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku115-flvb2104-2-i,HLS_INPUT_CLOCK=12.500000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=10.655500,HLS_SYN_LAT=5,HLS_SYN_TPT=1,HLS_SYN_MEM=8,HLS_SYN_DSP=113,HLS_SYN_FF=1434,HLS_SYN_LUT=41166,HLS_VERSION=2020_1}" *)

module filtering_network (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_V_ap_vld,
        input_V,
        layer11_out_0_V,
        layer11_out_0_V_ap_vld,
        layer11_out_1_V,
        layer11_out_1_V_ap_vld,
        layer11_out_2_V,
        layer11_out_2_V_ap_vld,
        layer11_out_3_V,
        layer11_out_3_V_ap_vld,
        layer11_out_4_V,
        layer11_out_4_V_ap_vld,
        layer11_out_5_V,
        layer11_out_5_V_ap_vld,
        layer11_out_6_V,
        layer11_out_6_V_ap_vld,
        layer11_out_7_V,
        layer11_out_7_V_ap_vld,
        layer11_out_8_V,
        layer11_out_8_V_ap_vld,
        layer11_out_9_V,
        layer11_out_9_V_ap_vld,
        layer11_out_10_V,
        layer11_out_10_V_ap_vld,
        layer11_out_11_V,
        layer11_out_11_V_ap_vld,
        layer11_out_12_V,
        layer11_out_12_V_ap_vld,
        layer11_out_13_V,
        layer11_out_13_V_ap_vld,
        layer11_out_14_V,
        layer11_out_14_V_ap_vld,
        layer11_out_15_V,
        layer11_out_15_V_ap_vld,
        const_size_in_1,
        const_size_in_1_ap_vld,
        const_size_out_1,
        const_size_out_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   input_V_ap_vld;
input  [191:0] input_V;
output  [5:0] layer11_out_0_V;
output   layer11_out_0_V_ap_vld;
output  [5:0] layer11_out_1_V;
output   layer11_out_1_V_ap_vld;
output  [5:0] layer11_out_2_V;
output   layer11_out_2_V_ap_vld;
output  [5:0] layer11_out_3_V;
output   layer11_out_3_V_ap_vld;
output  [5:0] layer11_out_4_V;
output   layer11_out_4_V_ap_vld;
output  [5:0] layer11_out_5_V;
output   layer11_out_5_V_ap_vld;
output  [5:0] layer11_out_6_V;
output   layer11_out_6_V_ap_vld;
output  [5:0] layer11_out_7_V;
output   layer11_out_7_V_ap_vld;
output  [5:0] layer11_out_8_V;
output   layer11_out_8_V_ap_vld;
output  [5:0] layer11_out_9_V;
output   layer11_out_9_V_ap_vld;
output  [5:0] layer11_out_10_V;
output   layer11_out_10_V_ap_vld;
output  [5:0] layer11_out_11_V;
output   layer11_out_11_V_ap_vld;
output  [5:0] layer11_out_12_V;
output   layer11_out_12_V_ap_vld;
output  [5:0] layer11_out_13_V;
output   layer11_out_13_V_ap_vld;
output  [5:0] layer11_out_14_V;
output   layer11_out_14_V_ap_vld;
output  [5:0] layer11_out_15_V;
output   layer11_out_15_V_ap_vld;
output  [15:0] const_size_in_1;
output   const_size_in_1_ap_vld;
output  [15:0] const_size_out_1;
output   const_size_out_1_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer11_out_0_V_ap_vld;
reg layer11_out_1_V_ap_vld;
reg layer11_out_2_V_ap_vld;
reg layer11_out_3_V_ap_vld;
reg layer11_out_4_V_ap_vld;
reg layer11_out_5_V_ap_vld;
reg layer11_out_6_V_ap_vld;
reg layer11_out_7_V_ap_vld;
reg layer11_out_8_V_ap_vld;
reg layer11_out_9_V_ap_vld;
reg layer11_out_10_V_ap_vld;
reg layer11_out_11_V_ap_vld;
reg layer11_out_12_V_ap_vld;
reg layer11_out_13_V_ap_vld;
reg layer11_out_14_V_ap_vld;
reg layer11_out_15_V_ap_vld;
reg const_size_in_1_ap_vld;
reg const_size_out_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg    input_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [191:0] input_V_preg;
reg   [191:0] input_V_in_sig;
reg    input_V_ap_vld_preg;
reg    input_V_blk_n;
wire    ap_block_pp0_stage0;
reg   [15:0] layer2_out_0_V_reg_983;
reg   [15:0] layer2_out_1_V_reg_988;
reg   [15:0] layer2_out_2_V_reg_993;
reg   [15:0] layer2_out_3_V_reg_998;
reg   [15:0] layer2_out_4_V_reg_1003;
reg   [15:0] layer2_out_5_V_reg_1008;
reg   [15:0] layer2_out_6_V_reg_1013;
reg   [15:0] layer2_out_7_V_reg_1018;
reg   [15:0] layer2_out_8_V_reg_1023;
reg   [15:0] layer2_out_9_V_reg_1028;
reg   [15:0] layer2_out_10_V_reg_1033;
reg   [15:0] layer2_out_11_V_reg_1038;
reg   [15:0] layer2_out_12_V_reg_1043;
reg   [15:0] layer2_out_13_V_reg_1048;
reg   [15:0] layer2_out_14_V_reg_1053;
reg   [15:0] layer2_out_15_V_reg_1058;
reg   [15:0] layer3_out_0_V_reg_1063;
reg   [15:0] layer3_out_1_V_reg_1068;
reg   [15:0] layer3_out_2_V_reg_1073;
reg   [15:0] layer3_out_3_V_reg_1078;
reg   [15:0] layer3_out_4_V_reg_1083;
reg   [15:0] layer3_out_5_V_reg_1088;
reg   [15:0] layer3_out_6_V_reg_1093;
reg   [15:0] layer3_out_7_V_reg_1098;
reg   [15:0] layer3_out_8_V_reg_1103;
reg   [15:0] layer3_out_9_V_reg_1108;
reg   [15:0] layer3_out_10_V_reg_1113;
reg   [15:0] layer3_out_11_V_reg_1118;
reg   [15:0] layer3_out_12_V_reg_1123;
reg   [15:0] layer3_out_13_V_reg_1128;
reg   [15:0] layer3_out_14_V_reg_1133;
reg   [15:0] layer3_out_15_V_reg_1138;
reg   [15:0] layer3_out_16_V_reg_1143;
reg   [15:0] layer3_out_17_V_reg_1148;
reg   [15:0] layer3_out_18_V_reg_1153;
reg   [15:0] layer3_out_19_V_reg_1158;
reg   [15:0] layer3_out_20_V_reg_1163;
reg   [15:0] layer3_out_21_V_reg_1168;
reg   [15:0] layer3_out_22_V_reg_1173;
reg   [15:0] layer3_out_23_V_reg_1178;
reg   [15:0] layer3_out_24_V_reg_1183;
reg   [15:0] layer6_out_0_V_reg_1188;
reg   [15:0] layer6_out_1_V_reg_1193;
reg   [15:0] layer6_out_2_V_reg_1198;
reg   [15:0] layer6_out_3_V_reg_1203;
reg   [15:0] layer6_out_4_V_reg_1208;
reg   [15:0] layer6_out_5_V_reg_1213;
reg   [15:0] layer6_out_6_V_reg_1218;
reg   [15:0] layer6_out_7_V_reg_1223;
reg   [15:0] layer6_out_8_V_reg_1228;
reg   [15:0] layer6_out_9_V_reg_1233;
reg   [15:0] layer6_out_10_V_reg_1238;
reg   [15:0] layer6_out_11_V_reg_1243;
reg   [15:0] layer6_out_12_V_reg_1248;
reg   [15:0] layer6_out_13_V_reg_1253;
reg   [15:0] layer6_out_14_V_reg_1258;
reg   [15:0] layer6_out_15_V_reg_1263;
reg   [15:0] layer6_out_16_V_reg_1268;
reg   [15:0] layer6_out_17_V_reg_1273;
reg   [15:0] layer6_out_18_V_reg_1278;
reg   [15:0] layer6_out_19_V_reg_1283;
reg   [15:0] layer9_out_0_V_reg_1288;
reg   [15:0] layer9_out_1_V_reg_1293;
reg   [15:0] layer9_out_2_V_reg_1298;
reg   [15:0] layer9_out_3_V_reg_1303;
reg   [15:0] layer9_out_4_V_reg_1308;
reg   [15:0] layer9_out_5_V_reg_1313;
reg   [15:0] layer9_out_6_V_reg_1318;
reg   [15:0] layer9_out_7_V_reg_1323;
reg   [15:0] layer9_out_8_V_reg_1328;
reg   [15:0] layer9_out_9_V_reg_1333;
reg   [15:0] layer9_out_10_V_reg_1338;
reg   [15:0] layer9_out_11_V_reg_1343;
reg   [15:0] layer9_out_12_V_reg_1348;
reg   [15:0] layer9_out_13_V_reg_1353;
reg   [15:0] layer9_out_14_V_reg_1358;
reg   [15:0] layer9_out_15_V_reg_1363;
reg    ap_block_pp0_stage0_subdone;
wire    call_ret3_dense_latency_0_0_0_1_fu_216_ap_ready;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_0;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_1;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_2;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_3;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_4;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_5;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_6;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_7;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_8;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_9;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_10;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_11;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_12;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_13;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_14;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_15;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_16;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_17;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_18;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_19;
wire    call_ret5_dense_latency_0_0_0_s_fu_245_ap_ready;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_0;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_1;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_2;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_3;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_4;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_5;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_6;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_7;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_8;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_9;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_10;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_11;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_12;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_13;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_14;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_15;
wire    call_ret1_dense_latency_0_0_0_2_fu_269_ap_ready;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_0;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_1;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_2;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_3;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_4;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_5;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_6;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_7;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_8;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_9;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_10;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_11;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_12;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_13;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_14;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_15;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_16;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_17;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_18;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_19;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_20;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_21;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_22;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_23;
wire   [15:0] call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_24;
wire    grp_sigmoid_fu_289_ap_start;
wire    grp_sigmoid_fu_289_ap_done;
wire    grp_sigmoid_fu_289_ap_idle;
wire    grp_sigmoid_fu_289_ap_ready;
reg    grp_sigmoid_fu_289_ap_ce;
wire   [5:0] grp_sigmoid_fu_289_ap_return_0;
wire   [5:0] grp_sigmoid_fu_289_ap_return_1;
wire   [5:0] grp_sigmoid_fu_289_ap_return_2;
wire   [5:0] grp_sigmoid_fu_289_ap_return_3;
wire   [5:0] grp_sigmoid_fu_289_ap_return_4;
wire   [5:0] grp_sigmoid_fu_289_ap_return_5;
wire   [5:0] grp_sigmoid_fu_289_ap_return_6;
wire   [5:0] grp_sigmoid_fu_289_ap_return_7;
wire   [5:0] grp_sigmoid_fu_289_ap_return_8;
wire   [5:0] grp_sigmoid_fu_289_ap_return_9;
wire   [5:0] grp_sigmoid_fu_289_ap_return_10;
wire   [5:0] grp_sigmoid_fu_289_ap_return_11;
wire   [5:0] grp_sigmoid_fu_289_ap_return_12;
wire   [5:0] grp_sigmoid_fu_289_ap_return_13;
wire   [5:0] grp_sigmoid_fu_289_ap_return_14;
wire   [5:0] grp_sigmoid_fu_289_ap_return_15;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call154;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call154;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call154;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call154;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call154;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call154;
reg    ap_block_pp0_stage0_11001_ignoreCallOp136;
wire    call_ret2_relu_1_fu_311_ap_ready;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_0;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_1;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_2;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_3;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_4;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_5;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_6;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_7;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_8;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_9;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_10;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_11;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_12;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_13;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_14;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_15;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_16;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_17;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_18;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_19;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_20;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_21;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_22;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_23;
wire   [7:0] call_ret2_relu_1_fu_311_ap_return_24;
wire    call_ret4_relu_fu_340_ap_ready;
wire   [7:0] call_ret4_relu_fu_340_ap_return_0;
wire   [7:0] call_ret4_relu_fu_340_ap_return_1;
wire   [7:0] call_ret4_relu_fu_340_ap_return_2;
wire   [7:0] call_ret4_relu_fu_340_ap_return_3;
wire   [7:0] call_ret4_relu_fu_340_ap_return_4;
wire   [7:0] call_ret4_relu_fu_340_ap_return_5;
wire   [7:0] call_ret4_relu_fu_340_ap_return_6;
wire   [7:0] call_ret4_relu_fu_340_ap_return_7;
wire   [7:0] call_ret4_relu_fu_340_ap_return_8;
wire   [7:0] call_ret4_relu_fu_340_ap_return_9;
wire   [7:0] call_ret4_relu_fu_340_ap_return_10;
wire   [7:0] call_ret4_relu_fu_340_ap_return_11;
wire   [7:0] call_ret4_relu_fu_340_ap_return_12;
wire   [7:0] call_ret4_relu_fu_340_ap_return_13;
wire   [7:0] call_ret4_relu_fu_340_ap_return_14;
wire   [7:0] call_ret4_relu_fu_340_ap_return_15;
wire   [7:0] call_ret4_relu_fu_340_ap_return_16;
wire   [7:0] call_ret4_relu_fu_340_ap_return_17;
wire   [7:0] call_ret4_relu_fu_340_ap_return_18;
wire   [7:0] call_ret4_relu_fu_340_ap_return_19;
wire    call_ret_normalize_0_0_0_0_0_s_fu_364_ap_ready;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_0;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_1;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_2;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_3;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_4;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_5;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_6;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_7;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_8;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_9;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_10;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_11;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_12;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_13;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_14;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_15;
reg    grp_sigmoid_fu_289_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 input_V_preg = 192'd0;
#0 input_V_ap_vld_preg = 1'b0;
#0 grp_sigmoid_fu_289_ap_start_reg = 1'b0;
end

dense_latency_0_0_0_1 call_ret3_dense_latency_0_0_0_1_fu_216(
    .ap_ready(call_ret3_dense_latency_0_0_0_1_fu_216_ap_ready),
    .data_0_V_read(call_ret2_relu_1_fu_311_ap_return_0),
    .data_1_V_read(call_ret2_relu_1_fu_311_ap_return_1),
    .data_2_V_read(call_ret2_relu_1_fu_311_ap_return_2),
    .data_3_V_read(call_ret2_relu_1_fu_311_ap_return_3),
    .data_4_V_read(call_ret2_relu_1_fu_311_ap_return_4),
    .data_5_V_read(call_ret2_relu_1_fu_311_ap_return_5),
    .data_6_V_read(call_ret2_relu_1_fu_311_ap_return_6),
    .data_7_V_read(call_ret2_relu_1_fu_311_ap_return_7),
    .data_8_V_read(call_ret2_relu_1_fu_311_ap_return_8),
    .data_9_V_read(call_ret2_relu_1_fu_311_ap_return_9),
    .data_10_V_read(call_ret2_relu_1_fu_311_ap_return_10),
    .data_11_V_read(call_ret2_relu_1_fu_311_ap_return_11),
    .data_12_V_read(call_ret2_relu_1_fu_311_ap_return_12),
    .data_13_V_read(call_ret2_relu_1_fu_311_ap_return_13),
    .data_14_V_read(call_ret2_relu_1_fu_311_ap_return_14),
    .data_15_V_read(call_ret2_relu_1_fu_311_ap_return_15),
    .data_16_V_read(call_ret2_relu_1_fu_311_ap_return_16),
    .data_17_V_read(call_ret2_relu_1_fu_311_ap_return_17),
    .data_18_V_read(call_ret2_relu_1_fu_311_ap_return_18),
    .data_19_V_read(call_ret2_relu_1_fu_311_ap_return_19),
    .data_20_V_read(call_ret2_relu_1_fu_311_ap_return_20),
    .data_21_V_read(call_ret2_relu_1_fu_311_ap_return_21),
    .data_22_V_read(call_ret2_relu_1_fu_311_ap_return_22),
    .data_23_V_read(call_ret2_relu_1_fu_311_ap_return_23),
    .data_24_V_read(call_ret2_relu_1_fu_311_ap_return_24),
    .ap_return_0(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_0),
    .ap_return_1(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_1),
    .ap_return_2(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_2),
    .ap_return_3(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_3),
    .ap_return_4(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_4),
    .ap_return_5(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_5),
    .ap_return_6(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_6),
    .ap_return_7(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_7),
    .ap_return_8(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_8),
    .ap_return_9(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_9),
    .ap_return_10(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_10),
    .ap_return_11(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_11),
    .ap_return_12(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_12),
    .ap_return_13(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_13),
    .ap_return_14(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_14),
    .ap_return_15(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_15),
    .ap_return_16(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_16),
    .ap_return_17(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_17),
    .ap_return_18(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_18),
    .ap_return_19(call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_19)
);

dense_latency_0_0_0_s call_ret5_dense_latency_0_0_0_s_fu_245(
    .ap_ready(call_ret5_dense_latency_0_0_0_s_fu_245_ap_ready),
    .data_0_V_read(call_ret4_relu_fu_340_ap_return_0),
    .data_1_V_read(call_ret4_relu_fu_340_ap_return_1),
    .data_2_V_read(call_ret4_relu_fu_340_ap_return_2),
    .data_3_V_read(call_ret4_relu_fu_340_ap_return_3),
    .data_4_V_read(call_ret4_relu_fu_340_ap_return_4),
    .data_5_V_read(call_ret4_relu_fu_340_ap_return_5),
    .data_6_V_read(call_ret4_relu_fu_340_ap_return_6),
    .data_7_V_read(call_ret4_relu_fu_340_ap_return_7),
    .data_8_V_read(call_ret4_relu_fu_340_ap_return_8),
    .data_9_V_read(call_ret4_relu_fu_340_ap_return_9),
    .data_10_V_read(call_ret4_relu_fu_340_ap_return_10),
    .data_11_V_read(call_ret4_relu_fu_340_ap_return_11),
    .data_12_V_read(call_ret4_relu_fu_340_ap_return_12),
    .data_13_V_read(call_ret4_relu_fu_340_ap_return_13),
    .data_14_V_read(call_ret4_relu_fu_340_ap_return_14),
    .data_15_V_read(call_ret4_relu_fu_340_ap_return_15),
    .data_16_V_read(call_ret4_relu_fu_340_ap_return_16),
    .data_17_V_read(call_ret4_relu_fu_340_ap_return_17),
    .data_18_V_read(call_ret4_relu_fu_340_ap_return_18),
    .data_19_V_read(call_ret4_relu_fu_340_ap_return_19),
    .ap_return_0(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_0),
    .ap_return_1(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_1),
    .ap_return_2(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_2),
    .ap_return_3(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_3),
    .ap_return_4(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_4),
    .ap_return_5(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_5),
    .ap_return_6(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_6),
    .ap_return_7(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_7),
    .ap_return_8(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_8),
    .ap_return_9(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_9),
    .ap_return_10(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_10),
    .ap_return_11(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_11),
    .ap_return_12(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_12),
    .ap_return_13(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_13),
    .ap_return_14(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_14),
    .ap_return_15(call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_15)
);

dense_latency_0_0_0_2 call_ret1_dense_latency_0_0_0_2_fu_269(
    .ap_ready(call_ret1_dense_latency_0_0_0_2_fu_269_ap_ready),
    .data_0_V_read(layer2_out_0_V_reg_983),
    .data_1_V_read(layer2_out_1_V_reg_988),
    .data_2_V_read(layer2_out_2_V_reg_993),
    .data_3_V_read(layer2_out_3_V_reg_998),
    .data_4_V_read(layer2_out_4_V_reg_1003),
    .data_5_V_read(layer2_out_5_V_reg_1008),
    .data_6_V_read(layer2_out_6_V_reg_1013),
    .data_7_V_read(layer2_out_7_V_reg_1018),
    .data_8_V_read(layer2_out_8_V_reg_1023),
    .data_9_V_read(layer2_out_9_V_reg_1028),
    .data_10_V_read(layer2_out_10_V_reg_1033),
    .data_11_V_read(layer2_out_11_V_reg_1038),
    .data_12_V_read(layer2_out_12_V_reg_1043),
    .data_13_V_read(layer2_out_13_V_reg_1048),
    .data_14_V_read(layer2_out_14_V_reg_1053),
    .data_15_V_read(layer2_out_15_V_reg_1058),
    .ap_return_0(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_0),
    .ap_return_1(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_1),
    .ap_return_2(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_2),
    .ap_return_3(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_3),
    .ap_return_4(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_4),
    .ap_return_5(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_5),
    .ap_return_6(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_6),
    .ap_return_7(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_7),
    .ap_return_8(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_8),
    .ap_return_9(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_9),
    .ap_return_10(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_10),
    .ap_return_11(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_11),
    .ap_return_12(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_12),
    .ap_return_13(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_13),
    .ap_return_14(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_14),
    .ap_return_15(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_15),
    .ap_return_16(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_16),
    .ap_return_17(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_17),
    .ap_return_18(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_18),
    .ap_return_19(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_19),
    .ap_return_20(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_20),
    .ap_return_21(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_21),
    .ap_return_22(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_22),
    .ap_return_23(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_23),
    .ap_return_24(call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_24)
);

sigmoid grp_sigmoid_fu_289(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sigmoid_fu_289_ap_start),
    .ap_done(grp_sigmoid_fu_289_ap_done),
    .ap_idle(grp_sigmoid_fu_289_ap_idle),
    .ap_ready(grp_sigmoid_fu_289_ap_ready),
    .ap_ce(grp_sigmoid_fu_289_ap_ce),
    .data_0_V_read(layer9_out_0_V_reg_1288),
    .data_1_V_read(layer9_out_1_V_reg_1293),
    .data_2_V_read(layer9_out_2_V_reg_1298),
    .data_3_V_read(layer9_out_3_V_reg_1303),
    .data_4_V_read(layer9_out_4_V_reg_1308),
    .data_5_V_read(layer9_out_5_V_reg_1313),
    .data_6_V_read(layer9_out_6_V_reg_1318),
    .data_7_V_read(layer9_out_7_V_reg_1323),
    .data_8_V_read(layer9_out_8_V_reg_1328),
    .data_9_V_read(layer9_out_9_V_reg_1333),
    .data_10_V_read(layer9_out_10_V_reg_1338),
    .data_11_V_read(layer9_out_11_V_reg_1343),
    .data_12_V_read(layer9_out_12_V_reg_1348),
    .data_13_V_read(layer9_out_13_V_reg_1353),
    .data_14_V_read(layer9_out_14_V_reg_1358),
    .data_15_V_read(layer9_out_15_V_reg_1363),
    .ap_return_0(grp_sigmoid_fu_289_ap_return_0),
    .ap_return_1(grp_sigmoid_fu_289_ap_return_1),
    .ap_return_2(grp_sigmoid_fu_289_ap_return_2),
    .ap_return_3(grp_sigmoid_fu_289_ap_return_3),
    .ap_return_4(grp_sigmoid_fu_289_ap_return_4),
    .ap_return_5(grp_sigmoid_fu_289_ap_return_5),
    .ap_return_6(grp_sigmoid_fu_289_ap_return_6),
    .ap_return_7(grp_sigmoid_fu_289_ap_return_7),
    .ap_return_8(grp_sigmoid_fu_289_ap_return_8),
    .ap_return_9(grp_sigmoid_fu_289_ap_return_9),
    .ap_return_10(grp_sigmoid_fu_289_ap_return_10),
    .ap_return_11(grp_sigmoid_fu_289_ap_return_11),
    .ap_return_12(grp_sigmoid_fu_289_ap_return_12),
    .ap_return_13(grp_sigmoid_fu_289_ap_return_13),
    .ap_return_14(grp_sigmoid_fu_289_ap_return_14),
    .ap_return_15(grp_sigmoid_fu_289_ap_return_15)
);

relu_1 call_ret2_relu_1_fu_311(
    .ap_ready(call_ret2_relu_1_fu_311_ap_ready),
    .data_0_V_read(layer3_out_0_V_reg_1063),
    .data_1_V_read(layer3_out_1_V_reg_1068),
    .data_2_V_read(layer3_out_2_V_reg_1073),
    .data_3_V_read(layer3_out_3_V_reg_1078),
    .data_4_V_read(layer3_out_4_V_reg_1083),
    .data_5_V_read(layer3_out_5_V_reg_1088),
    .data_6_V_read(layer3_out_6_V_reg_1093),
    .data_7_V_read(layer3_out_7_V_reg_1098),
    .data_8_V_read(layer3_out_8_V_reg_1103),
    .data_9_V_read(layer3_out_9_V_reg_1108),
    .data_10_V_read(layer3_out_10_V_reg_1113),
    .data_11_V_read(layer3_out_11_V_reg_1118),
    .data_12_V_read(layer3_out_12_V_reg_1123),
    .data_13_V_read(layer3_out_13_V_reg_1128),
    .data_14_V_read(layer3_out_14_V_reg_1133),
    .data_15_V_read(layer3_out_15_V_reg_1138),
    .data_16_V_read(layer3_out_16_V_reg_1143),
    .data_17_V_read(layer3_out_17_V_reg_1148),
    .data_18_V_read(layer3_out_18_V_reg_1153),
    .data_19_V_read(layer3_out_19_V_reg_1158),
    .data_20_V_read(layer3_out_20_V_reg_1163),
    .data_21_V_read(layer3_out_21_V_reg_1168),
    .data_22_V_read(layer3_out_22_V_reg_1173),
    .data_23_V_read(layer3_out_23_V_reg_1178),
    .data_24_V_read(layer3_out_24_V_reg_1183),
    .ap_return_0(call_ret2_relu_1_fu_311_ap_return_0),
    .ap_return_1(call_ret2_relu_1_fu_311_ap_return_1),
    .ap_return_2(call_ret2_relu_1_fu_311_ap_return_2),
    .ap_return_3(call_ret2_relu_1_fu_311_ap_return_3),
    .ap_return_4(call_ret2_relu_1_fu_311_ap_return_4),
    .ap_return_5(call_ret2_relu_1_fu_311_ap_return_5),
    .ap_return_6(call_ret2_relu_1_fu_311_ap_return_6),
    .ap_return_7(call_ret2_relu_1_fu_311_ap_return_7),
    .ap_return_8(call_ret2_relu_1_fu_311_ap_return_8),
    .ap_return_9(call_ret2_relu_1_fu_311_ap_return_9),
    .ap_return_10(call_ret2_relu_1_fu_311_ap_return_10),
    .ap_return_11(call_ret2_relu_1_fu_311_ap_return_11),
    .ap_return_12(call_ret2_relu_1_fu_311_ap_return_12),
    .ap_return_13(call_ret2_relu_1_fu_311_ap_return_13),
    .ap_return_14(call_ret2_relu_1_fu_311_ap_return_14),
    .ap_return_15(call_ret2_relu_1_fu_311_ap_return_15),
    .ap_return_16(call_ret2_relu_1_fu_311_ap_return_16),
    .ap_return_17(call_ret2_relu_1_fu_311_ap_return_17),
    .ap_return_18(call_ret2_relu_1_fu_311_ap_return_18),
    .ap_return_19(call_ret2_relu_1_fu_311_ap_return_19),
    .ap_return_20(call_ret2_relu_1_fu_311_ap_return_20),
    .ap_return_21(call_ret2_relu_1_fu_311_ap_return_21),
    .ap_return_22(call_ret2_relu_1_fu_311_ap_return_22),
    .ap_return_23(call_ret2_relu_1_fu_311_ap_return_23),
    .ap_return_24(call_ret2_relu_1_fu_311_ap_return_24)
);

relu call_ret4_relu_fu_340(
    .ap_ready(call_ret4_relu_fu_340_ap_ready),
    .data_0_V_read(layer6_out_0_V_reg_1188),
    .data_1_V_read(layer6_out_1_V_reg_1193),
    .data_2_V_read(layer6_out_2_V_reg_1198),
    .data_3_V_read(layer6_out_3_V_reg_1203),
    .data_4_V_read(layer6_out_4_V_reg_1208),
    .data_5_V_read(layer6_out_5_V_reg_1213),
    .data_6_V_read(layer6_out_6_V_reg_1218),
    .data_7_V_read(layer6_out_7_V_reg_1223),
    .data_8_V_read(layer6_out_8_V_reg_1228),
    .data_9_V_read(layer6_out_9_V_reg_1233),
    .data_10_V_read(layer6_out_10_V_reg_1238),
    .data_11_V_read(layer6_out_11_V_reg_1243),
    .data_12_V_read(layer6_out_12_V_reg_1248),
    .data_13_V_read(layer6_out_13_V_reg_1253),
    .data_14_V_read(layer6_out_14_V_reg_1258),
    .data_15_V_read(layer6_out_15_V_reg_1263),
    .data_16_V_read(layer6_out_16_V_reg_1268),
    .data_17_V_read(layer6_out_17_V_reg_1273),
    .data_18_V_read(layer6_out_18_V_reg_1278),
    .data_19_V_read(layer6_out_19_V_reg_1283),
    .ap_return_0(call_ret4_relu_fu_340_ap_return_0),
    .ap_return_1(call_ret4_relu_fu_340_ap_return_1),
    .ap_return_2(call_ret4_relu_fu_340_ap_return_2),
    .ap_return_3(call_ret4_relu_fu_340_ap_return_3),
    .ap_return_4(call_ret4_relu_fu_340_ap_return_4),
    .ap_return_5(call_ret4_relu_fu_340_ap_return_5),
    .ap_return_6(call_ret4_relu_fu_340_ap_return_6),
    .ap_return_7(call_ret4_relu_fu_340_ap_return_7),
    .ap_return_8(call_ret4_relu_fu_340_ap_return_8),
    .ap_return_9(call_ret4_relu_fu_340_ap_return_9),
    .ap_return_10(call_ret4_relu_fu_340_ap_return_10),
    .ap_return_11(call_ret4_relu_fu_340_ap_return_11),
    .ap_return_12(call_ret4_relu_fu_340_ap_return_12),
    .ap_return_13(call_ret4_relu_fu_340_ap_return_13),
    .ap_return_14(call_ret4_relu_fu_340_ap_return_14),
    .ap_return_15(call_ret4_relu_fu_340_ap_return_15),
    .ap_return_16(call_ret4_relu_fu_340_ap_return_16),
    .ap_return_17(call_ret4_relu_fu_340_ap_return_17),
    .ap_return_18(call_ret4_relu_fu_340_ap_return_18),
    .ap_return_19(call_ret4_relu_fu_340_ap_return_19)
);

normalize_0_0_0_0_0_s call_ret_normalize_0_0_0_0_0_s_fu_364(
    .ap_ready(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_ready),
    .data_V_read(input_V_in_sig),
    .ap_return_0(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_0),
    .ap_return_1(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_1),
    .ap_return_2(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_2),
    .ap_return_3(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_3),
    .ap_return_4(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_4),
    .ap_return_5(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_5),
    .ap_return_6(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_6),
    .ap_return_7(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_7),
    .ap_return_8(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_8),
    .ap_return_9(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_9),
    .ap_return_10(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_10),
    .ap_return_11(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_11),
    .ap_return_12(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_12),
    .ap_return_13(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_13),
    .ap_return_14(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_14),
    .ap_return_15(call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_15)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sigmoid_fu_289_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_sigmoid_fu_289_ap_start_reg <= 1'b1;
        end else if ((grp_sigmoid_fu_289_ap_ready == 1'b1)) begin
            grp_sigmoid_fu_289_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (input_V_ap_vld == 1'b1))) begin
            input_V_ap_vld_preg <= input_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_V_preg <= 192'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (input_V_ap_vld == 1'b1))) begin
            input_V_preg <= input_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_out_0_V_reg_983 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_0;
        layer2_out_10_V_reg_1033 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_10;
        layer2_out_11_V_reg_1038 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_11;
        layer2_out_12_V_reg_1043 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_12;
        layer2_out_13_V_reg_1048 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_13;
        layer2_out_14_V_reg_1053 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_14;
        layer2_out_15_V_reg_1058 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_15;
        layer2_out_1_V_reg_988 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_1;
        layer2_out_2_V_reg_993 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_2;
        layer2_out_3_V_reg_998 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_3;
        layer2_out_4_V_reg_1003 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_4;
        layer2_out_5_V_reg_1008 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_5;
        layer2_out_6_V_reg_1013 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_6;
        layer2_out_7_V_reg_1018 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_7;
        layer2_out_8_V_reg_1023 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_8;
        layer2_out_9_V_reg_1028 <= call_ret_normalize_0_0_0_0_0_s_fu_364_ap_return_9;
        layer3_out_0_V_reg_1063 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_0;
        layer3_out_10_V_reg_1113 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_10;
        layer3_out_11_V_reg_1118 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_11;
        layer3_out_12_V_reg_1123 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_12;
        layer3_out_13_V_reg_1128 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_13;
        layer3_out_14_V_reg_1133 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_14;
        layer3_out_15_V_reg_1138 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_15;
        layer3_out_16_V_reg_1143 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_16;
        layer3_out_17_V_reg_1148 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_17;
        layer3_out_18_V_reg_1153 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_18;
        layer3_out_19_V_reg_1158 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_19;
        layer3_out_1_V_reg_1068 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_1;
        layer3_out_20_V_reg_1163 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_20;
        layer3_out_21_V_reg_1168 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_21;
        layer3_out_22_V_reg_1173 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_22;
        layer3_out_23_V_reg_1178 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_23;
        layer3_out_24_V_reg_1183 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_24;
        layer3_out_2_V_reg_1073 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_2;
        layer3_out_3_V_reg_1078 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_3;
        layer3_out_4_V_reg_1083 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_4;
        layer3_out_5_V_reg_1088 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_5;
        layer3_out_6_V_reg_1093 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_6;
        layer3_out_7_V_reg_1098 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_7;
        layer3_out_8_V_reg_1103 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_8;
        layer3_out_9_V_reg_1108 <= call_ret1_dense_latency_0_0_0_2_fu_269_ap_return_9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        layer6_out_0_V_reg_1188 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_0;
        layer6_out_10_V_reg_1238 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_10;
        layer6_out_11_V_reg_1243 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_11;
        layer6_out_12_V_reg_1248 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_12;
        layer6_out_13_V_reg_1253 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_13;
        layer6_out_14_V_reg_1258 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_14;
        layer6_out_15_V_reg_1263 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_15;
        layer6_out_16_V_reg_1268 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_16;
        layer6_out_17_V_reg_1273 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_17;
        layer6_out_18_V_reg_1278 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_18;
        layer6_out_19_V_reg_1283 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_19;
        layer6_out_1_V_reg_1193 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_1;
        layer6_out_2_V_reg_1198 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_2;
        layer6_out_3_V_reg_1203 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_3;
        layer6_out_4_V_reg_1208 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_4;
        layer6_out_5_V_reg_1213 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_5;
        layer6_out_6_V_reg_1218 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_6;
        layer6_out_7_V_reg_1223 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_7;
        layer6_out_8_V_reg_1228 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_8;
        layer6_out_9_V_reg_1233 <= call_ret3_dense_latency_0_0_0_1_fu_216_ap_return_9;
        layer9_out_0_V_reg_1288 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_0;
        layer9_out_10_V_reg_1338 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_10;
        layer9_out_11_V_reg_1343 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_11;
        layer9_out_12_V_reg_1348 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_12;
        layer9_out_13_V_reg_1353 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_13;
        layer9_out_14_V_reg_1358 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_14;
        layer9_out_15_V_reg_1363 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_15;
        layer9_out_1_V_reg_1293 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_1;
        layer9_out_2_V_reg_1298 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_2;
        layer9_out_3_V_reg_1303 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_3;
        layer9_out_4_V_reg_1308 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_4;
        layer9_out_5_V_reg_1313 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_5;
        layer9_out_6_V_reg_1318 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_6;
        layer9_out_7_V_reg_1323 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_7;
        layer9_out_8_V_reg_1328 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_8;
        layer9_out_9_V_reg_1333 <= call_ret5_dense_latency_0_0_0_s_fu_245_ap_return_9;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        const_size_in_1_ap_vld = 1'b1;
    end else begin
        const_size_in_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        const_size_out_1_ap_vld = 1'b1;
    end else begin
        const_size_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp136) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sigmoid_fu_289_ap_ce = 1'b1;
    end else begin
        grp_sigmoid_fu_289_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((input_V_ap_vld == 1'b1)) begin
        input_V_ap_vld_in_sig = input_V_ap_vld;
    end else begin
        input_V_ap_vld_in_sig = input_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_V_blk_n = input_V_ap_vld;
    end else begin
        input_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((input_V_ap_vld == 1'b1)) begin
        input_V_in_sig = input_V;
    end else begin
        input_V_in_sig = input_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_0_V_ap_vld = 1'b1;
    end else begin
        layer11_out_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_10_V_ap_vld = 1'b1;
    end else begin
        layer11_out_10_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_11_V_ap_vld = 1'b1;
    end else begin
        layer11_out_11_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_12_V_ap_vld = 1'b1;
    end else begin
        layer11_out_12_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_13_V_ap_vld = 1'b1;
    end else begin
        layer11_out_13_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_14_V_ap_vld = 1'b1;
    end else begin
        layer11_out_14_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_15_V_ap_vld = 1'b1;
    end else begin
        layer11_out_15_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_1_V_ap_vld = 1'b1;
    end else begin
        layer11_out_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_2_V_ap_vld = 1'b1;
    end else begin
        layer11_out_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_3_V_ap_vld = 1'b1;
    end else begin
        layer11_out_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_4_V_ap_vld = 1'b1;
    end else begin
        layer11_out_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_5_V_ap_vld = 1'b1;
    end else begin
        layer11_out_5_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_6_V_ap_vld = 1'b1;
    end else begin
        layer11_out_6_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_7_V_ap_vld = 1'b1;
    end else begin
        layer11_out_7_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_8_V_ap_vld = 1'b1;
    end else begin
        layer11_out_8_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer11_out_9_V_ap_vld = 1'b1;
    end else begin
        layer11_out_9_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (input_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (input_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp136 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (input_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (input_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (input_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call154 = ((ap_start == 1'b0) | (input_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign const_size_in_1 = 16'd16;

assign const_size_out_1 = 16'd16;

assign grp_sigmoid_fu_289_ap_start = grp_sigmoid_fu_289_ap_start_reg;

assign layer11_out_0_V = grp_sigmoid_fu_289_ap_return_0;

assign layer11_out_10_V = grp_sigmoid_fu_289_ap_return_10;

assign layer11_out_11_V = grp_sigmoid_fu_289_ap_return_11;

assign layer11_out_12_V = grp_sigmoid_fu_289_ap_return_12;

assign layer11_out_13_V = grp_sigmoid_fu_289_ap_return_13;

assign layer11_out_14_V = grp_sigmoid_fu_289_ap_return_14;

assign layer11_out_15_V = grp_sigmoid_fu_289_ap_return_15;

assign layer11_out_1_V = grp_sigmoid_fu_289_ap_return_1;

assign layer11_out_2_V = grp_sigmoid_fu_289_ap_return_2;

assign layer11_out_3_V = grp_sigmoid_fu_289_ap_return_3;

assign layer11_out_4_V = grp_sigmoid_fu_289_ap_return_4;

assign layer11_out_5_V = grp_sigmoid_fu_289_ap_return_5;

assign layer11_out_6_V = grp_sigmoid_fu_289_ap_return_6;

assign layer11_out_7_V = grp_sigmoid_fu_289_ap_return_7;

assign layer11_out_8_V = grp_sigmoid_fu_289_ap_return_8;

assign layer11_out_9_V = grp_sigmoid_fu_289_ap_return_9;

endmodule //filtering_network
