<profile>

<section name = "Vitis HLS Report for 'matmul_Pipeline_readA'" level="0">
<item name = "Date">Fri Jul  1 14:53:02 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">matmul</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045-ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">65539, 65539, 0.655 ms, 0.655 ms, 65539, 65539, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- readA">65537, 65537, 18, 16, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 171, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 189, -</column>
<column name="Register">-, -, 1601, -, -</column>
<specialColumn name="Available">1090, 900, 437200, 218600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln34_fu_148_p2">+, 0, 0, 13, 13, 1</column>
<column name="add_ln38_fu_194_p2">+, 0, 0, 32, 32, 1</column>
<column name="add_ln40_fu_232_p2">+, 0, 0, 12, 12, 12</column>
<column name="j_6_fu_279_p2">+, 0, 0, 13, 13, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state11_pp0_stage10_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state12_pp0_stage11_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state13_pp0_stage12_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state14_pp0_stage13_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state15_pp0_stage14_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state16_pp0_stage15_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state17_pp0_stage0_iter1">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state5_pp0_stage4_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state6_pp0_stage5_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state7_pp0_stage6_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state8_pp0_stage7_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state9_pp0_stage8_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_ext_blocking_cur_n">and, 0, 0, 2, 1, 0</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_predicate_op44_read_state2">and, 0, 0, 1, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="icmp_ln34_fu_142_p2">icmp, 0, 0, 6, 13, 14</column>
<column name="icmp_ln36_fu_188_p2">icmp, 0, 0, 5, 13, 7</column>
<column name="icmp_ln40_fu_158_p2">icmp, 0, 0, 2, 5, 1</column>
<column name="i_3_fu_212_p3">select, 0, 0, 32, 1, 32</column>
<column name="j_5_fu_200_p3">select, 0, 0, 13, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_29_phi_fu_109_p4">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp0_iter1_empty_29_reg_106">9, 2, 512, 1024</column>
<column name="ap_sig_allocacmp_itr_2">9, 2, 13, 26</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_74">9, 2, 32, 64</column>
<column name="itr_fu_78">9, 2, 13, 26</column>
<column name="j_fu_70">9, 2, 13, 26</column>
<column name="shiftreg4_fu_66">9, 2, 496, 992</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_29_reg_106">512, 0, 512, 0</column>
<column name="gmem0_addr_read_10_reg_396">32, 0, 32, 0</column>
<column name="gmem0_addr_read_11_reg_401">32, 0, 32, 0</column>
<column name="gmem0_addr_read_12_reg_406">32, 0, 32, 0</column>
<column name="gmem0_addr_read_13_reg_411">32, 0, 32, 0</column>
<column name="gmem0_addr_read_14_reg_416">32, 0, 32, 0</column>
<column name="gmem0_addr_read_15_reg_426">32, 0, 32, 0</column>
<column name="gmem0_addr_read_1_reg_351">32, 0, 32, 0</column>
<column name="gmem0_addr_read_2_reg_356">32, 0, 32, 0</column>
<column name="gmem0_addr_read_3_reg_361">32, 0, 32, 0</column>
<column name="gmem0_addr_read_4_reg_366">32, 0, 32, 0</column>
<column name="gmem0_addr_read_5_reg_371">32, 0, 32, 0</column>
<column name="gmem0_addr_read_6_reg_376">32, 0, 32, 0</column>
<column name="gmem0_addr_read_7_reg_381">32, 0, 32, 0</column>
<column name="gmem0_addr_read_8_reg_386">32, 0, 32, 0</column>
<column name="gmem0_addr_read_9_reg_391">32, 0, 32, 0</column>
<column name="gmem0_addr_read_reg_346">32, 0, 32, 0</column>
<column name="i_fu_74">32, 0, 32, 0</column>
<column name="icmp_ln34_reg_333">1, 0, 1, 0</column>
<column name="icmp_ln34_reg_333_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln40_reg_337">1, 0, 1, 0</column>
<column name="icmp_ln40_reg_337_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="itr_fu_78">13, 0, 13, 0</column>
<column name="j_fu_70">13, 0, 13, 0</column>
<column name="shiftreg4_fu_66">496, 0, 496, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul_Pipeline_readA, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmul_Pipeline_readA, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmul_Pipeline_readA, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmul_Pipeline_readA, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmul_Pipeline_readA, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmul_Pipeline_readA, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, matmul_Pipeline_readA, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, matmul_Pipeline_readA, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, matmul_Pipeline_readA, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="sext_ln34">in, 30, ap_none, sext_ln34, scalar</column>
<column name="A_V_address0">out, 12, ap_memory, A_V, array</column>
<column name="A_V_ce0">out, 1, ap_memory, A_V, array</column>
<column name="A_V_we0">out, 1, ap_memory, A_V, array</column>
<column name="A_V_d0">out, 16, ap_memory, A_V, array</column>
</table>
</item>
</section>
</profile>
