Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu May 28 16:03:41 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -39.205    -4227.771                   2071                13191        0.024        0.000                      0                13191        3.000        0.000                       0                  2571  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -39.205    -4065.323                   1869                12329        0.024        0.000                      0                12329        3.750        0.000                       0                  2277  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         -0.877       -7.153                     21                  575        0.108        0.000                      0                  575        4.500        0.000                       0                   290  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -2.892     -162.448                    202                  862        0.032        0.000                      0                  862  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1869  Failing Endpoints,  Worst Slack      -39.205ns,  Total Violation    -4065.323ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -39.205ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.654ns  (logic 15.922ns (34.128%)  route 30.732ns (65.872%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.146ns
    Computed max time borrow:         4.854ns
    Time borrowed from endpoint:      4.854ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        2.264     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.682 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     3.985    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.109 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.280    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.404 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.686    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.810 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.165     4.975    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.099 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.391    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.515 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.669    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.793 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.416     6.209    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.333 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.644    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.929    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.053 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.356    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.480 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.645    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.769 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.313     8.083    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.207 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.510    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.634 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.805    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.929 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     9.269    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.393 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.547    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.671 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.934    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.058 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.336 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.427    10.764    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    10.888 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.049    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.173 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.337    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.461 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.339    11.800    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.924 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.075    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.199 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.490    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    12.614 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    12.910    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.034 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.346    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    13.470 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.772    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.896 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.443    14.339    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.463 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.624    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.748 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.165    14.913    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    15.037 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.450    15.487    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.611 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.782    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.906 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.197    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.321 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.599 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    17.035    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.159 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.422    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.546 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.698    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.822 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.113    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124    18.237 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    18.529    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.653 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.807    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.931 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.233    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.357 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.519    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.643 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.934    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.058 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.353    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.779    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    20.903 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.165    21.068    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    21.192 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    21.600    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.724 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    22.289    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.413 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.998    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.122 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.171    23.293    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.417 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    23.757    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.881 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    24.154 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.450    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    24.574 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.303    24.876    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.296    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.420 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.574    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.698 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.478    26.176    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.300 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.454    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.578 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.451    27.029    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    27.153 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.403    27.556    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.118    27.674 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.000    27.674    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    28.157 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.823    28.980    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.530 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.930    30.461    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X21Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.987 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    31.772    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X22Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.322 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.194    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X23Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.720 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.910 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.685    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.634    36.869    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.395 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.033    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X23Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.559 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.864    39.423    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.949 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.822    40.771    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.321 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.804    42.125    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.651 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.785    43.436    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.962 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    44.750    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X26Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.300 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.804    46.104    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X26Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.654 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    46.654    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X26Y40         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X26Y40         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                4.854     7.449    
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                         -46.654    
  -------------------------------------------------------------------
                         slack                                -39.205    

Slack (VIOLATED) :        -38.975ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.668ns  (logic 15.936ns (34.148%)  route 30.732ns (65.852%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        2.264     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.682 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     3.985    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.109 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.280    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.404 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.686    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.810 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.165     4.975    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.099 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.391    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.515 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.669    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.793 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.416     6.209    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.333 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.644    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.929    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.053 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.356    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.480 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.645    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.769 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.313     8.083    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.207 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.510    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.634 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.805    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.929 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     9.269    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.393 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.547    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.671 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.934    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.058 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.336 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.427    10.764    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    10.888 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.049    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.173 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.337    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.461 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.339    11.800    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.924 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.075    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.199 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.490    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    12.614 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    12.910    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.034 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.346    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    13.470 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.772    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.896 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.443    14.339    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.463 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.624    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.748 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.165    14.913    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    15.037 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.450    15.487    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.611 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.782    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.906 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.197    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.321 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.599 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    17.035    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.159 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.422    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.546 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.698    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.822 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.113    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124    18.237 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    18.529    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.653 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.807    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.931 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.233    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.357 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.519    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.643 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.934    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.058 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.353    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.779    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    20.903 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.165    21.068    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    21.192 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    21.600    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.724 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    22.289    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.413 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.998    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.122 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.171    23.293    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.417 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    23.757    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.881 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    24.154 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.450    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    24.574 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.303    24.876    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.296    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.420 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.574    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.698 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.478    26.176    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.300 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.454    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.578 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.451    27.029    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    27.153 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.403    27.556    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.118    27.674 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.000    27.674    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    28.157 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.823    28.980    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.530 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.930    30.461    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X21Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.987 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    31.772    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X22Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.322 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.194    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X23Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.720 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.910 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.685    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.634    36.869    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.395 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.033    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X23Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.559 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.864    39.423    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.949 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.822    40.771    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.321 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.804    42.125    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.651 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.785    43.436    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.962 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    44.750    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X26Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.300 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.804    46.104    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X26Y40         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    46.668 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    46.668    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X26Y40         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X26Y40         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                5.098     7.693    
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                         -46.668    
  -------------------------------------------------------------------
                         slack                                -38.975    

Slack (VIOLATED) :        -38.899ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.592ns  (logic 15.860ns (34.040%)  route 30.732ns (65.960%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        2.264     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.682 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     3.985    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.109 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.280    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.404 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.686    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.810 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.165     4.975    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.099 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.391    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.515 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.669    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.793 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.416     6.209    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.333 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.644    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.929    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.053 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.356    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.480 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.645    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.769 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.313     8.083    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.207 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.510    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.634 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.805    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.929 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     9.269    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.393 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.547    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.671 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.934    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.058 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.336 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.427    10.764    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    10.888 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.049    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.173 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.337    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.461 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.339    11.800    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.924 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.075    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.199 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.490    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    12.614 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    12.910    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.034 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.346    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    13.470 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.772    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.896 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.443    14.339    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.463 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.624    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.748 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.165    14.913    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    15.037 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.450    15.487    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.611 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.782    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.906 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.197    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.321 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.599 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    17.035    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.159 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.422    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.546 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.698    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.822 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.113    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124    18.237 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    18.529    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.653 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.807    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.931 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.233    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.357 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.519    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.643 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.934    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.058 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.353    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.779    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    20.903 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.165    21.068    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    21.192 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    21.600    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.724 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    22.289    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.413 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.998    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.122 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.171    23.293    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.417 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    23.757    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.881 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    24.154 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.450    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    24.574 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.303    24.876    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.296    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.420 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.574    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.698 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.478    26.176    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.300 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.454    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.578 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.451    27.029    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    27.153 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.403    27.556    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.118    27.674 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.000    27.674    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    28.157 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.823    28.980    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.530 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.930    30.461    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X21Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.987 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    31.772    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X22Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.322 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.194    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X23Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.720 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.910 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.685    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.634    36.869    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.395 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.033    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X23Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.559 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.864    39.423    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.949 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.822    40.771    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.321 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.804    42.125    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.651 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.785    43.436    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.962 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    44.750    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X26Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.300 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.804    46.104    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X26Y40         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    46.592 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    46.592    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X26Y40         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X26Y40         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                5.098     7.693    
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                         -46.592    
  -------------------------------------------------------------------
                         slack                                -38.899    

Slack (VIOLATED) :        -38.804ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.497ns  (logic 15.765ns (33.905%)  route 30.732ns (66.095%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        2.264     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.682 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     3.985    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.109 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.280    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.404 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.686    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.810 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.165     4.975    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.099 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.391    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.515 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.669    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.793 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.416     6.209    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.333 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.644    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.929    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.053 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.356    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.480 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.645    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.769 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.313     8.083    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.207 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.510    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.634 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.805    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.929 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     9.269    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.393 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.547    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.671 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.934    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.058 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.336 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.427    10.764    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    10.888 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.049    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.173 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.337    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.461 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.339    11.800    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.924 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.075    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.199 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.490    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    12.614 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    12.910    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.034 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.346    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    13.470 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.772    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.896 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.443    14.339    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.463 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.624    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.748 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.165    14.913    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    15.037 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.450    15.487    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.611 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.782    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.906 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.197    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.321 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.599 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    17.035    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.159 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.422    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.546 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.698    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.822 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.113    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124    18.237 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    18.529    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.653 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.807    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.931 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.233    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.357 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.519    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.643 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.934    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.058 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.353    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.779    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    20.903 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.165    21.068    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    21.192 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    21.600    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.724 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    22.289    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.413 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.998    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.122 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.171    23.293    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.417 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    23.757    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.881 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    24.154 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.450    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    24.574 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.303    24.876    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.296    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.420 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.574    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.698 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.478    26.176    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.300 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.454    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.578 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.451    27.029    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    27.153 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.403    27.556    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.118    27.674 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.000    27.674    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    28.157 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.823    28.980    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.530 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.930    30.461    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X21Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.987 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    31.772    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X22Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.322 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.194    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X23Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.720 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.910 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.685    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.634    36.869    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.395 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.033    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X23Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.559 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.864    39.423    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.949 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.822    40.771    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.321 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.804    42.125    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.651 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.785    43.436    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.962 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    44.750    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X26Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.300 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.804    46.104    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X26Y40         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    46.497 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    46.497    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X26Y40         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X26Y40         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                5.098     7.693    
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                         -46.497    
  -------------------------------------------------------------------
                         slack                                -38.804    

Slack (VIOLATED) :        -37.620ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.314ns  (logic 15.386ns (33.954%)  route 29.928ns (66.046%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        2.264     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.682 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     3.985    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.109 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.280    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.404 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.686    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.810 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.165     4.975    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.099 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.391    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.515 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.669    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.793 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.416     6.209    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.333 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.644    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.929    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.053 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.356    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.480 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.645    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.769 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.313     8.083    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.207 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.510    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.634 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.805    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.929 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     9.269    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.393 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.547    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.671 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.934    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.058 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.336 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.427    10.764    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    10.888 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.049    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.173 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.337    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.461 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.339    11.800    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.924 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.075    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.199 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.490    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    12.614 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    12.910    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.034 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.346    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    13.470 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.772    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.896 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.443    14.339    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.463 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.624    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.748 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.165    14.913    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    15.037 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.450    15.487    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.611 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.782    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.906 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.197    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.321 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.599 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    17.035    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.159 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.422    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.546 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.698    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.822 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.113    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124    18.237 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    18.529    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.653 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.807    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.931 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.233    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.357 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.519    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.643 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.934    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.058 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.353    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.779    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    20.903 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.165    21.068    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    21.192 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    21.600    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.724 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    22.289    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.413 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.998    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.122 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.171    23.293    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.417 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    23.757    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.881 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    24.154 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.450    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    24.574 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.303    24.876    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.296    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.420 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.574    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.698 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.478    26.176    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.300 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.454    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.578 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.451    27.029    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    27.153 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.403    27.556    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.118    27.674 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.000    27.674    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    28.157 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.823    28.980    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.530 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.930    30.461    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X21Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.987 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    31.772    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X22Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.322 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.194    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X23Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.720 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.910 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.685    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.634    36.869    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.395 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.033    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X23Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.559 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.864    39.423    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.949 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.822    40.771    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.321 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.804    42.125    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.651 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.785    43.436    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.962 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    44.750    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X26Y41         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    45.314 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.314    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X26Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.571     2.750    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X26Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.750    
                         clock uncertainty           -0.154     2.596    
                         time borrowed                5.098     7.694    
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                         -45.314    
  -------------------------------------------------------------------
                         slack                                -37.620    

Slack (VIOLATED) :        -37.544ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.238ns  (logic 15.310ns (33.843%)  route 29.928ns (66.157%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        2.264     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.682 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     3.985    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.109 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.280    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.404 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.686    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.810 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.165     4.975    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.099 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.391    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.515 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.669    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.793 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.416     6.209    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.333 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.644    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.929    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.053 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.356    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.480 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.645    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.769 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.313     8.083    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.207 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.510    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.634 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.805    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.929 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     9.269    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.393 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.547    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.671 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.934    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.058 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.336 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.427    10.764    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    10.888 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.049    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.173 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.337    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.461 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.339    11.800    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.924 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.075    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.199 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.490    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    12.614 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    12.910    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.034 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.346    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    13.470 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.772    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.896 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.443    14.339    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.463 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.624    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.748 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.165    14.913    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    15.037 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.450    15.487    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.611 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.782    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.906 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.197    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.321 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.599 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    17.035    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.159 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.422    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.546 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.698    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.822 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.113    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124    18.237 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    18.529    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.653 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.807    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.931 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.233    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.357 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.519    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.643 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.934    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.058 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.353    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.779    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    20.903 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.165    21.068    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    21.192 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    21.600    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.724 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    22.289    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.413 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.998    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.122 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.171    23.293    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.417 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    23.757    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.881 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    24.154 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.450    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    24.574 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.303    24.876    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.296    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.420 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.574    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.698 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.478    26.176    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.300 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.454    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.578 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.451    27.029    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    27.153 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.403    27.556    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.118    27.674 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.000    27.674    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    28.157 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.823    28.980    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.530 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.930    30.461    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X21Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.987 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    31.772    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X22Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.322 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.194    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X23Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.720 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.910 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.685    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.634    36.869    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.395 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.033    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X23Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.559 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.864    39.423    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.949 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.822    40.771    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.321 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.804    42.125    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.651 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.785    43.436    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.962 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    44.750    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X26Y41         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    45.238 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.238    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X26Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.571     2.750    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X26Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.750    
                         clock uncertainty           -0.154     2.596    
                         time borrowed                5.098     7.694    
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                         -45.238    
  -------------------------------------------------------------------
                         slack                                -37.544    

Slack (VIOLATED) :        -37.514ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.300ns  (logic 15.372ns (33.934%)  route 29.928ns (66.066%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.190ns
    Computed max time borrow:         5.190ns
    Time borrowed from endpoint:      5.190ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         5.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        2.264     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.682 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     3.985    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.109 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.280    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.404 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.686    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.810 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.165     4.975    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.099 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.391    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.515 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.669    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.793 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.416     6.209    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.333 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.644    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.929    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.053 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.356    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.480 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.645    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.769 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.313     8.083    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.207 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.510    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.634 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.805    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.929 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     9.269    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.393 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.547    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.671 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.934    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.058 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.336 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.427    10.764    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    10.888 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.049    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.173 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.337    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.461 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.339    11.800    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.924 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.075    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.199 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.490    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    12.614 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    12.910    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.034 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.346    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    13.470 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.772    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.896 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.443    14.339    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.463 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.624    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.748 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.165    14.913    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    15.037 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.450    15.487    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.611 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.782    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.906 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.197    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.321 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.599 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    17.035    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.159 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.422    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.546 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.698    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.822 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.113    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124    18.237 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    18.529    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.653 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.807    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.931 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.233    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.357 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.519    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.643 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.934    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.058 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.353    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.779    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    20.903 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.165    21.068    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    21.192 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    21.600    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.724 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    22.289    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.413 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.998    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.122 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.171    23.293    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.417 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    23.757    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.881 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    24.154 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.450    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    24.574 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.303    24.876    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.296    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.420 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.574    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.698 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.478    26.176    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.300 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.454    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.578 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.451    27.029    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    27.153 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.403    27.556    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.118    27.674 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.000    27.674    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    28.157 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.823    28.980    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.530 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.930    30.461    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X21Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.987 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    31.772    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X22Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.322 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.194    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X23Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.720 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.910 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.685    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.634    36.869    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.395 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.033    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X23Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.559 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.864    39.423    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.949 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.822    40.771    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.321 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.804    42.125    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.651 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.785    43.436    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.962 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    44.750    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X26Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.300 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    45.300    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X26Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.571     2.750    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X26Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.750    
                         clock uncertainty           -0.154     2.596    
                         time borrowed                5.190     7.786    
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                         -45.300    
  -------------------------------------------------------------------
                         slack                                -37.514    

Slack (VIOLATED) :        -37.449ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.143ns  (logic 15.215ns (33.704%)  route 29.928ns (66.296%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        2.264     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.682 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     3.985    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.109 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.280    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.404 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.686    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.810 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.165     4.975    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.099 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.391    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.515 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.669    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.793 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.416     6.209    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.333 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.644    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.929    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.053 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.356    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.480 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.645    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.769 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.313     8.083    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.207 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.510    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.634 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.805    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.929 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     9.269    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.393 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.547    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.671 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.934    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.058 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.336 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.427    10.764    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    10.888 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.049    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.173 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.337    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.461 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.339    11.800    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.924 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.075    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.199 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.490    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    12.614 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    12.910    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.034 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.346    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    13.470 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.772    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.896 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.443    14.339    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.463 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.624    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.748 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.165    14.913    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    15.037 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.450    15.487    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.611 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.782    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.906 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.197    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.321 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.599 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    17.035    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.159 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.422    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.546 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.698    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.822 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.113    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124    18.237 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    18.529    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.653 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.807    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.931 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.233    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.357 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.519    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.643 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.934    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.058 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.353    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.779    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    20.903 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.165    21.068    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    21.192 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    21.600    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.724 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    22.289    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.413 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.998    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.122 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.171    23.293    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.417 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    23.757    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.881 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    24.154 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.450    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    24.574 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.303    24.876    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.296    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.420 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.574    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.698 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.478    26.176    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.300 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.454    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.578 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.451    27.029    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    27.153 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.403    27.556    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.118    27.674 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.000    27.674    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    28.157 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.823    28.980    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.530 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.930    30.461    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X21Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.987 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    31.772    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X22Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.322 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.194    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X23Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.720 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.910 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.685    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.634    36.869    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.395 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.033    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X23Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.559 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.864    39.423    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.949 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.822    40.771    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.321 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.804    42.125    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.651 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.785    43.436    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.962 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    44.750    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X26Y41         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    45.143 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.143    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X26Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.571     2.750    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X26Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.750    
                         clock uncertainty           -0.154     2.596    
                         time borrowed                5.098     7.694    
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                         -45.143    
  -------------------------------------------------------------------
                         slack                                -37.449    

Slack (VIOLATED) :        -36.324ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.976ns  (logic 14.836ns (33.736%)  route 29.140ns (66.264%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        2.264     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.682 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     3.985    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.109 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.280    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.404 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.686    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.810 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.165     4.975    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.099 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.391    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.515 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.669    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.793 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.416     6.209    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.333 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.644    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.929    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.053 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.356    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.480 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.645    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.769 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.313     8.083    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.207 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.510    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.634 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.805    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.929 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     9.269    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.393 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.547    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.671 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.934    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.058 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.336 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.427    10.764    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    10.888 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.049    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.173 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.337    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.461 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.339    11.800    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.924 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.075    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.199 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.490    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    12.614 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    12.910    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.034 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.346    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    13.470 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.772    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.896 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.443    14.339    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.463 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.624    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.748 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.165    14.913    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    15.037 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.450    15.487    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.611 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.782    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.906 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.197    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.321 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.599 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    17.035    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.159 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.422    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.546 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.698    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.822 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.113    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124    18.237 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    18.529    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.653 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.807    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.931 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.233    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.357 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.519    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.643 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.934    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.058 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.353    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.779    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    20.903 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.165    21.068    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    21.192 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    21.600    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.724 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    22.289    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.413 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.998    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.122 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.171    23.293    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.417 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    23.757    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.881 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    24.154 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.450    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    24.574 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.303    24.876    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.296    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.420 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.574    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.698 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.478    26.176    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.300 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.454    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.578 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.451    27.029    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    27.153 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.403    27.556    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.118    27.674 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.000    27.674    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    28.157 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.823    28.980    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.530 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.930    30.461    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X21Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.987 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    31.772    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X22Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.322 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.194    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X23Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.720 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.910 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.685    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.634    36.869    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.395 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.033    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X23Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.559 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.864    39.423    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.949 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.822    40.771    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.321 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.804    42.125    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.651 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.785    43.436    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y42         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.976 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.976    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X29Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X29Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                5.057     7.652    
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                         -43.976    
  -------------------------------------------------------------------
                         slack                                -36.324    

Slack (VIOLATED) :        -36.249ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.901ns  (logic 14.761ns (33.623%)  route 29.140ns (66.377%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        2.264     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.682 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     3.985    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.109 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.280    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.404 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.686    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.810 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.165     4.975    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.099 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.391    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.515 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.669    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.793 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.416     6.209    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.333 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.644    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.929    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.053 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.356    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.480 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.645    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.769 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.313     8.083    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X22Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.207 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.510    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.634 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.805    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.929 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     9.269    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.393 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.547    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.671 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.934    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.058 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X23Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.336 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.427    10.764    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    10.888 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.049    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.173 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.337    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.461 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.339    11.800    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    11.924 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.075    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.199 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.490    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    12.614 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    12.910    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.034 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.346    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    13.470 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.772    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    13.896 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.443    14.339    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.463 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.624    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    14.748 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.165    14.913    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124    15.037 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.450    15.487    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.611 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.782    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    15.906 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.197    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.321 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    16.599 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    17.035    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.159 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.422    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.546 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.698    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y36         LUT1 (Prop_lut1_I0_O)        0.124    17.822 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.113    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.124    18.237 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    18.529    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.653 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.807    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.124    18.931 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.233    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.357 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.519    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.643 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.934    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.058 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.353    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.779    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    20.903 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.165    21.068    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124    21.192 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    21.600    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.724 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    22.289    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.413 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.998    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.122 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.171    23.293    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.417 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    23.757    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    23.881 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.124    24.154 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.450    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    24.574 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.303    24.876    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.296    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.420 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.574    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X23Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.698 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.478    26.176    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.300 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.454    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    26.578 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.451    27.029    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    27.153 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.403    27.556    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.118    27.674 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.000    27.674    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    28.157 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.823    28.980    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.530 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.930    30.461    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X21Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.987 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    31.772    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X22Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.322 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.194    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X23Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.720 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.910 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.685    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.634    36.869    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.395 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.033    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X23Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.559 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.864    39.423    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.949 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.822    40.771    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.321 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.804    42.125    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.651 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.785    43.436    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y42         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.901 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.901    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X29Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X29Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                5.057     7.652    
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                         -43.901    
  -------------------------------------------------------------------
                         slack                                -36.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.736%)  route 0.142ns (43.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/Q
                         net (fo=1, routed)           0.142     1.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[60]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.320 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[60]_i_1/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[60]
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.220%)  route 0.151ns (44.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.151     1.287    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.332 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[31]_i_2/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[31]
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.211%)  route 0.178ns (55.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.178     1.314    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/Q
                         net (fo=1, routed)           0.129     1.288    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[35]
    SLICE_X29Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.333 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[35]_i_1/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[35]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.467%)  route 0.268ns (65.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.268     1.319    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X27Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.929     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y103        FDRE (Hold_fdre_C_CE)       -0.039     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.467%)  route 0.268ns (65.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.268     1.319    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X27Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.929     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y103        FDRE (Hold_fdre_C_CE)       -0.039     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.631%)  route 0.332ns (61.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/Q
                         net (fo=6, routed)           0.332     1.408    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_1[5]
    SLICE_X29Y103        LUT5 (Prop_lut5_I4_O)        0.045     1.453 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.453    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[5]_i_1__0_n_0
    SLICE_X29Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X29Y103        FDRE (Hold_fdre_C_D)         0.092     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/Q
                         net (fo=1, routed)           0.054     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[0]
    SLICE_X30Y104        LUT5 (Prop_lut5_I3_O)        0.045     1.234 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.234    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0_n_0
    SLICE_X30Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.289     1.007    
    SLICE_X30Y104        FDRE (Hold_fdre_C_D)         0.121     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.552     0.888    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.084    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.818     1.184    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.888    
    SLICE_X41Y84         FDRE (Hold_fdre_C_D)         0.075     0.963    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.086    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X41Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.822     1.188    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.890    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.075     0.965    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X24Y48    design_1_i/top_0/inst/meanQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y48    design_1_i/top_0/inst/meanQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y48    design_1_i/top_0/inst/meanQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y49    design_1_i/top_0/inst/meanQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y49    design_1_i/top_0/inst/meanQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y49    design_1_i/top_0/inst/meanQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y49    design_1_i/top_0/inst/meanQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y50    design_1_i/top_0/inst/meanQ_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y50    design_1_i/top_0/inst/meanQ_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y81    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y81    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y81    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y81    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y71    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y71    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y71    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y71    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y69    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y69    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y75    design_1_i/top_0/inst/ram1/ram_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y75    design_1_i/top_0/inst/ram1/ram_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y75    design_1_i/top_0/inst/ram1/ram_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y75    design_1_i/top_0/inst/ram1/ram_reg_0_255_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y67    design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y67    design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y67    design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y67    design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y60    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y60    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           21  Failing Endpoints,  Worst Slack       -0.877ns,  Total Violation       -7.153ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.877ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[77]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 2.865ns (26.571%)  route 7.918ns (73.429%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518     2.174 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=5, routed)           1.347     3.521    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.124     3.645 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.645    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.177 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.177    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.291 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.291    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.405 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.405    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.519    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.633    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.001     4.748    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.432 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.200     6.632    design_1_i/top_0/inst/virusEnD1
    SLICE_X42Y101        LUT4 (Prop_lut4_I2_O)        0.313     6.945 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         4.796    11.741    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X51Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.865 r  design_1_i/top_0/inst/virusEnQ[77]_rep_i_1/O
                         net (fo=1, routed)           0.574    12.439    design_1_i/top_0/inst/virusEnQ[77]_rep_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[77]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643    11.646    design_1_i/top_0/inst/clk2
    SLICE_X50Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[77]_rep/C
                         clock pessimism              0.014    11.660    
                         clock uncertainty           -0.074    11.586    
    SLICE_X50Y103        FDRE (Setup_fdre_C_D)       -0.024    11.562    design_1_i/top_0/inst/virusEnQ_reg[77]_rep
  -------------------------------------------------------------------
                         required time                         11.562    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                 -0.877    

Slack (VIOLATED) :        -0.828ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[91]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.742ns  (logic 2.865ns (26.671%)  route 7.877ns (73.329%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518     2.174 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=5, routed)           1.347     3.521    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.124     3.645 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.645    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.177 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.177    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.291 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.291    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.405 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.405    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.519    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.633    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.001     4.748    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.432 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.200     6.632    design_1_i/top_0/inst/virusEnD1
    SLICE_X42Y101        LUT4 (Prop_lut4_I2_O)        0.313     6.945 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         4.800    11.745    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.869 r  design_1_i/top_0/inst/virusEnQ[91]_rep_i_1/O
                         net (fo=1, routed)           0.529    12.398    design_1_i/top_0/inst/virusEnQ[91]_rep_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643    11.646    design_1_i/top_0/inst/clk2
    SLICE_X50Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]_rep/C
                         clock pessimism              0.014    11.660    
                         clock uncertainty           -0.074    11.586    
    SLICE_X50Y103        FDRE (Setup_fdre_C_D)       -0.016    11.570    design_1_i/top_0/inst/virusEnQ_reg[91]_rep
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                 -0.828    

Slack (VIOLATED) :        -0.679ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[89]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.581ns  (logic 2.865ns (27.077%)  route 7.716ns (72.923%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518     2.174 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=5, routed)           1.347     3.521    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.124     3.645 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.645    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.177 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.177    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.291 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.291    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.405 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.405    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.519    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.633    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.001     4.748    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.432 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.200     6.632    design_1_i/top_0/inst/virusEnD1
    SLICE_X42Y101        LUT4 (Prop_lut4_I2_O)        0.313     6.945 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         4.649    11.594    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.718 r  design_1_i/top_0/inst/virusEnQ[89]_rep_i_1/O
                         net (fo=1, routed)           0.519    12.237    design_1_i/top_0/inst/virusEnQ[89]_rep_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[89]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643    11.646    design_1_i/top_0/inst/clk2
    SLICE_X50Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[89]_rep/C
                         clock pessimism              0.014    11.660    
                         clock uncertainty           -0.074    11.586    
    SLICE_X50Y103        FDRE (Setup_fdre_C_D)       -0.028    11.558    design_1_i/top_0/inst/virusEnQ_reg[89]_rep
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                 -0.679    

Slack (VIOLATED) :        -0.664ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[93]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.564ns  (logic 2.865ns (27.121%)  route 7.699ns (72.879%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518     2.174 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=5, routed)           1.347     3.521    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.124     3.645 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.645    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.177 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.177    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.291 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.291    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.405 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.405    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.519    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.633    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.001     4.748    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.432 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.200     6.632    design_1_i/top_0/inst/virusEnD1
    SLICE_X42Y101        LUT4 (Prop_lut4_I2_O)        0.313     6.945 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         4.819    11.764    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.888 r  design_1_i/top_0/inst/virusEnQ[93]_rep_i_1/O
                         net (fo=1, routed)           0.332    12.220    design_1_i/top_0/inst/virusEnQ[93]_rep_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[93]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643    11.646    design_1_i/top_0/inst/clk2
    SLICE_X50Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[93]_rep/C
                         clock pessimism              0.014    11.660    
                         clock uncertainty           -0.074    11.586    
    SLICE_X50Y103        FDRE (Setup_fdre_C_D)       -0.030    11.556    design_1_i/top_0/inst/virusEnQ_reg[93]_rep
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                 -0.664    

Slack (VIOLATED) :        -0.562ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.273ns  (logic 2.865ns (27.889%)  route 7.408ns (72.111%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518     2.174 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=5, routed)           1.347     3.521    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.124     3.645 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.645    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.177 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.177    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.291 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.291    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.405 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.405    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.519    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.633    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.001     4.748    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.432 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.200     6.632    design_1_i/top_0/inst/virusEnD1
    SLICE_X42Y101        LUT4 (Prop_lut4_I2_O)        0.313     6.945 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         4.230    11.175    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.124    11.299 r  design_1_i/top_0/inst/virusEnQ[62]_i_1/O
                         net (fo=1, routed)           0.630    11.929    design_1_i/top_0/inst/virusEnQ[62]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.470    11.473    design_1_i/top_0/inst/clk2
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[62]/C
                         clock pessimism              0.014    11.487    
                         clock uncertainty           -0.074    11.412    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)       -0.045    11.367    design_1_i/top_0/inst/virusEnQ_reg[62]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                 -0.562    

Slack (VIOLATED) :        -0.502ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.404ns  (logic 2.865ns (27.539%)  route 7.539ns (72.461%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518     2.174 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=5, routed)           1.347     3.521    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.124     3.645 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.645    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.177 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.177    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.291 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.291    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.405 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.405    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.519    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.633    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.001     4.748    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.432 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.200     6.632    design_1_i/top_0/inst/virusEnD1
    SLICE_X42Y101        LUT4 (Prop_lut4_I2_O)        0.313     6.945 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         4.801    11.746    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X51Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.870 r  design_1_i/top_0/inst/virusEnQ[90]_i_1/O
                         net (fo=1, routed)           0.190    12.060    design_1_i/top_0/inst/virusEnQ[90]_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643    11.646    design_1_i/top_0/inst/clk2
    SLICE_X50Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[90]/C
                         clock pessimism              0.014    11.660    
                         clock uncertainty           -0.074    11.586    
    SLICE_X50Y103        FDRE (Setup_fdre_C_D)       -0.028    11.558    design_1_i/top_0/inst/virusEnQ_reg[90]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                 -0.502    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[63]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 2.865ns (27.618%)  route 7.509ns (72.382%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518     2.174 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=5, routed)           1.347     3.521    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.124     3.645 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.645    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.177 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.177    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.291 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.291    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.405 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.405    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.519    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.633    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.001     4.748    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.432 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.200     6.632    design_1_i/top_0/inst/virusEnD1
    SLICE_X42Y101        LUT4 (Prop_lut4_I2_O)        0.313     6.945 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         4.441    11.387    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X50Y100        LUT4 (Prop_lut4_I2_O)        0.124    11.511 r  design_1_i/top_0/inst/virusEnQ[63]_rep_i_1/O
                         net (fo=1, routed)           0.519    12.030    design_1_i/top_0/inst/virusEnQ[63]_rep_i_1_n_0
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.644    11.647    design_1_i/top_0/inst/clk2
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]_rep/C
                         clock pessimism              0.014    11.661    
                         clock uncertainty           -0.074    11.587    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)       -0.028    11.559    design_1_i/top_0/inst/virusEnQ_reg[63]_rep
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.381ns  (logic 2.865ns (27.599%)  route 7.516ns (72.401%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518     2.174 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=5, routed)           1.347     3.521    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.124     3.645 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.645    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.177 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.177    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.291 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.291    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.405 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.405    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.519    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.633    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.001     4.748    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.432 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.200     6.632    design_1_i/top_0/inst/virusEnD1
    SLICE_X42Y101        LUT4 (Prop_lut4_I2_O)        0.313     6.945 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         4.968    11.913    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X50Y104        LUT4 (Prop_lut4_I2_O)        0.124    12.037 r  design_1_i/top_0/inst/virusEnQ[96]_i_1/O
                         net (fo=1, routed)           0.000    12.037    design_1_i/top_0/inst/virusEnQ[96]_i_1_n_0
    SLICE_X50Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643    11.646    design_1_i/top_0/inst/clk2
    SLICE_X50Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[96]/C
                         clock pessimism              0.014    11.660    
                         clock uncertainty           -0.074    11.586    
    SLICE_X50Y104        FDRE (Setup_fdre_C_D)        0.079    11.665    design_1_i/top_0/inst/virusEnQ_reg[96]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                         -12.037    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[54]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.231ns  (logic 2.865ns (28.003%)  route 7.366ns (71.997%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518     2.174 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=5, routed)           1.347     3.521    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.124     3.645 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.645    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.177 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.177    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.291 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.291    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.405 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.405    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.519    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.633    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.001     4.748    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.432 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.200     6.632    design_1_i/top_0/inst/virusEnD1
    SLICE_X42Y101        LUT4 (Prop_lut4_I2_O)        0.313     6.945 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         4.222    11.167    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X50Y100        LUT4 (Prop_lut4_I2_O)        0.124    11.291 r  design_1_i/top_0/inst/virusEnQ[54]_rep_i_1/O
                         net (fo=1, routed)           0.596    11.887    design_1_i/top_0/inst/virusEnQ[54]_rep_i_1_n_0
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[54]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.644    11.647    design_1_i/top_0/inst/clk2
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[54]_rep/C
                         clock pessimism              0.014    11.661    
                         clock uncertainty           -0.074    11.587    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)       -0.028    11.559    design_1_i/top_0/inst/virusEnQ_reg[54]_rep
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                         -11.887    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.041ns  (logic 2.865ns (28.532%)  route 7.176ns (71.468%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518     2.174 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=5, routed)           1.347     3.521    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.124     3.645 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.645    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.177 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.177    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.291 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.291    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.405 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.405    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.519    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.633    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.001     4.748    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.432 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.200     6.632    design_1_i/top_0/inst/virusEnD1
    SLICE_X42Y101        LUT4 (Prop_lut4_I2_O)        0.313     6.945 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         4.249    11.194    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.124    11.318 r  design_1_i/top_0/inst/virusEnQ[64]_i_1/O
                         net (fo=1, routed)           0.379    11.697    design_1_i/top_0/inst/virusEnQ[64]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.470    11.473    design_1_i/top_0/inst/clk2
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[64]/C
                         clock pessimism              0.014    11.487    
                         clock uncertainty           -0.074    11.412    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)       -0.028    11.384    design_1_i/top_0/inst/virusEnQ_reg[64]
  -------------------------------------------------------------------
                         required time                         11.384    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                 -0.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[32]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.227ns (46.467%)  route 0.262ns (53.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X45Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  design_1_i/top_0/inst/virusEnQ_reg[32]_rep/Q
                         net (fo=257, routed)         0.262     0.949    design_1_i/top_0/inst/virusEnQ_reg[32]_rep_n_0
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.099     1.048 r  design_1_i/top_0/inst/virusEnQ[33]_i_1/O
                         net (fo=1, routed)           0.000     1.048    design_1_i/top_0/inst/virusEnQ[33]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X50Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.120     0.940    design_1_i/top_0/inst/virusEnQ_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[57]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X47Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/top_0/inst/virusEnQ_reg[57]_rep/Q
                         net (fo=4, routed)           0.068     0.770    design_1_i/top_0/inst/virusEnQ_reg[57]_rep_n_0
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.045     0.815 r  design_1_i/top_0/inst/virusEnQ[58]_i_1/O
                         net (fo=1, routed)           0.000     0.815    design_1_i/top_0/inst/virusEnQ[58]_i_1_n_0
    SLICE_X46Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X46Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.120     0.694    design_1_i/top_0/inst/virusEnQ_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[79]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.579%)  route 0.271ns (56.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.637     0.639    design_1_i/top_0/inst/clk2
    SLICE_X50Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[79]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     0.803 r  design_1_i/top_0/inst/virusEnQ_reg[79]_rep/Q
                         net (fo=257, routed)         0.271     1.074    design_1_i/top_0/inst/virusEnQ_reg[79]_rep_n_0
    SLICE_X43Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.119 r  design_1_i/top_0/inst/virusEnQ[80]_i_1/O
                         net (fo=1, routed)           0.000     1.119    design_1_i/top_0/inst/virusEnQ[80]_i_1_n_0
    SLICE_X43Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X43Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[80]/C
                         clock pessimism             -0.009     0.905    
    SLICE_X43Y104        FDRE (Hold_fdre_C_D)         0.092     0.997    design_1_i/top_0/inst/virusEnQ_reg[80]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[70]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.641     0.643    design_1_i/top_0/inst/clk2
    SLICE_X47Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[70]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  design_1_i/top_0/inst/virusEnQ_reg[70]_rep/Q
                         net (fo=4, routed)           0.068     0.852    design_1_i/top_0/inst/virusEnQ_reg[70]_rep_n_0
    SLICE_X46Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.897 r  design_1_i/top_0/inst/virusEnQ[71]_i_1/O
                         net (fo=1, routed)           0.000     0.897    design_1_i/top_0/inst/virusEnQ[71]_i_1_n_0
    SLICE_X46Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X46Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[71]/C
                         clock pessimism             -0.259     0.656    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.120     0.776    design_1_i/top_0/inst/virusEnQ_reg[71]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X47Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[123]/Q
                         net (fo=5, routed)           0.080     0.863    design_1_i/top_0/inst/virusEnQ[123]
    SLICE_X46Y106        LUT4 (Prop_lut4_I3_O)        0.045     0.908 r  design_1_i/top_0/inst/virusEnQ[124]_i_1/O
                         net (fo=1, routed)           0.000     0.908    design_1_i/top_0/inst/virusEnQ[124]_i_1_n_0
    SLICE_X46Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X46Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/C
                         clock pessimism             -0.259     0.655    
    SLICE_X46Y106        FDRE (Hold_fdre_C_D)         0.120     0.775    design_1_i/top_0/inst/virusEnQ_reg[124]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[27]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.089%)  route 0.344ns (64.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusEnQ_reg[26]/Q
                         net (fo=4, routed)           0.344     1.045    design_1_i/top_0/inst/virusEnQ[26]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.090 r  design_1_i/top_0/inst/virusEnQ[27]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.090    design_1_i/top_0/inst/virusEnQ[27]_rep_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]_rep/C
                         clock pessimism             -0.005     0.819    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     0.939    design_1_i/top_0/inst/virusEnQ_reg[27]_rep
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[65]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.282%)  route 0.352ns (62.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  design_1_i/top_0/inst/virusEnQ_reg[64]/Q
                         net (fo=257, routed)         0.240     0.960    design_1_i/top_0/inst/virusEnQ[64]
    SLICE_X50Y100        LUT4 (Prop_lut4_I3_O)        0.045     1.005 r  design_1_i/top_0/inst/virusEnQ[65]_rep_i_1/O
                         net (fo=1, routed)           0.112     1.117    design_1_i/top_0/inst/virusEnQ[65]_rep_i_1_n_0
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[65]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[65]_rep/C
                         clock pessimism             -0.005     0.906    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.060     0.966    design_1_i/top_0/inst/virusEnQ_reg[65]_rep
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[39]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X51Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/top_0/inst/virusEnQ_reg[38]/Q
                         net (fo=4, routed)           0.099     0.797    design_1_i/top_0/inst/virusEnQ[38]
    SLICE_X50Y97         LUT4 (Prop_lut4_I3_O)        0.045     0.842 r  design_1_i/top_0/inst/virusEnQ[39]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.842    design_1_i/top_0/inst/virusEnQ[39]_rep_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X50Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]_rep/C
                         clock pessimism             -0.255     0.570    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.120     0.690    design_1_i/top_0/inst/virusEnQ_reg[39]_rep
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[68]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.209ns (34.505%)  route 0.397ns (65.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  design_1_i/top_0/inst/virusEnQ_reg[67]/Q
                         net (fo=4, routed)           0.397     1.117    design_1_i/top_0/inst/virusEnQ[67]
    SLICE_X47Y100        LUT4 (Prop_lut4_I3_O)        0.045     1.162 r  design_1_i/top_0/inst/virusEnQ[68]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.162    design_1_i/top_0/inst/virusEnQ[68]_rep_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[68]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X47Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[68]_rep/C
                         clock pessimism             -0.005     0.910    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.091     1.001    design_1_i/top_0/inst/virusEnQ_reg[68]_rep
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[66]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.376%)  route 0.371ns (66.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X47Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/top_0/inst/virusEnQ_reg[66]_rep/Q
                         net (fo=4, routed)           0.371     1.073    design_1_i/top_0/inst/virusEnQ_reg[66]_rep_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.118 r  design_1_i/top_0/inst/virusEnQ[67]_i_1/O
                         net (fo=1, routed)           0.000     1.118    design_1_i/top_0/inst/virusEnQ[67]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[67]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.120     0.940    design_1_i/top_0/inst/virusEnQ_reg[67]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y95     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y94     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y96     design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y96     design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y95     design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y94     design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y100    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y96     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y107    design_1_i/top_0/inst/virusEnQ_reg[115]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y107    design_1_i/top_0/inst/virusEnQ_reg[74]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y107    design_1_i/top_0/inst/virusEnQ_reg[99]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y95     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y94     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y96     design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y96     design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y95     design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y94     design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y100    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y95     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y94     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y95     design_1_i/top_0/inst/virusCounterQ_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y94     design_1_i/top_0/inst/virusCounterQ_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96     design_1_i/top_0/inst/virusCounterQ_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y96     design_1_i/top_0/inst/virusCounterQ_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96     design_1_i/top_0/inst/virusCounterQ_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y94     design_1_i/top_0/inst/virusCounterQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y96     design_1_i/top_0/inst/virusCounterQ_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          202  Failing Endpoints,  Worst Slack       -2.892ns,  Total Violation     -162.448ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[40]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.137ns  (logic 1.367ns (12.275%)  route 9.770ns (87.725%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.651     2.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X39Y91         FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_i/top_0/inst/counterQ_reg[31]/Q
                         net (fo=4, routed)           1.250     4.614    design_1_i/top_0/inst/ram1/Q[31]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.299     4.913 r  design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17/O
                         net (fo=1, routed)           0.000     4.913    design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.314 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_4/CO[3]
                         net (fo=71, routed)          1.914     7.228    design_1_i/top_0/inst/ram1_n_1
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.352 f  design_1_i/top_0/inst/virusEnQ[127]_i_4/O
                         net (fo=253, routed)         6.076    13.429    design_1_i/top_0/inst/virusEnQ[127]_i_4_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I0_O)        0.124    13.553 r  design_1_i/top_0/inst/virusEnQ[40]_rep_i_1/O
                         net (fo=1, routed)           0.529    14.082    design_1_i/top_0/inst/virusEnQ[40]_rep_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[40]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.469    11.472    design_1_i/top_0/inst/clk2
    SLICE_X50Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[40]_rep/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.266    11.206    
    SLICE_X50Y95         FDRE (Setup_fdre_C_D)       -0.016    11.190    design_1_i/top_0/inst/virusEnQ_reg[40]_rep
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                         -14.082    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.748ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.992ns  (logic 1.367ns (12.436%)  route 9.625ns (87.564%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.651     2.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X39Y91         FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_i/top_0/inst/counterQ_reg[31]/Q
                         net (fo=4, routed)           1.250     4.614    design_1_i/top_0/inst/ram1/Q[31]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.299     4.913 r  design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17/O
                         net (fo=1, routed)           0.000     4.913    design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.314 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_4/CO[3]
                         net (fo=71, routed)          1.914     7.228    design_1_i/top_0/inst/ram1_n_1
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.352 f  design_1_i/top_0/inst/virusEnQ[127]_i_4/O
                         net (fo=253, routed)         6.129    13.482    design_1_i/top_0/inst/virusEnQ[127]_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.606 r  design_1_i/top_0/inst/virusEnQ[31]_i_1/O
                         net (fo=1, routed)           0.332    13.937    design_1_i/top_0/inst/virusEnQ[31]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.469    11.472    design_1_i/top_0/inst/clk2
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.266    11.206    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)       -0.016    11.190    design_1_i/top_0/inst/virusEnQ_reg[31]
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                         -13.937    
  -------------------------------------------------------------------
                         slack                                 -2.748    

Slack (VIOLATED) :        -2.726ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[44]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.957ns  (logic 1.367ns (12.476%)  route 9.590ns (87.523%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.651     2.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X39Y91         FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_i/top_0/inst/counterQ_reg[31]/Q
                         net (fo=4, routed)           1.250     4.614    design_1_i/top_0/inst/ram1/Q[31]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.299     4.913 r  design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17/O
                         net (fo=1, routed)           0.000     4.913    design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.314 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_4/CO[3]
                         net (fo=71, routed)          1.914     7.228    design_1_i/top_0/inst/ram1_n_1
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.352 f  design_1_i/top_0/inst/virusEnQ[127]_i_4/O
                         net (fo=253, routed)         6.093    13.446    design_1_i/top_0/inst/virusEnQ[127]_i_4_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I0_O)        0.124    13.570 r  design_1_i/top_0/inst/virusEnQ[44]_rep_i_1/O
                         net (fo=1, routed)           0.332    13.902    design_1_i/top_0/inst/virusEnQ[44]_rep_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[44]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.469    11.472    design_1_i/top_0/inst/clk2
    SLICE_X50Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[44]_rep/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.266    11.206    
    SLICE_X50Y95         FDRE (Setup_fdre_C_D)       -0.030    11.176    design_1_i/top_0/inst/virusEnQ_reg[44]_rep
  -------------------------------------------------------------------
                         required time                         11.176    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                 -2.726    

Slack (VIOLATED) :        -2.659ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.876ns  (logic 1.367ns (12.569%)  route 9.509ns (87.431%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.651     2.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X39Y91         FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_i/top_0/inst/counterQ_reg[31]/Q
                         net (fo=4, routed)           1.250     4.614    design_1_i/top_0/inst/ram1/Q[31]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.299     4.913 r  design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17/O
                         net (fo=1, routed)           0.000     4.913    design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.314 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_4/CO[3]
                         net (fo=71, routed)          1.914     7.228    design_1_i/top_0/inst/ram1_n_1
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.352 f  design_1_i/top_0/inst/virusEnQ[127]_i_4/O
                         net (fo=253, routed)         5.715    13.067    design_1_i/top_0/inst/virusEnQ[127]_i_4_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.124    13.191 r  design_1_i/top_0/inst/virusEnQ[62]_i_1/O
                         net (fo=1, routed)           0.630    13.821    design_1_i/top_0/inst/virusEnQ[62]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.470    11.473    design_1_i/top_0/inst/clk2
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[62]/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.266    11.207    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)       -0.045    11.162    design_1_i/top_0/inst/virusEnQ_reg[62]
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                 -2.659    

Slack (VIOLATED) :        -2.650ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[48]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.831ns  (logic 1.367ns (12.622%)  route 9.464ns (87.378%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.651     2.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X39Y91         FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_i/top_0/inst/counterQ_reg[31]/Q
                         net (fo=4, routed)           1.250     4.614    design_1_i/top_0/inst/ram1/Q[31]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.299     4.913 r  design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17/O
                         net (fo=1, routed)           0.000     4.913    design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.314 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_4/CO[3]
                         net (fo=71, routed)          1.914     7.228    design_1_i/top_0/inst/ram1_n_1
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.352 f  design_1_i/top_0/inst/virusEnQ[127]_i_4/O
                         net (fo=253, routed)         5.920    13.272    design_1_i/top_0/inst/virusEnQ[127]_i_4_n_0
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.124    13.396 r  design_1_i/top_0/inst/virusEnQ[48]_rep_i_1/O
                         net (fo=1, routed)           0.379    13.776    design_1_i/top_0/inst/virusEnQ[48]_rep_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[48]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.470    11.473    design_1_i/top_0/inst/clk2
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[48]_rep/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.266    11.207    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)       -0.081    11.126    design_1_i/top_0/inst/virusEnQ_reg[48]_rep
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                 -2.650    

Slack (VIOLATED) :        -2.632ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.832ns  (logic 1.367ns (12.620%)  route 9.465ns (87.380%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.651     2.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X39Y91         FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_i/top_0/inst/counterQ_reg[31]/Q
                         net (fo=4, routed)           1.250     4.614    design_1_i/top_0/inst/ram1/Q[31]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.299     4.913 r  design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17/O
                         net (fo=1, routed)           0.000     4.913    design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.314 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_4/CO[3]
                         net (fo=71, routed)          1.914     7.228    design_1_i/top_0/inst/ram1_n_1
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.352 f  design_1_i/top_0/inst/virusEnQ[127]_i_4/O
                         net (fo=253, routed)         5.922    13.274    design_1_i/top_0/inst/virusEnQ[127]_i_4_n_0
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.124    13.398 r  design_1_i/top_0/inst/virusEnQ[55]_i_1/O
                         net (fo=1, routed)           0.379    13.777    design_1_i/top_0/inst/virusEnQ[55]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.470    11.473    design_1_i/top_0/inst/clk2
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[55]/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.266    11.207    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)       -0.061    11.146    design_1_i/top_0/inst/virusEnQ_reg[55]
  -------------------------------------------------------------------
                         required time                         11.146    
                         arrival time                         -13.777    
  -------------------------------------------------------------------
                         slack                                 -2.632    

Slack (VIOLATED) :        -2.623ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[56]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.824ns  (logic 1.367ns (12.630%)  route 9.457ns (87.370%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.651     2.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X39Y91         FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_i/top_0/inst/counterQ_reg[31]/Q
                         net (fo=4, routed)           1.250     4.614    design_1_i/top_0/inst/ram1/Q[31]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.299     4.913 r  design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17/O
                         net (fo=1, routed)           0.000     4.913    design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.314 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_4/CO[3]
                         net (fo=71, routed)          1.914     7.228    design_1_i/top_0/inst/ram1_n_1
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.352 f  design_1_i/top_0/inst/virusEnQ[127]_i_4/O
                         net (fo=253, routed)         5.913    13.265    design_1_i/top_0/inst/virusEnQ[127]_i_4_n_0
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.124    13.389 r  design_1_i/top_0/inst/virusEnQ[56]_rep_i_1/O
                         net (fo=1, routed)           0.379    13.769    design_1_i/top_0/inst/virusEnQ[56]_rep_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.470    11.473    design_1_i/top_0/inst/clk2
    SLICE_X51Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]_rep/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.266    11.207    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)       -0.061    11.146    design_1_i/top_0/inst/virusEnQ_reg[56]_rep
  -------------------------------------------------------------------
                         required time                         11.146    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                 -2.623    

Slack (VIOLATED) :        -2.618ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.832ns  (logic 1.367ns (12.619%)  route 9.465ns (87.381%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.651     2.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X39Y91         FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_i/top_0/inst/counterQ_reg[31]/Q
                         net (fo=4, routed)           1.250     4.614    design_1_i/top_0/inst/ram1/Q[31]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.299     4.913 r  design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17/O
                         net (fo=1, routed)           0.000     4.913    design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.314 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_4/CO[3]
                         net (fo=71, routed)          1.914     7.228    design_1_i/top_0/inst/ram1_n_1
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.352 f  design_1_i/top_0/inst/virusEnQ[127]_i_4/O
                         net (fo=253, routed)         5.922    13.274    design_1_i/top_0/inst/virusEnQ[127]_i_4_n_0
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.124    13.398 r  design_1_i/top_0/inst/virusEnQ[41]_i_1/O
                         net (fo=1, routed)           0.379    13.777    design_1_i/top_0/inst/virusEnQ[41]_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.470    11.473    design_1_i/top_0/inst/clk2
    SLICE_X51Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[41]/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.266    11.207    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)       -0.047    11.160    design_1_i/top_0/inst/virusEnQ_reg[41]
  -------------------------------------------------------------------
                         required time                         11.160    
                         arrival time                         -13.777    
  -------------------------------------------------------------------
                         slack                                 -2.618    

Slack (VIOLATED) :        -2.527ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[27]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.865ns  (logic 1.367ns (12.582%)  route 9.498ns (87.418%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.651     2.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X39Y91         FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_i/top_0/inst/counterQ_reg[31]/Q
                         net (fo=4, routed)           1.250     4.614    design_1_i/top_0/inst/ram1/Q[31]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.299     4.913 r  design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17/O
                         net (fo=1, routed)           0.000     4.913    design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.314 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_4/CO[3]
                         net (fo=71, routed)          1.914     7.228    design_1_i/top_0/inst/ram1_n_1
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.352 f  design_1_i/top_0/inst/virusEnQ[127]_i_4/O
                         net (fo=253, routed)         6.334    13.686    design_1_i/top_0/inst/virusEnQ[127]_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.810 r  design_1_i/top_0/inst/virusEnQ[27]_rep_i_1/O
                         net (fo=1, routed)           0.000    13.810    design_1_i/top_0/inst/virusEnQ[27]_rep_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.469    11.472    design_1_i/top_0/inst/clk2
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]_rep/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.266    11.206    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.077    11.283    design_1_i/top_0/inst/virusEnQ_reg[27]_rep
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -13.810    
  -------------------------------------------------------------------
                         slack                                 -2.527    

Slack (VIOLATED) :        -2.515ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.857ns  (logic 1.367ns (12.591%)  route 9.490ns (87.409%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.651     2.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X39Y91         FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_i/top_0/inst/counterQ_reg[31]/Q
                         net (fo=4, routed)           1.250     4.614    design_1_i/top_0/inst/ram1/Q[31]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.299     4.913 r  design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17/O
                         net (fo=1, routed)           0.000     4.913    design_1_i/top_0/inst/ram1/diffMinQ[5]_i_17_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.314 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_4/CO[3]
                         net (fo=71, routed)          1.914     7.228    design_1_i/top_0/inst/ram1_n_1
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.352 f  design_1_i/top_0/inst/virusEnQ[127]_i_4/O
                         net (fo=253, routed)         6.326    13.678    design_1_i/top_0/inst/virusEnQ[127]_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.802 r  design_1_i/top_0/inst/virusEnQ[30]_i_1/O
                         net (fo=1, routed)           0.000    13.802    design_1_i/top_0/inst/virusEnQ[30]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.469    11.472    design_1_i/top_0/inst/clk2
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.266    11.206    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.081    11.287    design_1_i/top_0/inst/virusEnQ_reg[30]
  -------------------------------------------------------------------
                         required time                         11.287    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                 -2.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.507%)  route 0.231ns (52.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.557     0.893    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X42Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/top_0/inst/virusMaskQ_reg[102]/Q
                         net (fo=5, routed)           0.231     1.288    design_1_i/top_0/inst/virusMaskQ[102]
    SLICE_X42Y102        LUT4 (Prop_lut4_I1_O)        0.045     1.333 r  design_1_i/top_0/inst/virusEnQ[102]_i_1/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/top_0/inst/virusEnQ[102]_i_1_n_0
    SLICE_X42Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X42Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[102]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X42Y102        FDRE (Hold_fdre_C_D)         0.120     1.301    design_1_i/top_0/inst/virusEnQ_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[45]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.806%)  route 0.135ns (39.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y95         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/top_0/inst/virusMaskQ_reg[45]/Q
                         net (fo=5, routed)           0.135     1.190    design_1_i/top_0/inst/virusMaskQ[45]
    SLICE_X47Y97         LUT4 (Prop_lut4_I1_O)        0.045     1.235 r  design_1_i/top_0/inst/virusEnQ[45]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.235    design_1_i/top_0/inst/virusEnQ[45]_rep_i_1_n_0
    SLICE_X47Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X47Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]_rep/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.266     1.095    
    SLICE_X47Y97         FDRE (Hold_fdre_C_D)         0.091     1.186    design_1_i/top_0/inst/virusEnQ_reg[45]_rep
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.768%)  route 0.173ns (45.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.557     0.893    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y99         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/top_0/inst/virusMaskQ_reg[61]/Q
                         net (fo=5, routed)           0.173     1.229    design_1_i/top_0/inst/virusMaskQ[61]
    SLICE_X46Y98         LUT4 (Prop_lut4_I1_O)        0.045     1.274 r  design_1_i/top_0/inst/virusEnQ[61]_i_1/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/top_0/inst/virusEnQ[61]_i_1_n_0
    SLICE_X46Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X46Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[61]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.266     1.095    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.121     1.216    design_1_i/top_0/inst/virusEnQ_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.727%)  route 0.196ns (51.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.555     0.891    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y92         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/top_0/inst/virusMaskQ_reg[4]/Q
                         net (fo=5, routed)           0.196     1.227    design_1_i/top_0/inst/virusMaskQ[4]
    SLICE_X46Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.272 r  design_1_i/top_0/inst/virusEnQ[4]_i_1/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/top_0/inst/virusEnQ[4]_i_1_n_0
    SLICE_X46Y92         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.825     0.827    design_1_i/top_0/inst/clk2
    SLICE_X46Y92         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.266     1.093    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.120     1.213    design_1_i/top_0/inst/virusEnQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.708%)  route 0.174ns (48.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[123]/Q
                         net (fo=5, routed)           0.174     1.289    design_1_i/top_0/inst/virusMaskQ[123]
    SLICE_X47Y106        LUT4 (Prop_lut4_I1_O)        0.045     1.334 r  design_1_i/top_0/inst/virusEnQ[123]_i_1/O
                         net (fo=1, routed)           0.000     1.334    design_1_i/top_0/inst/virusEnQ[123]_i_1_n_0
    SLICE_X47Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X47Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.266     1.180    
    SLICE_X47Y106        FDRE (Hold_fdre_C_D)         0.092     1.272    design_1_i/top_0/inst/virusEnQ_reg[123]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.847%)  route 0.187ns (50.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.555     0.891    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y92         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/top_0/inst/virusMaskQ_reg[11]/Q
                         net (fo=5, routed)           0.187     1.219    design_1_i/top_0/inst/virusMaskQ[11]
    SLICE_X45Y90         LUT4 (Prop_lut4_I1_O)        0.045     1.264 r  design_1_i/top_0/inst/virusEnQ[11]_i_1/O
                         net (fo=1, routed)           0.000     1.264    design_1_i/top_0/inst/virusEnQ[11]_i_1_n_0
    SLICE_X45Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.825     0.827    design_1_i/top_0/inst/clk2
    SLICE_X45Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.266     1.093    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.091     1.184    design_1_i/top_0/inst/virusEnQ_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.905%)  route 0.219ns (54.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y94         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[21]/Q
                         net (fo=5, routed)           0.219     1.252    design_1_i/top_0/inst/virusMaskQ[21]
    SLICE_X46Y90         LUT4 (Prop_lut4_I1_O)        0.045     1.297 r  design_1_i/top_0/inst/virusEnQ[21]_i_1/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/top_0/inst/virusEnQ[21]_i_1_n_0
    SLICE_X46Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.825     0.827    design_1_i/top_0/inst/clk2
    SLICE_X46Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[21]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.266     1.093    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.121     1.214    design_1_i/top_0/inst/virusEnQ_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[25]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.918%)  route 0.172ns (45.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y96         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/top_0/inst/virusMaskQ_reg[25]/Q
                         net (fo=5, routed)           0.172     1.227    design_1_i/top_0/inst/virusMaskQ[25]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.045     1.272 r  design_1_i/top_0/inst/virusEnQ[25]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/top_0/inst/virusEnQ[25]_rep_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[25]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[25]_rep/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.266     1.094    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.091     1.185    design_1_i/top_0/inst/virusEnQ_reg[25]_rep
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.748%)  route 0.204ns (52.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y102        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[91]/Q
                         net (fo=5, routed)           0.204     1.320    design_1_i/top_0/inst/virusMaskQ[91]
    SLICE_X47Y101        LUT4 (Prop_lut4_I1_O)        0.045     1.365 r  design_1_i/top_0/inst/virusEnQ[91]_i_1/O
                         net (fo=1, routed)           0.000     1.365    design_1_i/top_0/inst/virusEnQ[91]_i_1_n_0
    SLICE_X47Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X47Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.092     1.273    design_1_i/top_0/inst/virusEnQ_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[106]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.274%)  route 0.313ns (62.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.557     0.893    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y97         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/top_0/inst/virusMaskQ_reg[106]/Q
                         net (fo=5, routed)           0.313     1.347    design_1_i/top_0/inst/virusMaskQ[106]
    SLICE_X46Y104        LUT4 (Prop_lut4_I1_O)        0.045     1.392 r  design_1_i/top_0/inst/virusEnQ[106]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.392    design_1_i/top_0/inst/virusEnQ[106]_rep_i_1_n_0
    SLICE_X46Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[106]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X46Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[106]_rep/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.266     1.180    
    SLICE_X46Y104        FDRE (Hold_fdre_C_D)         0.120     1.300    design_1_i/top_0/inst/virusEnQ_reg[106]_rep
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.092    





