
---------- Begin Simulation Statistics ----------
final_tick                                21669210000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    378                       # Simulator instruction rate (inst/s)
host_mem_usage                                8302724                       # Number of bytes of host memory used
host_op_rate                                      388                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18217.09                       # Real time elapsed on the host
host_tick_rate                                 885454                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6879777                       # Number of instructions simulated
sim_ops                                       7073657                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016130                       # Number of seconds simulated
sim_ticks                                 16130395625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             61.211844                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   21437                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                35021                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                357                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2742                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             27656                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3289                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4183                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              894                       # Number of indirect misses.
system.cpu.branchPred.lookups                   50397                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8833                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          806                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      276704                       # Number of instructions committed
system.cpu.committedOps                        305722                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.525981                       # CPI: cycles per instruction
system.cpu.discardedOps                          7516                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             165845                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             71659                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            31444                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          595575                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283609                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      339                       # number of quiesce instructions executed
system.cpu.numCycles                           975653                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       339                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  184754     60.43%     60.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                    809      0.26%     60.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                  73142     23.92%     84.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 47017     15.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   305722                       # Class of committed instruction
system.cpu.quiesceCycles                     24832980                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          380078                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          285                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           839                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              123513                       # Transaction distribution
system.membus.trans_dist::ReadResp             123960                       # Transaction distribution
system.membus.trans_dist::WriteReq              53377                       # Transaction distribution
system.membus.trans_dist::WriteResp             53377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          126                       # Transaction distribution
system.membus.trans_dist::CleanEvict              147                       # Transaction distribution
system.membus.trans_dist::ReadExReq               114                       # Transaction distribution
system.membus.trans_dist::ReadExResp              113                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            228                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           219                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 355174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        28096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7698                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        39794                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11093484                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11093484                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11147870                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            177634                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000113                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010610                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  177614     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              177634                       # Request fanout histogram
system.membus.reqLayer6.occupancy           413391825                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7207750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              474062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1381750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5784765                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          737243000                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1144500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       153088                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       153088                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       301918                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       301918                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2534                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5706                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        49232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        90192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       741376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       802816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       910012                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3982                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7698                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       787432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1442792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11862016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12845056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14476286                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1457187250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.0                       # Network utilization (%)
system.acctest.local_bus.numRequests           995858                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          812                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1227976562                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    761950000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4062889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20314443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3047166                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4062889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31487386                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4062889                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3047166                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7110055                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4062889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20314443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7110055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7110055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38597441                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3047166                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7110055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10157221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3047166                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1047711                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4094878                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3047166                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10157221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1047711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14252099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       123165                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       123165                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50176                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50176                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         4136                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       339968                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346682                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       132072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10878976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11093484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       202693                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       202693    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       202693                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    441310450                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    665988000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32942912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8063696                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1993533249                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      8125777                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40628886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2042287912                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40628886                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40690880                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     81319766                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2034162135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     48816658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40628886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2123607678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3014656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19070976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8847360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17367040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        94208                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3979264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       276480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2406400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36565997                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    958841702                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    186892874                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1182300574                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    528175514                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    548489957                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1076665471                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36565997                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1487017216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    735382831                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2258966044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14592                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14592                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14592                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          228                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          247                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       904628                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        75386                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         980013                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       904628                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       904628                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       904628                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        75386                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        980013                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          20032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7902252                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3014656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3219328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          126                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        47104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50302                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    487546628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1047711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1241879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             489898214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         499926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      8125777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    186892874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4062889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            199581466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         499926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      8187772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    674439502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4062889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1047711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1241879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            689479679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      2068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    169821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006373184000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          294                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          294                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              227445                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53035                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123479                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50302                       # Number of write requests accepted
system.mem_ctrls.readBursts                    123479                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50302                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    165                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3152                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4035028245                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  616570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7272020745                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32721.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58971.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       178                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   114994                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   46831                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                123478                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50302                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  107785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    522                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.785575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.822442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.964994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          269      2.28%      2.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          295      2.50%      4.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          161      1.36%      6.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          142      1.20%      7.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          284      2.41%      9.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          172      1.46%     11.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          118      1.00%     12.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          206      1.75%     13.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10152     86.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11799                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     419.452381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1194.592616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           246     83.67%     83.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.34%     84.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.68%     84.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      6.12%     90.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.34%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.68%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.34%     92.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.38%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      2.72%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.34%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      2.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           294                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     171.108844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.601474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    350.307171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            222     75.51%     75.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      5.44%     80.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      2.38%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.36%     84.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.34%     85.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.34%     85.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.34%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.34%     86.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      3.06%     89.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           31     10.54%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1344-1375            1      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           294                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7892096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3219584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7902316                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3219328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       489.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    489.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    199.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16130521875                       # Total gap between requests
system.mem_ctrls.avgGap                      92820.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7853888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         9408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3013568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61994.759660459356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 486899898.960165798664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1047711.438261763076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1237911.360900052357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 583246.698885601596                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 8125777.138215729035                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 186825423.880451172590                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4062888.569107864518                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          126                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        47104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1539110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7238239960                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18295010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13946665                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25453074375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2968725685                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 268699362300                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3366196940                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     76955.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58904.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     69037.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44416.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 202008526.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1449573.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5704385.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3287301.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5824882.125000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4064264.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           224339175                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       69934999.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154415173.500001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     78471130.874990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     250843406.999997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       787893032.400017                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         48.845239                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13132461265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    872550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2128238735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 678                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           339                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     45783921.828909                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    232767942.684569                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          339    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        27250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             339                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6148460500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15520749500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       100092                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           100092                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       100092                       # number of overall hits
system.cpu.icache.overall_hits::total          100092                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          228                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            228                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          228                       # number of overall misses
system.cpu.icache.overall_misses::total           228                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9895000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9895000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9895000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9895000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       100320                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       100320                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       100320                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       100320                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002273                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002273                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002273                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002273                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43399.122807                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43399.122807                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43399.122807                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43399.122807                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          228                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          228                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          228                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          228                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9535875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9535875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9535875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9535875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002273                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002273                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002273                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002273                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41824.013158                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41824.013158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41824.013158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41824.013158                       # average overall mshr miss latency
system.cpu.icache.replacements                     57                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       100092                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          100092                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          228                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           228                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9895000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9895000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       100320                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       100320                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43399.122807                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43399.122807                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9535875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9535875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41824.013158                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41824.013158                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           351.618041                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              460909                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                57                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8086.122807                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   351.618041                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.686754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.686754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          353                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            200868                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           200868                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       117189                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           117189                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       117189                       # number of overall hits
system.cpu.dcache.overall_hits::total          117189                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          419                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            419                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          419                       # number of overall misses
system.cpu.dcache.overall_misses::total           419                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32765000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32765000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32765000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32765000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       117608                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       117608                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       117608                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       117608                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003563                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003563                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003563                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78198.090692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78198.090692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78198.090692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78198.090692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          126                       # number of writebacks
system.cpu.dcache.writebacks::total               126                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           86                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           86                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          333                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          333                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3549                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3549                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24898625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24898625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24898625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24898625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7580375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7580375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002831                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002831                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002831                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002831                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74770.645646                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74770.645646                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74770.645646                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74770.645646                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2135.918569                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2135.918569                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    216                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        73747                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           73747                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15700250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15700250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        73967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        73967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002974                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002974                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71364.772727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71364.772727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          348                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          348                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15327250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15327250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7580375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7580375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69987.442922                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69987.442922                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21782.686782                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21782.686782                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43442                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43442                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17064750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17064750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004560                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004560                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85752.512563                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85752.512563                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          114                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          114                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9571375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9571375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83959.429825                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83959.429825                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           481.192514                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              135808                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               216                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            628.740741                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   481.192514                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.939829                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.939829                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            470764                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           470764                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21669210000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                21669907500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    378                       # Simulator instruction rate (inst/s)
host_mem_usage                                8302724                       # Number of bytes of host memory used
host_op_rate                                      388                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18217.19                       # Real time elapsed on the host
host_tick_rate                                 885488                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6880118                       # Number of instructions simulated
sim_ops                                       7074080                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016131                       # Number of seconds simulated
sim_ticks                                 16131093125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             61.121085                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   21448                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                35091                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                358                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2755                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             27671                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3289                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4183                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              894                       # Number of indirect misses.
system.cpu.branchPred.lookups                   50495                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8861                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          806                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      277045                       # Number of instructions committed
system.cpu.committedOps                        306145                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.525669                       # CPI: cycles per instruction
system.cpu.discardedOps                          7559                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             166141                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             71781                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            31477                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          596119                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283634                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      339                       # number of quiesce instructions executed
system.cpu.numCycles                           976769                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       339                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  184998     60.43%     60.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                    809      0.26%     60.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                  73244     23.92%     84.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 47093     15.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   306145                       # Class of committed instruction
system.cpu.quiesceCycles                     24832980                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          380650                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           853                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              123513                       # Transaction distribution
system.membus.trans_dist::ReadResp             123966                       # Transaction distribution
system.membus.trans_dist::WriteReq              53377                       # Transaction distribution
system.membus.trans_dist::WriteResp             53377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          130                       # Transaction distribution
system.membus.trans_dist::CleanEvict              149                       # Transaction distribution
system.membus.trans_dist::ReadExReq               115                       # Transaction distribution
system.membus.trans_dist::ReadExResp              115                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            231                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           222                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 355195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        28608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7698                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        40370                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11093484                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11093484                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11148638                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            177642                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000124                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011128                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  177620     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              177642                       # Request fanout histogram
system.membus.reqLayer6.occupancy           413418200                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7207750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              483265                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1381750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5813515                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          737243000                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1159500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       153088                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       153088                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       301918                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       301918                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2534                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5706                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        49232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        90192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       741376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       802816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       910012                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3982                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7698                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       787432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1442792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11862016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12845056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14476286                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1457187250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.0                       # Network utilization (%)
system.acctest.local_bus.numRequests           995858                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          812                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1227976562                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    761950000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4062713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20313564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3047035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4062713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31486025                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4062713                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3047035                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7109748                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4062713                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20313564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7109748                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7109748                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38595772                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3047035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7109748                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10156782                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3047035                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1047666                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4094701                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3047035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10156782                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1047666                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14251483                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       123165                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       123165                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50176                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50176                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         4136                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       339968                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346682                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       132072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10878976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11093484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       202693                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       202693    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       202693                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    441310450                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    665988000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32942912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8063696                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1993447050                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      8125426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40627129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2042199604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40627129                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40689121                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     81316250                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2034074179                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     48814547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40627129                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2123515854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3014656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19070976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8847360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17367040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        94208                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3979264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       276480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2406400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36564416                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    958800242                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    186884793                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1182249452                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    528152676                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    548466240                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1076618916                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36564416                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1486952918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    735351033                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2258868368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14784                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14784                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          231                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          251                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       916491                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        79350                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         995841                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       916491                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       916491                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       916491                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        79350                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        995841                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          20288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7902508                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3014656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3219584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          130                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        47104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50306                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    487525547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1047666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1257695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             489892901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         515774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      8125426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    186884793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4062713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            199588706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         515774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      8187418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    674410340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4062713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1047666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1257695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            689481606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      2068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    169821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006373184000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          294                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          294                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              227456                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53035                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123482                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50306                       # Number of write requests accepted
system.mem_ctrls.readBursts                    123482                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50306                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    165                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3152                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4035249245                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  616585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7272320495                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32722.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58972.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       178                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   114996                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   46831                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                123481                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50306                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  107785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    522                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.623655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.526756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.170669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          270      2.29%      2.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          295      2.50%      4.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          162      1.37%      6.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          142      1.20%      7.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          285      2.41%      9.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          172      1.46%     11.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          118      1.00%     12.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          207      1.75%     13.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10152     86.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11803                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     419.452381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1194.592616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           246     83.67%     83.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.34%     84.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.68%     84.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      6.12%     90.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.34%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.68%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.34%     92.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.38%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      2.72%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.34%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      2.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           294                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     171.108844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.601474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    350.307171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            222     75.51%     75.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      5.44%     80.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      2.38%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.36%     84.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.34%     85.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.34%     85.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.34%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.34%     86.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      3.06%     89.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           31     10.54%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1344-1375            1      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           294                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7892288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3219584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7902508                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3219584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       489.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    489.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    199.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16131199375                       # Total gap between requests
system.mem_ctrls.avgGap                      92821.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7853888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        20160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         9408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3013568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61992.079039590819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 486878845.664093852043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1047666.135769084794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1249760.313438150799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 583221.479604470427                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 8125425.783877247944                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 186817345.647181630135                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4062712.891938623972                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          130                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        47104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1539110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7238239960                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18295010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14246415                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25453074375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2968725685                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 268699362300                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3366196940                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     76955.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58904.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     69037.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44941.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 195792879.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1449573.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5704385.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3287301.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5825375.550000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4065642.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           224346450                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       69934999.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154452337.200001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     78489004.462490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     250844094.299997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       787957903.012517                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         48.847149                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13132461265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    872760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2128726235                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 678                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           339                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     45783921.828909                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    232767942.684569                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          339    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        27250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             339                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6149158000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15520749500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       100225                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           100225                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       100225                       # number of overall hits
system.cpu.icache.overall_hits::total          100225                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          231                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            231                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          231                       # number of overall misses
system.cpu.icache.overall_misses::total           231                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10023750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10023750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10023750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10023750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       100456                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       100456                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       100456                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       100456                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002300                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002300                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002300                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002300                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43392.857143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43392.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43392.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43392.857143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          231                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          231                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          231                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          231                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9660625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9660625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9660625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9660625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002300                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002300                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002300                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002300                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41820.887446                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41820.887446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41820.887446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41820.887446                       # average overall mshr miss latency
system.cpu.icache.replacements                     58                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       100225                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          100225                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          231                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           231                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10023750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10023750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       100456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       100456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002300                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002300                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43392.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43392.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          231                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          231                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9660625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9660625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41820.887446                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41820.887446                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           351.618211                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2146649                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               414                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5185.142512                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   351.618211                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.686754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.686754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          352                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            201143                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           201143                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       117377                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           117377                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       117377                       # number of overall hits
system.cpu.dcache.overall_hits::total          117377                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          423                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            423                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          423                       # number of overall misses
system.cpu.dcache.overall_misses::total           423                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     33378375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33378375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33378375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33378375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       117800                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       117800                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       117800                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       117800                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003591                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003591                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003591                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78908.687943                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78908.687943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78908.687943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78908.687943                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          130                       # number of writebacks
system.cpu.dcache.writebacks::total               130                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           86                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           86                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          337                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3549                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3549                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     25421375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25421375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     25421375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25421375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7580375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7580375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002861                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002861                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002861                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002861                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75434.347181                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75434.347181                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75434.347181                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75434.347181                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2135.918569                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2135.918569                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    221                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        73858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           73858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15869625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15869625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        74081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        74081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71164.237668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71164.237668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          348                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          348                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15491625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15491625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7580375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7580375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69782.094595                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69782.094595                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21782.686782                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21782.686782                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          200                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          200                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17508750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17508750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43719                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43719                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004575                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004575                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87543.750000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87543.750000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9929750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9929750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002630                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002630                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86345.652174                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86345.652174                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           481.192851                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              251022                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               710                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            353.552113                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   481.192851                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.939830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.939830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            471537                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           471537                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21669907500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
