# do maquinaVenda_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/gme/guilherme.manske/quartus/Verilog/maquinaVenda {/home/gme/guilherme.manske/quartus/Verilog/maquinaVenda/maquinaVenda.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module maquinaVenda
# 
# Top level modules:
# 	maquinaVenda
# 
# vlog -vlog01compat -work work +incdir+/home/gme/guilherme.manske/quartus/Verilog/maquinaVenda {/home/gme/guilherme.manske/quartus/Verilog/maquinaVenda/tb_maquinaVenda.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_maquinaVenda
# 
# Top level modules:
# 	tb_maquinaVenda
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  tb_maquinaVenda
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_maquinaVenda 
# Loading work.tb_maquinaVenda
# Loading work.maquinaVenda
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time: 0 | clk: 0 | rst: 1 | R: 0 | C: 0 | L: x | state_out: xx
# Time: 5000 | clk: 1 | rst: 1 | R: 0 | C: 0 | L: 0 | state_out: 00
# Time: 10000 | clk: 0 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 00
# Time: 15000 | clk: 1 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 00
# Time: 20000 | clk: 0 | rst: 0 | R: 1 | C: 0 | L: 0 | state_out: 00
# Time: 25000 | clk: 1 | rst: 0 | R: 1 | C: 0 | L: 0 | state_out: 10
# Time: 30000 | clk: 0 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 10
# Time: 35000 | clk: 1 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 10
# Time: 40000 | clk: 0 | rst: 0 | R: 0 | C: 1 | L: 0 | state_out: 10
# Time: 45000 | clk: 1 | rst: 0 | R: 0 | C: 1 | L: 1 | state_out: 11
# Time: 50000 | clk: 0 | rst: 0 | R: 0 | C: 0 | L: 1 | state_out: 11
# Time: 55000 | clk: 1 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 00
# Time: 60000 | clk: 0 | rst: 0 | R: 0 | C: 1 | L: 0 | state_out: 00
# Time: 65000 | clk: 1 | rst: 0 | R: 0 | C: 1 | L: 0 | state_out: 01
# Time: 70000 | clk: 0 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 01
# Time: 75000 | clk: 1 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 01
# Time: 80000 | clk: 0 | rst: 0 | R: 1 | C: 0 | L: 0 | state_out: 01
# Time: 85000 | clk: 1 | rst: 0 | R: 1 | C: 0 | L: 1 | state_out: 11
# Time: 90000 | clk: 0 | rst: 0 | R: 0 | C: 0 | L: 1 | state_out: 11
# Time: 95000 | clk: 1 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 00
# Time: 100000 | clk: 0 | rst: 0 | R: 1 | C: 0 | L: 0 | state_out: 00
# Time: 105000 | clk: 1 | rst: 0 | R: 1 | C: 0 | L: 0 | state_out: 10
# Time: 110000 | clk: 0 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 10
# Time: 115000 | clk: 1 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 10
# Time: 120000 | clk: 0 | rst: 0 | R: 1 | C: 0 | L: 0 | state_out: 10
# Time: 125000 | clk: 1 | rst: 0 | R: 1 | C: 0 | L: 1 | state_out: 11
# Time: 130000 | clk: 0 | rst: 0 | R: 0 | C: 0 | L: 1 | state_out: 11
# Time: 135000 | clk: 1 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 00
# Time: 140000 | clk: 0 | rst: 1 | R: 0 | C: 0 | L: 0 | state_out: 00
# Time: 145000 | clk: 1 | rst: 1 | R: 0 | C: 0 | L: 0 | state_out: 00
# Time: 150000 | clk: 0 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 00
# Time: 155000 | clk: 1 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 00
# Time: 160000 | clk: 0 | rst: 0 | R: 0 | C: 1 | L: 0 | state_out: 00
# Time: 165000 | clk: 1 | rst: 0 | R: 0 | C: 1 | L: 0 | state_out: 01
# Time: 170000 | clk: 0 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 01
# Time: 175000 | clk: 1 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 01
# Time: 180000 | clk: 0 | rst: 0 | R: 0 | C: 1 | L: 0 | state_out: 01
# Time: 185000 | clk: 1 | rst: 0 | R: 0 | C: 1 | L: 0 | state_out: 10
# Time: 190000 | clk: 0 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 10
# Time: 195000 | clk: 1 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 10
# Time: 200000 | clk: 0 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 10
# Time: 205000 | clk: 1 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 10
# Time: 210000 | clk: 0 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 10
# Time: 215000 | clk: 1 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 10
# Time: 220000 | clk: 0 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 10
# Time: 225000 | clk: 1 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 10
# Time: 230000 | clk: 0 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 10
# Time: 235000 | clk: 1 | rst: 0 | R: 0 | C: 0 | L: 0 | state_out: 10
# ** Note: $finish    : /home/gme/guilherme.manske/quartus/Verilog/maquinaVenda/tb_maquinaVenda.v(70)
#    Time: 240 ns  Iteration: 0  Instance: /tb_maquinaVenda
# 1
# Break in Module tb_maquinaVenda at /home/gme/guilherme.manske/quartus/Verilog/maquinaVenda/tb_maquinaVenda.v line 70
# Simulation Breakpoint: 1
# Break in Module tb_maquinaVenda at /home/gme/guilherme.manske/quartus/Verilog/maquinaVenda/tb_maquinaVenda.v line 70
# MACRO ./maquinaVenda_run_msim_rtl_verilog.do PAUSED at line 17
