// Seed: 3981575550
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  input id_1;
  logic id_3 = id_2 - 1;
  reg   id_4;
  logic id_5, id_6;
  assign id_5 = id_1;
  always @(1'b0 or posedge 1'b0) begin
    if (1) begin
      case (id_6)
        1: id_2 <= id_4;
        default: id_3 = (1 == id_1);
      endcase
    end else begin
      SystemTFIdentifier;
    end
  end
endmodule
