reg [7:0] prev;
reg [7:0] edge_flag;

always @(posedge clk) begin
    edge_flag <= in & ~prev;
    pedge <= edge_flag;
    prev <= in;
end

endmodule