================================================================================ 
Commit: 816384a6304e1187443f76a0e80af47350301098 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 01:23:50 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 90b5d7548df4dd3ebfc285618a9b152bc56a4fef
Original commit date: Wed Feb 7 16:59:27 2018 -0800
Change-Id: I0c2c661b1c7863ef576d730bcdea71732c44115f
[NO_HSD] Update BIOS ID to 118.19
Wed Feb 7 16:59:27 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 290d218029f35bcddd5c71e103b2803194384b5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 01:23:49 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 01b1192af034d8513354caa47576b60651a73984
Original commit date: Wed Jan 31 17:38:53 2018 -0800
Change-Id: I9a759e16f132c3f64924dc512128e9e2bc7eace8
CNP-H B1 Integrate Chipsetinit Version 6 - take 2
Add binaries

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx_Edbc.bin

================================================================================ 
Commit: b7337a8442e78c3bd16ccf51e1672d0ba8a52bdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 8 01:23:47 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 530d4a8beaffc3ce2040959734380dd0db5d4415
Original commit date: Sat Feb 3 12:46:11 2018 +0800
Change-Id: I461520d067ec4ce1a21ad6c7a5430c2b268a55ae
[NO HSD] Update BIOS ID as 118.18
Sat Feb 3 12:46:11 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 2d4d46910ac6079eca334a506abb57f9e417d8a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:42:08 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3995062646d48ba9febcf9d2909303e68d4ff428
Original commit date: Fri Feb 2 14:30:26 2018 -0800
Change-Id: I003eacca62b1d0d78d57d8feba923551382d300b
Title:[RS3][Bios]:- BitLocker Tpm and Recovery password tests for AOAC/NONAOAC devices with PCR[7] failed with error "TPM is 2.0, but PCR[7] is not implemented."
Resolution: Bios incorrectly reports that system is in debug state by looking for
	IA32_FEATURE_CONTROL_MSR Bit0. This is incorrect and removed this check while reported debug state.
	Also moved the code which checks for debug state to end of pei callback.
Impacted Platform: CannonLake, CFL, ICL, TGL, LKF

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c

================================================================================ 
Commit: 2436b1bc9d1e4da5e86ad6cfa9d6b0c113592c6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:51 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: b81d0dd3a363643b25ea9b144c1d5f8e028f799a
Original commit date: Fri Feb 2 20:18:48 2018 +0800
Change-Id: I41fade051303c6e471aa550d731040c1ebb4438d
[NO HSD] Update BIOS ID as 118.17 and FSP/RC version to be 7.x.1C.5F
Fri Feb 2 20:18:48 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: fbe3372e30bcf866b3a5ee570dafc6661cd4a901 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:51 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 603bd60647f11de3f244f04f3bfa1eaee915eaee
Original commit date: Fri Feb 2 17:33:32 2018 +0800
Change-Id: Ia23adaa3cc773062c39ddf4ceeef02e9ed8b12fc
Revert "Title:Request to add new Mailbox command for PECI interface fails to resume properly when exiting Pkg-C10"
This reverts commit 58ad16c90074232b98b104a17f97ae608c9b2cf0.
Fri Feb 2 17:33:32 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
CannonLakeSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c

================================================================================ 
Commit: d1d59a4a22dd4d7c25aff26944319fc7bab6f6f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:50 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 32dc9c2442f07dea66824324373513d26b2d4f33
Original commit date: Fri Jan 26 15:40:29 2018 +0800
Change-Id: I785be15e7aadbaacc5a8de5331ae336395c69b5b
CannonLakePlatSamplePkg: [CNL-Y12][CNL-U][AUDIO] System is hanging with BT headset connected stage with different scenario
Resolution: Disable Preboot BLE by default as WA.
Impacted Platform: CNL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 46c966455b32add2b9f4b21e9813dae329a5bd0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:50 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 372257239971382ea13ff1cc627cfa7fdc29804e
Original commit date: Wed Jan 31 19:53:31 2018 -0800
Change-Id: Ifd7805abfd4e85b98e7e9846e53f72bac5a50999
Title: CFL: Runtime Flash with BIOS Guard enabled fails with bios_guard_2.0_sdk_cfl_beta_rev0.9
Resolution: Disable Fault Tolerant Update attribute
Impacted Platform: all

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 51a720ed5fe3f4b7125ea0708a7e74d16ba4a703 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:49 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 82fd5a554679173bf58509f5e17526f0b3f181fc
Original commit date: Thu Jan 18 00:24:04 2018 +0800
Change-Id: Ia5c0a4ea3fce80768b331a209d8879b4255e5cd7
Title:[CFL][CNP][OC] S3 fails when setting PLL Voltage offset
Resolution: Use PMC scratchpad to record OC PLL change on S3 sleep and resume to prioritize BootMode.
Impacted Platform: CFL OC SKUs

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/CpuOcInit.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/PeiCpuOcInitLib.inf
CannonLakeSiliconPkg/Pch/Include/Library/PmcLib.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2ff698fc1bf685e48b53b05efa58965e0b083709 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:48 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 335d35462a820f6ed63572209e8ce2a7c7ba138c
Original commit date: Fri Jan 19 15:16:30 2018 -0800
Change-Id: Ia46f82b48da08fc03195c41bcf3ce7612147cc46
Title: [CFL][CNP][OC]: Add Option to Disable Thermal Turbo Behavior for OC
Resolution: Add TVB ratio Clipping and TVB Voltage Optimization to the overclocking menu.
Impacted Platform: CFL/CNL platforms.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuOverclockingConfig.h
CannonLakeSiliconPkg/Cpu/Include/Private/Library/CpuOcLib.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/CpuOcInit.c

================================================================================ 
Commit: 6c24e7ddba1207fa1c52659f3403443ae6022fcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:48 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 5249d82276a64450c788f0ee84dc1314ef2fdadd
Original commit date: Thu Feb 1 18:20:29 2018 +0800
Change-Id: I1b3d9b094c95f88cfc25be8d96537a9985fdd92c
[CFL-S] [Capsule update] SysFw Update Config entry is not available in BIOS SETUP
[Description] Make SysFw Update Config entry visible on non-mobile SKU

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: b355a741782aa0689f261061ad6564d9849f0ae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:47 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 1bfeeb41bee5f679453730e01078677c52546531
Original commit date: Thu Feb 1 15:03:43 2018 +0800
Change-Id: Ia5cd105ab0c2fff620d4bbce6aad5a4ffedd1fac
Title: [CFL-S+CNL-H] System hang-up during serial port loopback test - Part 2 implement in CPU RC
Resolution: Remove support for checking ins/outs in SMM save state. Otherwise if ins/outs occurs in one thread during SMI, a page fault will occur.
Impacted Platform: All CannonLake and CoffeeLake

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: dae9eae973d636bdf1646e4b36603de9e1ed597a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:47 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 9aa6a237ae9ee94323b0cea2b14cf61554f0e94d
Original commit date: Thu Feb 1 15:29:45 2018 +0800
Change-Id: I7c16bf0bf33a93576dd3000e149635ed0e742949

Description: B0.D0.F0.R088h bit 4 is not set after resume from sleep.
Solution: Move the SaSecurityInit to SaOnPciEnumerationCompleteFsp of SaInitFsp, it will be performed when PciEnumerationDone in normal boot and EndOfPei in S3 Resume.
Platform Affected: CFL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.c

================================================================================ 
Commit: 46e9c83660c1a31b4d90e193ac61581e2e4c5464 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:46 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f426cce84dc357dc70d2fa41e5992085b118d5fe
Original commit date: Tue Jan 30 09:50:47 2018 +0800
Change-Id: I2ba44603c0cdfc36ebf336292a899adf49a46121
[PCH] In order to access RTC.TS (Top Swap) bit from SMM for Capsule Update and BIOS Guard
BIOS must not set SBILOCK bit due to CNP is protected with SAI and SBILOCK.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
CannonLakePlatSamplePkg/Setup/PchSetup.uni
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/P2sbConfig.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: f4f51741f3bea1d6f26fe8fb32cda46897f92d03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:46 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 209e5d130d7499224315bea7458f680d9ef38567
Original commit date: Wed Jan 31 19:39:03 2018 +0800
Change-Id: I52b3ddec5ca8c6442d276c787d000cfc7942a868
[NO HSD] Update BIOS ID as 118.16 and FSP/RC version to be 7.x.1C.5E
Wed Jan 31 19:39:03 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d11894cd7e4d6edd3807b8324659701268095a8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:45 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 826afe0b4603c8036e0b3e79d792488828ced644
Original commit date: Tue Jan 30 22:17:04 2018 -0800
Change-Id: Ida3dee89b377d0efe4ae890da77446ab33cf4e49
[PCH] Update HSIO ChipsetInit Version 6 for CNP-H B1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioBx.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioBx.c

================================================================================ 
Commit: 8cd65e666c8f3a5f356d529705492a407d7667e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:45 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: d6c76ed27a0a3613a1421c6a17074511db639b9d
Original commit date: Wed Jan 31 14:35:28 2018 +0800
Change-Id: Ifec939ea3aca047c1d0d6817dbd932923466a0d5
Title: Fixed GCC CI build error caused by merged 58ad16c90074232b98b104a17f97ae608c9b2cf0 - "Request to add new Mailbox command for PECI interface fails to resume properly when exiting Pkg-C10"
Wed Jan 31 14:35:28 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c

================================================================================ 
Commit: 055e8987f815b798a95d61d2652dd998bf28e781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:44 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: cbc585dd7fc6ce67e6254aed9a9097146f5b05cd
Original commit date: Wed Jan 31 12:31:21 2018 +0800
Change-Id: I6a651a43b091dd0f199cc057cf5f0a8c821863b3
[NO HSD] Update BIOS ID as 118.15 and FSP/RC version to be 7.x.1C.5D
Wed Jan 31 12:31:21 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7a230b87f4f6796433052075ac4b2c1ef5871329 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:43 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 47d825e16e1861de464a93f9d611baab0eae44b4
Original commit date: Tue Jan 30 18:20:54 2018 -0800
Change-Id: Iaa0f8d638df41347cfc2ed0959ef5094e1e8f19e
[PCH] LPCCLK run should be default enabled in BIOS

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiLpcLib/PeiLpcLib.c

================================================================================ 
Commit: c1e3f08145edf7099673352076e34e4e5ae30a2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:43 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 58ad16c90074232b98b104a17f97ae608c9b2cf0
Original commit date: Fri Jan 26 19:36:40 2018 +0800
Change-Id: I9b29eb188e912912fb1faa3af70236c30f4f3bc1
Title:Request to add new Mailbox command for PECI interface fails to resume properly when exiting Pkg-C10
Resolution: Add MCU BIOS mailbox command = 0x24 / 0x36 to disable the PECI reset on exit PKG-C10 / Sx.
Impacted Platform: CannonLake and CoffeeLake

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
CannonLakeSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 3c43a85db34b482a8fc4379d1c18049fbd8e3252 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:42 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: ffab86a49eca66f8886bb67509ceef30a7b9e9d7
Original commit date: Mon Jan 8 17:02:41 2018 -0800
Change-Id: Iadfe99d0bd65589df4343a47177ebe58cf26ed4e
CFL U23e SelfTest CPU errors [Resolution]: Add back MSR 0x60A (Latency Control IRTL) definition for C3 to CFL code [Impacted Platform]: CFL all

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr
CannonLakePlatSamplePkg/Setup/CpuSetup.uni
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Cst.asl
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
CannonLakeSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c

================================================================================ 
Commit: 721c7d460855c3fd4441b91885dfd5d3ba21c535 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:42 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3167447a96da232bb0be24f1b6d22945b0c4639e
Original commit date: Mon Jan 15 12:45:59 2018 +0100
Change-Id: I9b9724435799f372e8ae64379307de4332aab8c1
[PCH] Fix for SPI Power Gating with eSPI disabled
SPI Power Management is not configured correctly in a scenario when eSPI is disabled.
That leads to a problem with SLP_S0 assertion.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiEspiInitLib/PeiEspiInitLib.c

================================================================================ 
Commit: 06d3b910293cbee6e0688484a9c602a982f42980 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:41 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 55ca738a3640bc68194e5ed2598c73c49c07d665
Original commit date: Fri Jan 26 10:00:27 2018 -0800
Change-Id: Ia6f696b72f701e161361902a96b2ff324706cbb9
[NO HSD] Update BIOS ID as 118.14 and FSP/RC version to be 7.x.1C.5C
Fri Jan 26 10:00:27 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b9aa1d9e7db125463f0beab965125761c95de587 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:41 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0c0ea6362f0e4f6020a4c02909c5d749c024a20b
Original commit date: Tue Jan 16 13:55:31 2018 +0800
Change-Id: I8e234568ea4b37afd98ae4104b265bd228446f37
[PCH] Need RC to access TBAR with 64-bit adress.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePCHConfiguration.c

================================================================================ 
Commit: f0a710ee160cafae4e5cb489c42eb0ac9d70790e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:41 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 470f4112d4024e3fe535d133d174091bd61ae793
Original commit date: Thu Jan 25 11:41:04 2018 +0800
Change-Id: I655a01d14d27391798eb0e5751e0bf63e16b9966
Title: [CNL] Klocwork issues for FSP based on Daily_123_02_63
Resolution: Corrected pointer 'Descriptor' may be NULL and will be dereferenced.
Impacted Platform: CFL/CNL all

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/FspInit/Pei/FspInitPreMem.c

================================================================================ 
Commit: 90ca216d0f3feb1ecc6d4dcb82b5ce812e7c3a6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:40 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f8af3b597bfd37ece1df46497559320e13fea295
Original commit date: Tue Dec 19 19:43:46 2017 +0530
Change-Id: Ic7f62ff0e6b4548f8753345e2fa99b91de4227dc

Description: ANDD structure of the DMAR table contains PCI enumerated devices.
Solution: Removed PCI enumerated devices from the DMAR table.
Platform Affected: CNL/CFL.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/AcpiTables/Dmar/Dmar.aslc
CannonLakeSiliconPkg/SystemAgent/Include/DmaRemappingTable.h
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

================================================================================ 
Commit: 4149291bb88a747b01f7f7084dbff6eab6a08985 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:40 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 10d1c695922202c3011bf21577eebecf68ad0b32
Original commit date: Wed Jan 24 12:43:28 2018 +0800
Change-Id: Id3ddeb5909ccf81e545acbc98ab3a99341988464
[CNL] Klocwork issues for TBT based on Daily_123_06_23

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 9461f3a471dea628425adcd1dbb65607ae832cc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:39 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 2429783bb26f7cb90af234c857380da5060868aa
Original commit date: Thu Jan 18 15:39:57 2018 +0530
Change-Id: I3cd10f2cec7bb4fa8091e00b3eed800757989a5c
Title: [CNL] Klocwork issues for SystemAgent/TBT based on Daily_117_00_43
Impacted Platform: CFL - All
[CNL] Klocwork issues for SystemAgent/TBT based on Daily_117_00_43

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 9152cac0677b5b1632227641e5139adc0a98c043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:39 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 703f9b0d8f572ef1f7190eb9750515cc3516f272
Original commit date: Wed Jan 24 17:01:06 2018 -0800
Change-Id: I9c0bfb59c8c6705d8d1b0db55605dde4d5a6e059
[NO HSD] Update BIOS ID as 118.13 and FSP/RC version to be 7.x.1C.5B
Wed Jan 24 17:01:06 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9c8da3504a780bc4b4a9b7642e23ce6ddd5459fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:39 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 98467d718b761b51bf717ae618c7ece50fc85495
Original commit date: Wed Jan 24 13:33:28 2018 -0800
Change-Id: I6494c93ff92cb2871921c9684b5207c9586fc4e4
Integrate CFL B0/U0/D0 Patch 0x84
Ucode: e6926445_v2_GPz_excl_acc.patchlet - Ucode Speculation Patch
Resolution: Update CFL B0/U0/D0 with Patch 0x84

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: d795d3c8289e9fdc54f4c55461018ca1c6717a87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:38 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 259aa9b2fe92668e662f073be4e78e7b6be0697a
Original commit date: Wed Jan 24 10:52:50 2018 -0800
Revert "Integrate CFL D0/B0/U0 Patch 0x72"
This reverts commit 420d0847c243311c369844a8ce8b2bb5970032c2.
Wed Jan 24 10:52:50 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 974e375e273e7bab2fc74ec6c2e8078b164267d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:38 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 420d0847c243311c369844a8ce8b2bb5970032c2
Original commit date: Tue Jan 23 11:08:16 2018 -0800
Change-Id: I990c173a932a1ef161558cefe416f27e3307a3af
Integrate CFL D0/B0/U0 Patch 0x72
CFL D0/B0/U0 needs to be rolled back to Patch 0x72.
Resolution: Rollback CFL D0/B0/U0 with Patch 0x72

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 133bedc5b5a908c81ea302ca6b0cb2b8a3cff4bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:38 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 31d0163f9fb7e07079a6a271db449e84a45c75a3
Original commit date: Wed Jan 10 21:11:01 2018 +0800
Change-Id: I8f56e851b407f8bdea421cbf453bdf03ddc1695d
CannonLakePlatSamplePkg: [CFL-H CNP-H B1][HLK] USB Exposed Port System Test failing due to mismatch in number of ports mapping
Resolution: Update Companion port number to match USB port mapping.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCflHDdr4Rvp.asl

================================================================================ 
Commit: 8f5b530542a6604fc239b70ca1988b2e42eb3673 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:37 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 889edbc611aeb45f6be819b6bcfada09581b6941
Original commit date: Tue Jan 23 13:30:25 2018 +0800
Change-Id: I0da3c8cd4eb5c5a64a2e0f1558ead39eb48e8342
[NO HSD] Update BIOS ID as 118.12 and FSP/RC version to be 7.x.1C.5A
Tue Jan 23 13:30:25 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 305714449f894600b0b32719f9e3c82a1712cf14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:37 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 689c506ddc7e85adffc43422dd1ba19e42e65ced
Original commit date: Tue Jan 23 11:45:09 2018 +0800
Change-Id: I5c35e8c41cb91c676a473dab4dbfb4f4c514094d
Title:  In Sleep study report, PCI0.RP09.PXSX active time is taking 100% in CFL_H_CNP board (PCIe NVME PEP) [coffee_lake.h_ddr4_rvp][CFL] Add BIOS SETUP option for PEP NVME
        Resolution: Adding BIOS setup option for PEP NVME and set default to disabled in order to workaround PCI0.RP09.PXSX active time is talking 100% in CFL_H_CNP board due to Intel RST driver does not support to register PoFX for Modern Standby.
        Verified : Release and Debug build can boot to windows 10 and test BIOS validated to fix 1604643997
        Impacted Platform: CFL/CNL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr
CannonLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 6bd5927b71a4cce087bd3ac77e7fe1703edb4738 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:37 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 2fd35b37ebff25671320130626fefe4f26d40ce6
Original commit date: Fri Jan 19 11:06:23 2018 +0800
Change-Id: I69e37475ac3f063813fb62ca95ca12f14004afcc
BIOS displays "Out of Resources" after MRC when using 16GB DD4 sodimms on CNLH
[Description]
Performance is not good in SMRAM. We should add it in cache area.
[Solution]
Set SMRAM as WB in "End of PEI" stage.
CannonLakePlatSamplePkg\PlatformInit\PlatformInitPei\PlatformInit.c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c

================================================================================ 
Commit: 32c7187c40155638fc891e192adc979a7ff21193 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:36 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 64b3a96e8d3dd19f110feae094b356db5dfe5fd5
Original commit date: Mon Dec 18 19:03:43 2017 +0800
Change-Id: I2271ac88f27846114f021b19d5f9bd0e8f4ca2c2
[Description]
There is not enough MTRRs to cache above 4 GB. Set MTRRs in FSP and remove all MTRRS in other code.
CannonLakeFspPkg: Set PcdCpuNumberOfReservedVariableMtrrs is 0.
                  Enlarge above 4GB memory size to be 512MB aligned.
CannonLakePlatSamplePkg: 1. Remove MTRRs setting.
                         2. Setting GmAdr Memory as WriteCombine. If not enough MTRRs, set flash area as UC.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dsc
CannonLakeFspPkg/FspInit/Pei/FspInitPreMem.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitDxe/SaPlatformInitDxe.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: ee60a2edd61512d7eb6af28c8387b9b1d9084798 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:36 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 85a569b0a8ee882ff04c33ea65907799aff9502e
Original commit date: Tue Jan 9 15:22:19 2018 -0800
Change-Id: Iecfc3f5322ddf2de771009b752a35528945cb8e3
[CNL] BIOS displays Out of Resources after MRC when using 16GB DD4 sodimms on CNLH
Description : MTRR was being incorrectly programmed causing us to run out of MTRR's and hit an ASSERT
Impacted Platform: CannonLake

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/FspInit/Pei/FspInitPreMem.c
CannonLakeFspPkg/FspInit/Pei/FspInitPreMem.inf

================================================================================ 
Commit: 5dafaa024868581a5e50b2d5cb4b02416b008f22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:35 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f3d25886064bf5a1514c3a0948aeec2cad2733cf
Original commit date: Mon Jan 22 13:56:12 2018 +0530
Change-Id: Ic6c22027cadda295db37d4a5ae34367aed54a47e

Description: Vt Info Tool is failing with BIOS 115.
Solution: Removed the device scopes having PCI devices as those devices need ANDD structure which is not required for PCI devices.
Platform Affected: CNL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/AcpiTables/Dmar/Dmar.aslc
CannonLakeSiliconPkg/SystemAgent/Include/DmaRemappingTable.h

================================================================================ 
Commit: bf5975ac1dd0432f88c66dc785c351f89c410857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:35 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 26dc0f940297eaa87195ca1103128966ee8c7ade
Original commit date: Fri Jan 19 14:11:40 2018 +0800
Change-Id: I79d1df2512aea7e312c441734c109b718e192322
[NO HSD] Update BIOS ID as 118.11 and FSP/RC version to be 7.x.1C.59
Fri Jan 19 14:11:40 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e4e504e86dad9ccb78c2ac25e1e0103d9d1131a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:41:20 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: eff991d4ea7e5a76afb128e99ed9384e9735e4a8
Original commit date: Tue Jan 16 12:09:51 2018 -0800
Change-Id: I7cbfe7a4cba9bc9e42b391cd1f6d92697faa558e
CannonLakeSiliconPkg: [CFL][MRC] Add check for PcdOverclockingEnabled to DMFC Limitation
Issue:
  MRC should not allow for automatic DDR Overclocking if DDR_OVERCLOCK is set.
  This causes systems with this set to automatically train at above POR frequency for some memory configurations.
Solution:
  When Overclocking is not enabled in BIOS, MRC should train to POR frequencies.
  Only when Overclocking is enabled should MRC allow for above POR frequencies (beyond DMFC).
  To minimize impact to boot time, MRC will save/restore a value to indicate if the DMFC was limited, and determine if full MRC training is needed as a result of enabling Overclock Support.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2b5a81326bb95216488f972c4c002144b6dc9a08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:01:51 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 32470ec1805149d4ba804e2d37d22f3a9b94f370
Original commit date: Thu Jan 18 17:51:17 2018 +0530
Change-Id: I91710f913821f4b2fba49417b30021dac88efcf8
Title:[CFL-H] S3/S4  Autowakes with ISH AIC (MOSAIC) and FPS connected on platform during S3/S4 cycle.
Resolution: BIOS needs to Program termination value for CIO_PLUG_EVENT GPIO to GpioTermWpu20K to avoid floating status of the pin, while in case of TBT enabled it has to program to GpioTermNone.
Impacted Platform: [CFL-H]
[CFL-H] S3/S4  Autowakes with ISH AIC (MOSAIC) and FPS connected on platform during S3/S4 cycle.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h

================================================================================ 
Commit: 33fb309e44c53f89a39b8a146119e797144aa13c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:01:50 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 6681f25e11a98cea08567d00c271902d0999d11a
Original commit date: Mon Jan 15 10:47:34 2018 +0800
Change-Id: I0961ea5861de141c00052d612e62b9a01bae385a
CannonLakeFspPkg: Group UPD to small pages
Customers reported some UPD was not in BCT right page.
Solution: Re-arrange pages in UPD DSC to group them better.
Also fix typo in some UPD description.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: 46cd0dc7354495fe1d9d2cd42e5ac541539ffd8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:01:49 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 87ade1f61e5ead999c48dd0cc6404cc027d5d109
Original commit date: Wed Jan 17 17:12:58 2018 +0800
Change-Id: Ic2d4f0d9ea71b5f7e9d8d62270a87935067fbf61
Change subject: [CFL-S62_CNP[4+2]]:SUT Sx cycle Hung with PC 0000 on Thunder peak Wi-Fi Card - DT4.1 config only with Optane enablement
Resolution: Remove WLAN RTD3 code since it dosen't support
Impacted Platform: CFL-S

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl

================================================================================ 
Commit: 4ea04eb5a5565b39acf9ed981617cc656909a93f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 2 17:01:47 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: c3380220e049ad12b8e9c31af68abaf1461d7b70
Original commit date: Tue Jan 16 17:57:41 2018 +0530
Change-Id: I1fbf1cc5611a0055944774657a5d5ccd1d2c5c4a
[Title] [CFL-H+TBT NE+RTD3] : Display in Redriver mode fails to enumerate after waking the system from Modern Standby
[Description] Added a call to notify TBT PCIe root port in PEP _DSM Screen On function. Added a method which notifies a wake up event to TBT PCIe root port in Platform RTD3.
Impacted Platform: CFL-H Only
HSD: No HSD

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpTbtRtd3.asl
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
CannonLakePlatSamplePkg/Include/MultiPlatform/_SvM_BusNumberTranslator.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_SvM_MpTableData.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_SvM_PirqTableData.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_Sv_BusNumberTranslator.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_Sv_MpTableData.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_Sv_PirqTableData.h
CannonLakePlatSamplePkg/bpvp.bat
CannonLakePlatSamplePkg/output.html
