{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499079786760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499079786761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 19:03:06 2017 " "Processing started: Mon Jul 03 19:03:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499079786761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499079786761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pro_nios -c pro_nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off pro_nios -c pro_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499079786761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1499079787306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pro_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file pro_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios " "Found entity 1: Nios" {  } { { "pro_nios.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/pro_nios.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/synthesis/cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "cpu/synthesis/submodules/cpu_irq_mapper.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "cpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "cpu/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787447 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: cpu_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_xbar_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: cpu_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: cpu_mm_interconnect_0_rsp_xbar_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: cpu_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_xbar_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: cpu_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_xbar_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787472 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787472 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787472 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787472 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787472 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787472 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787480 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499079787488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499079787488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_id_router_002_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787489 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_id_router_002 " "Found entity 2: cpu_mm_interconnect_0_id_router_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499079787491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499079787491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_id_router_001_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787492 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_id_router_001 " "Found entity 2: cpu_mm_interconnect_0_id_router_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499079787494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499079787494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_id_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_id_router_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787495 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_id_router " "Found entity 2: cpu_mm_interconnect_0_id_router" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499079787497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499079787497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_addr_router_001_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787498 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_addr_router_001 " "Found entity 2: cpu_mm_interconnect_0_addr_router_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499079787500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499079787500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_addr_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_addr_router_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787501 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_addr_router " "Found entity 2: cpu_mm_interconnect_0_addr_router" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_dds_data.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_dds_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_dds_data " "Found entity 1: cpu_dds_data" {  } { { "cpu/synthesis/submodules/cpu_dds_data.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_dds_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_uart_tx " "Found entity 1: cpu_uart_tx" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787519 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_uart_rx_stimulus_source " "Found entity 2: cpu_uart_rx_stimulus_source" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787519 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_uart_rx " "Found entity 3: cpu_uart_rx" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787519 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_uart_regs " "Found entity 4: cpu_uart_regs" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787519 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_uart " "Found entity 5: cpu_uart" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_uart_0_sim_scfifo_w " "Found entity 1: cpu_jtag_uart_0_sim_scfifo_w" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787523 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_jtag_uart_0_scfifo_w " "Found entity 2: cpu_jtag_uart_0_scfifo_w" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787523 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_jtag_uart_0_sim_scfifo_r " "Found entity 3: cpu_jtag_uart_0_sim_scfifo_r" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787523 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_uart_0_scfifo_r " "Found entity 4: cpu_jtag_uart_0_scfifo_r" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787523 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_jtag_uart_0 " "Found entity 5: cpu_jtag_uart_0" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_sysid0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_sysid0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sysid0 " "Found entity 1: cpu_sysid0" {  } { { "cpu/synthesis/submodules/cpu_sysid0.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_sysid0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sdram_input_efifo_module " "Found entity 1: cpu_sdram_input_efifo_module" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787529 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_sdram " "Found entity 2: cpu_sdram" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu_sdram_test_component.v(234) " "Verilog HDL warning at cpu_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "cpu/synthesis/submodules/cpu_sdram_test_component.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499079787532 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu_sdram_test_component.v(235) " "Verilog HDL warning at cpu_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "cpu/synthesis/submodules/cpu_sdram_test_component.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499079787532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sdram_test_component_ram_module " "Found entity 1: cpu_sdram_test_component_ram_module" {  } { { "cpu/synthesis/submodules/cpu_sdram_test_component.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787532 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_sdram_test_component " "Found entity 2: cpu_sdram_test_component" {  } { { "cpu/synthesis/submodules/cpu_sdram_test_component.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_timer_10ms.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_timer_10ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_timer_10ms " "Found entity 1: cpu_timer_10ms" {  } { { "cpu/synthesis/submodules/cpu_timer_10ms.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_timer_10ms.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079787535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079787535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file cpu/synthesis/submodules/cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_ic_data_module " "Found entity 1: cpu_cpu_ic_data_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_cpu_ic_tag_module " "Found entity 2: cpu_cpu_ic_tag_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_cpu_bht_module " "Found entity 3: cpu_cpu_bht_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_cpu_register_bank_a_module " "Found entity 4: cpu_cpu_register_bank_a_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_cpu_register_bank_b_module " "Found entity 5: cpu_cpu_register_bank_b_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_cpu_dc_tag_module " "Found entity 6: cpu_cpu_dc_tag_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_cpu_dc_data_module " "Found entity 7: cpu_cpu_dc_data_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_cpu_dc_victim_module " "Found entity 8: cpu_cpu_dc_victim_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_cpu_nios2_oci_debug " "Found entity 9: cpu_cpu_nios2_oci_debug" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_cpu_ociram_sp_ram_module " "Found entity 10: cpu_cpu_ociram_sp_ram_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_cpu_nios2_ocimem " "Found entity 11: cpu_cpu_nios2_ocimem" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_cpu_nios2_avalon_reg " "Found entity 12: cpu_cpu_nios2_avalon_reg" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_cpu_nios2_oci_break " "Found entity 13: cpu_cpu_nios2_oci_break" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_cpu_nios2_oci_xbrk " "Found entity 14: cpu_cpu_nios2_oci_xbrk" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_cpu_nios2_oci_dbrk " "Found entity 15: cpu_cpu_nios2_oci_dbrk" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_cpu_nios2_oci_itrace " "Found entity 16: cpu_cpu_nios2_oci_itrace" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_cpu_nios2_oci_td_mode " "Found entity 17: cpu_cpu_nios2_oci_td_mode" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_cpu_nios2_oci_dtrace " "Found entity 18: cpu_cpu_nios2_oci_dtrace" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 19: cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 20: cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 21: cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_cpu_nios2_oci_fifo " "Found entity 22: cpu_cpu_nios2_oci_fifo" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_cpu_nios2_oci_pib " "Found entity 23: cpu_cpu_nios2_oci_pib" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_cpu_nios2_oci_im " "Found entity 24: cpu_cpu_nios2_oci_im" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_cpu_nios2_performance_monitors " "Found entity 25: cpu_cpu_nios2_performance_monitors" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu_cpu_nios2_oci " "Found entity 26: cpu_cpu_nios2_oci" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""} { "Info" "ISGN_ENTITY_NAME" "27 cpu_cpu " "Found entity 27: cpu_cpu" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_jtag_debug_module_sysclk " "Found entity 1: cpu_cpu_jtag_debug_module_sysclk" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_jtag_debug_module_tck " "Found entity 1: cpu_cpu_jtag_debug_module_tck" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_jtag_debug_module_wrapper " "Found entity 1: cpu_cpu_jtag_debug_module_wrapper" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_mult_cell " "Found entity 1: cpu_cpu_mult_cell" {  } { { "cpu/synthesis/submodules/cpu_cpu_mult_cell.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_oci_test_bench " "Found entity 1: cpu_cpu_oci_test_bench" {  } { { "cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_test_bench " "Found entity 1: cpu_cpu_test_bench" {  } { { "cpu/synthesis/submodules/cpu_cpu_test_bench.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100M " "Found entity 1: pll_100M" {  } { { "pll_100M.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/pll_100M.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100m/pll_100m_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100m/pll_100m_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100M_0002 " "Found entity 1: pll_100M_0002" {  } { { "pll_100M/pll_100M_0002.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/pll_100M/pll_100M_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_top " "Found entity 1: nios_top" {  } { { "nios_top.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/nios_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_signal " "Found entity 1: DDS_signal" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_control.v 1 1 " "Found 1 design units, including 1 entities, in source file key_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_control " "Found entity 1: key_control" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788508 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DDS_top.v(43) " "Verilog HDL Module Instantiation warning at DDS_top.v(43): ignored dangling comma in List of Port Connections" {  } { { "DDS_top.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_top.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1499079788510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_top.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_top " "Found entity 1: DDS_top" {  } { { "DDS_top.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788515 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full nios_top.v(82) " "Verilog HDL Implicit Net warning at nios_top.v(82): created implicit net for \"full\"" {  } { { "nios_top.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/nios_top.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079788515 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty nios_top.v(83) " "Verilog HDL Implicit Net warning at nios_top.v(83): created implicit net for \"empty\"" {  } { { "nios_top.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/nios_top.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079788515 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_state key_control.v(46) " "Verilog HDL Implicit Net warning at key_control.v(46): created implicit net for \"key_state\"" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079788515 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_cpu.v(2120) " "Verilog HDL or VHDL warning at cpu_cpu.v(2120): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499079788548 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_cpu.v(2122) " "Verilog HDL or VHDL warning at cpu_cpu.v(2122): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499079788548 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_cpu.v(2278) " "Verilog HDL or VHDL warning at cpu_cpu.v(2278): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499079788548 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_cpu.v(3102) " "Verilog HDL or VHDL warning at cpu_cpu.v(3102): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499079788553 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(316) " "Verilog HDL or VHDL warning at cpu_sdram.v(316): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499079788567 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(326) " "Verilog HDL or VHDL warning at cpu_sdram.v(326): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499079788567 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(336) " "Verilog HDL or VHDL warning at cpu_sdram.v(336): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499079788567 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(680) " "Verilog HDL or VHDL warning at cpu_sdram.v(680): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499079788570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_top " "Elaborating entity \"nios_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499079788801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios Nios:Nios_module " "Elaborating entity \"Nios\" for hierarchy \"Nios:Nios_module\"" {  } { { "nios_top.v" "Nios_module" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/nios_top.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu Nios:Nios_module\|cpu:u0 " "Elaborating entity \"cpu\" for hierarchy \"Nios:Nios_module\|cpu:u0\"" {  } { { "pro_nios.v" "u0" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/pro_nios.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu " "Elaborating entity \"cpu_cpu\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\"" {  } { { "cpu/synthesis/cpu.v" "cpu" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/cpu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_test_bench Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_test_bench:the_cpu_cpu_test_bench " "Elaborating entity \"cpu_cpu_test_bench\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_test_bench:the_cpu_cpu_test_bench\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_test_bench" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 6109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_ic_data_module Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data " "Elaborating entity \"cpu_cpu_ic_data_module\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_ic_data" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 7134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079788905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788905 ""}  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079788905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079788998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079788998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079788999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_ic_tag_module Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag " "Elaborating entity \"cpu_cpu_ic_tag_module\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_ic_tag" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 7200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"cpu_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789018 ""}  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079789018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dpm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dpm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dpm1 " "Found entity 1: altsyncram_dpm1" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_dpm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079789105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079789105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dpm1 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dpm1:auto_generated " "Elaborating entity \"altsyncram_dpm1\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dpm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_bht_module Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht " "Elaborating entity \"cpu_cpu_bht_module\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_bht" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 7404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_cpu_bht_ram.mif " "Parameter \"init_file\" = \"cpu_cpu_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789136 ""}  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079789136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2dm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2dm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2dm1 " "Found entity 1: altsyncram_2dm1" {  } { { "db/altsyncram_2dm1.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_2dm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079789217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079789217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2dm1 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_2dm1:auto_generated " "Elaborating entity \"altsyncram_2dm1\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_2dm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_register_bank_a_module Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a " "Elaborating entity \"cpu_cpu_register_bank_a_module\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_register_bank_a" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 7579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"cpu_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789241 ""}  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079789241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2rl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2rl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2rl1 " "Found entity 1: altsyncram_2rl1" {  } { { "db/altsyncram_2rl1.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_2rl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079789325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079789325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2rl1 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2rl1:auto_generated " "Elaborating entity \"altsyncram_2rl1\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2rl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_register_bank_b_module Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b " "Elaborating entity \"cpu_cpu_register_bank_b_module\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_register_bank_b" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 7600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"cpu_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789364 ""}  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079789364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3rl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3rl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3rl1 " "Found entity 1: altsyncram_3rl1" {  } { { "db/altsyncram_3rl1.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_3rl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079789451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079789451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3rl1 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3rl1:auto_generated " "Elaborating entity \"altsyncram_3rl1\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3rl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_dc_tag_module Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag " "Elaborating entity \"cpu_cpu_dc_tag_module\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_dc_tag" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 7919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_cpu_dc_tag_ram.mif " "Parameter \"init_file\" = \"cpu_cpu_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 19 " "Parameter \"width_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 19 " "Parameter \"width_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789491 ""}  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079789491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22m1 " "Found entity 1: altsyncram_22m1" {  } { { "db/altsyncram_22m1.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_22m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079789573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079789573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22m1 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_22m1:auto_generated " "Elaborating entity \"altsyncram_22m1\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_22m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_dc_data_module Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data " "Elaborating entity \"cpu_cpu_dc_data_module\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_dc_data" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 7976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 455 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079789608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789608 ""}  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 455 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079789608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40j1 " "Found entity 1: altsyncram_40j1" {  } { { "db/altsyncram_40j1.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_40j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079789701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079789701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40j1 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated " "Elaborating entity \"altsyncram_40j1\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_dc_victim_module Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim " "Elaborating entity \"cpu_cpu_dc_victim_module\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_dc_victim" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 8106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 522 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079789730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789730 ""}  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 522 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079789730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079789823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079789823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_mult_cell Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell " "Elaborating entity \"cpu_cpu_mult_cell\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_mult_cell" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 9827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "cpu/synthesis/submodules/cpu_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "cpu/synthesis/submodules/cpu_cpu_mult_cell.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789856 ""}  } { { "cpu/synthesis/submodules/cpu_cpu_mult_cell.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079789856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079789942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079789942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789982 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1499079789992 "|nios_top|Nios:Nios_module|cpu:u0|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079789992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079789994 ""}  } { { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079789994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 767 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790015 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 802 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790021 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790036 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790082 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 810 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790089 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790104 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790118 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 830 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "scanchain_register_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790124 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2699 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790160 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 837 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2185 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790171 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790297 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 845 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790327 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2030 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790333 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2033 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790347 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 853 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790354 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790394 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 901 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "cpu/synthesis/submodules/cpu_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "cpu/synthesis/submodules/cpu_cpu_mult_cell.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_mult_cell.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079790427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790428 ""}  } { { "cpu/synthesis/submodules/cpu_cpu_mult_cell.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_mult_cell.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079790428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_0kt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079790512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079790512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_0kt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790522 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1499079790531 "|nios_top|Nios:Nios_module|cpu:u0|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_0kt2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079790531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790532 ""}  } { { "db/altera_mult_add_0kt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_0kt2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079790532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790881 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } } { "db/altera_mult_add_0kt2.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altera_mult_add_0kt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci " "Elaborating entity \"cpu_cpu_nios2_oci\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 10115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_debug Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug " "Elaborating entity \"cpu_cpu_nios2_oci_debug\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_debug" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altera_std_synchronizer" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 616 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079790919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790919 ""}  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 616 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079790919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_ocimem Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem " "Elaborating entity \"cpu_cpu_nios2_ocimem\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_ocimem" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_ociram_sp_ram_module Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram " "Elaborating entity \"cpu_cpu_ociram_sp_ram_module\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_ociram_sp_ram" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 730 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079790948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"cpu_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079790949 ""}  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 730 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079790949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5e1 " "Found entity 1: altsyncram_c5e1" {  } { { "db/altsyncram_c5e1.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_c5e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079791041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079791041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c5e1 Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_c5e1:auto_generated " "Elaborating entity \"altsyncram_c5e1\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_c5e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_avalon_reg Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_cpu_nios2_avalon_reg\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_avalon_reg" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_break Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break " "Elaborating entity \"cpu_cpu_nios2_oci_break\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_break" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_xbrk Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_cpu_nios2_oci_xbrk\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_xbrk" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_dbrk Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_cpu_nios2_oci_dbrk\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_dbrk" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_itrace Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_itrace:the_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_cpu_nios2_oci_itrace\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_itrace:the_cpu_cpu_nios2_oci_itrace\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_itrace" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_dtrace Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_cpu_nios2_oci_dtrace\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_dtrace" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_td_mode Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace\|cpu_cpu_nios2_oci_td_mode:cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_cpu_nios2_oci_td_mode\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace\|cpu_cpu_nios2_oci_td_mode:cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_fifo Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_cpu_nios2_oci_fifo\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_fifo" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_compute_input_tm_cnt Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_fifo_wrptr_inc Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_fifo_cnt_inc Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_nios2_oci_fifo_cnt_inc:the_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_nios2_oci_fifo_cnt_inc:the_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_oci_test_bench Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_oci_test_bench:the_cpu_cpu_oci_test_bench " "Elaborating entity \"cpu_cpu_oci_test_bench\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_oci_test_bench:the_cpu_cpu_oci_test_bench\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_oci_test_bench" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_pib Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_pib:the_cpu_cpu_nios2_oci_pib " "Elaborating entity \"cpu_cpu_nios2_oci_pib\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_pib:the_cpu_cpu_nios2_oci_pib\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_pib" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_im Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_im:the_cpu_cpu_nios2_oci_im " "Elaborating entity \"cpu_cpu_nios2_oci_im\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_im:the_cpu_cpu_nios2_oci_im\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_im" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_jtag_debug_module_wrapper Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper " "Elaborating entity \"cpu_cpu_jtag_debug_module_wrapper\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_jtag_debug_module_wrapper" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_jtag_debug_module_tck Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck " "Elaborating entity \"cpu_cpu_jtag_debug_module_tck\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck\"" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" "the_cpu_cpu_jtag_debug_module_tck" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_jtag_debug_module_sysclk Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk " "Elaborating entity \"cpu_cpu_jtag_debug_module_sysclk\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" "the_cpu_cpu_jtag_debug_module_sysclk" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\"" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" "cpu_cpu_jtag_debug_module_phy" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\"" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079791152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791152 ""}  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079791152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791154 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_timer_10ms Nios:Nios_module\|cpu:u0\|cpu_timer_10ms:timer_10ms " "Elaborating entity \"cpu_timer_10ms\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_timer_10ms:timer_10ms\"" {  } { { "cpu/synthesis/cpu.v" "timer_10ms" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/cpu.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_sdram Nios:Nios_module\|cpu:u0\|cpu_sdram:sdram " "Elaborating entity \"cpu_sdram\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_sdram:sdram\"" {  } { { "cpu/synthesis/cpu.v" "sdram" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/cpu.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_sdram_input_efifo_module Nios:Nios_module\|cpu:u0\|cpu_sdram:sdram\|cpu_sdram_input_efifo_module:the_cpu_sdram_input_efifo_module " "Elaborating entity \"cpu_sdram_input_efifo_module\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_sdram:sdram\|cpu_sdram_input_efifo_module:the_cpu_sdram_input_efifo_module\"" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "the_cpu_sdram_input_efifo_module" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_sysid0 Nios:Nios_module\|cpu:u0\|cpu_sysid0:sysid0 " "Elaborating entity \"cpu_sysid0\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_sysid0:sysid0\"" {  } { { "cpu/synthesis/cpu.v" "sysid0" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/cpu.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_0 Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"cpu_jtag_uart_0\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\"" {  } { { "cpu/synthesis/cpu.v" "jtag_uart_0" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/cpu.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_0_scfifo_w Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w " "Elaborating entity \"cpu_jtag_uart_0_scfifo_w\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "the_cpu_jtag_uart_0_scfifo_w" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "wfifo" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079791241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791241 ""}  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079791241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079791316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079791316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/a_dpfifo_a891.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079791326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079791326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079791337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079791337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/a_dpfifo_a891.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079791418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079791418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/dpram_7s81.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079791496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079791496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_b8s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079791574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079791574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/dpram_7s81.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079791660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079791660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_0_scfifo_r Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r " "Elaborating entity \"cpu_jtag_uart_0_scfifo_r\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "the_cpu_jtag_uart_0_scfifo_r" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "cpu_jtag_uart_0_alt_jtag_atlantic" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079791818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791818 ""}  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079791818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_uart Nios:Nios_module\|cpu:u0\|cpu_uart:uart " "Elaborating entity \"cpu_uart\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_uart:uart\"" {  } { { "cpu/synthesis/cpu.v" "uart" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/cpu.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_uart_tx Nios:Nios_module\|cpu:u0\|cpu_uart:uart\|cpu_uart_tx:the_cpu_uart_tx " "Elaborating entity \"cpu_uart_tx\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_uart:uart\|cpu_uart_tx:the_cpu_uart_tx\"" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "the_cpu_uart_tx" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_uart_rx Nios:Nios_module\|cpu:u0\|cpu_uart:uart\|cpu_uart_rx:the_cpu_uart_rx " "Elaborating entity \"cpu_uart_rx\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_uart:uart\|cpu_uart_rx:the_cpu_uart_rx\"" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "the_cpu_uart_rx" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_uart_rx_stimulus_source Nios:Nios_module\|cpu:u0\|cpu_uart:uart\|cpu_uart_rx:the_cpu_uart_rx\|cpu_uart_rx_stimulus_source:the_cpu_uart_rx_stimulus_source " "Elaborating entity \"cpu_uart_rx_stimulus_source\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_uart:uart\|cpu_uart_rx:the_cpu_uart_rx\|cpu_uart_rx_stimulus_source:the_cpu_uart_rx_stimulus_source\"" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "the_cpu_uart_rx_stimulus_source" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_uart_regs Nios:Nios_module\|cpu:u0\|cpu_uart:uart\|cpu_uart_regs:the_cpu_uart_regs " "Elaborating entity \"cpu_uart_regs\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_uart:uart\|cpu_uart_regs:the_cpu_uart_regs\"" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "the_cpu_uart_regs" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dds_data Nios:Nios_module\|cpu:u0\|cpu_dds_data:dds_data " "Elaborating entity \"cpu_dds_data\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_dds_data:dds_data\"" {  } { { "cpu/synthesis/cpu.v" "dds_data" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/cpu.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0 Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cpu_mm_interconnect_0\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "cpu/synthesis/cpu.v" "mm_interconnect_0" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/cpu.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_data_master_translator" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "sdram_s1_translator" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid0_control_slave_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "sysid0_control_slave_translator" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_10ms_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_10ms_s1_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "timer_10ms_s1_translator" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "uart_s1_translator" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dds_data_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dds_data_s1_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "dds_data_s1_translator" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079791998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_addr_router Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"cpu_mm_interconnect_0_addr_router\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_addr_router:addr_router\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "addr_router" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_addr_router_default_decode Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_addr_router:addr_router\|cpu_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_addr_router:addr_router\|cpu_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_addr_router_001 Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"cpu_mm_interconnect_0_addr_router_001\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "addr_router_001" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_addr_router_001_default_decode Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_addr_router_001:addr_router_001\|cpu_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_addr_router_001:addr_router_001\|cpu_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_id_router Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_id_router:id_router " "Elaborating entity \"cpu_mm_interconnect_0_id_router\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_id_router:id_router\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "id_router" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_id_router_default_decode Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_id_router:id_router\|cpu_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_id_router_default_decode\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_id_router:id_router\|cpu_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_id_router_001 Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"cpu_mm_interconnect_0_id_router_001\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "id_router_001" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_id_router_001_default_decode Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_id_router_001:id_router_001\|cpu_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_id_router_001:id_router_001\|cpu_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_id_router_002 Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"cpu_mm_interconnect_0_id_router_002\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "id_router_002" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_id_router_002_default_decode Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_id_router_002:id_router_002\|cpu_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_id_router_002:id_router_002\|cpu_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "limiter" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "burst_adapter" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_xbar_demux Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_xbar_demux" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_xbar_demux_001 Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_xbar_mux Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_xbar_mux" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_xbar_mux_002 Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_xbar_demux Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_xbar_demux" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_xbar_demux_002 Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"cpu_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_xbar_mux Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_xbar_mux" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_xbar_mux_001 Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"cpu_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "width_adapter" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "cpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499079792218 "|nios_top|Nios:Nios_module|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "cpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499079792219 "|nios_top|Nios:Nios_module|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "width_adapter_001" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 3052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_irq_mapper Nios:Nios_module\|cpu:u0\|cpu_irq_mapper:irq_mapper " "Elaborating entity \"cpu_irq_mapper\" for hierarchy \"Nios:Nios_module\|cpu:u0\|cpu_irq_mapper:irq_mapper\"" {  } { { "cpu/synthesis/cpu.v" "irq_mapper" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Nios:Nios_module\|cpu:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Nios:Nios_module\|cpu:u0\|altera_reset_controller:rst_controller\"" {  } { { "cpu/synthesis/cpu.v" "rst_controller" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/cpu.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Nios:Nios_module\|cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Nios:Nios_module\|cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Nios:Nios_module\|cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Nios:Nios_module\|cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_100M Nios:Nios_module\|pll_100M:U1 " "Elaborating entity \"pll_100M\" for hierarchy \"Nios:Nios_module\|pll_100M:U1\"" {  } { { "pro_nios.v" "U1" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/pro_nios.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_100M_0002 Nios:Nios_module\|pll_100M:U1\|pll_100M_0002:pll_100m_inst " "Elaborating entity \"pll_100M_0002\" for hierarchy \"Nios:Nios_module\|pll_100M:U1\|pll_100M_0002:pll_100m_inst\"" {  } { { "pll_100M.v" "pll_100m_inst" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/pll_100M.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Nios:Nios_module\|pll_100M:U1\|pll_100M_0002:pll_100m_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Nios:Nios_module\|pll_100M:U1\|pll_100M_0002:pll_100m_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_100M/pll_100M_0002.v" "altera_pll_i" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/pll_100M/pll_100M_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499079792282 "|nios_top|Nios:Nios_module|pll_100M:U1|pll_100M_0002:pll_100m_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499079792282 "|nios_top|Nios:Nios_module|pll_100M:U1|pll_100M_0002:pll_100m_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499079792282 "|nios_top|Nios:Nios_module|pll_100M:U1|pll_100M_0002:pll_100m_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499079792282 "|nios_top|Nios:Nios_module|pll_100M:U1|pll_100M_0002:pll_100m_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1499079792282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|pll_100M:U1\|pll_100M_0002:pll_100m_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Nios:Nios_module\|pll_100M:U1\|pll_100M_0002:pll_100m_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_100M/pll_100M_0002.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/pll_100M/pll_100M_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079792282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|pll_100M:U1\|pll_100M_0002:pll_100m_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Nios:Nios_module\|pll_100M:U1\|pll_100M_0002:pll_100m_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 7500 ps " "Parameter \"phase_shift1\" = \"7500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792283 ""}  } { { "pll_100M/pll_100M_0002.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/pll_100M/pll_100M_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079792283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_top DDS_top:dds_top_module " "Elaborating entity \"DDS_top\" for hierarchy \"DDS_top:dds_top_module\"" {  } { { "nios_top.v" "dds_top_module" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/nios_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_control DDS_top:dds_top_module\|key_control:key_control_module " "Elaborating entity \"key_control\" for hierarchy \"DDS_top:dds_top_module\|key_control:key_control_module\"" {  } { { "DDS_top.v" "key_control_module" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 key_control.v(46) " "Verilog HDL assignment warning at key_control.v(46): truncated value with size 4 to match size of target (1)" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499079792291 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "key_control.v(57) " "Verilog HDL Case Statement warning at key_control.v(57): case item expression never matches the case expression" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 57 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1499079792291 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "key_control.v(58) " "Verilog HDL Case Statement warning at key_control.v(58): case item expression never matches the case expression" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1499079792291 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "key_control.v(59) " "Verilog HDL Case Statement warning at key_control.v(59): case item expression never matches the case expression" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 59 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1499079792292 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fword key_control.v(50) " "Verilog HDL Always Construct warning at key_control.v(50): inferring latch(es) for variable \"fword\", which holds its previous value in one or more paths through the always construct" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499079792292 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pword key_control.v(50) " "Verilog HDL Always Construct warning at key_control.v(50): inferring latch(es) for variable \"pword\", which holds its previous value in one or more paths through the always construct" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499079792292 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pword\[0\] key_control.v(50) " "Inferred latch for \"pword\[0\]\" at key_control.v(50)" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499079792292 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pword\[1\] key_control.v(50) " "Inferred latch for \"pword\[1\]\" at key_control.v(50)" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499079792292 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pword\[2\] key_control.v(50) " "Inferred latch for \"pword\[2\]\" at key_control.v(50)" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499079792292 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pword\[3\] key_control.v(50) " "Inferred latch for \"pword\[3\]\" at key_control.v(50)" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499079792292 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pword\[4\] key_control.v(50) " "Inferred latch for \"pword\[4\]\" at key_control.v(50)" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499079792292 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pword\[5\] key_control.v(50) " "Inferred latch for \"pword\[5\]\" at key_control.v(50)" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499079792292 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pword\[6\] key_control.v(50) " "Inferred latch for \"pword\[6\]\" at key_control.v(50)" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499079792292 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pword\[7\] key_control.v(50) " "Inferred latch for \"pword\[7\]\" at key_control.v(50)" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499079792292 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pword\[8\] key_control.v(50) " "Inferred latch for \"pword\[8\]\" at key_control.v(50)" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499079792292 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pword\[9\] key_control.v(50) " "Inferred latch for \"pword\[9\]\" at key_control.v(50)" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499079792293 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fword\[0\] key_control.v(50) " "Inferred latch for \"fword\[0\]\" at key_control.v(50)" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/key_control.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499079792293 "|nios_top|DDS_top:dds_top_module|key_control:key_control_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_signal DDS_top:dds_top_module\|DDS_signal:dds_signal_module " "Elaborating entity \"DDS_signal\" for hierarchy \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\"" {  } { { "DDS_top.v" "dds_signal_module" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|rom:rom_module " "Elaborating entity \"rom\" for hierarchy \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|rom:rom_module\"" {  } { { "DDS_signal.v" "rom_module" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|rom:rom_module\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|rom:rom_module\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|rom:rom_module\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|rom:rom_module\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|rom:rom_module\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|rom:rom_module\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin.mif " "Parameter \"init_file\" = \"sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792313 ""}  } { { "rom.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079792313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bvf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bvf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bvf1 " "Found entity 1: altsyncram_bvf1" {  } { { "db/altsyncram_bvf1.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_bvf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079792393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079792393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bvf1 DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|rom:rom_module\|altsyncram:altsyncram_component\|altsyncram_bvf1:auto_generated " "Elaborating entity \"altsyncram_bvf1\" for hierarchy \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|rom:rom_module\|altsyncram:altsyncram_component\|altsyncram_bvf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo_module " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo_module\"" {  } { { "nios_top.v" "fifo_module" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/nios_top.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:fifo_module\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo:fifo_module\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/fifo.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo_module\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo:fifo_module\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/fifo.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079792447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo_module\|scfifo:scfifo_component " "Instantiated megafunction \"fifo:fifo_module\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792447 ""}  } { { "fifo.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/fifo.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079792447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3791 " "Found entity 1: scfifo_3791" {  } { { "db/scfifo_3791.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/scfifo_3791.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079792521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079792521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3791 fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated " "Elaborating entity \"scfifo_3791\" for hierarchy \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ad91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ad91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ad91 " "Found entity 1: a_dpfifo_ad91" {  } { { "db/a_dpfifo_ad91.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/a_dpfifo_ad91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079792531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079792531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ad91 fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo " "Elaborating entity \"a_dpfifo_ad91\" for hierarchy \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\"" {  } { { "db/scfifo_3791.tdf" "dpfifo" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/scfifo_3791.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_kae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_kae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_kae " "Found entity 1: a_fefifo_kae" {  } { { "db/a_fefifo_kae.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/a_fefifo_kae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079792542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079792542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_kae fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|a_fefifo_kae:fifo_state " "Elaborating entity \"a_fefifo_kae\" for hierarchy \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|a_fefifo_kae:fifo_state\"" {  } { { "db/a_dpfifo_ad91.tdf" "fifo_state" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/a_dpfifo_ad91.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ai7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ai7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ai7 " "Found entity 1: cntr_ai7" {  } { { "db/cntr_ai7.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/cntr_ai7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079792620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079792620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ai7 fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|a_fefifo_kae:fifo_state\|cntr_ai7:count_usedw " "Elaborating entity \"cntr_ai7\" for hierarchy \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|a_fefifo_kae:fifo_state\|cntr_ai7:count_usedw\"" {  } { { "db/a_fefifo_kae.tdf" "count_usedw" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/a_fefifo_kae.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_o871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_o871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_o871 " "Found entity 1: dpram_o871" {  } { { "db/dpram_o871.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/dpram_o871.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079792699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079792699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_o871 fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram " "Elaborating entity \"dpram_o871\" for hierarchy \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\"" {  } { { "db/a_dpfifo_ad91.tdf" "FIFOram" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/a_dpfifo_ad91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gcq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gcq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gcq1 " "Found entity 1: altsyncram_gcq1" {  } { { "db/altsyncram_gcq1.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_gcq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079792781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079792781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gcq1 fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1 " "Elaborating entity \"altsyncram_gcq1\" for hierarchy \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\"" {  } { { "db/dpram_o871.tdf" "altsyncram1" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/dpram_o871.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/cntr_uhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079792859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079792859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|cntr_uhb:rd_ptr_count " "Elaborating entity \"cntr_uhb\" for hierarchy \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|cntr_uhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_ad91.tdf" "rd_ptr_count" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/a_dpfifo_ad91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079792860 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_itrace" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3554 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1499079794890 "|nios_top|Nios:Nios_module|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_itrace:the_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k784.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k784.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k784 " "Found entity 1: altsyncram_k784" {  } { { "db/altsyncram_k784.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_k784.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079796746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079796746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/mux_dlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079796983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079796983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079797087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079797087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/cntr_39i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079797241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079797241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079797326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079797326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/cntr_22j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079797436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079797436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19i " "Found entity 1: cntr_19i" {  } { { "db/cntr_19i.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/cntr_19i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079797560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079797560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079797635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079797635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079797740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079797740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079797825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079797825 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079797968 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1499079804869 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1499079804869 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1499079804869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Nios:Nios_module\|cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499079804920 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499079804920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499079804999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499079804999 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1499079806890 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[22\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[22\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[22\]~1 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[22\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[22\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[22\]~1\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[23\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[23\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[23\]~5 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[23\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[23\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[23\]~5\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[24\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[24\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[24\]~9 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[24\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[24\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[24\]~9\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[25\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[25\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[25\]~13 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[25\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[25\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[25\]~13\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[26\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[26\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[26\]~17 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[26\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[26\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[26\]~17\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[27\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[27\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[27\]~21 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[27\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[27\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[27\]~21\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[28\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[28\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[28\]~25 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[28\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[28\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[28\]~25\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[29\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[29\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[29\]~29 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[29\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[29\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[29\]~29\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[30\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[30\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[30\]~33 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[30\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[30\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[30\]~33\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[31\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[31\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[31\]~37 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[31\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[31\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[31\]~37\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[21\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[21\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[21\]~41 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[21\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[21\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[21\]~41\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[20\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[20\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[20\]~45 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[20\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[20\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[20\]~45\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[19\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[19\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[19\]~49 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[19\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[19\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[19\]~49\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[18\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[18\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[18\]~53 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[18\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[18\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[18\]~53\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[17\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[17\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[17\]~57 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[17\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[17\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[17\]~57\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[16\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[16\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[16\]~61 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[16\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[16\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[16\]~61\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[15\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[15\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[15\]~65 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[15\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[15\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[15\]~65\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[14\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[14\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[14\]~69 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[14\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[14\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[14\]~69\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[13\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[13\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[13\]~73 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[13\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[13\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[13\]~73\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[12\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[12\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[12\]~77 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[12\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[12\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[12\]~77\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[11\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[11\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[11\]~81 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[11\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[11\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[11\]~81\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[10\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[10\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[10\]~85 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[10\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[10\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[10\]~85\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[9\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[9\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[9\]~89 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[9\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[9\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[9\]~89\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[8\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[8\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[8\]~93 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[8\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[8\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[8\]~93\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[7\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[7\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[7\]~97 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[7\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[7\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[7\]~97\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[6\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[6\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[6\]~101 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[6\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[6\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[6\]~101\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[5\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[5\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[5\]~105 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[5\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[5\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[5\]~105\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[4\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[4\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[4\]~109 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[4\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[4\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[4\]~109\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[3\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[3\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[3\]~113 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[3\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[3\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[3\]~113\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[2\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[2\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[2\]~117 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[2\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[2\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[2\]~117\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[1\] DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[1\]~_emulated DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[1\]~121 " "Register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[1\]\" is converted into an equivalent circuit using register \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[1\]~_emulated\" and latch \"DDS_top:dds_top_module\|DDS_signal:dds_signal_module\|Fre_acc\[1\]~121\"" {  } { { "DDS_signal.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/DDS_signal.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499079807184 "|nios_top|DDS_top:dds_top_module|DDS_signal:dds_signal_module|Fre_acc[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1499079807184 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "nios_top.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/nios_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499079810966 "|nios_top|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499079810966 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079812686 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "355 " "355 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1499079814500 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gcq1.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/altsyncram_gcq1.tdf" 35 2 0 } } { "db/dpram_o871.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/dpram_o871.tdf" 36 2 0 } } { "db/a_dpfifo_ad91.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/a_dpfifo_ad91.tdf" 41 2 0 } } { "db/scfifo_3791.tdf" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/db/scfifo_3791.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/fifo.v" 75 0 0 } } { "nios_top.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/nios_top.v" 87 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079814527 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1499079815010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079815292 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499079815744 "|nios_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499079815744 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079815928 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/output_files/pro_nios.map.smsg " "Generated suppressed messages file E:/Electronic_Exam/Freq_Measure/1.7/FPGA/output_files/pro_nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1499079816480 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 47 87 0 0 40 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 47 of its 87 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 40 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1499079818108 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499079818333 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079818333 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "nios_top.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/nios_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079819470 "|nios_top|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "nios_top.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/nios_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079819470 "|nios_top|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "nios_top.v" "" { Text "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/nios_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499079819470 "|nios_top|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1499079819470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5881 " "Implemented 5881 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499079819495 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499079819495 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1499079819495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5493 " "Implemented 5493 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499079819495 ""} { "Info" "ICUT_CUT_TM_RAMS" "332 " "Implemented 332 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1499079819495 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1499079819495 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1499079819495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499079819495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "755 " "Peak virtual memory: 755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499079819615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 19:03:39 2017 " "Processing ended: Mon Jul 03 19:03:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499079819615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499079819615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499079819615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499079819615 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499079821726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499079821727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 19:03:41 2017 " "Processing started: Mon Jul 03 19:03:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499079821727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1499079821727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pro_nios -c pro_nios " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pro_nios -c pro_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1499079821728 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1499079821783 ""}
{ "Info" "0" "" "Project  = pro_nios" {  } {  } 0 0 "Project  = pro_nios" 0 0 "Fitter" 0 0 1499079821784 ""}
{ "Info" "0" "" "Revision = pro_nios" {  } {  } 0 0 "Revision = pro_nios" 0 0 "Fitter" 0 0 1499079821784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1499079822132 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pro_nios 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"pro_nios\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1499079822242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499079822307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499079822307 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a0 " "Atom \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1499079822540 "|nios_top|fifo:fifo_module|scfifo:scfifo_component|scfifo_3791:auto_generated|a_dpfifo_ad91:dpfifo|dpram_o871:FIFOram|altsyncram_gcq1:altsyncram1|ram_block2a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a1 " "Atom \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1499079822540 "|nios_top|fifo:fifo_module|scfifo:scfifo_component|scfifo_3791:auto_generated|a_dpfifo_ad91:dpfifo|dpram_o871:FIFOram|altsyncram_gcq1:altsyncram1|ram_block2a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a2 " "Atom \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1499079822540 "|nios_top|fifo:fifo_module|scfifo:scfifo_component|scfifo_3791:auto_generated|a_dpfifo_ad91:dpfifo|dpram_o871:FIFOram|altsyncram_gcq1:altsyncram1|ram_block2a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a3 " "Atom \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1499079822540 "|nios_top|fifo:fifo_module|scfifo:scfifo_component|scfifo_3791:auto_generated|a_dpfifo_ad91:dpfifo|dpram_o871:FIFOram|altsyncram_gcq1:altsyncram1|ram_block2a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a4 " "Atom \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1499079822540 "|nios_top|fifo:fifo_module|scfifo:scfifo_component|scfifo_3791:auto_generated|a_dpfifo_ad91:dpfifo|dpram_o871:FIFOram|altsyncram_gcq1:altsyncram1|ram_block2a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a5 " "Atom \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1499079822540 "|nios_top|fifo:fifo_module|scfifo:scfifo_component|scfifo_3791:auto_generated|a_dpfifo_ad91:dpfifo|dpram_o871:FIFOram|altsyncram_gcq1:altsyncram1|ram_block2a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a6 " "Atom \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1499079822540 "|nios_top|fifo:fifo_module|scfifo:scfifo_component|scfifo_3791:auto_generated|a_dpfifo_ad91:dpfifo|dpram_o871:FIFOram|altsyncram_gcq1:altsyncram1|ram_block2a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a7 " "Atom \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1499079822540 "|nios_top|fifo:fifo_module|scfifo:scfifo_component|scfifo_3791:auto_generated|a_dpfifo_ad91:dpfifo|dpram_o871:FIFOram|altsyncram_gcq1:altsyncram1|ram_block2a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a8 " "Atom \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1499079822540 "|nios_top|fifo:fifo_module|scfifo:scfifo_component|scfifo_3791:auto_generated|a_dpfifo_ad91:dpfifo|dpram_o871:FIFOram|altsyncram_gcq1:altsyncram1|ram_block2a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a9 " "Atom \"fifo:fifo_module\|scfifo:scfifo_component\|scfifo_3791:auto_generated\|a_dpfifo_ad91:dpfifo\|dpram_o871:FIFOram\|altsyncram_gcq1:altsyncram1\|ram_block2a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1499079822540 "|nios_top|fifo:fifo_module|scfifo:scfifo_component|scfifo_3791:auto_generated|a_dpfifo_ad91:dpfifo|dpram_o871:FIFOram|altsyncram_gcq1:altsyncram1|ram_block2a9"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1499079822540 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1499079822787 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1499079823706 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1499079823956 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1499079835051 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1499079835073 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1499079835532 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "6 s (6 global) " "Automatically promoted 6 clocks (6 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Nios:Nios_module\|pll_100M:U1\|pll_100M_0002:pll_100m_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2922 global CLKCTRL_G4 " "Nios:Nios_module\|pll_100M:U1\|pll_100M_0002:pll_100m_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2922 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1499079835548 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Nios:Nios_module\|pll_100M:U1\|pll_100M_0002:pll_100m_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G7 " "Nios:Nios_module\|pll_100M:U1\|pll_100M_0002:pll_100m_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1499079835548 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 651 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 651 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1499079835548 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1499079835548 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 635 global CLKCTRL_G6 " "clk~inputCLKENA0 with 635 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1499079835548 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Nios:Nios_module\|cpu:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 2203 global CLKCTRL_G3 " "Nios:Nios_module\|cpu:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 2203 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1499079835548 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1499079835548 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 310 global CLKCTRL_G0 " "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 with 310 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1499079835548 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1499079835548 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1499079835548 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1499079835853 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499079835871 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1499079837906 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1499079837919 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1499079837919 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cpu/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1499079838013 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu/synthesis/submodules/cpu_cpu.sdc " "Reading SDC File: 'cpu/synthesis/submodules/cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1499079838034 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1499079838092 "|nios_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n " "Node: rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1499079838092 "|nios_top|rst_n"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1499079838205 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1499079838206 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Nios_module\|U1\|pll_100m_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Nios_module\|U1\|pll_100m_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499079838232 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1499079838232 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1499079838233 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1499079838233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1499079838233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1499079838233 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1499079838233 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1499079838434 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499079838455 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1499079838525 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1499079838525 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1499079838525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499079838527 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1499079838550 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1499079838551 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1499079838571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1499079839540 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 EC " "Packed 26 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1499079839563 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1499079839563 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1499079839563 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1499079839563 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "50 " "Created 50 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1499079839563 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1499079839563 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[8\] " "Node \"LED\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[9\] " "Node \"LED\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk3_50 " "Node \"clk3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk4_50 " "Node \"clk4_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_1 " "Node \"clk_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[1\] " "Node \"sw\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[2\] " "Node \"sw\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[3\] " "Node \"sw\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[4\] " "Node \"sw\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[5\] " "Node \"sw\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[6\] " "Node \"sw\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[7\] " "Node \"sw\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[8\] " "Node \"sw\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[9\] " "Node \"sw\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499079840303 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1499079840303 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499079840307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1499079853268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499079856856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1499079856888 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1499079867606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499079867606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1499079874395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1499079891611 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1499079891611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499079904128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1499079904132 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1499079904132 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.24 " "Total time spent on timing analysis during the Fitter is 4.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1499079911276 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499079911575 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1499079911576 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1499079918179 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499079918308 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1499079918308 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1499079924596 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:29 " "Fitter post-fit operations ending: elapsed time is 00:00:29" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499079940946 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1499079942136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Electronic_Exam/Freq_Measure/1.7/FPGA/output_files/pro_nios.fit.smsg " "Generated suppressed messages file E:/Electronic_Exam/Freq_Measure/1.7/FPGA/output_files/pro_nios.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1499079943030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2210 " "Peak virtual memory: 2210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499079945865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 19:05:45 2017 " "Processing ended: Mon Jul 03 19:05:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499079945865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:04 " "Elapsed time: 00:02:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499079945865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:42 " "Total CPU time (on all processors): 00:02:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499079945865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1499079945865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1499079948508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499079948508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 19:05:48 2017 " "Processing started: Mon Jul 03 19:05:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499079948508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1499079948508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pro_nios -c pro_nios " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pro_nios -c pro_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1499079948509 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1499079961394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499079965517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 19:06:05 2017 " "Processing ended: Mon Jul 03 19:06:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499079965517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499079965517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499079965517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1499079965517 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1499079966246 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1499079967610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499079967611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 19:06:07 2017 " "Processing started: Mon Jul 03 19:06:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499079967611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499079967611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pro_nios -c pro_nios " "Command: quartus_sta pro_nios -c pro_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499079967611 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1499079967725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1499079969169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1499079969233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1499079969234 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1499079971405 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1499079971637 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1499079971637 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cpu/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1499079971720 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu/synthesis/submodules/cpu_cpu.sdc " "Reading SDC File: 'cpu/synthesis/submodules/cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1499079971741 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499079971786 "|nios_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n " "Node: rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499079971786 "|nios_top|rst_n"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1499079971859 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971860 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Nios_module\|U1\|pll_100m_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Nios_module\|U1\|pll_100m_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971882 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971882 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1499079971883 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1499079971907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.790 " "Worst-case setup slack is 10.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.790               0.000 altera_reserved_tck  " "   10.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079971959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 altera_reserved_tck  " "    0.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079971969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.626 " "Worst-case recovery slack is 13.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.626               0.000 altera_reserved_tck  " "   13.626               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079971975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.828 " "Worst-case removal slack is 0.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 altera_reserved_tck  " "    0.828               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079971983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.510 " "Worst-case minimum pulse width slack is 15.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.510               0.000 altera_reserved_tck  " "   15.510               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079971985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079971985 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079972108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079972108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079972108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079972108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079972108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.131 ns " "Worst Case Available Settling Time: 64.131 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079972108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079972108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079972108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079972108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079972108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079972108 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079972108 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1499079972114 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1499079972207 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1499079972207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1499079981017 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499079981513 "|nios_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n " "Node: rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499079981513 "|nios_top|rst_n"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981517 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Nios_module\|U1\|pll_100m_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Nios_module\|U1\|pll_100m_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981537 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.842 " "Worst-case setup slack is 10.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.842               0.000 altera_reserved_tck  " "   10.842               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079981569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 altera_reserved_tck  " "    0.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079981579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.614 " "Worst-case recovery slack is 13.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.614               0.000 altera_reserved_tck  " "   13.614               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079981585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.784 " "Worst-case removal slack is 0.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 altera_reserved_tck  " "    0.784               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079981593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.501 " "Worst-case minimum pulse width slack is 15.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.501               0.000 altera_reserved_tck  " "   15.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079981596 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.124 ns " "Worst Case Available Settling Time: 64.124 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981651 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079981651 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1499079981656 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1499079981961 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1499079981961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1499079990315 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499079990805 "|nios_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n " "Node: rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499079990805 "|nios_top|rst_n"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990808 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Nios_module\|U1\|pll_100m_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Nios_module\|U1\|pll_100m_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990828 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.236 " "Worst-case setup slack is 13.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.236               0.000 altera_reserved_tck  " "   13.236               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079990841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 altera_reserved_tck  " "    0.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079990853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.005 " "Worst-case recovery slack is 15.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.005               0.000 altera_reserved_tck  " "   15.005               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079990859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.459 " "Worst-case removal slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 altera_reserved_tck  " "    0.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079990865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.173 " "Worst-case minimum pulse width slack is 15.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.173               0.000 altera_reserved_tck  " "   15.173               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079990868 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 65.137 ns " "Worst Case Available Settling Time: 65.137 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990924 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079990924 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1499079990931 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499079991964 "|nios_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n " "Node: rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499079991964 "|nios_top|rst_n"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1499079991967 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Nios_module\|U1\|pll_100m_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Nios_module\|U1\|pll_100m_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499079991987 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499079991987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.534 " "Worst-case setup slack is 13.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079991999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079991999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.534               0.000 altera_reserved_tck  " "   13.534               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079991999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079991999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 altera_reserved_tck  " "    0.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079992010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.141 " "Worst-case recovery slack is 15.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.141               0.000 altera_reserved_tck  " "   15.141               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079992015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.413 " "Worst-case removal slack is 0.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 altera_reserved_tck  " "    0.413               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079992021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.169 " "Worst-case minimum pulse width slack is 15.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.169               0.000 altera_reserved_tck  " "   15.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499079992024 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 65.232 ns " "Worst Case Available Settling Time: 65.232 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992081 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1499079992081 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1499079993885 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1499079993886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1036 " "Peak virtual memory: 1036 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499079994105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 19:06:34 2017 " "Processing ended: Mon Jul 03 19:06:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499079994105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499079994105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499079994105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499079994105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499079996311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499079996312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 19:06:36 2017 " "Processing started: Mon Jul 03 19:06:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499079996312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499079996312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pro_nios -c pro_nios " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pro_nios -c pro_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499079996312 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1499079998106 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pro_nios.vo E:/Electronic_Exam/Freq_Measure/1.7/FPGA/simulation/modelsim/ simulation " "Generated file pro_nios.vo in folder \"E:/Electronic_Exam/Freq_Measure/1.7/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1499080000223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499080000632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 19:06:40 2017 " "Processing ended: Mon Jul 03 19:06:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499080000632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499080000632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499080000632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499080000632 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 156 s " "Quartus II Full Compilation was successful. 0 errors, 156 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499080001383 ""}
