{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576846030081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576846030082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:47:09 2019 " "Processing started: Fri Dec 20 20:47:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576846030082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576846030082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JSQ_FZN -c JSQ_FZN " "Command: quartus_map --read_settings_files=on --write_settings_files=off JSQ_FZN -c JSQ_FZN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576846030082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576846031000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_HEX " "Found entity 1: SEG_HEX" {  } { { "SEG_HEX.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/SEG_HEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031056 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "JSQ_FZN_top JSQ_FZN_top.v(24) " "Verilog Module Declaration warning at JSQ_FZN_top.v(24): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"JSQ_FZN_top\"" {  } { { "JSQ_FZN_top.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/JSQ_FZN_top.v" 24 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576846031057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsq_fzn_top.v 1 1 " "Found 1 design units, including 1 entities, in source file jsq_fzn_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSQ_FZN_top " "Found entity 1: JSQ_FZN_top" {  } { { "JSQ_FZN_top.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/JSQ_FZN_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_fzn.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_fzn.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_fzn " "Found entity 1: pll_fzn" {  } { { "pll_fzn.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/pll_fzn.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 2 2 " "Found 2 design units, including 2 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_trigger " "Found entity 1: D_trigger" {  } { { "register.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/register.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031065 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_HEX " "Found entity 2: register_HEX" {  } { { "register.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/register.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.v 4 4 " "Found 4 design units, including 4 entities, in source file switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_hex " "Found entity 1: switch_hex" {  } { { "switch.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/switch.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031068 ""} { "Info" "ISGN_ENTITY_NAME" "2 switch " "Found entity 2: switch" {  } { { "switch.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/switch.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031068 ""} { "Info" "ISGN_ENTITY_NAME" "3 switch_321 " "Found entity 3: switch_321" {  } { { "switch.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/switch.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031068 ""} { "Info" "ISGN_ENTITY_NAME" "4 switch_323 " "Found entity 4: switch_323" {  } { { "switch.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/switch.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculate.v 1 1 " "Found 1 design units, including 1 entities, in source file calculate.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculate " "Found entity 1: calculate" {  } { { "calculate.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031070 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "operator.v(48) " "Verilog HDL information at operator.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576846031073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operator.v 2 2 " "Found 2 design units, including 2 entities, in source file operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 resolving " "Found entity 1: resolving" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031073 ""} { "Info" "ISGN_ENTITY_NAME" "2 operator " "Found entity 2: operator" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myadd.v 1 1 " "Found 1 design units, including 1 entities, in source file myadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 myadd " "Found entity 1: myadd" {  } { { "myadd.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/myadd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymult.v 1 1 " "Found 1 design units, including 1 entities, in source file mymult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mymult " "Found entity 1: mymult" {  } { { "mymult.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/mymult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydivi.v 1 1 " "Found 1 design units, including 1 entities, in source file mydivi.v" { { "Info" "ISGN_ENTITY_NAME" "1 mydivi " "Found entity 1: mydivi" {  } { { "mydivi.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/mydivi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "JSQ_FZN_top " "Elaborating entity \"JSQ_FZN_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576846031160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculate calculate:u1 " "Elaborating entity \"calculate\" for hierarchy \"calculate:u1\"" {  } { { "JSQ_FZN_top.v" "u1" { Text "E:/altera/13.1/lab/JSQ_FZN/JSQ_FZN_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031163 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "calculate.v(46) " "Verilog HDL Case Statement warning at calculate.v(46): incomplete case statement has no default case item" {  } { { "calculate.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1576846031164 "|JSQ_FZN_top|calculate:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDG calculate.v(44) " "Verilog HDL Always Construct warning at calculate.v(44): inferring latch(es) for variable \"LEDG\", which holds its previous value in one or more paths through the always construct" {  } { { "calculate.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576846031164 "|JSQ_FZN_top|calculate:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[0\] calculate.v(44) " "Inferred latch for \"LEDG\[0\]\" at calculate.v(44)" {  } { { "calculate.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031164 "|JSQ_FZN_top|calculate:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[1\] calculate.v(44) " "Inferred latch for \"LEDG\[1\]\" at calculate.v(44)" {  } { { "calculate.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031164 "|JSQ_FZN_top|calculate:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[2\] calculate.v(44) " "Inferred latch for \"LEDG\[2\]\" at calculate.v(44)" {  } { { "calculate.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031164 "|JSQ_FZN_top|calculate:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_321 calculate:u1\|switch_321:m1 " "Elaborating entity \"switch_321\" for hierarchy \"calculate:u1\|switch_321:m1\"" {  } { { "calculate.v" "m1" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_HEX calculate:u1\|register_HEX:m2 " "Elaborating entity \"register_HEX\" for hierarchy \"calculate:u1\|register_HEX:m2\"" {  } { { "calculate.v" "m2" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_trigger calculate:u1\|register_HEX:m2\|D_trigger:m1 " "Elaborating entity \"D_trigger\" for hierarchy \"calculate:u1\|register_HEX:m2\|D_trigger:m1\"" {  } { { "register.v" "m1" { Text "E:/altera/13.1/lab/JSQ_FZN/register.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operator calculate:u1\|operator:m4 " "Elaborating entity \"operator\" for hierarchy \"calculate:u1\|operator:m4\"" {  } { { "calculate.v" "m4" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031192 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY0 operator.v(50) " "Verilog HDL Always Construct warning at operator.v(50): variable \"KEY0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031195 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT1 operator.v(54) " "Verilog HDL Always Construct warning at operator.v(54): variable \"OUT1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031195 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT2 operator.v(59) " "Verilog HDL Always Construct warning at operator.v(59): variable \"OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031195 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT3 operator.v(64) " "Verilog HDL Always Construct warning at operator.v(64): variable \"OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031195 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT1 operator.v(68) " "Verilog HDL Always Construct warning at operator.v(68): variable \"OUT1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031195 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT2 operator.v(73) " "Verilog HDL Always Construct warning at operator.v(73): variable \"OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031196 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT3 operator.v(78) " "Verilog HDL Always Construct warning at operator.v(78): variable \"OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031196 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT2 operator.v(87) " "Verilog HDL Always Construct warning at operator.v(87): variable \"OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031196 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT3 operator.v(92) " "Verilog HDL Always Construct warning at operator.v(92): variable \"OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031196 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT1 operator.v(96) " "Verilog HDL Always Construct warning at operator.v(96): variable \"OUT1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031197 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT2 operator.v(101) " "Verilog HDL Always Construct warning at operator.v(101): variable \"OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031197 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT3 operator.v(106) " "Verilog HDL Always Construct warning at operator.v(106): variable \"OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031197 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT1 operator.v(110) " "Verilog HDL Always Construct warning at operator.v(110): variable \"OUT1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031197 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT4 operator.v(112) " "Verilog HDL Always Construct warning at operator.v(112): variable \"OUT4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031198 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT4 operator.v(113) " "Verilog HDL Always Construct warning at operator.v(113): variable \"OUT4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031198 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT4 operator.v(114) " "Verilog HDL Always Construct warning at operator.v(114): variable \"OUT4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031198 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT4 operator.v(115) " "Verilog HDL Always Construct warning at operator.v(115): variable \"OUT4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031198 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT5 operator.v(118) " "Verilog HDL Always Construct warning at operator.v(118): variable \"OUT5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031198 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT5 operator.v(120) " "Verilog HDL Always Construct warning at operator.v(120): variable \"OUT5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031199 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT5 operator.v(122) " "Verilog HDL Always Construct warning at operator.v(122): variable \"OUT5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031199 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT5 operator.v(124) " "Verilog HDL Always Construct warning at operator.v(124): variable \"OUT5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031199 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT operator.v(48) " "Verilog HDL Always Construct warning at operator.v(48): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576846031200 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEGG_OVERFLOW operator.v(48) " "Verilog HDL Always Construct warning at operator.v(48): inferring latch(es) for variable \"LEGG_OVERFLOW\", which holds its previous value in one or more paths through the always construct" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576846031200 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEGG_OVERFLOW operator.v(52) " "Inferred latch for \"LEGG_OVERFLOW\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031202 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] operator.v(52) " "Inferred latch for \"OUT\[0\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031202 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] operator.v(52) " "Inferred latch for \"OUT\[1\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031203 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] operator.v(52) " "Inferred latch for \"OUT\[2\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031203 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] operator.v(52) " "Inferred latch for \"OUT\[3\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031203 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] operator.v(52) " "Inferred latch for \"OUT\[4\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031203 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] operator.v(52) " "Inferred latch for \"OUT\[5\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031203 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] operator.v(52) " "Inferred latch for \"OUT\[6\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031203 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] operator.v(52) " "Inferred latch for \"OUT\[7\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031203 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[8\] operator.v(52) " "Inferred latch for \"OUT\[8\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031204 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[9\] operator.v(52) " "Inferred latch for \"OUT\[9\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031204 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[10\] operator.v(52) " "Inferred latch for \"OUT\[10\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031204 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[11\] operator.v(52) " "Inferred latch for \"OUT\[11\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031204 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[12\] operator.v(52) " "Inferred latch for \"OUT\[12\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031204 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[13\] operator.v(52) " "Inferred latch for \"OUT\[13\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031204 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[14\] operator.v(52) " "Inferred latch for \"OUT\[14\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031204 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[15\] operator.v(52) " "Inferred latch for \"OUT\[15\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031204 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[16\] operator.v(52) " "Inferred latch for \"OUT\[16\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031205 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[17\] operator.v(52) " "Inferred latch for \"OUT\[17\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031205 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[18\] operator.v(52) " "Inferred latch for \"OUT\[18\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031205 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[19\] operator.v(52) " "Inferred latch for \"OUT\[19\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031205 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[20\] operator.v(52) " "Inferred latch for \"OUT\[20\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031205 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[21\] operator.v(52) " "Inferred latch for \"OUT\[21\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031205 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[22\] operator.v(52) " "Inferred latch for \"OUT\[22\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031205 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[23\] operator.v(52) " "Inferred latch for \"OUT\[23\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031206 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[24\] operator.v(52) " "Inferred latch for \"OUT\[24\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031206 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[25\] operator.v(52) " "Inferred latch for \"OUT\[25\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031206 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[26\] operator.v(52) " "Inferred latch for \"OUT\[26\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031206 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[27\] operator.v(52) " "Inferred latch for \"OUT\[27\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031206 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[28\] operator.v(52) " "Inferred latch for \"OUT\[28\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031206 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[29\] operator.v(52) " "Inferred latch for \"OUT\[29\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031206 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[30\] operator.v(52) " "Inferred latch for \"OUT\[30\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031207 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[31\] operator.v(52) " "Inferred latch for \"OUT\[31\]\" at operator.v(52)" {  } { { "operator.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576846031207 "|JSQ_FZN_top|calculate:u1|operator:m4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resolving calculate:u1\|operator:m4\|resolving:a1 " "Elaborating entity \"resolving\" for hierarchy \"calculate:u1\|operator:m4\|resolving:a1\"" {  } { { "operator.v" "a1" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myadd calculate:u1\|operator:m4\|myadd:m1 " "Elaborating entity \"myadd\" for hierarchy \"calculate:u1\|operator:m4\|myadd:m1\"" {  } { { "operator.v" "m1" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub calculate:u1\|operator:m4\|myadd:m1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"calculate:u1\|operator:m4\|myadd:m1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "myadd.v" "LPM_ADD_SUB_component" { Text "E:/altera/13.1/lab/JSQ_FZN/myadd.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculate:u1\|operator:m4\|myadd:m1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"calculate:u1\|operator:m4\|myadd:m1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "myadd.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/myadd.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576846031275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculate:u1\|operator:m4\|myadd:m1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"calculate:u1\|operator:m4\|myadd:m1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031276 ""}  } { { "myadd.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/myadd.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576846031276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_79i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_79i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_79i " "Found entity 1: add_sub_79i" {  } { { "db/add_sub_79i.tdf" "" { Text "E:/altera/13.1/lab/JSQ_FZN/db/add_sub_79i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_79i calculate:u1\|operator:m4\|myadd:m1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_79i:auto_generated " "Elaborating entity \"add_sub_79i\" for hierarchy \"calculate:u1\|operator:m4\|myadd:m1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_79i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymult calculate:u1\|operator:m4\|mymult:m4 " "Elaborating entity \"mymult\" for hierarchy \"calculate:u1\|operator:m4\|mymult:m4\"" {  } { { "operator.v" "m4" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult calculate:u1\|operator:m4\|mymult:m4\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"calculate:u1\|operator:m4\|mymult:m4\|lpm_mult:lpm_mult_component\"" {  } { { "mymult.v" "lpm_mult_component" { Text "E:/altera/13.1/lab/JSQ_FZN/mymult.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculate:u1\|operator:m4\|mymult:m4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"calculate:u1\|operator:m4\|mymult:m4\|lpm_mult:lpm_mult_component\"" {  } { { "mymult.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/mymult.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576846031397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculate:u1\|operator:m4\|mymult:m4\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"calculate:u1\|operator:m4\|mymult:m4\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 15 " "Parameter \"lpm_widtha\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 15 " "Parameter \"lpm_widthb\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 30 " "Parameter \"lpm_widthp\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031397 ""}  } { { "mymult.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/mymult.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576846031397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kfn " "Found entity 1: mult_kfn" {  } { { "db/mult_kfn.tdf" "" { Text "E:/altera/13.1/lab/JSQ_FZN/db/mult_kfn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_kfn calculate:u1\|operator:m4\|mymult:m4\|lpm_mult:lpm_mult_component\|mult_kfn:auto_generated " "Elaborating entity \"mult_kfn\" for hierarchy \"calculate:u1\|operator:m4\|mymult:m4\|lpm_mult:lpm_mult_component\|mult_kfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydivi calculate:u1\|operator:m4\|mydivi:m5 " "Elaborating entity \"mydivi\" for hierarchy \"calculate:u1\|operator:m4\|mydivi:m5\"" {  } { { "operator.v" "m5" { Text "E:/altera/13.1/lab/JSQ_FZN/operator.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "mydivi.v" "LPM_DIVIDE_component" { Text "E:/altera/13.1/lab/JSQ_FZN/mydivi.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "mydivi.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/mydivi.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576846031502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 15 " "Parameter \"lpm_widthd\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 15 " "Parameter \"lpm_widthn\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031502 ""}  } { { "mydivi.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/mydivi.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576846031502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uos.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uos.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uos " "Found entity 1: lpm_divide_uos" {  } { { "db/lpm_divide_uos.tdf" "" { Text "E:/altera/13.1/lab/JSQ_FZN/db/lpm_divide_uos.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_uos calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated " "Elaborating entity \"lpm_divide_uos\" for hierarchy \"calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "E:/altera/13.1/lab/JSQ_FZN/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_bnh calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider " "Elaborating entity \"sign_div_unsign_bnh\" for hierarchy \"calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\"" {  } { { "db/lpm_divide_uos.tdf" "divider" { Text "E:/altera/13.1/lab/JSQ_FZN/db/lpm_divide_uos.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "E:/altera/13.1/lab/JSQ_FZN/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_aaf calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider " "Elaborating entity \"alt_u_div_aaf\" for hierarchy \"calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\"" {  } { { "db/sign_div_unsign_bnh.tdf" "divider" { Text "E:/altera/13.1/lab/JSQ_FZN/db/sign_div_unsign_bnh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/altera/13.1/lab/JSQ_FZN/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_0" { Text "E:/altera/13.1/lab/JSQ_FZN/db/alt_u_div_aaf.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/altera/13.1/lab/JSQ_FZN/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576846031778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576846031778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"calculate:u1\|operator:m4\|mydivi:m5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_1" { Text "E:/altera/13.1/lab/JSQ_FZN/db/alt_u_div_aaf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_323 calculate:u1\|switch_323:m5 " "Elaborating entity \"switch_323\" for hierarchy \"calculate:u1\|switch_323:m5\"" {  } { { "calculate.v" "m5" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031782 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA3 switch.v(68) " "Verilog HDL Always Construct warning at switch.v(68): variable \"DATA3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "switch.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/switch.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576846031783 "|JSQ_FZN_top|calculate:u1|switch_323:m5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_HEX SEG_HEX:u2 " "Elaborating entity \"SEG_HEX\" for hierarchy \"SEG_HEX:u2\"" {  } { { "JSQ_FZN_top.v" "u2" { Text "E:/altera/13.1/lab/JSQ_FZN/JSQ_FZN_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576846031784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculate:u1\|LEDG\[0\] " "Latch calculate:u1\|LEDG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculate:u1\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal calculate:u1\|state\[1\]" {  } { { "calculate.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576846032667 ""}  } { { "calculate.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576846032667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculate:u1\|LEDG\[1\] " "Latch calculate:u1\|LEDG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculate:u1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal calculate:u1\|state\[0\]" {  } { { "calculate.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576846032667 ""}  } { { "calculate.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576846032667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculate:u1\|LEDG\[2\] " "Latch calculate:u1\|LEDG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculate:u1\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal calculate:u1\|state\[1\]" {  } { { "calculate.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576846032667 ""}  } { { "calculate.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/calculate.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576846032667 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576846033763 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/13.1/lab/JSQ_FZN/output_files/JSQ_FZN.map.smsg " "Generated suppressed messages file E:/altera/13.1/lab/JSQ_FZN/output_files/JSQ_FZN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576846034471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576846034693 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576846034693 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "JSQ_FZN_top.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/JSQ_FZN_top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576846034806 "|JSQ_FZN_top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "JSQ_FZN_top.v" "" { Text "E:/altera/13.1/lab/JSQ_FZN/JSQ_FZN_top.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576846034806 "|JSQ_FZN_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1576846034806 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "648 " "Implemented 648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576846034809 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576846034809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "563 " "Implemented 563 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576846034809 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1576846034809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576846034809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576846034875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:47:14 2019 " "Processing ended: Fri Dec 20 20:47:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576846034875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576846034875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576846034875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576846034875 ""}
