#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep  4 14:03:46 2023
# Process ID: 20064
# Current directory: E:/Vivado_project/final/new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21848 E:\Vivado_project\final\new\new.xpr
# Log file: E:/Vivado_project/final/new/vivado.log
# Journal file: E:/Vivado_project/final/new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado_project/final/new/new.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
run 10 ms
relaunch_sim
run 10 ms
update_compile_order -fileset sources_1
save_wave_config {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
run 10 ms
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
run 10 ms
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
export_ip_user_files -of_objects  [get_files E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci] -no_script -reset -force -quiet
remove_files  -fileset instr_memory1 E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci
file delete -force E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
close_design
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
run 10 ms
close [ open E:/Vivado_project/final/new/new.srcs/sources_1/new/slow_clk.v w ]
add_files E:/Vivado_project/final/new/new.srcs/sources_1/new/slow_clk.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
run 10 s
relaunch_sim
run 1 s
save_wave_config {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
run 1 ms
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files E:/Vivado_project/final/new/new.srcs/sources_1/instr_memory.coe] -no_script -reset -force -quiet
remove_files  E:/Vivado_project/final/new/new.srcs/sources_1/instr_memory.coe
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports CLK T5
save_constraints
set_property IOSTANDARD LVCMOS33 [get_ports [list CLK]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
run 1 ms
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
save_wave_config {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
place_ports rst_n U4
save_constraints
close_design
place_ports rst_n U4
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_design
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports rst_n P15
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
place_ports clk T5
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_sim
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
run 1 ms
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
run 10 us
run 50 us
close_sim
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
run 50 us
run 50 us
close_sim
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
