{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654877964174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654877964174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 19:19:24 2022 " "Processing started: Fri Jun 10 19:19:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654877964174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654877964174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654877964174 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1654877964405 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "secundomer.v(36) " "Verilog HDL Event Control warning at secundomer.v(36): Event Control contains a complex event expression" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 36 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1654877964463 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "secundomer.v(47) " "Verilog HDL Event Control warning at secundomer.v(47): Event Control contains a complex event expression" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 47 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1654877964463 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "secundomer.v(58) " "Verilog HDL Event Control warning at secundomer.v(58): Event Control contains a complex event expression" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 58 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1654877964463 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "secundomer.v(69) " "Verilog HDL Event Control warning at secundomer.v(69): Event Control contains a complex event expression" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 69 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1654877964463 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "secundomer.v(79) " "Verilog HDL Event Control warning at secundomer.v(79): Event Control contains a complex event expression" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 79 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1654877964463 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "secundomer.v(89) " "Verilog HDL Event Control warning at secundomer.v(89): Event Control contains a complex event expression" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 89 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1654877964463 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 secundomer.v(103) " "Verilog HDL Expression warning at secundomer.v(103): truncated literal to match 7 bits" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1654877964463 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "secundomer.v(106) " "Verilog HDL Event Control warning at secundomer.v(106): Event Control contains a complex event expression" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 106 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1654877964463 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 secundomer.v(120) " "Verilog HDL Expression warning at secundomer.v(120): truncated literal to match 7 bits" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 120 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1654877964463 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "secundomer.v(123) " "Verilog HDL Event Control warning at secundomer.v(123): Event Control contains a complex event expression" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 123 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1654877964463 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 secundomer.v(137) " "Verilog HDL Expression warning at secundomer.v(137): truncated literal to match 7 bits" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 137 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1654877964463 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "secundomer.v(140) " "Verilog HDL Event Control warning at secundomer.v(140): Event Control contains a complex event expression" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 140 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1654877964463 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 secundomer.v(154) " "Verilog HDL Expression warning at secundomer.v(154): truncated literal to match 7 bits" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 154 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1654877964463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secundomer.v 1 1 " "Found 1 design units, including 1 entities, in source file secundomer.v" { { "Info" "ISGN_ENTITY_NAME" "1 secundomer " "Found entity 1: secundomer" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654877964471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654877964471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "secundomer " "Elaborating entity \"secundomer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654877964506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 secundomer.v(52) " "Verilog HDL assignment warning at secundomer.v(52): truncated value with size 32 to match size of target (4)" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654877964513 "|secundomer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 secundomer.v(63) " "Verilog HDL assignment warning at secundomer.v(63): truncated value with size 32 to match size of target (4)" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654877964513 "|secundomer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 secundomer.v(74) " "Verilog HDL assignment warning at secundomer.v(74): truncated value with size 32 to match size of target (4)" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654877964513 "|secundomer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 secundomer.v(84) " "Verilog HDL assignment warning at secundomer.v(84): truncated value with size 32 to match size of target (4)" {  } { { "secundomer.v" "" { Text "F:/quartus/quartus/lab5/secundomer.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654877964513 "|secundomer"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654877965105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654877965105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654877965178 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654877965178 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654877965178 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654877965178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654877965187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 19:19:25 2022 " "Processing ended: Fri Jun 10 19:19:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654877965187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654877965187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654877965187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654877965187 ""}
