// Seed: 156371941
module module_0 (
    output wire id_0,
    output wand id_1,
    input supply1 id_2,
    output uwire id_3,
    input uwire id_4
);
  parameter id_6 = 1;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input tri1 id_2,
    output logic id_3,
    input wire id_4,
    output logic id_5,
    input wor id_6,
    input wand id_7
);
  always @(posedge 1 - id_6) begin : LABEL_0
    if (1) id_3 = 1;
    else begin : LABEL_1
      if (-1) id_5 = #1 id_6;
    end
    id_5 = -1 * -1;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4,
      id_1,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
