Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 19 15:55:32 2024
| Host         : Cornelia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file assignment_3_wrapper_timing_summary_routed.rpt -pb assignment_3_wrapper_timing_summary_routed.pb -rpx assignment_3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : assignment_3_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     88          
TIMING-20  Warning           Non-clocked latch               9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (208)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (116)
--------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: assignment_3_i/SPI_sub/inst/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: assignment_3_i/SPI_sub/inst/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: assignment_3_i/SPI_sub/inst/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: assignment_3_i/clock_div_0/inst/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (208)
--------------------------------------------------
 There are 208 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  210          inf        0.000                      0                  210           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            assignment_3_i/clock_div_0/inst/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.274ns  (logic 1.711ns (27.276%)  route 4.563ns (72.724%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=70, routed)          4.130     5.593    assignment_3_i/clock_div_0/inst/rst
    SLICE_X103Y81        LUT6 (Prop_lut6_I2_O)        0.124     5.717 f  assignment_3_i/clock_div_0/inst/clk_div_i_3/O
                         net (fo=1, routed)           0.433     6.150    assignment_3_i/clock_div_0/inst/clk_div_i_3_n_0
    SLICE_X103Y81        LUT6 (Prop_lut6_I2_O)        0.124     6.274 r  assignment_3_i/clock_div_0/inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     6.274    assignment_3_i/clock_div_0/inst/clk_div_i_1_n_0
    SLICE_X103Y81        FDRE                                         r  assignment_3_i/clock_div_0/inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assignment_3_i/SPI_sub/inst/MISO_reg/G
                            (positive level-sensitive latch)
  Destination:            MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 4.181ns (69.816%)  route 1.807ns (30.184%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        LDCE                         0.000     0.000 r  assignment_3_i/SPI_sub/inst/MISO_reg/G
    SLICE_X113Y83        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  assignment_3_i/SPI_sub/inst/MISO_reg/Q
                         net (fo=1, routed)           1.807     2.366    MISO_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.622     5.988 r  MISO_OBUF_inst/O
                         net (fo=0)                   0.000     5.988    MISO
    Y17                                                               r  MISO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assignment_3_i/tx_mod_0/inst/reg_data_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.759ns  (logic 4.100ns (71.181%)  route 1.660ns (28.819%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE                         0.000     0.000 r  assignment_3_i/tx_mod_0/inst/reg_data_reg[0]/C
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  assignment_3_i/tx_mod_0/inst/reg_data_reg[0]/Q
                         net (fo=1, routed)           1.660     2.116    sout_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.644     5.759 r  sout_OBUF_inst/O
                         net (fo=0)                   0.000     5.759    sout
    Y14                                                               r  sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            assignment_3_i/clock_div_0/inst/cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.673ns  (logic 1.463ns (25.795%)  route 4.210ns (74.205%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=70, routed)          4.210     5.673    assignment_3_i/clock_div_0/inst/rst
    SLICE_X102Y80        FDCE                                         f  assignment_3_i/clock_div_0/inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            assignment_3_i/clock_div_0/inst/cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.673ns  (logic 1.463ns (25.795%)  route 4.210ns (74.205%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=70, routed)          4.210     5.673    assignment_3_i/clock_div_0/inst/rst
    SLICE_X102Y80        FDCE                                         f  assignment_3_i/clock_div_0/inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            assignment_3_i/clock_div_0/inst/cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.642ns  (logic 1.463ns (25.936%)  route 4.179ns (74.064%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=70, routed)          4.179     5.642    assignment_3_i/clock_div_0/inst/rst
    SLICE_X102Y81        FDCE                                         f  assignment_3_i/clock_div_0/inst/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            assignment_3_i/clock_div_0/inst/cnt_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.642ns  (logic 1.463ns (25.936%)  route 4.179ns (74.064%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=70, routed)          4.179     5.642    assignment_3_i/clock_div_0/inst/rst
    SLICE_X102Y81        FDCE                                         f  assignment_3_i/clock_div_0/inst/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            assignment_3_i/clock_div_0/inst/cnt_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.642ns  (logic 1.463ns (25.936%)  route 4.179ns (74.064%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=70, routed)          4.179     5.642    assignment_3_i/clock_div_0/inst/rst
    SLICE_X102Y81        FDCE                                         f  assignment_3_i/clock_div_0/inst/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            assignment_3_i/clock_div_0/inst/cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.336ns  (logic 1.463ns (27.426%)  route 3.872ns (72.574%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=70, routed)          3.872     5.336    assignment_3_i/clock_div_0/inst/rst
    SLICE_X102Y82        FDCE                                         f  assignment_3_i/clock_div_0/inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            assignment_3_i/clock_div_0/inst/cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.336ns  (logic 1.463ns (27.426%)  route 3.872ns (72.574%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=70, routed)          3.872     5.336    assignment_3_i/clock_div_0/inst/rst
    SLICE_X102Y82        FDCE                                         f  assignment_3_i/clock_div_0/inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 assignment_3_i/synchronizer_0/inst/flipflop_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            assignment_3_i/synchronizer_0/inst/flipflop_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE                         0.000     0.000 r  assignment_3_i/synchronizer_0/inst/flipflop_reg_reg[0]/C
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  assignment_3_i/synchronizer_0/inst/flipflop_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    assignment_3_i/synchronizer_0/inst/flipflop_reg[0]
    SLICE_X112Y80        FDRE                                         r  assignment_3_i/synchronizer_0/inst/flipflop_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assignment_3_i/synchronizer_1/inst/flipflop_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            assignment_3_i/synchronizer_1/inst/flipflop_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE                         0.000     0.000 r  assignment_3_i/synchronizer_1/inst/flipflop_reg_reg[0]/C
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  assignment_3_i/synchronizer_1/inst/flipflop_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    assignment_3_i/synchronizer_1/inst/flipflop_reg[0]
    SLICE_X112Y86        FDRE                                         r  assignment_3_i/synchronizer_1/inst/flipflop_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assignment_3_i/synchronizer_2/inst/flipflop_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            assignment_3_i/synchronizer_2/inst/flipflop_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE                         0.000     0.000 r  assignment_3_i/synchronizer_2/inst/flipflop_reg_reg[0]/C
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  assignment_3_i/synchronizer_2/inst/flipflop_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    assignment_3_i/synchronizer_2/inst/flipflop_reg[0]
    SLICE_X112Y75        FDRE                                         r  assignment_3_i/synchronizer_2/inst/flipflop_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assignment_3_i/synchronizer_3/inst/flipflop_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            assignment_3_i/synchronizer_3/inst/flipflop_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE                         0.000     0.000 r  assignment_3_i/synchronizer_3/inst/flipflop_reg_reg[0]/C
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  assignment_3_i/synchronizer_3/inst/flipflop_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    assignment_3_i/synchronizer_3/inst/flipflop_reg[0]
    SLICE_X112Y86        FDRE                                         r  assignment_3_i/synchronizer_3/inst/flipflop_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assignment_3_i/SPI_sub/inst/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            assignment_3_i/SPI_sub/inst/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.148ns (55.701%)  route 0.118ns (44.299%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE                         0.000     0.000 r  assignment_3_i/SPI_sub/inst/shift_reg_reg[5]/C
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  assignment_3_i/SPI_sub/inst/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.118     0.266    assignment_3_i/SPI_sub/inst/shift_reg_reg_n_0_[5]
    SLICE_X111Y84        LDCE                                         r  assignment_3_i/SPI_sub/inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assignment_3_i/synchronizer_1/inst/flipflop_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            assignment_3_i/synchronizer_1/inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE                         0.000     0.000 r  assignment_3_i/synchronizer_1/inst/flipflop_reg_reg[1]/C
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  assignment_3_i/synchronizer_1/inst/flipflop_reg_reg[1]/Q
                         net (fo=1, routed)           0.119     0.267    assignment_3_i/synchronizer_1/inst/flipflop_reg[1]
    SLICE_X113Y86        FDRE                                         r  assignment_3_i/synchronizer_1/inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assignment_3_i/synchronizer_2/inst/flipflop_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            assignment_3_i/synchronizer_2/inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE                         0.000     0.000 r  assignment_3_i/synchronizer_2/inst/flipflop_reg_reg[1]/C
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  assignment_3_i/synchronizer_2/inst/flipflop_reg_reg[1]/Q
                         net (fo=1, routed)           0.119     0.267    assignment_3_i/synchronizer_2/inst/flipflop_reg[1]
    SLICE_X112Y75        FDRE                                         r  assignment_3_i/synchronizer_2/inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assignment_3_i/synchronizer_3/inst/flipflop_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            assignment_3_i/synchronizer_3/inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE                         0.000     0.000 r  assignment_3_i/synchronizer_3/inst/flipflop_reg_reg[1]/C
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  assignment_3_i/synchronizer_3/inst/flipflop_reg_reg[1]/Q
                         net (fo=1, routed)           0.120     0.268    assignment_3_i/synchronizer_3/inst/flipflop_reg[1]
    SLICE_X113Y86        FDRE                                         r  assignment_3_i/synchronizer_3/inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assignment_3_i/Rising_edge_detector_0/inst/FF1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            assignment_3_i/Rising_edge_detector_0/inst/FF2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE                         0.000     0.000 r  assignment_3_i/Rising_edge_detector_0/inst/FF1_reg/C
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  assignment_3_i/Rising_edge_detector_0/inst/FF1_reg/Q
                         net (fo=2, routed)           0.127     0.268    assignment_3_i/Rising_edge_detector_0/inst/FF1
    SLICE_X112Y80        FDRE                                         r  assignment_3_i/Rising_edge_detector_0/inst/FF2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assignment_3_i/SPI_sub/inst/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            assignment_3_i/SPI_sub/inst/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE                         0.000     0.000 r  assignment_3_i/SPI_sub/inst/shift_reg_reg[0]/C
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  assignment_3_i/SPI_sub/inst/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.110     0.274    assignment_3_i/SPI_sub/inst/shift_reg_reg_n_0_[0]
    SLICE_X111Y84        LDCE                                         r  assignment_3_i/SPI_sub/inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





