
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine.v
# synth_design -part xc7z020clg484-3 -top f3m_nine -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f3m_nine -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32482 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.000 ; gain = 79.895 ; free physical = 246198 ; free virtual = 313999
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f3m_nine' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine.v:11]
INFO: [Synth 8-6157] synthesizing module 'f3m_cubic' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine.v:23]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine.v:283]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine.v:283]
INFO: [Synth 8-6155] done synthesizing module 'f3m_cubic' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine.v:23]
INFO: [Synth 8-6155] done synthesizing module 'f3m_nine' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.766 ; gain = 125.660 ; free physical = 246255 ; free virtual = 314057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.766 ; gain = 125.660 ; free physical = 246259 ; free virtual = 314062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.766 ; gain = 133.660 ; free physical = 246259 ; free virtual = 314062
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.762 ; gain = 141.656 ; free physical = 246244 ; free virtual = 314045
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module f3m_nine 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1802.527 ; gain = 381.422 ; free physical = 245609 ; free virtual = 313423
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1802.527 ; gain = 381.422 ; free physical = 245623 ; free virtual = 313427
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1802.527 ; gain = 381.422 ; free physical = 245556 ; free virtual = 313360
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1802.527 ; gain = 381.422 ; free physical = 245436 ; free virtual = 313240
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1802.527 ; gain = 381.422 ; free physical = 245433 ; free virtual = 313237
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1802.527 ; gain = 381.422 ; free physical = 245430 ; free virtual = 313234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1802.527 ; gain = 381.422 ; free physical = 245428 ; free virtual = 313231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1802.527 ; gain = 381.422 ; free physical = 245419 ; free virtual = 313223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1802.527 ; gain = 381.422 ; free physical = 245416 ; free virtual = 313220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |   100|
|2     |LUT6 |   180|
|3     |FDRE |   194|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   474|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1802.527 ; gain = 381.422 ; free physical = 245415 ; free virtual = 313218
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1802.527 ; gain = 381.422 ; free physical = 245398 ; free virtual = 313201
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1802.527 ; gain = 381.422 ; free physical = 245398 ; free virtual = 313202
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1864.688 ; gain = 0.000 ; free physical = 245229 ; free virtual = 313032
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1864.688 ; gain = 443.680 ; free physical = 245282 ; free virtual = 313086
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2414.332 ; gain = 549.645 ; free physical = 244691 ; free virtual = 312495
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.332 ; gain = 0.000 ; free physical = 244690 ; free virtual = 312494
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.344 ; gain = 0.000 ; free physical = 244684 ; free virtual = 312487
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244646 ; free virtual = 312449

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 169d5009b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244645 ; free virtual = 312449

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 169d5009b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244632 ; free virtual = 312436
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 169d5009b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244632 ; free virtual = 312436
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 169d5009b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244633 ; free virtual = 312436
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 169d5009b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244633 ; free virtual = 312436
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 169d5009b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244633 ; free virtual = 312437
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 169d5009b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244633 ; free virtual = 312437
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244633 ; free virtual = 312437
Ending Logic Optimization Task | Checksum: 169d5009b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244632 ; free virtual = 312435

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 169d5009b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244631 ; free virtual = 312435

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 169d5009b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244631 ; free virtual = 312435

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244631 ; free virtual = 312435
Ending Netlist Obfuscation Task | Checksum: 169d5009b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244631 ; free virtual = 312435
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2508.406 ; gain = 0.000 ; free physical = 244631 ; free virtual = 312434
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 169d5009b
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f3m_nine ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.387 ; gain = 0.000 ; free physical = 244611 ; free virtual = 312414
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
IDT: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2524.387 ; gain = 0.000 ; free physical = 244582 ; free virtual = 312385
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2524.387 ; gain = 0.000 ; free physical = 244579 ; free virtual = 312382
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2706.547 ; gain = 182.160 ; free physical = 244574 ; free virtual = 312378
Power optimization passes: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2706.547 ; gain = 182.160 ; free physical = 244574 ; free virtual = 312378

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 244581 ; free virtual = 312385


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f3m_nine ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 194
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 169d5009b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 244581 ; free virtual = 312385
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 169d5009b
Power optimization: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2706.547 ; gain = 198.141 ; free physical = 244585 ; free virtual = 312388
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27689664 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 169d5009b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 244615 ; free virtual = 312419
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 169d5009b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 244615 ; free virtual = 312419
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 169d5009b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 244615 ; free virtual = 312419
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 169d5009b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 244615 ; free virtual = 312419
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 169d5009b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 244615 ; free virtual = 312419

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 244615 ; free virtual = 312419
Ending Netlist Obfuscation Task | Checksum: 169d5009b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 244615 ; free virtual = 312419
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245750 ; free virtual = 313551
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e42f6a2a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245750 ; free virtual = 313551
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245749 ; free virtual = 313551

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9b5ca698

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245740 ; free virtual = 313542

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16d96627b

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245728 ; free virtual = 313529

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16d96627b

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245736 ; free virtual = 313537
Phase 1 Placer Initialization | Checksum: 16d96627b

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245736 ; free virtual = 313538

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16d96627b

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245742 ; free virtual = 313544
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 15ec9cd30

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245692 ; free virtual = 313493

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15ec9cd30

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245697 ; free virtual = 313499

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13de32b9e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245698 ; free virtual = 313499

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d3618157

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245697 ; free virtual = 313499

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d3618157

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245697 ; free virtual = 313498

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f5e41e06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245741 ; free virtual = 313539

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f5e41e06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245749 ; free virtual = 313547

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f5e41e06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245752 ; free virtual = 313550
Phase 3 Detail Placement | Checksum: f5e41e06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245753 ; free virtual = 313551

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: f5e41e06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245755 ; free virtual = 313553

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f5e41e06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245760 ; free virtual = 313558

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f5e41e06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245762 ; free virtual = 313560

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245763 ; free virtual = 313561
Phase 4.4 Final Placement Cleanup | Checksum: 13264e7c3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245765 ; free virtual = 313563
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13264e7c3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245767 ; free virtual = 313565
Ending Placer Task | Checksum: 12cd5497c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245793 ; free virtual = 313591
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245793 ; free virtual = 313591
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245849 ; free virtual = 313647

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15470d6d7

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246944 ; free virtual = 314742
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 15470d6d7

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246911 ; free virtual = 314709

Phase 3 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Placement Based Optimization | Checksum: 15470d6d7

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246911 ; free virtual = 314709

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246909 ; free virtual = 314707
Phase 4 Rewire | Checksum: 15470d6d7

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246909 ; free virtual = 314707

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 15470d6d7

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246909 ; free virtual = 314707

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 15470d6d7

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246909 ; free virtual = 314707

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 15470d6d7

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246909 ; free virtual = 314707

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 15470d6d7

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246909 ; free virtual = 314707

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 15470d6d7

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246903 ; free virtual = 314701

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: 15470d6d7

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246903 ; free virtual = 314701

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 15470d6d7

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246903 ; free virtual = 314701

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 15470d6d7

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246903 ; free virtual = 314701
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246903 ; free virtual = 314701
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246902 ; free virtual = 314700
Ending Physical Synthesis Task | Checksum: 15470d6d7

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246902 ; free virtual = 314700
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246902 ; free virtual = 314700
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246860 ; free virtual = 314658
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 246817 ; free virtual = 314617
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 54f7d927 ConstDB: 0 ShapeSum: 4f989e4b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "in[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[172]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[172]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[173]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[173]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[181]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[181]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[180]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[180]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[182]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[182]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 48a3e88c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245421 ; free virtual = 313249
Post Restoration Checksum: NetGraph: 33a71c03 NumContArr: 14fccc89 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 48a3e88c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245385 ; free virtual = 313214

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 48a3e88c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245351 ; free virtual = 313179

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 48a3e88c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245350 ; free virtual = 313178
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 143b61be3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245328 ; free virtual = 313167
Phase 2 Router Initialization | Checksum: 143b61be3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245328 ; free virtual = 313167

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13b031355

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245325 ; free virtual = 313173

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 850d8a93

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245330 ; free virtual = 313179
Phase 4 Rip-up And Reroute | Checksum: 850d8a93

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245330 ; free virtual = 313179

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 850d8a93

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245330 ; free virtual = 313179

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 850d8a93

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245330 ; free virtual = 313178
Phase 5 Delay and Skew Optimization | Checksum: 850d8a93

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245330 ; free virtual = 313178

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 850d8a93

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245329 ; free virtual = 313178
Phase 6.1 Hold Fix Iter | Checksum: 850d8a93

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245328 ; free virtual = 313177
Phase 6 Post Hold Fix | Checksum: 850d8a93

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245328 ; free virtual = 313177

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00445273 %
  Global Horizontal Routing Utilization  = 0.00278905 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 850d8a93

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245306 ; free virtual = 313155

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 850d8a93

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245309 ; free virtual = 313158

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ec4249ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245325 ; free virtual = 313174

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: ec4249ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245332 ; free virtual = 313181
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245370 ; free virtual = 313219

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245370 ; free virtual = 313219
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245370 ; free virtual = 313219
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245370 ; free virtual = 313221
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.547 ; gain = 0.000 ; free physical = 245368 ; free virtual = 313219
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.395 ; gain = 0.000 ; free physical = 246954 ; free virtual = 314811
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:21:20 2022...
