Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Tue Mar 31 23:29:55 2020
| Host         : grosportable running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   165 |
|    Minimum number of control sets                        |   165 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   195 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   165 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    77 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     4 |
| >= 16              |    52 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             225 |          104 |
| No           | No                    | Yes                    |              80 |           22 |
| No           | Yes                   | No                     |             199 |           71 |
| Yes          | No                    | No                     |             846 |          228 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |             999 |          285 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/PmodMIC3_0/U0/cs_mic_i_1_n_0                                                                                                                        |                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec                                                                                            |                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec                                                                                            |                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/interface_DAC8551_1/inst/LDAC0_out                                                                                                                  |                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/capteurDistanceUltra_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/sortie_trig_i_2_n_0                                                | design_1_i/capteurDistanceUltra_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/SR[0]                                   |                1 |              1 |
| ~design_1_i/interface_DAC8551_1/inst/sync       |                                                                                                                                                                |                                                                                                                                     |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                             |                                                                                                                                     |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/p_1_in[7]                                                                                              | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]       |                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                      |                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/interface_DAC8551_1/inst/index_audio[3]_i_1_n_0                                                                                                     |                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/interface_DAC8551_1/inst/deb_transmission                                                                                                           | design_1_i/interface_DAC8551_1/inst/cpt_clk[4]_i_1_n_0                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg1[5]_i_1_n_0                                                                                            | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/capteurDistanceUltra_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/SR[0]                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg1[5]_i_1_n_0                                                                                            | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg1[5]_i_1_n_0                                                                                            | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg1[5]_i_1_n_0                                                                                            | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                   | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                    | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                   | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                   | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                   | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                   | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                    | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                   | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                    | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                   | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat[3]_i_1_n_0                                                                               | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                   | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                   | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                    | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                   | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                   | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                   | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                   | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                    | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                     | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                     | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                     | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                      | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                            | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                           | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                           | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                           | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                     | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                   | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat[3]_i_1_n_0                                                                               | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat[3]_i_1_n_0                                                                               | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                    | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                   | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                   | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                   | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                    | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                   | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                   | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat[3]_i_1_n_0                                                                               | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                           | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                           | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                           | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                     | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                     | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                      | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                            | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                           | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                     | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                     | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                     | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                      | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                    | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                            | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                           | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                           | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                           | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                     | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                   | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                   | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                    | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                   | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                   | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                   | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                           | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                           | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                            | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                     | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                      | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                     | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                     |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/slv_reg1[14]_i_1_n_0                                                                                   | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                              |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/CEB2                                                                                        |                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_2_n_0                                                                                  | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM                                                                                                  |                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/raddrRAM_Coef_0                                                                                         |                                                                                                                                     |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/sortie_out_3_pret                                                                           |                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/raddrRAM_Coef_0                                                                                         |                                                                                                                                     |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/sortie_out_4_pret                                                                           |                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/sortie_out_2_pret                                                                           |                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_out_1_pret                                                                           |                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/melangeur_0/U0/U0/                                                                                                                                  |                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/interface_DAC8551_1/inst/deb_transmission0                                                                                                          |                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/raddrRAM_Coef_0                                                                                         |                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/PmodMIC3_0/U0/audio_out[15]_i_1_n_0                                                                                                                 |                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_2_n_0                                                                                  | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_2_n_0                                                                                  | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM                                                                                                  |                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_2_n_0                                                                                  | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM                                                                                                  |                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/raddrRAM_Coef_0                                                                                         |                                                                                                                                     |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM                                                                                                  |                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                8 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                9 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear                                                   |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                | design_1_i/PmodMIC3_0/U0/cpt[31]_i_1_n_0                                                                                            |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/melangeur_0/U0/p_0_in                                                                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear                                                   |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/capteurDistanceUltra_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/slv_reg_rden                                                                    | design_1_i/capteurDistanceUltra_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/SR[0]                                   |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/capteurDistanceUltra_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/sortie[31]_i_1_n_0                                                 | design_1_i/capteurDistanceUltra_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/SR[0]                                   |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/capteurDistanceUltra_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance[31]_i_1_n_0                                               |                                                                                                                                     |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg_rden                                                                                           | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/capteurDistanceUltra_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/cpt[0]_i_1_n_0                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg_rden                                                                                           | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                     |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                     |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                |                                                                                                                                     |               25 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/G0FIR_reg                                                                                                      |                                                                                                                                     |                7 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/G0FIR_reg                                                                                                      |                                                                                                                                     |                6 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/G0FIR_reg                                                                                                      |                                                                                                                                     |                6 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/G0FIR_reg                                                                                                      |                                                                                                                                     |                8 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                     |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                     |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                     |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_1                                                                                             | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[47]_i_1_n_0                                                        |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_1                                                                                             | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[47]_i_1_n_0                                                        |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_1                                                                                             | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[47]_i_1_n_0                                                        |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_1                                                                                             | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[47]_i_1_n_0                                                        |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                     |               78 |            186 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


