http://scholar.google.com/scholar?hl=en&q=W.+Abadeer+and+W.+Ellis.+2003.+Behavior+of+NBTI+under+AC+dynamic+circuit+conditions.+In+Proceedings+of+the+IEEE+International+Reliability+Physics+Symposium.+17%2D%2D22.
http://scholar.google.com/scholar?hl=en&q=S.+Aota%2C+S.+Fujii%2C+Z.+W.+Jin%2C+Y.+Ito%2C+K.+Utsumi%2C+E.+Morifuji%2C+S.+Yamada%2C+F.+Matsuoka%2C+and+T.+Noguchi.+2005.+A+new+method+for+precise+evaluation+of+dynamic+recovery+of+negative+bias+temperature+instability.+In+Proceedings+of+the+IEEE+International+Conference+on+Microelectronic+Test+Structures.+197%2D%2D199.
http://scholar.google.com/scholar?hl=en&q=N.+Ayala%2C+J.+Martin-Martinez%2C+E.+Amat%2C+M.+B.+Gonzalez%2C+P.+Verheyen%2C+R.+Rodriguez%2C+M.+Nafria%2C+X.+Aymerich%2C+and+E.+Simoen.+2011.+NBTI+related+time-dependent+variability+of+mobility+and+threshold+voltage+in+pMOSFETs+and+their+impact+on+circuit+performance.+Microelectronic+Engineering+88%2C+7%2C+1384%2D%2D1387.+10.1016%2Fj.mee.2011.03.093+
http://scholar.google.com/scholar?hl=en&q=M.+Basoglu%2C+M.+Orshansky%2C+and+M.+Erez.+2010.+NBTI-aware+DVFS%3A+A+new+approach+to+saving+energy+and+increasing+processor+lifetime.+In+Proceedings+of+the+ACM%2FIEEE+International+Symposium+on+Low-Power+Electronics+and+Design+%28ISLPED%29.+253%2D%2D258.+10.1145%2F1840845.1840898+
http://scholar.google.com/scholar?hl=en&q=D.+R.+Bild%2C+G.+E.+Bok%2C+and+R.+P.+Dick.+2009.+Minimization+of+NBTI+performance+degradation+using+internal+node+control.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition+%28DATE%E2%80%9909%29.+148%2D%2D153.+
http://scholar.google.com/scholar?hl=en&q=S.+Borkar%2C+T.+Karnik%2C+S.+Narendra%2C+J.+Tschanz%2C+A.+Keshavarzi%2C+and+V.+De.+2003.+Parameter+variations+and+impact+on+circuits+and+microarchitecture.+In+Proceedings+of+the+ACM%2FIEEE+Design+Automation+Conference.+338%2D%2D342.+10.1145%2F775832.775920+
http://scholar.google.com/scholar?hl=en&q=K.+A.+Bowman%2C+S.+G.+Duvall%2C+and+J.+D.+Meindl.+2002.+Impact+of+die-to-die+and+within-die+parameter+fluctuations+on+the+maximum+clock+frequency+distribution+for+gigascale+integration.+IEEE+Journal+of+Solid-State+Circuits+37%2C+2%2C+183%2D%2D190.
http://scholar.google.com/scholar?hl=en&q=A.+Calimera%2C+E.+Macii%2C+and+M.+Poncino.+2009.+NBTI-aware+power+gating+for+concurrent+leakage+and+aging+optimization.+In+Proceedings+of+the+International+Symposium+on+Low+Power+Electronics+and+Design.+127%2D%2D132.+10.1145%2F1594233.1594264+
http://scholar.google.com/scholar?hl=en&q=Yunus+A.+Cengel.+1997.+Introduction+to+thermodynamics+and+heat.+McGraw+Hill+Higher+Education%2C+Chicago%2C+IL.
http://scholar.google.com/scholar?hl=en&q=T.+Chan%2C+J.+Sartori%2C+P.+Gupta%2C+and+R.+Kumar.+2011.+On+the+efficacy+of+NBTI+mitigation+techniques.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition+%28DATE%E2%80%9911%29.+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=T.-B.+Chan%2C+W.-T.+J.+Chan%2C+and+A.+B.+Kahng.+2013.+Impact+of+adaptive+voltage+scaling+on+aging-aware+signoff.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition+%28DATE%E2%80%9913%29.+1683%2D%2D1688.+
http://scholar.google.com/scholar?hl=en&q=A.+Chaudhary+and+S.+Mahapatra.+2013.+A+physical+and+SPICE+mobility+degradation+analysis+for+NBTI.+IEEE+Transactions+on+Electronic+Devices+60%2C+7%2C+2096%2D%2D2103.
http://scholar.google.com/scholar?hl=en&q=G.+Chen%2C+K.+Y.+Chuah%2C+M.-F.+Li%2C+D.+S.+H.+Chan%2C+C.+H.+Ang%2C+J.+Z.+Zheng%2C+Y.+Jin%2C+and+Kwong%2C+D.+L.+Kwong.+2002.+Dynamic+NBTI+of+PMOS+transistors+and+its+impact+on+device+lifetime.+IEEE+Electron+Device+Letter+734%2D%2D736.
http://scholar.google.com/scholar?hl=en&q=X.+Chen%2C+Y.+Wang%2C+Y.+Cao%2C+Y.+Ma%2C+and+H.+Yang.+2012.+Variation-aware+supply+voltage+assignment+for+simultaneous+power+and+aging+optimization.+IEEE+Transactions+on+Very+Large+Scale+Integration+Systems+20%2C+11%2C+2143%2D%2D2147.+10.1109%2FTVLSI.2011.2168433+
http://scholar.google.com/scholar?hl=en&q=B.+E.+Deal%2C+M.+Sklar%2C+A.+S.+Grove%2C+and+E.+H.+Snow.+1967.+Characteristics+of+the+surface-state+charge+%28Qss%29+of+thermally+oxidized+silicon.+Journal+of+the+Electrochemical+Society+114%2C+3%2C+266%2D%2D274.
http://scholar.google.com/scholar?hl=en&q=M.+Denais%2C+C.+Parthasarathy%2C+G.+Ribes%2C+Y.+Rey-Tauriac%2C+N.+Revil%2C+A.+Bravaix%2C+V.+Huard%2C+and+F.+Perrier.+2004.+On-the-fly+characterization+of+NBTI+in+ultra-thin+gate+oxide+PMOSFET%27s.+In+Proceedings+of+the+IEEE+International+Electron+Devices+Meeting.+109%2D%2D112.
http://scholar.google.com/scholar?hl=en&q=M.+Ebrahimi%2C+F.+Oboril%2C+S.+Kiamehr%2C+and+M.+B.+Tahoori.+2013.+Aging-aware+logic+synthesis.+In+Proceedings+of+the+International+Conference+on+Computer-Aided+Design+%28ICCAD%29.+
http://scholar.google.com/scholar?hl=en&q=S.+Feng%2C+S.+Gupta%2C+A.+Ansari%2C+and+S.+Mahlke.+2010.+Maestro%3A+Orchestrating+lifetime+reliability+in+chip+multiprocessors.+In+Proceedings+of+the+International+Conference+on+High+Performance+Embedded+Architectures+and+Compilers.+186%2D%2D200.+10.1007%2F978-3-642-11515-8_15+
http://scholar.google.com/scholar?hl=en&q=R.+Fer%C5%84andez%2C+B.+Kaczer%2C+A.+Nackaerts%2C+S.+Demuynck%2C+R.+Rodriguez%2C+M.+Nafria%2C+and+G.+Groeseneken.+2006.+AC+NBTI+studied+in+the+1+Hz%2D%2D2+GHz+range+on+dedicated+on-chip+circuits.+In+Proceedings+of+the+IEEE+International+Electron+Devices+Meeting.+337%2D%2D340.
http://scholar.google.com/scholar?hl=en&q=D.+Frohman-Bentchkowsky.+1971.+A+fully+decoded+2048-bit+electrically+programmable+FAMOS+read-only+memory.+IEEE+Journal+of+Solid-State+Circuits+6%2C+5%2C+301%2D%2D306.
http://scholar.google.com/scholar?hl=en&q=X.+Fu%2C+T.+Li%2C+and+J.+Fortes.+2008.+NBTI+tolerant+microarchitecture+design+in+the+presence+of+process+variation.+In+Proceedings+of+41st+IEEE+%2FACM+International+Symposium+on+Microarchitecture.+399%2D%2D410.+10.1109%2FMICRO.2008.4771808+
http://scholar.google.com/scholar?hl=en&q=Seyab+S.+Hamdioui.+2010.+NBTI+modeling+in+the+framework+of+temperature+variation.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition+%28DATE%E2%80%9910%29.+283%2D%2D286.+
http://scholar.google.com/scholar?hl=en&q=J.+Henkel%2C+Bauer%2C+L.+N.+Dutt%2C+P.+Gupta%2C+and+S.+Nassif.+2013.+Reliable+on-chip+systems+in+the+nano-era%3A+Lessons+learnt+and+future+trends.+In+Proceedings+of+the+ACM%2FIEEE+Design+Automation+Conference+%28DAC%29.+1%2D%2D10.+10.1145%2F2463209.2488857+
http://scholar.google.com/scholar?hl=en&q=J.+Hicks%2C+E.+Bergstrom%2C+M.+Hattendorf%2C+J.+Jopling%2C+J.+Maiz%2C+S.+Pae%2C+C.+Prasad%2C+and+J.+Wiedemer.+2008.+45+nm+Transistor+Reliability.+Intel+Technology+Journal+12%2C+2%2C+131%2D%2D144.
http://scholar.google.com/scholar?hl=en&q=L.+Huang+and+Q.+Xu.+2010a.+Energy-efficient+task+allocation+and+scheduling+for+multi-mode+MPSoCs+under+lifetime+reliability+constraint.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition+%28DATE%E2%80%9910%29.+1584%2D%2D1589.+
http://scholar.google.com/scholar?hl=en&q=L.+Huang+and+Q.+Xu.+2010b.+Characterizing+the+lifetime+reliability+of+manycore+processors+with+core-level+redundancy.+In+Proceedings+of+the+International+Conference+on+Computer-Aided+Design+%28ICCAD%29.+680%2D%2D685.+
http://scholar.google.com/scholar?hl=en&q=L.+Huang%2C+F.+Yuan%2C+and+Q.+Xu.+2011.+On+task+allocation+and+scheduling+for+lifetime+extension+of+platform-based+MPSoC+designs.+IEEE+Transactions+on+Parallel+and+Distributed+Systems+22%2C+12%2C+2088%2D%2D2099.+10.1109%2FTPDS.2011.132+
http://scholar.google.com/scholar?hl=en&q=V.+Huard+and+M.+Denais.+2004.+Hole+trapping+effect+on+methodology+for+DC+and+AC+negative+bias+temperature+instability+measurements+in+PMOS+transistors.+In+Proceedings+of+the+International+Reliability+Physics+Symposium.+40%2D%2D45.
http://scholar.google.com/scholar?hl=en&q=V.+Huard%2C+M.+Denais%2C+and+C.+Parthasarathy.+2006.+NBTI+degradation%3A+From+physical+mechanisms+to+modeling.+Microelectronics+Reliability+46%2C+1%2C+1%2D%2D23.
http://scholar.google.com/scholar?hl=en&q=V.+Huard%2C+C.+Parthasarathy%2C+N.+Rallet%2C+C.+Guerin%2C+M.+Mammase%2C+D.+Barge%2C+and+C.+Ouvrard.+2007.+New+characterization+and+modeling+approach+for+NBTI+degradation+from+transistor+to+product+level.+In+Proceedings+of+the+IEEE+International+Electron+Devices+Meeting+%28IEDM%29.+797%2D%2D800.
http://scholar.google.com/scholar?hl=en&q=T.+Jin+and+S.+Wang.+2012.+Aging-aware+instruction+cache+design+by+duty+cycle+balancing.+In+Proceedings+of+the+Computer+Society+Annual+Symposium+on+VLSI.+195%2D%2D200.+10.1109%2FISVLSI.2012.30+
http://scholar.google.com/scholar?hl=en&q=K.+Kang%2C+H.+Kufluoglu%2C+M.+A.+Alain%2C+and+K.+Roy.+2006.+Efficient+transistor-level+sizing+technique+under+temporal+performance+degradation+due+to+NBTI.+In+Proceedings+of+the+International+Conference+on+Computer+Design+%28ICCD%E2%80%9906%29.
http://scholar.google.com/scholar?hl=en&q=K.+Kang%2C+S.+Gangwal%2C+S.+Park%2C+and+K.+Roy.+2008.+NBTI+induced+performance+degradation+in+logic+and+memory+circuits%3A+how+effectively+can+we+approach+a+reliability+solution%3F+In+Proceedings+of+the+Asia+and+South+Pacific+Design+Automation+Conference.+726%2D%2D731.+
http://scholar.google.com/scholar?hl=en&q=G.+Karakonstantis%2C+C.+Augustine%2C+and+K.+Roy.+2010.+A+self-consistent+model+to+estimate+NBTI+degradation+and+a+comprehensive+on-line+system+lifetime+enhancement+technique.+In+Proceedings+of+the+IEEE+16th+International+On-Line+Testing+Symposium+%28IOLTS%29.+3%2D%2D8.+10.1109%2FIOLTS.2010.5560240+
http://scholar.google.com/scholar?hl=en&q=U.+R.+Karpuzcu%2C+B.+Greskamp%2C+and+J.+Torrellas.+2009.+The+BubbleWrap+many-core%3A+Popping+cores+for+sequential+acceleration.+In+Proceedings+of+the+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9909%29.+447%2D%2D458.+10.1145%2F1669112.1669169+
http://scholar.google.com/scholar?hl=en&q=J.+Keane%2C+T.-H.+Kim%2C+and+C.+H.+Kim.+2010.+An+on-chip+NBTI+sensor+for+measuring+PMOS+threshold+voltage+degradation.+IEEE+Transactions+on+Very+Large+Scale+Integration+Systems+18%2C+6%2C+947%2D%2D956.+10.1109%2FTVLSI.2009.2017751+
http://scholar.google.com/scholar?hl=en&q=J.+Keane%2C+D.+Persaud%2C+and.+C.+H.+Kim.+2009.+An+all-in-one+silicon+Odometer+for+separately+monitoring+HCI%2C+BTI%2C+and+TDDB.+In+Proceedings+of+the+IEEE+Symposium+on+VLSI+Circuits.+108%2D%2D109.
http://scholar.google.com/scholar?hl=en&q=M.+B.+Ketchen%2C+M.+Bhushan%2C+and+R.+Bolam.+2007.+Ring+oscillator+based+test+structure+for+NBTI+analysis.+In+Proceedings+of+the+IEEE+International+Conference+on+Microelectronic+Test+Structures.+42%2D%2D47.
http://scholar.google.com/scholar?hl=en&q=S.+Khan%2C+N.+Z.+Haron%2C+S.+Hamdioui%2C+and+F.+Catthoor.+2011.+NBTI+monitoring+and+design+for+reliability+in+nanoscale+circuits.+In+Proceedings+of+the+IEEE+International+Symposium+on+Defect+and+Fault+Tolerance+in+VLSI+and+Nanotechnology+Systems+%28DFT%29.+68%2D%2D76.+10.1109%2FDFT.2011.49+
http://scholar.google.com/scholar?hl=en&q=T.-H.+Kim%2C+R.+Persaud%2C+and+C.+H.+Kim.+2008.+Silicon+odometer%3A+An+on-chip+reliability+monitor+for+measuring+frequency+degradation+of+digital+circuits.+IEEE+Journal+of+Solid-State+Circuits+43%2C+4%2C+874%2D%2D880.
http://scholar.google.com/scholar?hl=en&q=P.+Ko%2C+J.+Huang%2C+Z.+Liu%2C+and+C.+Hu.+1993.+BSIM3+for+analog+and+digital+circuit+simulation.+In+Proceedings+of+the+IEEE+Symposium+on+VLSI+Technology+CAD.+400%2D%2D429.
http://scholar.google.com/scholar?hl=en&q=S.+K.+Krishnappa+and+H.+Mahmoodi.+2011.+Comparative+BTI+reliability+analysis+of+SRAM+cell+designs+in+nano-scale+CMOS+technology.+In+Proceedings+of+the+IEEE+International+Symposium+on+Quality+Electronic+Design.+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=S.+Kumar%2C+K.+H.+Kim%2C+and+S.+S.+Sapatnekar.+2006.+Impact+of+NBTI+on+SRAM+read+stability+and+design+for+reliability.+In+Proceedings+of+the+IEEE+International+Symposium+on+Quality+Electronic+Design.+210%2D%2D218.+10.1109%2FISQED.2006.73+
http://scholar.google.com/scholar?hl=en&q=S.+V.+Kumar%2C+C.+H.+Kim%2C+and+S.+S.+Sapatnekar.+2007.+NBTI-aware+synthesis+of+digital+circuits.+In+Proceedings+of+the+ACM%2FIEEE+Design+Automation+Conference+%28DAC%29.+370%2D%2D375.+10.1145%2F1278480.1278574+
http://scholar.google.com/scholar?hl=en&q=S.+V.+Kumar%2C+C.+H.+Kim%2C+and+S.+S.+Sapatnekar.+2011.+Adaptive+techniques+for+overcoming+performance+degradation+due+to+aging+in+CMOS+circuits.+IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems+19%2C+4%2C+603%2D%2D614.+10.1109%2FTVLSI.2009.2036628+
http://scholar.google.com/scholar?hl=en&q=G.+La+Rosa%2C+F.+Guarin%2C+S.+Rauch%2C+A.+Acovic%2C+J.+Lukaitis%2C+and+E.+Crabbe.+1997.+NBTI-channel+hot+carrier+effects+in+PMOSFETs+in+advanced+CMOS+technologies.+In+Proceedings+of+the+IEEE+International+Reliability+Physics+Symposium.+282%2D%2D286.
http://scholar.google.com/scholar?hl=en&q=L.+Lai%2C+V.+Chandra%2C+R.+Aitken%2C+and+P.+Gupta.+2014.+BTI-Gater%3A+An+aging-resilient+clock+gating+methodology.+IEEE+Journal+on+Emerging+and+Selected+Topics+in+Circuits+and+System+4%2C+2%2C+180%2D%2D189.
http://scholar.google.com/scholar?hl=en&q=Y.+Lee+and+T.+Kim.+2011.+A+fine-grained+technique+of+NBTI-aware+voltage+scaling+and+body+biasing+for+standard+cell+based+designs.+In+Proceedings+of+the+Asia+and+South+Pacific+Design+Automation+Conference.+603%2D%2D608.+
http://scholar.google.com/scholar?hl=en&q=L.+Li%2C+Y.+Zhang%2C+and+J.+Yang.+2011.+Proactive+recovery+for+BTI+in+high-k+SRAM+cells.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition+%28DATE%E2%80%9911%29.+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=Z.-H.+Liu%2C+C.+Hu%2C+J.-H.+Huang%2C+T.-Y.+Chan%2C+M.-C.+Jeng%2C+P.+K.+Ko%2C+and+Y.+C.+Cheng.+1993.+Threshold+voltage+model+for+deep+submicrometer+MOSFETs.+IEEE+Transactions+on+Electron+Devices+40%2C+1%2C+86%2D%2D95.
http://scholar.google.com/scholar?hl=en&q=Y.+Lu%2C+L.+Shang%2C+H.+Zhou%2C+F.+Yang%2C+and+X.+Zeng.+2009.+Statistical+reliability+analysis+under+process+variation+and+aging+effects.+In+Proceedings+of+the+ACM%2FIEEE+Design+Automation+Conference+%28DAC%29.+514%2D%2D519.+10.1145%2F1629911.1630044+
http://scholar.google.com/scholar?hl=en&q=H.+Masuda%2C+S.+Ohkawa%2C+A.+Kurokawa%2C+and+M.+Aoki.+2005.+Challenge%3A+Variability+characterization+and+modeling+for+65-nm+to+90-nm+processes.+In+Proceedings+of+the+IEEE+Custom+Integrated+Circuits+Conference+%28CICC%29.+593%2D%2D599.
http://scholar.google.com/scholar?hl=en&q=E.+Mintarno%2C+J.+Sckaf%2C+R.+Zheng%2C+J.+B.+Velamala%2C+Y.+Cao%2C+S.+Boyd%2C+R.+W.+Dutton%2C+and+S.+Mitra.+2011.+Self-tuning+for+maximized+lifetime+energy-efficiency+in+the+presence+of+circuit+aging.+IEEE+Transactions+on+Computer-Aided+Design+of+Integrated+Circuits+and+Systems+30%2C+5%2C+760%2D%2D773.+10.1109%2FTCAD.2010.2100531+
http://scholar.google.com/scholar?hl=en&q=H.+Mostafa%2C+M.+Anis%2C+and+M.+Elmasry.+2011.+Adaptive+Body+Bias+for+Reducing+the+Impacts+of+NBTI+and+Process+Variations+on+6T+SRAM+Cells.+IEEE+Transactions+on+Circuits+and+Systems+I+58%2C+12%2C+2859%2D%2D2871.
http://scholar.google.com/scholar?hl=en&q=H.+Mostafa%2C+M.+Anis%2C+and+M.+Elmasry.+2012.+NBTI+and+process+variations+compensation+circuits+using+adaptive+body+bias.+IEEE+Transactions+on+Semiconductor+Manufacturing+25%2C+3%2C+460%2D%2D467.
http://scholar.google.com/scholar?hl=en&q=S.+Narendra%2C+A.+Keshavarzi%2C+B.+A.+Bloechel%2C+S.+Borkar%2C+and+V.+De.+2003.+Forward+body+bias+for+microprocessors+in+130-nm+technology+generation+and+beyond.+IEEE+Journal+of+Solid+State+Circuits+38%2C+5%2C+696%2D%2D701.
http://scholar.google.com/scholar?hl=en&q=A.+Neugroschel%2C+C.+T.+Sah%2C+K.+M.+Han%2C+M.+S.+Carroll%2C+T.+Nishida%2C+J.+T.+Kavalieros%2C+and+Y.+Lu.+1995.+Direct-current+measurement+of+oxide+and+interface+traps+on+oxidized+silicon.+IEEE+Transactions+on+Electron+Devices+42%2C+9%2C+1657%2D%2D1662.
http://scholar.google.com/scholar?hl=en&q=F.+Oboril+and+M.+B.+Tahoori.+2012a.+Reducing+wearout+in+embedded+processors+using+proactive+fine-grain+dynamic+runtime+adaptation.+In+Proceedings+of+the+IEEE+European+Test+Symposium+%28ETS%29.+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=F.+Oboril+and+M.+B.+Tahoori.+2012b.+ExtraTime%3A+Modeling+and+analysis+of+wearout+due+to+transistor+aging+at+microarchitecture-level+reducing.+In+Proceedings+of+the+IEEE+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%29.+
http://scholar.google.com/scholar?hl=en&q=F.+Oboril%2C+F.+Firouzi%2C+S.+Kiamehr%2C+and+M.+B.+Tahoori.+2013.+Negative+bias+temperature+instability-aware+instruction+scheduling%3A+A+cross-layer+approach.+Journal+of+Low+Power+Electronics%2C+9%2C+4%2C+389%2D%2D402.
http://scholar.google.com/scholar?hl=en&q=S.+Ogawa+and+N.+Shiono.+1995.+Generalized+diffusion-reaction+model+for+the+low-field+charge-buildup+instability+at+the+Si-SiO2+interface.+Physical+Review+B+51%2C+7%2C+4218%2D%2D4230.
http://scholar.google.com/scholar?hl=en&q=S.+Pae%2C+M.+Agostinelli%2C+M.+Brazier%2C+G.+Chau%2C+G.+Dewey%2C+Y.+Ghani%2C+M.+Hattendorf%2C+J.+Hicks%2C+J.+Kavalieros%2C+M.+Kuhn%2C+J.+Maiz%2C+M.+Metz%2C+K.+Mistry%2C+C.+Prasad%2C+S.+Ramey%2C+A.+Roskowski%2C+J.+Sandford%2C+C.+Thomas%2C+J.+Thomas%2C+C.+Wiegand%2C+and+J.+Wiedemer.+2008.+BTI+reliability+of+45+nm+high-k+%2B+metal-gate+process+technology.+IEEE+International+Reliability+Physics+Symposium+352%2D%2D357.
http://scholar.google.com/scholar?hl=en&q=B.+C.+Paul%2C+K.+Kang%2C+H.+Kufluoglu%2C+M.+A.+Alam%2C+and+K.+Roy.+2005.+Impact+of+NBTI+on+the+temporal+performance+degradation+of+digital+circuits.+IEEE+Electron+Device+Letter+560%2D%2D562.
http://scholar.google.com/scholar?hl=en&q=B.+C.+Paul%2C+K.+Kang%2C+H.+Kufluoglu%2C+M.+A.+Alam%2C+and+K.+Roy.+2006.+Temporal+performance+degradation+under+NBTI%3A+Estimation+and+design+for+improved+reliability+of+nanoscale+circuits.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition+%28DATE%E2%80%9906%29.+
http://scholar.google.com/scholar?hl=en&q=A.+Pushkarna+and+H.+Mahmoodi.+2010.+Reliability+analysis+of+power+gated+SRAM+under+combined+effects+of+NBTI+and+PBTI+in+Nano-Scale+CMOS.+In+Proceedings+of+the+ACM+Great+Lakes+Symposium+on+VLSI+%28GLSVLSI%29.+10.1145%2F1785481.1785567+
http://scholar.google.com/scholar?hl=en&q=Z.+Qi+and+M.+R.+Stan.+2008.+NBTI+resilient+circuits+using+adaptive+body+biasing.+In+Proceedings+of+the+ACM+Great+Lakes+Symposium+on+VLSI+%28GLSVLSI%29.+285%2D%2D290.+10.1145%2F1366110.1366179+
http://scholar.google.com/scholar?hl=en&q=S.+Rangan%2C+N.+Mielke%2C+and+E.+C.+C.+Yeh.+2003.+Universal+recovery+behavior+of+negative+bias+temperature+instability.+In+Proceedings+of+the+IEEE+International+Electron+Devices+Meeting.+341%2D%2D344.
http://scholar.google.com/scholar?hl=en&q=B.+F.+Romanescu+and+D.+J.+Sorin.+2008.+Core+cannibalization+architecture%3A+Improving+lifetime+chip+performance+for+multicore+processors+in+the+presence+of+hard+faults.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%29.+1%2D%2D10.+10.1145%2F1454115.1454124+
http://scholar.google.com/scholar?hl=en&q=S.+Roy+and+D.+Z.+Pan.+2014.+Reliability+aware+gate+sizing+combating+NBTI+and+oxide+breakdown.+In+Proceedings+of+the+International+Conference+on+VLSI+Design+and+International+Conference+on+Embedded+Systems.+38%2D%2D43.+10.1109%2FVLSID.2014.14+
http://scholar.google.com/scholar?hl=en&q=N.+Sa%2C+J.+F.+Kand%2C+H.+Yang%2C+X.+Y.+Liu%2C+Y.+D.+He%2C+R.+Q.+Han%2C+C.+Ren%2C+H.+Y.+Yu%2C+D.+S.+H.+Chan%2C+and+D.+L.+Kwong.+2002.+Mechanism+of+positive-bias+temperature+instability+in+sub-1-nm+TaN%2FHfN%2FHfO2+gate+stack+with+low+preexisting+traps.+IEEE+Electron+Device+Letters+26%2C+9%2C+610%2D%2D612.
http://scholar.google.com/scholar?hl=en&q=T.+Sakurai+and+A.+R.+Newton.+1990.+Alpha-power+law+MOSFET+model+and+its+applications+to+CMOS+inverter+delay+and+other+formulas.+IEEE+Journal+of+Solid-State+Circuits+25%2C+2%2C+584%2D%2D594.
http://scholar.google.com/scholar?hl=en&q=C.+Shen%2C+C.+E.+Li%2C+M.-F.+Foo%2C+T.+Yang%2C+D.+M.+Huang%2C+A.+Yap%2C+G.+S.+Samudra%2C+and+Y.-C.+Yeo.+2006.+Characterization+and+physical+origin+of+fast+Vth+transient+in+NBTI+of+pMOSFETs+with+SiON+dielectrics.+In+Proceedings+of+the+IEEE+International+Electron+Devices+Meeting.+1%2D%2D4.
http://scholar.google.com/scholar?hl=en&q=T.+Siddiqua+and+S.+Gurumurthi.+2009.+NBTI-aware+dynamic+instruction+scheduling.+In+Proceedings+of+the+IEEE+Workshop+on+Silicon+Errors+in+Logic%2D%2DSystem+Effects.
http://scholar.google.com/scholar?hl=en&q=T.+Siddiqua+and+S.+Gurumurthi.+2010.+A+multi-level+approach+to+reduce+the+impact+of+NBTI+on+processor+functional+units.+In+Proceedings+of+the+ACM+Great+Lakes+Symposium+on+VLSI+%28GLSVLSI%29.+67%2D%2D72.+10.1145%2F1785481.1785498+
http://scholar.google.com/scholar?hl=en&q=T.+Siddiqua%2C+S.+Gurumurthi%2C+and+M.+R.+Stan.+2011.+Modeling+and+analyzing+NBTI+in+the+presence+of+process+variation.+In+Proceedings+of+the+Quality+of+Electronic+Design+%28ISQED%29.+1%2D%2D8.
http://scholar.google.com/scholar?hl=en&q=P.+Singh%2C+E.+Karl%2C+D.+Blaauw%2C+and+D.+Sylvester.+2012.+Compact+degradation+sensors+for+monitoring+NBTI+and+oxide+degradation.+IEEE+Transactions+on+Very+Large+Scale+Integration+Systems+20%2C+9%2C+1645%2D%2D1655.+10.1109%2FTVLSI.2011.2161784+
http://scholar.google.com/scholar?hl=en&q=J.+Srinivasan%2C+S.+V.+Adve%2C+P.+Bose%2C+and+J.+A.+Rivers.+2004.+The+case+for+lifetime+reliability-aware+micorprocessors.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9904%29.+
http://scholar.google.com/scholar?hl=en&q=J.+Srinivasan%2C+S.+V.+Adve%2C+P.+Bose%2C+and+J.+A.+Rivers.+2005a.+Lifetime+reliability%3A+Toward+an+architectural+solution.+IEEE+Micro+25%2C+3%2C+70%2D%2D80.+10.1109%2FMM.2005.54+
http://scholar.google.com/scholar?hl=en&q=J.+Srinivasan%2C+S.+V.+Adve%2C+P.+Bose%2C+and+J.+A.+Rivers.+2005b.+Exploiting+structural+duplication+for+lifetime+reliability+enhancement.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9905%29.+10.1109%2FISCA.2005.28+
http://scholar.google.com/scholar?hl=en&q=N.+Strikos.+2013.+Enhancing+Lifetime+Reliability+Of+Chip+Multiprocessors+Through+3D+Resource+Sharing.+Master%27s+thesis.+University+of+California%2C+San+Diego.
http://scholar.google.com/scholar?hl=en&q=J.+Sun%2C+A.+Kodi%2C+A.+Louri%2C+and+J.+M.+Wang.+2009.+NBTI+aware+workload+balancing+in+multi-core+systems.+In+Proceedings+of+the+Quality+of+Electronic+Design+%28ISQED%29.+833%2D%2D838.+10.1109%2FISQED.2009.4810400+
http://scholar.google.com/scholar?hl=en&q=A.+Tiwari+and+J.+Torrellas.+2008.+Facelift%3A+Hiding+and+slowing+down+aging+in+multicores.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%29.+129%2D%2D140.+10.1109%2FMICRO.2008.4771785+
http://scholar.google.com/scholar?hl=en&q=K.+Uwasawa%2C+T.+Yamamoto%2C+and+T.+Mogami.+1995.+A+new+degradation+mode+of+scaled+p%2B+polysilicon+gate+pMOSFETs+induced+by+bias+temperature+%28BT%29+instability.+In+Proceedings+of+the+IEEE+International+Electron+Devices+Meeting.+871%2D%2D874.
http://scholar.google.com/scholar?hl=en&q=R.+Vattikonda%2C+W.+Wang%2C+and+Y.+Cao.+2006.+Modeling+and+minimization+of+PMOS+NBTI+effect+for+robust+nanometer+design.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition+%28DATE%E2%80%9906%29.+1047%2D%2D1052.+10.1145%2F1146909.1147172+
http://scholar.google.com/scholar?hl=en&q=I.+Wagner+and+V.+Bertacco.+2008.+Reversi%3A+Post-silicon+validation+system+for+modern+micro-processors.+In+Proceedings+of+the+International+Conference+on+Computer+Design+%28ICCD%E2%80%9908%29.
http://scholar.google.com/scholar?hl=en&q=W.+Wang%2C+S.+Yang%2C+S.+Bhardwaj%2C+R.+Vattikonda%2C+S.+Vrudhula%2C+F.+Liu%2C+and+Y.+Cao.+2007a.+The+impact+of+NBTI+on+the+performance+of+combinational+and+sequential+circuits.+In+Proceedings+of+the+ACM%2FIEEE+Design+Automation+Conference.+364%2D%2D369.+10.1145%2F1278480.1278573+
http://scholar.google.com/scholar?hl=en&q=Y.+Wang%2C+H.+Luo%2C+K.+He%2C+R.+Luo%2C+H.+Yang%2C+and+Y.+Xie.+2007b.+Temperature-aware+NBTI+modeling+and+the+impact+of+input+vector+control+on+performance+degradation.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+%28DATE%E2%80%9907%29.+546%2D%2D551.+
http://scholar.google.com/scholar?hl=en&q=Y.+Wang%2C+X.+Chen%2C+W.+Wang%2C+V.+Balakrishnan%2C+Y.+Cao%2C+Y.+Xie%2C+and+H.+Yang.+2009.+On+the+efficacy+of+input+vector+control+to+mitigate+NBTI+effects+and+leakage+power.+In+Proceedings+of+the+International+Symposium+on+Quality+of+Electronic+Design.+19%2D%2D26.+10.1109%2FISQED.2009.4810264+
http://scholar.google.com/scholar?hl=en&q=Y.+Wang%2C+S.+Cotofana%2C+and+F.+Liang.+2011.+A+unified+aging+model+of+NBTI+and+HCI+degradation+towards+lifetime+reliability+management+for+nanoscale+MOSFET.+In+Proceedings+of+the+International+Symposium+on+Nanoscale+Architectures+%28NANOARCH%29.+175%2D%2D180.+10.1109%2FNANOARCH.2011.5941501+
http://scholar.google.com/scholar?hl=en&q=M.+White.+2008.+Microelectronics+reliability%3A+physics-of-failure+based+modeling+and+lifetime+evaluation.+Technical+Report.+Jet+Propulsion+Laboratory%2C+California+Institute+of+Technology%2C+Pasadena%2C+CA.
http://scholar.google.com/scholar?hl=en&q=H.+Yang%2C+W.+Hwang%2C+and+C.-T.+Chuang.+2011.+Impacts+of+NBTI%2FPBTI+and+contact+resistance+on+power-gated+SRAM+with+high-k+metal-gate+devices.+IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems+19%2C+7%2C+1192%2D%2D1204.+10.1109%2FTVLSI.2010.2049038+
http://scholar.google.com/scholar?hl=en&q=X.+Yang+and+S.+Saluja.+2007.+Combating+NBTI+degradation+via+gate+sizing.+In+Proceedings+of+the+Quality+of+Electronic+Design+%28ISQED%29.+47%2D%2D52.+10.1109%2FISQED.2007.48+
http://scholar.google.com/scholar?hl=en&q=S.+Zafar%2C+B.+H.+Lee%2C+J.+Stathis%2C+and+A.+Callegari.+2004.+A+model+for+negative+bias+temperature+instability+%28NBTI%29+in+oxide+and+high+k+pFETs.+In+Proceedings+of+the+Symposium+on+VLSI+Technology.+208%2D%2D209.
http://scholar.google.com/scholar?hl=en&q=S.+Zafar%2C+Y.+H.+Kim%2C+V.+Narayanan%2C+C.+Cabral%2C+V.+Paruchuri%2C+B.+Doris%2C+J.+Stahis%2C+A.+Callegari%2C+and+M.+Chudzik.+2006.+A+comparative+study+of+NBTI+and+PBTI+%28Charge+Trapping%29+in+SiO2%2FHfO2+Stacks+with+FUSI%2C+TiN%2C+Re+Gates.+In+Proceedings+of+the+Symposium+on+VLSI+Technology.+23%2D%2D25.
http://scholar.google.com/scholar?hl=en&q=L.+Zhang+and+R.+P.+Dick.+2009.+Scheduled+voltage+scaling+for+increasing+lifetime+in+the+presence+of+NBTI.+In+Proceedings+of+the+Asia+and+South+Pacific+Design+Automation+Conference.+492%2D%2D497.+
http://scholar.google.com/scholar?hl=en&q=K.+Zhao%2C+J.+H.+Stathis%2C+B.+P.+Linder%2C+E.+Cartier%2C+and+A.+Kerber.+2011.+PBTI+under+dynamic+stress%3A+From+a+single+defect+point+of+view.+IEEE+International+Reliability+Physics+Symposium+4A.3.1%2D%2D4A.3.9.
