

================================================================
== Vitis HLS Report for 'rdc_mont_2_Pipeline_VITIS_LOOP_206_5'
================================================================
* Date:           Tue May 20 14:36:14 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_206_5  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1484|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1311|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1375|   1747|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_426_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_13_fu_474_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_462_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln206_fu_302_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln208_fu_270_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln210_fu_524_p2     |         +|   0|  0|  71|          64|          64|
    |t_13_fu_710_p2          |         +|   0|  0|  71|          64|          64|
    |tempReg_9_fu_594_p2     |         +|   0|  0|  71|          64|          64|
    |temp_9_fu_483_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_436_p2          |         +|   0|  0|  41|          34|          34|
    |u_34_fu_614_p2          |         +|   0|  0|  71|          64|          64|
    |v_38_fu_552_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln208_fu_291_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_688_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln206_fu_238_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln207_fu_252_p2    |      icmp|   0|  0|  39|          32|          32|
    |carry_18_fu_701_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln105_10_fu_629_p2   |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_570_p2      |        or|   0|  0|  64|          64|          64|
    |t_5_fu_716_p3           |    select|   0|  0|  64|           1|          64|
    |u_5_fu_649_p3           |    select|   0|  0|  64|           1|          64|
    |v_5_fu_599_p3           |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_53_fu_564_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_54_fu_576_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_55_fu_671_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_56_fu_619_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_57_fu_624_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_58_fu_635_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_558_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln210_fu_530_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1484|        1184|        1373|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_4_fu_108               |   9|          2|    4|          8|
    |t_fu_96                  |   9|          2|   64|        128|
    |u_33_fu_100              |   9|          2|   64|        128|
    |v_fu_104                 |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  202|        404|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_887                    |  33|   0|   33|          0|
    |ah_reg_802                           |  32|   0|   32|          0|
    |al_reg_792                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_807                           |  32|   0|   32|          0|
    |bl_reg_797                           |  32|   0|   32|          0|
    |icmp_ln206_reg_771                   |   1|   0|    1|          0|
    |icmp_ln207_reg_775                   |   1|   0|    1|          0|
    |j_4_fu_108                           |   4|   0|    4|          0|
    |t_fu_96                              |  64|   0|   64|          0|
    |tempReg_9_reg_908                    |  64|   0|   64|          0|
    |tempReg_9_reg_908_pp0_iter8_reg      |  64|   0|   64|          0|
    |tmp_32_reg_876                       |   2|   0|    2|          0|
    |tmp_33_reg_861                       |  32|   0|   32|          0|
    |tmp_34_reg_871                       |  32|   0|   32|          0|
    |tmp_35_reg_897                       |   2|   0|    2|          0|
    |tmp_37_reg_917                       |   1|   0|    1|          0|
    |tmp_s_reg_856                        |  32|   0|   32|          0|
    |trunc_ln105_reg_892                  |  32|   0|   32|          0|
    |trunc_ln106_27_reg_841               |  32|   0|   32|          0|
    |trunc_ln106_28_reg_846               |  32|   0|   32|          0|
    |trunc_ln106_30_reg_851               |  32|   0|   32|          0|
    |trunc_ln106_reg_836                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_866                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_866_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_881                  |  32|   0|   32|          0|
    |u_33_fu_100                          |  64|   0|   64|          0|
    |v_fu_104                             |  64|   0|   64|          0|
    |xor_ln210_reg_902                    |  64|   0|   64|          0|
    |icmp_ln206_reg_771                   |  64|  32|    1|          0|
    |icmp_ln207_reg_775                   |  64|  32|    1|          0|
    |tmp_34_reg_871                       |  64|  32|   32|          0|
    |trunc_ln106_reg_836                  |  64|  32|   32|          0|
    |trunc_ln125_reg_881                  |  64|  32|   32|          0|
    |xor_ln210_reg_902                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1311| 192| 1089|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_956_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_956_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_956_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_956_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_960_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_960_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_960_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_960_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_964_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_964_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_964_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_964_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_968_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_968_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_968_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_968_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|indvars_iv          |   in|    3|     ap_none|                            indvars_iv|        scalar|
|v_36                |   in|   64|     ap_none|                                  v_36|        scalar|
|u                   |   in|   64|     ap_none|                                     u|        scalar|
|sub66               |   in|   32|     ap_none|                                 sub66|        scalar|
|mc                  |   in|    9|     ap_none|                                    mc|        scalar|
|PKB_address0        |  out|    6|   ap_memory|                                   PKB|         array|
|PKB_ce0             |  out|    1|   ap_memory|                                   PKB|         array|
|PKB_q0              |   in|   64|   ap_memory|                                   PKB|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|v_43_out            |  out|   64|      ap_vld|                              v_43_out|       pointer|
|v_43_out_ap_vld     |  out|    1|      ap_vld|                              v_43_out|       pointer|
|u_39_out            |  out|   64|      ap_vld|                              u_39_out|       pointer|
|u_39_out_ap_vld     |  out|    1|      ap_vld|                              u_39_out|       pointer|
|t_20_out            |  out|   64|      ap_vld|                              t_20_out|       pointer|
|t_20_out_ap_vld     |  out|    1|      ap_vld|                              t_20_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

