
---------- Begin Simulation Statistics ----------
simSeconds                                   0.010528                       # Number of seconds simulated (Second)
simTicks                                  10527766500                       # Number of ticks simulated (Tick)
finalTick                                 10527766500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     54.47                       # Real time elapsed on the host (Second)
hostTickRate                                193268964                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     691192                       # Number of bytes of host memory used (Byte)
simInsts                                      6005774                       # Number of instructions simulated (Count)
simOps                                        9511968                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   110254                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     174621                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         42111067                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         9522732                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       83                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       12929006                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     33                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                10841                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             17404                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  82                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            42055598                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.307427                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.915874                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  35734140     84.97%     84.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3628828      8.63%     93.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    745364      1.77%     95.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    471259      1.12%     96.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1163463      2.77%     99.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    133956      0.32%     99.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    178193      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       277      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       118      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              42055598                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     374      0.08%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      9      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 491950     99.92%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 3      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               13      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          252      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       9014744     69.72%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            4      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            18      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           13      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          378      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           78      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          113      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          212      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          188      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3911132     30.25%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         1352      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           69      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          453      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       12929006                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.307022                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              492352                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.038081                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 68401916                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 9531530                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         9516498                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      4079                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     2133                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1996                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    13419056                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         2050                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          12928324                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       3911069                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       682                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3912797                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         501808                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         1728                       # Number of stores executed (Count)
system.cpu.numRate                           0.307005                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             312                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           55469                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     6005774                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       9511968                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               7.011764                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          7.011764                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.142617                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.142617                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   21337555                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   8512250                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        3868                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       1508                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5008049                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    9004198                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   4917407                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                        1                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         502345                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2147                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           45                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores           44                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  503236                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            502111                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               637                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               501447                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  523                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  500697                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998504                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     284                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             307                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 10                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              297                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           10763                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               586                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     42053791                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.226186                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.239756                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        40077540     95.30%     95.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          487366      1.16%     96.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          473652      1.13%     97.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             897      0.00%     97.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             463      0.00%     97.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           12616      0.03%     97.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             155      0.00%     97.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              71      0.00%     97.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1001031      2.38%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     42053791                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              6005774                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                9511968                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      502411                       # Number of memory references committed (Count)
system.cpu.commit.loads                        501090                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     501230                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       1961                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9510428                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   128                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           24      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      9008547     94.71%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            4      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           14      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           10      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          374      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           76      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          110      0.00%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          212      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          186      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     94.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       501036      5.27%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite          894      0.01%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           54      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          427      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      9511968                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1001031                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data          10485                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total             10485                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data         10485                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total            10485                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       492508                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          492508                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       492508                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         492508                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  42037198999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  42037198999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  42037198999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  42037198999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       502993                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        502993                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       502993                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       502993                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.979155                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.979155                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.979155                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.979155                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 85353.332330                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 85353.332330                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 85353.332330                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 85353.332330                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     41031590                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       492127                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      83.376019                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          130                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               130                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          164                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           164                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          164                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          164                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       492344                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       492344                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       492344                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       492344                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  41782550999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  41782550999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  41782550999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  41782550999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.978829                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.978829                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.978829                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.978829                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 84864.547956                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 84864.547956                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 84864.547956                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 84864.547956                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 491320                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         9271                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            9271                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       492400                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        492400                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  42030714500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  42030714500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       501671                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       501671                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.981520                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.981520                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 85358.884037                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 85358.884037                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          162                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          162                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       492238                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       492238                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  41776206250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  41776206250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.981197                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.981197                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 84869.933345                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 84869.933345                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1214                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1214                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          108                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          108                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      6484499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      6484499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1322                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1322                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.081694                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.081694                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 60041.657407                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 60041.657407                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          106                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          106                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      6344749                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      6344749                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.080182                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.080182                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 59856.122642                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 59856.122642                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10527766500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1020.960701                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               502829                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             492344                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.021296                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              143000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1020.960701                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.997032                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.997032                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          349                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          675                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1498330                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1498330                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10527766500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   330755                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              40531952                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    395445                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                796843                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    603                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               500829                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   224                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                9525546                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1019                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10527766500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10527766500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            1020790                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        6014584                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      503236                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             500991                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      41032652                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1650                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  245                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1055                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1002329                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   357                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           42055598                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.226585                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.145441                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 40135033     95.43%     95.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   179584      0.43%     95.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   176666      0.42%     96.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   175204      0.42%     96.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   179799      0.43%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   510222      1.21%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   193032      0.46%     98.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     6311      0.02%     98.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   499747      1.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             42055598                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.011950                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.142827                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1001748                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1001748                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1001748                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1001748                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          580                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             580                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          580                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            580                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     33619500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     33619500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     33619500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     33619500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1002328                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1002328                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1002328                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1002328                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000579                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000579                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000579                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000579                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 57964.655172                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 57964.655172                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 57964.655172                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 57964.655172                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1129                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     161.285714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          193                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               193                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          140                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           140                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          140                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          140                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          440                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          440                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          440                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          440                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     27345000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     27345000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     27345000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     27345000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000439                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000439                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000439                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000439                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 62147.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 62147.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 62147.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 62147.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    193                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1001748                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1001748                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          580                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           580                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     33619500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     33619500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1002328                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1002328                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000579                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000579                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 57964.655172                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 57964.655172                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          140                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          140                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          440                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          440                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     27345000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     27345000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000439                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000439                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 62147.727273                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 62147.727273                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10527766500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           238.813071                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1002188                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                440                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2277.700000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   238.813071                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.932864                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.932864                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          247                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           41                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          206                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.964844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2005096                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2005096                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10527766500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       603                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       3508                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1557                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                9522815                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   15                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   502345                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2147                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    32                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        28                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1514                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             44                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          635                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  679                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  9518835                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 9518494                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7728702                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  12767703                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.226033                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.605332                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10527766500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10527766500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                         118                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1255                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   7                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    826                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 492125                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             501090                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            901.455176                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           204.988985                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   1015      0.20%      0.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    7      0.00%      0.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    1      0.00%      0.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.00%      0.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    2      0.00%      0.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    2      0.00%      0.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    1      0.00%      0.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.00%      0.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  2      0.00%      0.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  1      0.00%      0.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  2      0.00%      0.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  4      0.00%      0.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  2      0.00%      0.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 15      0.00%      0.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  7      0.00%      0.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 10      0.00%      0.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  9      0.00%      0.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  6      0.00%      0.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  3      0.00%      0.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 56      0.01%      0.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 17      0.00%      0.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 17      0.00%      0.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  7      0.00%      0.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           499901     99.76%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2558                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               501090                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  501844                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    1729                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    438888                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        19                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10527766500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1002513                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       225                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10527766500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  10527766500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    603                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   635196                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                39066543                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            756                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    599716                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1752784                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                9524506                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1325254                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    165                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                  10894                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            31535699                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    41575893                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 14527464                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      3964                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              31516642                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    19048                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       9                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5992046                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         50575361                       # The number of ROB reads (Count)
system.cpu.rob.writes                        19047286                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  6005774                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    9511968                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples       322.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       428.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    492344.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.020963098500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           19                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           19                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              933499                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                285                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      492781                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        323                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    492781                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      323                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.32                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      32.92                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                492781                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  323                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   48631                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  147601                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  173300                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  123225                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           19                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean   25935.315789                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    153.815192                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev  112170.445112                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-16383           18     94.74%     94.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::475136-491519            1      5.26%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            19                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           19                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               19    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            19                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                31537984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                20672                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2995695620.71879148                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1963569.38577618                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   10527762000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      21349.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        27392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     31510016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        19456                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2601881.415208059363                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2993039026.843917846680                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1848065.304259930039                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          437                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       492344                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          323                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     13270000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  25988548000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 179490034500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30366.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     52785.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 555696701.24                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        27968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     31510016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       31537984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        27968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        27968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         8320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         8320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          437                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       492344                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          492781                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          130                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            130                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2656594                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2993039027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2995695621                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2656594                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2656594                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       790291                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           790291                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       790291                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2656594                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2993039027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2996485912                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               492772                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 304                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        30904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        30722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        30680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        30625                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        30728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        30873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        30863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        30868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        30688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        30790                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        30795                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        30787                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        30903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        30768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        30911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        30867                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             16762343000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2463860000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        26001818000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                34016.43                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           52766.43                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               25593                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                253                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             5.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           83.22                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       467223                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    67.538045                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    66.351424                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    18.192600                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       444251     95.08%     95.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        22577      4.83%     99.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          272      0.06%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           54      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           28      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           12      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            8      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           15      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       467223                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              31537408                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              19456                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2995.640908                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                1.848065                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   23.42                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               23.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                5.24                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10527766500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      1665190800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       885054720                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1758317820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        657720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 830993280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   4778307150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     18825120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    9937346610                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   943.917840                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      9549250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    351520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10166697250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      1670831400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       888056565                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1760074260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        929160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 830993280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   4778262120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     18863040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    9948009825                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   944.930705                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      9692500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    351520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10166554000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10527766500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              492678                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           130                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           193                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            491190                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                106                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               106                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             440                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         492238                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1070                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total         1070                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      1476008                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total      1476008                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1477078                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port        40320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total        40320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     31518336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total     31518336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 31558656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                3                       # Total snoops (Count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             492784                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000008                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.002849                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   492780    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        4      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               492784                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10527766500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1231489250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2336250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2739647750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         984297                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       491513                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
