
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Executing script file `netlists/sec_reg_lock_synth.ys' --

1. Executing Verilog-2005 frontend: rtl/sec_reg_lock.sv
Parsing SystemVerilog input from `rtl/sec_reg_lock.sv' to AST representation.
Generating RTLIL representation for module `\sec_reg_lock'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \sec_reg_lock

2.2. Analyzing design hierarchy..
Top module:  \sec_reg_lock
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$rtl/sec_reg_lock.sv:37$1 in module sec_reg_lock.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\sec_reg_lock.$proc$rtl/sec_reg_lock.sv:37$1'.

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~6 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\sec_reg_lock.$proc$rtl/sec_reg_lock.sv:37$1'.
     1/10: $0\alert_flag[0:0]
     2/10: $0\error_flag[0:0]
     3/10: $0\write_success[0:0]
     4/10: $0\lock_state_update[0:0]
     5/10: $0\key_authenticated[0:0]
     6/10: $0\curr_key[31:0]
     7/10: $0\lock_cfg_alert[0:0]
     8/10: $0\reg_data[31:0]
     9/10: $0\access_level[1:0]
    10/10: $0\locked[0:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\sec_reg_lock.\locked' using process `\sec_reg_lock.$proc$rtl/sec_reg_lock.sv:37$1'.
  created $adff cell `$procdff$58' with positive edge clock and negative level reset.
Creating register for signal `\sec_reg_lock.\access_level' using process `\sec_reg_lock.$proc$rtl/sec_reg_lock.sv:37$1'.
  created $adff cell `$procdff$59' with positive edge clock and negative level reset.
Creating register for signal `\sec_reg_lock.\write_success' using process `\sec_reg_lock.$proc$rtl/sec_reg_lock.sv:37$1'.
  created $adff cell `$procdff$60' with positive edge clock and negative level reset.
Creating register for signal `\sec_reg_lock.\error_flag' using process `\sec_reg_lock.$proc$rtl/sec_reg_lock.sv:37$1'.
  created $adff cell `$procdff$61' with positive edge clock and negative level reset.
Creating register for signal `\sec_reg_lock.\alert_flag' using process `\sec_reg_lock.$proc$rtl/sec_reg_lock.sv:37$1'.
  created $adff cell `$procdff$62' with positive edge clock and negative level reset.
Creating register for signal `\sec_reg_lock.\reg_data' using process `\sec_reg_lock.$proc$rtl/sec_reg_lock.sv:37$1'.
  created $adff cell `$procdff$63' with positive edge clock and negative level reset.
Creating register for signal `\sec_reg_lock.\lock_state_update' using process `\sec_reg_lock.$proc$rtl/sec_reg_lock.sv:37$1'.
  created $adff cell `$procdff$64' with positive edge clock and negative level reset.
Creating register for signal `\sec_reg_lock.\lock_cfg_alert' using process `\sec_reg_lock.$proc$rtl/sec_reg_lock.sv:37$1'.
  created $adff cell `$procdff$65' with positive edge clock and negative level reset.
Creating register for signal `\sec_reg_lock.\curr_key' using process `\sec_reg_lock.$proc$rtl/sec_reg_lock.sv:37$1'.
  created $adff cell `$procdff$66' with positive edge clock and negative level reset.
Creating register for signal `\sec_reg_lock.\key_authenticated' using process `\sec_reg_lock.$proc$rtl/sec_reg_lock.sv:37$1'.
  created $adff cell `$procdff$67' with positive edge clock and negative level reset.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 6 empty switches in `\sec_reg_lock.$proc$rtl/sec_reg_lock.sv:37$1'.
Removing empty process `sec_reg_lock.$proc$rtl/sec_reg_lock.sv:37$1'.
Cleaned up 6 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module sec_reg_lock.
<suppressed ~1 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sec_reg_lock.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sec_reg_lock'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sec_reg_lock..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sec_reg_lock.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sec_reg_lock'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$66 ($adff) from module sec_reg_lock (D = \key_in, Q = \curr_key).
Adding EN signal on $procdff$67 ($adff) from module sec_reg_lock (D = $procmux$38_Y, Q = \key_authenticated).
Adding EN signal on $procdff$63 ($adff) from module sec_reg_lock (D = \reg_write_data, Q = \reg_data).
Adding EN signal on $procdff$65 ($adff) from module sec_reg_lock (D = $procmux$45_Y, Q = \lock_cfg_alert).
Adding EN signal on $procdff$58 ($adff) from module sec_reg_lock (D = $not$rtl/sec_reg_lock.sv:61$6_Y, Q = \locked).
Adding EN signal on $procdff$59 ($adff) from module sec_reg_lock (D = \set_access_lvl, Q = \access_level).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sec_reg_lock..
Removed 8 unused cells and 37 unused wires.
<suppressed ~10 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sec_reg_lock.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sec_reg_lock..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sec_reg_lock.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sec_reg_lock'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sec_reg_lock..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sec_reg_lock.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sec_reg_lock..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sec_reg_lock.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sec_reg_lock'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sec_reg_lock..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sec_reg_lock.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sec_reg_lock'.
Removed a total of 0 cells.

6.6. Executing OPT_DFF pass (perform DFF optimizations).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sec_reg_lock..

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sec_reg_lock.

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sec_reg_lock..

7.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sec_reg_lock..

7.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sec_reg_lock.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sec_reg_lock'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sec_reg_lock..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sec_reg_lock.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sec_reg_lock'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sec_reg_lock..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sec_reg_lock.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Running "alumacc" on wrapper $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$9fe62a4b81638d72bc060d25c78265035b9c879a\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~424 debug messages>

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sec_reg_lock.
<suppressed ~403 debug messages>

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sec_reg_lock'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sec_reg_lock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sec_reg_lock.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sec_reg_lock'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sec_reg_lock..
Removed 0 unused cells and 188 unused wires.
<suppressed ~1 debug messages>

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sec_reg_lock.

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sec_reg_lock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sec_reg_lock.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sec_reg_lock'.
Removed a total of 0 cells.

10.13. Executing OPT_DFF pass (perform DFF optimizations).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sec_reg_lock..

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sec_reg_lock.

10.16. Finished OPT passes. (There is nothing left to do.)

11. Executing ABC pass (technology mapping using ABC).

11.1. Extracting gate netlist of module `\sec_reg_lock' to `<abc-temp-dir>/input.blif'..
Extracted 72 gates and 113 wires to a netlist network with 40 inputs and 8 outputs.

11.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:       10
ABC RESULTS:               AND cells:       31
ABC RESULTS:        internal signals:       65
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:        8
Removing temp directory.

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sec_reg_lock.

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sec_reg_lock'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sec_reg_lock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sec_reg_lock.
Performed a total of 0 changes.

12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sec_reg_lock'.
Removed a total of 0 cells.

12.6. Executing OPT_DFF pass (perform DFF optimizations).

12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sec_reg_lock..
Removed 0 unused cells and 86 unused wires.
<suppressed ~1 debug messages>

12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sec_reg_lock.

12.9. Rerunning OPT passes. (Maybe there is more to do..)

12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sec_reg_lock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sec_reg_lock.
Performed a total of 0 changes.

12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sec_reg_lock'.
Removed a total of 0 cells.

12.13. Executing OPT_DFF pass (perform DFF optimizations).

12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sec_reg_lock..

12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sec_reg_lock.

12.16. Finished OPT passes. (There is nothing left to do.)

13. Executing Verilog backend.

13.1. Executing BMUXMAP pass.

13.2. Executing DEMUXMAP pass.
Dumping module `\sec_reg_lock'.

14. Executing JSON backend.

15. Printing statistics.

=== sec_reg_lock ===

   Number of wires:                 61
   Number of wire bits:            156
   Number of public wires:          18
   Number of public wire bits:     113
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 83
     $_AND_                         30
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                   35
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                      3
     $_NOT_                          3
     $_OR_                          10

End of script. Logfile hash: dfba34ed21, CPU: user 0.18s system 0.02s, MEM: 14.75 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 30% 1x abc (0 sec), 18% 16x opt_expr (0 sec), ...
