
---------- Begin Simulation Statistics ----------
simSeconds                                   0.020320                       # Number of seconds simulated (Second)
simTicks                                  20319639000                       # Number of ticks simulated (Tick)
finalTick                                 20319639000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     31.81                       # Real time elapsed on the host (Second)
hostTickRate                                638718865                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1170776                       # Number of bytes of host memory used (Byte)
simInsts                                      8104529                       # Number of instructions simulated (Count)
simOps                                       14471309                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   254754                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     454884                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         20319639                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                           8104529                       # Number of instructions committed (Count)
system.cpu.numOps                            14471309                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                    1773478                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               2.507196                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.398852                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass          448      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu        2539627     17.55%     17.55% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult             5      0.00%     17.55% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv             21      0.00%     17.55% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd      4718727     32.61%     50.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu            94      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt            46      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc       262359      1.81%     51.97% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     51.97% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     51.97% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     51.97% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     51.97% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     51.97% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     51.97% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd      2097152     14.49%     66.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     66.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     66.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     66.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     66.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     66.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult      2097152     14.49%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead          1485      0.01%     80.97% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite         1168      0.01%     80.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead      2621494     18.12%     99.09% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite       131531      0.91%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total        14471309                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data        2851465                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2851465                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2851465                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2851465                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        35583                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           35583                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        35583                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          35583                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1811344000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1811344000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1811344000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1811344000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2887048                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2887048                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2887048                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2887048                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.012325                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.012325                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.012325                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.012325                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 50904.757890                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 50904.757890                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 50904.757890                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 50904.757890                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        11975                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             11975                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        12007                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         12007                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        12007                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        12007                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        23576                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        23576                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        23576                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        23576                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1204510000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1204510000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1204510000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1204510000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.008166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.008166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.008166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.008166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 51090.515779                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 51090.515779                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 51090.515779                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 51090.515779                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  22552                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2720000                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2720000                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        34350                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         34350                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1739406000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1739406000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2754350                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2754350                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.012471                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.012471                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 50637.729258                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 50637.729258                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        11410                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        11410                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        22940                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        22940                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1169202000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1169202000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.008329                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.008329                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 50967.829119                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 50967.829119                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       131465                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         131465                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         1233                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         1233                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     71938000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     71938000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       132698                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       132698                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.009292                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.009292                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 58343.876723                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 58343.876723                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          597                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          597                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          636                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          636                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     35308000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     35308000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004793                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004793                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 55515.723270                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 55515.723270                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20319639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           997.141707                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2875041                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              23576                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             121.947786                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              150000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   997.141707                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.973771                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.973771                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          120                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          524                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          249                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            5797672                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           5797672                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20319639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions                  25                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions                  0                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions                 0                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst        1611178                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1611178                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1611178                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1611178                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          545                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             545                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          545                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            545                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     31861000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     31861000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     31861000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     31861000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1611723                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1611723                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1611723                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1611723                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000338                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000338                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000338                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000338                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 58460.550459                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 58460.550459                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 58460.550459                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 58460.550459                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          545                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          545                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          545                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          545                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     30773000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     30773000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     30773000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     30773000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000338                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000338                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000338                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000338                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 56464.220183                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 56464.220183                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 56464.220183                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 56464.220183                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     34                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1611178                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1611178                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          545                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           545                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     31861000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     31861000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1611723                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1611723                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000338                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000338                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 58460.550459                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 58460.550459                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          545                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          545                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     30773000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     30773000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000338                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000338                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 56464.220183                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 56464.220183                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20319639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           471.397924                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1611722                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                544                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2962.724265                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   471.397924                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.460350                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.460350                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          463                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.498047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3223990                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3223990                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20319639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                 2754487                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  132794                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       132                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        30                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20319639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1611723                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        37                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20319639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  20319639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                  8104529                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   14471309                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      9845.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       545.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     17852.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000565864500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           561                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           561                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                53800                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                9272                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        24121                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       11975                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      24121                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     11975                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    5724                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   2130                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.89                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  24121                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 11975                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    18183                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      206                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     405                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     441                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     560                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     562                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     564                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     562                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     562                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     561                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     561                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     561                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     561                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     561                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     561                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     561                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     564                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     561                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     561                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     561                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          561                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       32.597148                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      24.584603                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      43.840273                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-31             312     55.61%     55.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-63            212     37.79%     93.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-95             22      3.92%     97.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-127            11      1.96%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-159            3      0.53%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::928-959            1      0.18%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            561                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          561                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.509804                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.489388                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.830443                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               121     21.57%     21.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                35      6.24%     27.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               403     71.84%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 2      0.36%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            561                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   366336                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1543744                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                766400                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               75973003.26054020                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               37717205.50744037                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    20319635000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      562933.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        34880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1142528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       628672                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1716565.929148642812                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 56227770.581947840750                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 30939132.333994712681                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          545                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        23576                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        11975                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     13208750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    502058500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 495946651500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     24236.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     21295.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  41415169.23                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        34816                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1508864                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1543680                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        34816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        34816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       766400                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       766400                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           544                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         23576                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            24120                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        11975                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           11975                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1713416                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        74256437                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           75969854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1713416                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1713416                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     37717206                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          37717206                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     37717206                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1713416                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       74256437                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         113687059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 18397                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 9823                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           943                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1403                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1363                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1348                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1402                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1445                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1394                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1360                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           928                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          890                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          955                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          844                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          864                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          872                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          999                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           103                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1243                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1298                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1184                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1245                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1253                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                170323500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               91985000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           515267250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9258.22                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28008.22                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                15181                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                8519                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.52                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.73                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         4510                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   399.822616                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   283.813342                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   287.968599                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          764     16.94%     16.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          919     20.38%     37.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          557     12.35%     49.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          635     14.08%     63.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          445      9.87%     73.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          484     10.73%     84.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          338      7.49%     91.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          180      3.99%     95.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          188      4.17%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         4510                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1177408                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten              628672                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                57.944337                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                30.939132                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.69                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.45                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.24                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.98                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  20319639000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         14994000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          7954320                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        76290900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        6765120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1603595760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   2907285000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   5354501760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     9971386860                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    490.726575                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  13891695000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    678340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   5749604000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         17278800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          9161130                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        55063680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       44510940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1603595760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   3018591180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   5260770240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    10008971730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    492.576257                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  13649117750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    678340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   5992181250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  20319639000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               23484                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         11975                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             10611                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                636                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               636                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          23485                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrl.port         1123                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total         1123                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrl.port        69704                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total        69704                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   70827                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrl.port        34816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total        34816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrl.port      2275264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total      2275264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2310080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              24121                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    24121    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                24121                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20319639000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            94607000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            2895000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          123134750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          46707                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        22586                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         1061217                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        19258422                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
