

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sat Oct 18 20:38:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|      178|  30.000 ns|  1.780 us|    4|  179|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_48_1_fu_109  |cordiccart2pol_Pipeline_VITIS_LOOP_48_1  |      163|      163|  1.630 us|  1.630 us|  162|  162|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    235|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   21|    1474|   2426|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    261|    -|
|Register         |        -|    -|     420|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   21|    1894|   2922|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    9|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_48_1_fu_109  |cordiccart2pol_Pipeline_VITIS_LOOP_48_1  |        0|   8|  927|  1450|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U19                   |dmul_64ns_64ns_64_7_max_dsp_1            |        0|  11|  342|   586|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U14              |faddfsub_32ns_32ns_32_5_full_dsp_1       |        0|   2|  205|   390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U17                     |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U18                     |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U16                        |fpext_32ns_64_2_no_dsp_1                 |        0|   0|    0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U15                      |fptrunc_64ns_32_2_no_dsp_1               |        0|   0|    0|     0|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |Total                                               |                                         |        0|  21| 1474|  2426|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |and_ln27_1_fu_183_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_2_fu_224_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_fu_230_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln39_fu_236_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln40_fu_315_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_1_fu_171_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln27_2_fu_206_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln27_3_fu_212_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln27_fu_165_p2     |      icmp|   0|  0|  15|           8|           2|
    |or_ln27_1_fu_218_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln27_fu_177_p2       |        or|   0|  0|   2|           1|           1|
    |base_angle_1_fu_327_p3  |    select|   0|  0|  32|           1|          32|
    |base_angle_fu_319_p3    |    select|   0|  0|  31|           1|          31|
    |current_x_1_fu_297_p3   |    select|   0|  0|  32|           1|          32|
    |current_y_1_fu_304_p3   |    select|   0|  0|  32|           1|          32|
    |xor_ln44_fu_248_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln45_fu_276_p2      |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 235|          75|         144|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  87|         18|    1|         18|
    |ap_phi_mux_storemerge_phi_fu_101_p4  |   9|          2|   32|         64|
    |grp_fu_121_ce                        |   9|          2|    1|          2|
    |grp_fu_121_opcode                    |  14|          3|    2|          6|
    |grp_fu_121_p0                        |  14|          3|   32|         96|
    |grp_fu_121_p1                        |  14|          3|   32|         96|
    |grp_fu_131_opcode                    |  20|          4|    5|         20|
    |grp_fu_131_p0                        |  20|          4|   32|        128|
    |grp_fu_137_ce                        |   9|          2|    1|          2|
    |grp_fu_137_opcode                    |  14|          3|    5|         15|
    |grp_fu_137_p0                        |  14|          3|   32|         96|
    |grp_fu_137_p1                        |  14|          3|   32|         96|
    |r                                    |  14|          3|   32|         96|
    |storemerge_reg_97                    |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 261|         55|  271|        799|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add1_reg_443                                                     |  32|   0|   32|          0|
    |and_ln27_reg_396                                                 |   1|   0|    1|          0|
    |and_ln39_reg_400                                                 |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |  17|   0|   17|          0|
    |base_angle_1_reg_430                                             |  13|   0|   32|         19|
    |bitcast_ln27_1_reg_385                                           |  32|   0|   32|          0|
    |bitcast_ln27_reg_374                                             |  32|   0|   32|          0|
    |conv_reg_425                                                     |  64|   0|   64|          0|
    |current_x_1_reg_407                                              |  32|   0|   32|          0|
    |current_y_1_reg_412                                              |  32|   0|   32|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_48_1_fu_109_ap_start_reg  |   1|   0|    1|          0|
    |mul1_reg_438                                                     |  64|   0|   64|          0|
    |or_ln27_1_reg_391                                                |   1|   0|    1|          0|
    |or_ln27_reg_380                                                  |   1|   0|    1|          0|
    |storemerge_reg_97                                                |  32|   0|   32|          0|
    |tmp_7_reg_417                                                    |   1|   0|    1|          0|
    |x_read_reg_355                                                   |  32|   0|   32|          0|
    |y_read_reg_347                                                   |  32|   0|   32|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 420|   0|  439|         19|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

