Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr  9 16:21 2019
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 207f0000205f0000 : 2341590331799044096
@@@ mem[    8] = 404405a5209f0001 : 4630832523618746369
@@@ mem[   16] = 40840403f4a00002 : 4648845130388733954
@@@ mem[   24] = 4044040200000555 : 4630830723480159573
@@@ mem[   32] = 0000000000000555 : 1365
@@@
@@@
@@                  3820 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  35 cycles / 6 instrs = 5.833333 CPI
@@
@@  1020.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 257.
$finish at simulation time                 4820
           V C S   S i m u l a t i o n   R e p o r t 
Time: 482000 ps
CPU Time:      0.250 seconds;       Data structure size:   0.2Mb
Tue Apr  9 16:21:07 2019
