 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : APB_top
Version: K-2015.06
Date   : Wed Feb 26 23:00:40 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: apb_write_data[7]
              (input port clocked by PCLK)
  Endpoint: apb_read_data_out[7]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 f
  apb_write_data[7] (in)                                  0.13       4.13 f
  U0_APB_MASTER/apb_write_data[7] (APB_MASTER_test_1)     0.00       4.13 f
  U0_APB_MASTER/U29/Y (AND2X2M)                           0.31       4.44 f
  U0_APB_MASTER/pwdata[7] (APB_MASTER_test_1)             0.00       4.44 f
  U1_APB_SALVE/pwdata[7] (APB_SALVE)                      0.00       4.44 f
  U1_APB_SALVE/U10/Y (AND3X2M)                            0.40       4.84 f
  U1_APB_SALVE/prdata[7] (APB_SALVE)                      0.00       4.84 f
  U0_APB_MASTER/prdata[7] (APB_MASTER_test_1)             0.00       4.84 f
  U0_APB_MASTER/U28/Y (AND2X8M)                           0.55       5.38 f
  U0_APB_MASTER/apb_read_data_out[7] (APB_MASTER_test_1)
                                                          0.00       5.38 f
  apb_read_data_out[7] (out)                              0.00       5.38 f
  data arrival time                                                  5.38

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -5.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.28


  Startpoint: apb_write_data[6]
              (input port clocked by PCLK)
  Endpoint: apb_read_data_out[6]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 f
  apb_write_data[6] (in)                                  0.13       4.13 f
  U0_APB_MASTER/apb_write_data[6] (APB_MASTER_test_1)     0.00       4.13 f
  U0_APB_MASTER/U27/Y (AND2X2M)                           0.31       4.44 f
  U0_APB_MASTER/pwdata[6] (APB_MASTER_test_1)             0.00       4.44 f
  U1_APB_SALVE/pwdata[6] (APB_SALVE)                      0.00       4.44 f
  U1_APB_SALVE/U9/Y (AND3X2M)                             0.40       4.84 f
  U1_APB_SALVE/prdata[6] (APB_SALVE)                      0.00       4.84 f
  U0_APB_MASTER/prdata[6] (APB_MASTER_test_1)             0.00       4.84 f
  U0_APB_MASTER/U26/Y (AND2X8M)                           0.55       5.38 f
  U0_APB_MASTER/apb_read_data_out[6] (APB_MASTER_test_1)
                                                          0.00       5.38 f
  apb_read_data_out[6] (out)                              0.00       5.38 f
  data arrival time                                                  5.38

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -5.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.28


  Startpoint: apb_write_data[5]
              (input port clocked by PCLK)
  Endpoint: apb_read_data_out[5]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 f
  apb_write_data[5] (in)                                  0.13       4.13 f
  U0_APB_MASTER/apb_write_data[5] (APB_MASTER_test_1)     0.00       4.13 f
  U0_APB_MASTER/U25/Y (AND2X2M)                           0.31       4.44 f
  U0_APB_MASTER/pwdata[5] (APB_MASTER_test_1)             0.00       4.44 f
  U1_APB_SALVE/pwdata[5] (APB_SALVE)                      0.00       4.44 f
  U1_APB_SALVE/U8/Y (AND3X2M)                             0.40       4.84 f
  U1_APB_SALVE/prdata[5] (APB_SALVE)                      0.00       4.84 f
  U0_APB_MASTER/prdata[5] (APB_MASTER_test_1)             0.00       4.84 f
  U0_APB_MASTER/U24/Y (AND2X8M)                           0.55       5.38 f
  U0_APB_MASTER/apb_read_data_out[5] (APB_MASTER_test_1)
                                                          0.00       5.38 f
  apb_read_data_out[5] (out)                              0.00       5.38 f
  data arrival time                                                  5.38

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -5.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.28


  Startpoint: apb_write_data[4]
              (input port clocked by PCLK)
  Endpoint: apb_read_data_out[4]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 f
  apb_write_data[4] (in)                                  0.13       4.13 f
  U0_APB_MASTER/apb_write_data[4] (APB_MASTER_test_1)     0.00       4.13 f
  U0_APB_MASTER/U23/Y (AND2X2M)                           0.31       4.44 f
  U0_APB_MASTER/pwdata[4] (APB_MASTER_test_1)             0.00       4.44 f
  U1_APB_SALVE/pwdata[4] (APB_SALVE)                      0.00       4.44 f
  U1_APB_SALVE/U7/Y (AND3X2M)                             0.40       4.84 f
  U1_APB_SALVE/prdata[4] (APB_SALVE)                      0.00       4.84 f
  U0_APB_MASTER/prdata[4] (APB_MASTER_test_1)             0.00       4.84 f
  U0_APB_MASTER/U22/Y (AND2X8M)                           0.55       5.38 f
  U0_APB_MASTER/apb_read_data_out[4] (APB_MASTER_test_1)
                                                          0.00       5.38 f
  apb_read_data_out[4] (out)                              0.00       5.38 f
  data arrival time                                                  5.38

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -5.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.28


  Startpoint: apb_write_data[3]
              (input port clocked by PCLK)
  Endpoint: apb_read_data_out[3]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 f
  apb_write_data[3] (in)                                  0.13       4.13 f
  U0_APB_MASTER/apb_write_data[3] (APB_MASTER_test_1)     0.00       4.13 f
  U0_APB_MASTER/U21/Y (AND2X2M)                           0.31       4.44 f
  U0_APB_MASTER/pwdata[3] (APB_MASTER_test_1)             0.00       4.44 f
  U1_APB_SALVE/pwdata[3] (APB_SALVE)                      0.00       4.44 f
  U1_APB_SALVE/U6/Y (AND3X2M)                             0.40       4.84 f
  U1_APB_SALVE/prdata[3] (APB_SALVE)                      0.00       4.84 f
  U0_APB_MASTER/prdata[3] (APB_MASTER_test_1)             0.00       4.84 f
  U0_APB_MASTER/U20/Y (AND2X8M)                           0.55       5.38 f
  U0_APB_MASTER/apb_read_data_out[3] (APB_MASTER_test_1)
                                                          0.00       5.38 f
  apb_read_data_out[3] (out)                              0.00       5.38 f
  data arrival time                                                  5.38

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -5.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.28


  Startpoint: apb_write_data[2]
              (input port clocked by PCLK)
  Endpoint: apb_read_data_out[2]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 f
  apb_write_data[2] (in)                                  0.13       4.13 f
  U0_APB_MASTER/apb_write_data[2] (APB_MASTER_test_1)     0.00       4.13 f
  U0_APB_MASTER/U19/Y (AND2X2M)                           0.31       4.44 f
  U0_APB_MASTER/pwdata[2] (APB_MASTER_test_1)             0.00       4.44 f
  U1_APB_SALVE/pwdata[2] (APB_SALVE)                      0.00       4.44 f
  U1_APB_SALVE/U5/Y (AND3X2M)                             0.40       4.84 f
  U1_APB_SALVE/prdata[2] (APB_SALVE)                      0.00       4.84 f
  U0_APB_MASTER/prdata[2] (APB_MASTER_test_1)             0.00       4.84 f
  U0_APB_MASTER/U18/Y (AND2X8M)                           0.55       5.38 f
  U0_APB_MASTER/apb_read_data_out[2] (APB_MASTER_test_1)
                                                          0.00       5.38 f
  apb_read_data_out[2] (out)                              0.00       5.38 f
  data arrival time                                                  5.38

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -5.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.28


  Startpoint: apb_write_data[1]
              (input port clocked by PCLK)
  Endpoint: apb_read_data_out[1]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 f
  apb_write_data[1] (in)                                  0.13       4.13 f
  U0_APB_MASTER/apb_write_data[1] (APB_MASTER_test_1)     0.00       4.13 f
  U0_APB_MASTER/U17/Y (AND2X2M)                           0.31       4.44 f
  U0_APB_MASTER/pwdata[1] (APB_MASTER_test_1)             0.00       4.44 f
  U1_APB_SALVE/pwdata[1] (APB_SALVE)                      0.00       4.44 f
  U1_APB_SALVE/U4/Y (AND3X2M)                             0.40       4.84 f
  U1_APB_SALVE/prdata[1] (APB_SALVE)                      0.00       4.84 f
  U0_APB_MASTER/prdata[1] (APB_MASTER_test_1)             0.00       4.84 f
  U0_APB_MASTER/U16/Y (AND2X8M)                           0.55       5.38 f
  U0_APB_MASTER/apb_read_data_out[1] (APB_MASTER_test_1)
                                                          0.00       5.38 f
  apb_read_data_out[1] (out)                              0.00       5.38 f
  data arrival time                                                  5.38

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -5.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.28


  Startpoint: apb_write_data[0]
              (input port clocked by PCLK)
  Endpoint: apb_read_data_out[0]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 f
  apb_write_data[0] (in)                                  0.13       4.13 f
  U0_APB_MASTER/apb_write_data[0] (APB_MASTER_test_1)     0.00       4.13 f
  U0_APB_MASTER/U15/Y (AND2X2M)                           0.31       4.44 f
  U0_APB_MASTER/pwdata[0] (APB_MASTER_test_1)             0.00       4.44 f
  U1_APB_SALVE/pwdata[0] (APB_SALVE)                      0.00       4.44 f
  U1_APB_SALVE/U3/Y (AND3X2M)                             0.40       4.84 f
  U1_APB_SALVE/prdata[0] (APB_SALVE)                      0.00       4.84 f
  U0_APB_MASTER/prdata[0] (APB_MASTER_test_1)             0.00       4.84 f
  U0_APB_MASTER/U14/Y (AND2X8M)                           0.55       5.38 f
  U0_APB_MASTER/apb_read_data_out[0] (APB_MASTER_test_1)
                                                          0.00       5.38 f
  apb_read_data_out[0] (out)                              0.00       5.38 f
  data arrival time                                                  5.38

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -5.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.28


  Startpoint: transfer (input port clocked by PCLK)
  Endpoint: U0_APB_MASTER/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 f
  transfer (in)                                           0.14       4.14 f
  U0_APB_MASTER/transfer (APB_MASTER_test_1)              0.00       4.14 f
  U0_APB_MASTER/U3/Y (OAI21X2M)                           0.32       4.46 r
  U0_APB_MASTER/U38/Y (NAND2BX2M)                         0.32       4.77 f
  U0_APB_MASTER/current_state_reg[0]/D (SDFFRX4M)         0.00       4.77 f
  data arrival time                                                  4.77

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -4.77
  --------------------------------------------------------------------------
  slack (MET)                                                        4.86


  Startpoint: U0_APB_MASTER/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: U0_APB_MASTER/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[0]/QN (SDFFRX4M)        0.56       0.56 f
  U0_APB_MASTER/current_state_reg[1]/SI (SDFFRX2M)        0.00       0.56 f
  data arrival time                                                  0.56

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_APB_MASTER/current_state_reg[1]/CK (SDFFRX2M)        0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_APB_MASTER/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: U0_APB_MASTER/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[0]/QN (SDFFRX4M)        0.77       0.77 r
  U0_APB_MASTER/U9/Y (AOI21X3M)                           0.37       1.13 f
  U0_APB_MASTER/current_state_reg[1]/D (SDFFRX2M)         0.00       1.13 f
  data arrival time                                                  1.13

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_APB_MASTER/current_state_reg[1]/CK (SDFFRX2M)        0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: U0_APB_MASTER/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: U0_APB_MASTER/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[0]/QN (SDFFRX4M)        0.77       0.77 r
  U0_APB_MASTER/U9/Y (AOI21X3M)                           0.37       1.13 f
  U0_APB_MASTER/U38/Y (NAND2BX2M)                         0.43       1.56 f
  U0_APB_MASTER/current_state_reg[0]/D (SDFFRX4M)         0.00       1.56 f
  data arrival time                                                  1.56

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: U0_APB_MASTER/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[7]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[0]/Q (SDFFRX4M)         0.78       0.78 f
  U0_APB_MASTER/PSEL1 (APB_MASTER_test_1)                 0.00       0.78 f
  U1_APB_SALVE/PSEL1 (APB_SALVE)                          0.00       0.78 f
  U1_APB_SALVE/U14/Y (AND3X6M)                            0.54       1.32 f
  U1_APB_SALVE/U10/Y (AND3X2M)                            0.43       1.75 f
  U1_APB_SALVE/prdata[7] (APB_SALVE)                      0.00       1.75 f
  U0_APB_MASTER/prdata[7] (APB_MASTER_test_1)             0.00       1.75 f
  U0_APB_MASTER/U28/Y (AND2X8M)                           0.55       2.29 f
  U0_APB_MASTER/apb_read_data_out[7] (APB_MASTER_test_1)
                                                          0.00       2.29 f
  apb_read_data_out[7] (out)                              0.00       2.29 f
  data arrival time                                                  2.29

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        6.19


  Startpoint: U0_APB_MASTER/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[6]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[0]/Q (SDFFRX4M)         0.78       0.78 f
  U0_APB_MASTER/PSEL1 (APB_MASTER_test_1)                 0.00       0.78 f
  U1_APB_SALVE/PSEL1 (APB_SALVE)                          0.00       0.78 f
  U1_APB_SALVE/U14/Y (AND3X6M)                            0.54       1.32 f
  U1_APB_SALVE/U9/Y (AND3X2M)                             0.43       1.75 f
  U1_APB_SALVE/prdata[6] (APB_SALVE)                      0.00       1.75 f
  U0_APB_MASTER/prdata[6] (APB_MASTER_test_1)             0.00       1.75 f
  U0_APB_MASTER/U26/Y (AND2X8M)                           0.55       2.29 f
  U0_APB_MASTER/apb_read_data_out[6] (APB_MASTER_test_1)
                                                          0.00       2.29 f
  apb_read_data_out[6] (out)                              0.00       2.29 f
  data arrival time                                                  2.29

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        6.19


  Startpoint: U0_APB_MASTER/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[5]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[0]/Q (SDFFRX4M)         0.78       0.78 f
  U0_APB_MASTER/PSEL1 (APB_MASTER_test_1)                 0.00       0.78 f
  U1_APB_SALVE/PSEL1 (APB_SALVE)                          0.00       0.78 f
  U1_APB_SALVE/U14/Y (AND3X6M)                            0.54       1.32 f
  U1_APB_SALVE/U8/Y (AND3X2M)                             0.43       1.75 f
  U1_APB_SALVE/prdata[5] (APB_SALVE)                      0.00       1.75 f
  U0_APB_MASTER/prdata[5] (APB_MASTER_test_1)             0.00       1.75 f
  U0_APB_MASTER/U24/Y (AND2X8M)                           0.55       2.29 f
  U0_APB_MASTER/apb_read_data_out[5] (APB_MASTER_test_1)
                                                          0.00       2.29 f
  apb_read_data_out[5] (out)                              0.00       2.29 f
  data arrival time                                                  2.29

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        6.19


  Startpoint: U0_APB_MASTER/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[4]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[0]/Q (SDFFRX4M)         0.78       0.78 f
  U0_APB_MASTER/PSEL1 (APB_MASTER_test_1)                 0.00       0.78 f
  U1_APB_SALVE/PSEL1 (APB_SALVE)                          0.00       0.78 f
  U1_APB_SALVE/U14/Y (AND3X6M)                            0.54       1.32 f
  U1_APB_SALVE/U7/Y (AND3X2M)                             0.43       1.75 f
  U1_APB_SALVE/prdata[4] (APB_SALVE)                      0.00       1.75 f
  U0_APB_MASTER/prdata[4] (APB_MASTER_test_1)             0.00       1.75 f
  U0_APB_MASTER/U22/Y (AND2X8M)                           0.55       2.29 f
  U0_APB_MASTER/apb_read_data_out[4] (APB_MASTER_test_1)
                                                          0.00       2.29 f
  apb_read_data_out[4] (out)                              0.00       2.29 f
  data arrival time                                                  2.29

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        6.19


  Startpoint: U0_APB_MASTER/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[3]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[0]/Q (SDFFRX4M)         0.78       0.78 f
  U0_APB_MASTER/PSEL1 (APB_MASTER_test_1)                 0.00       0.78 f
  U1_APB_SALVE/PSEL1 (APB_SALVE)                          0.00       0.78 f
  U1_APB_SALVE/U14/Y (AND3X6M)                            0.54       1.32 f
  U1_APB_SALVE/U6/Y (AND3X2M)                             0.43       1.75 f
  U1_APB_SALVE/prdata[3] (APB_SALVE)                      0.00       1.75 f
  U0_APB_MASTER/prdata[3] (APB_MASTER_test_1)             0.00       1.75 f
  U0_APB_MASTER/U20/Y (AND2X8M)                           0.55       2.29 f
  U0_APB_MASTER/apb_read_data_out[3] (APB_MASTER_test_1)
                                                          0.00       2.29 f
  apb_read_data_out[3] (out)                              0.00       2.29 f
  data arrival time                                                  2.29

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        6.19


  Startpoint: U0_APB_MASTER/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[2]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[0]/Q (SDFFRX4M)         0.78       0.78 f
  U0_APB_MASTER/PSEL1 (APB_MASTER_test_1)                 0.00       0.78 f
  U1_APB_SALVE/PSEL1 (APB_SALVE)                          0.00       0.78 f
  U1_APB_SALVE/U14/Y (AND3X6M)                            0.54       1.32 f
  U1_APB_SALVE/U5/Y (AND3X2M)                             0.43       1.75 f
  U1_APB_SALVE/prdata[2] (APB_SALVE)                      0.00       1.75 f
  U0_APB_MASTER/prdata[2] (APB_MASTER_test_1)             0.00       1.75 f
  U0_APB_MASTER/U18/Y (AND2X8M)                           0.55       2.29 f
  U0_APB_MASTER/apb_read_data_out[2] (APB_MASTER_test_1)
                                                          0.00       2.29 f
  apb_read_data_out[2] (out)                              0.00       2.29 f
  data arrival time                                                  2.29

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        6.19


  Startpoint: U0_APB_MASTER/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[1]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[0]/Q (SDFFRX4M)         0.78       0.78 f
  U0_APB_MASTER/PSEL1 (APB_MASTER_test_1)                 0.00       0.78 f
  U1_APB_SALVE/PSEL1 (APB_SALVE)                          0.00       0.78 f
  U1_APB_SALVE/U14/Y (AND3X6M)                            0.54       1.32 f
  U1_APB_SALVE/U4/Y (AND3X2M)                             0.43       1.75 f
  U1_APB_SALVE/prdata[1] (APB_SALVE)                      0.00       1.75 f
  U0_APB_MASTER/prdata[1] (APB_MASTER_test_1)             0.00       1.75 f
  U0_APB_MASTER/U16/Y (AND2X8M)                           0.55       2.29 f
  U0_APB_MASTER/apb_read_data_out[1] (APB_MASTER_test_1)
                                                          0.00       2.29 f
  apb_read_data_out[1] (out)                              0.00       2.29 f
  data arrival time                                                  2.29

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        6.19


  Startpoint: U0_APB_MASTER/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[0]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[0]/Q (SDFFRX4M)         0.78       0.78 f
  U0_APB_MASTER/PSEL1 (APB_MASTER_test_1)                 0.00       0.78 f
  U1_APB_SALVE/PSEL1 (APB_SALVE)                          0.00       0.78 f
  U1_APB_SALVE/U14/Y (AND3X6M)                            0.54       1.32 f
  U1_APB_SALVE/U3/Y (AND3X2M)                             0.43       1.75 f
  U1_APB_SALVE/prdata[0] (APB_SALVE)                      0.00       1.75 f
  U0_APB_MASTER/prdata[0] (APB_MASTER_test_1)             0.00       1.75 f
  U0_APB_MASTER/U14/Y (AND2X8M)                           0.55       2.29 f
  U0_APB_MASTER/apb_read_data_out[0] (APB_MASTER_test_1)
                                                          0.00       2.29 f
  apb_read_data_out[0] (out)                              0.00       2.29 f
  data arrival time                                                  2.29

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -4.00      -3.90
  data required time                                                -3.90
  --------------------------------------------------------------------------
  data required time                                                -3.90
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        6.19


1
