// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "03/29/2025 18:07:02"

// 
// Device: Altera 5CSEBA6U23I7 Package UFBGA672
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sequence_generator (
	clock,
	\sequence ,
	enable,
	load,
	sequence_out);
input 	clock;
input 	[31:0] \sequence ;
input 	enable;
input 	load;
output 	[9:0] sequence_out;

// Design Ports Information
// sequence_out[0]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence_out[1]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence_out[2]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence_out[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence_out[4]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence_out[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence_out[6]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence_out[7]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence_out[8]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence_out[9]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// load	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[31]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[30]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[29]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[28]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[27]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[26]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[25]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[24]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[23]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[22]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[21]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[20]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[19]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[18]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[17]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[16]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[15]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[14]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[13]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[12]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[11]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[10]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[9]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[8]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[7]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[6]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[5]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[4]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[3]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[1]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sequence[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \chroma_flag~0_combout ;
wire \enable~input_o ;
wire \chroma_flag~q ;
wire \clkdiv0|counter[2]~DUPLICATE_q ;
wire \clkdiv0|counter[3]~1_combout ;
wire \clkdiv0|counter~0_combout ;
wire \clkdiv0|counter[3]~DUPLICATE_q ;
wire \clkdiv0|counter~3_combout ;
wire \clkdiv0|counter[1]~DUPLICATE_q ;
wire \clkdiv0|counter[2]~2_combout ;
wire \clkdiv0|clk_out~0_combout ;
wire \clkdiv0|clk_out~q ;
wire \load~input_o ;
wire \sequence[31]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[31]~feeder_combout ;
wire \sequence[30]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[30]~feeder_combout ;
wire \sequence[29]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[29]~feeder_combout ;
wire \sequence[28]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[28]~feeder_combout ;
wire \sequence[27]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[27]~feeder_combout ;
wire \sequence[26]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[26]~feeder_combout ;
wire \sequence[25]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[25]~feeder_combout ;
wire \sequence[24]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[24]~feeder_combout ;
wire \sequence[23]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[23]~feeder_combout ;
wire \sequence[22]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[22]~feeder_combout ;
wire \sequence[21]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[21]~feeder_combout ;
wire \sequence[20]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[20]~feeder_combout ;
wire \sequence[19]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[19]~feeder_combout ;
wire \sequence[18]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[18]~feeder_combout ;
wire \sequence[17]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[17]~feeder_combout ;
wire \sequence[16]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[16]~feeder_combout ;
wire \sequence[15]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[15]~feeder_combout ;
wire \sequence[14]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[14]~feeder_combout ;
wire \sequence[13]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[13]~feeder_combout ;
wire \sequence[12]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[12]~feeder_combout ;
wire \sequence[11]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[11]~feeder_combout ;
wire \sequence[10]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[10]~feeder_combout ;
wire \sequence[9]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[9]~feeder_combout ;
wire \sequence[8]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[8]~feeder_combout ;
wire \sequence[7]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[7]~feeder_combout ;
wire \sequence[6]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[6]~feeder_combout ;
wire \sequence[5]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[5]~feeder_combout ;
wire \sequence[4]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[4]~feeder_combout ;
wire \sequence[3]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[3]~feeder_combout ;
wire \sequence[2]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[2]~feeder_combout ;
wire \sequence[1]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[1]~feeder_combout ;
wire \sequence[0]~input_o ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~8_combout ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~7_combout ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~6_combout ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~5_combout ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~4_combout ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~3_combout ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~2_combout ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~1_combout ;
wire \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~0_combout ;
wire \sequence_out~0_combout ;
wire \sequence_out~1_combout ;
wire [39:0] \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs ;
wire [4:0] \clkdiv0|counter ;


// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \sequence_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sequence_out[0]),
	.obar());
// synopsys translate_off
defparam \sequence_out[0]~output .bus_hold = "false";
defparam \sequence_out[0]~output .open_drain_output = "false";
defparam \sequence_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \sequence_out[1]~output (
	.i(!\chroma_flag~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sequence_out[1]),
	.obar());
// synopsys translate_off
defparam \sequence_out[1]~output .bus_hold = "false";
defparam \sequence_out[1]~output .open_drain_output = "false";
defparam \sequence_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \sequence_out[2]~output (
	.i(\sequence_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sequence_out[2]),
	.obar());
// synopsys translate_off
defparam \sequence_out[2]~output .bus_hold = "false";
defparam \sequence_out[2]~output .open_drain_output = "false";
defparam \sequence_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \sequence_out[3]~output (
	.i(!\sequence_out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sequence_out[3]),
	.obar());
// synopsys translate_off
defparam \sequence_out[3]~output .bus_hold = "false";
defparam \sequence_out[3]~output .open_drain_output = "false";
defparam \sequence_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \sequence_out[4]~output (
	.i(!\sequence_out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sequence_out[4]),
	.obar());
// synopsys translate_off
defparam \sequence_out[4]~output .bus_hold = "false";
defparam \sequence_out[4]~output .open_drain_output = "false";
defparam \sequence_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \sequence_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sequence_out[5]),
	.obar());
// synopsys translate_off
defparam \sequence_out[5]~output .bus_hold = "false";
defparam \sequence_out[5]~output .open_drain_output = "false";
defparam \sequence_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \sequence_out[6]~output (
	.i(\sequence_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sequence_out[6]),
	.obar());
// synopsys translate_off
defparam \sequence_out[6]~output .bus_hold = "false";
defparam \sequence_out[6]~output .open_drain_output = "false";
defparam \sequence_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \sequence_out[7]~output (
	.i(\sequence_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sequence_out[7]),
	.obar());
// synopsys translate_off
defparam \sequence_out[7]~output .bus_hold = "false";
defparam \sequence_out[7]~output .open_drain_output = "false";
defparam \sequence_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \sequence_out[8]~output (
	.i(!\chroma_flag~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sequence_out[8]),
	.obar());
// synopsys translate_off
defparam \sequence_out[8]~output .bus_hold = "false";
defparam \sequence_out[8]~output .open_drain_output = "false";
defparam \sequence_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \sequence_out[9]~output (
	.i(\sequence_out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sequence_out[9]),
	.obar());
// synopsys translate_off
defparam \sequence_out[9]~output .bus_hold = "false";
defparam \sequence_out[9]~output .open_drain_output = "false";
defparam \sequence_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N42
cyclonev_lcell_comb \chroma_flag~0 (
// Equation(s):
// \chroma_flag~0_combout  = ( !\chroma_flag~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\chroma_flag~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chroma_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chroma_flag~0 .extended_lut = "off";
defparam \chroma_flag~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \chroma_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \enable~input (
	.i(enable),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\enable~input_o ));
// synopsys translate_off
defparam \enable~input .bus_hold = "false";
defparam \enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X88_Y25_N44
dffeas chroma_flag(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\chroma_flag~0_combout ),
	.asdata(vcc),
	.clrn(\enable~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\chroma_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam chroma_flag.is_wysiwyg = "true";
defparam chroma_flag.power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N58
dffeas \clkdiv0|counter[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\clkdiv0|counter~3_combout ),
	.asdata(vcc),
	.clrn(\enable~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdiv0|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdiv0|counter[1] .is_wysiwyg = "true";
defparam \clkdiv0|counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N25
dffeas \clkdiv0|counter[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\clkdiv0|counter[2]~2_combout ),
	.asdata(vcc),
	.clrn(\enable~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdiv0|counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkdiv0|counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clkdiv0|counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N48
cyclonev_lcell_comb \clkdiv0|counter[3]~1 (
// Equation(s):
// \clkdiv0|counter[3]~1_combout  = ( \clkdiv0|counter [3] & ( \clkdiv0|counter[2]~DUPLICATE_q  & ( (!\clkdiv0|counter [1]) # (!\chroma_flag~q ) ) ) ) # ( !\clkdiv0|counter [3] & ( \clkdiv0|counter[2]~DUPLICATE_q  & ( (\clkdiv0|counter [1] & \chroma_flag~q ) 
// ) ) ) # ( \clkdiv0|counter [3] & ( !\clkdiv0|counter[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkdiv0|counter [1]),
	.datad(!\chroma_flag~q ),
	.datae(!\clkdiv0|counter [3]),
	.dataf(!\clkdiv0|counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkdiv0|counter[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkdiv0|counter[3]~1 .extended_lut = "off";
defparam \clkdiv0|counter[3]~1 .lut_mask = 64'h0000FFFF000FFFF0;
defparam \clkdiv0|counter[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y25_N49
dffeas \clkdiv0|counter[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\clkdiv0|counter[3]~1_combout ),
	.asdata(vcc),
	.clrn(\enable~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdiv0|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdiv0|counter[3] .is_wysiwyg = "true";
defparam \clkdiv0|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N39
cyclonev_lcell_comb \clkdiv0|counter~0 (
// Equation(s):
// \clkdiv0|counter~0_combout  = ( \clkdiv0|counter [4] & ( \clkdiv0|counter[2]~DUPLICATE_q  & ( (!\chroma_flag~q ) # ((!\clkdiv0|counter [3]) # (!\clkdiv0|counter[1]~DUPLICATE_q )) ) ) ) # ( !\clkdiv0|counter [4] & ( \clkdiv0|counter[2]~DUPLICATE_q  & ( 
// (\chroma_flag~q  & (\clkdiv0|counter [3] & \clkdiv0|counter[1]~DUPLICATE_q )) ) ) ) # ( \clkdiv0|counter [4] & ( !\clkdiv0|counter[2]~DUPLICATE_q  & ( (!\chroma_flag~q ) # ((\clkdiv0|counter[1]~DUPLICATE_q ) # (\clkdiv0|counter [3])) ) ) )

	.dataa(gnd),
	.datab(!\chroma_flag~q ),
	.datac(!\clkdiv0|counter [3]),
	.datad(!\clkdiv0|counter[1]~DUPLICATE_q ),
	.datae(!\clkdiv0|counter [4]),
	.dataf(!\clkdiv0|counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkdiv0|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkdiv0|counter~0 .extended_lut = "off";
defparam \clkdiv0|counter~0 .lut_mask = 64'h0000CFFF0003FFFC;
defparam \clkdiv0|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y25_N41
dffeas \clkdiv0|counter[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\clkdiv0|counter~0_combout ),
	.asdata(vcc),
	.clrn(\enable~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdiv0|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdiv0|counter[4] .is_wysiwyg = "true";
defparam \clkdiv0|counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N50
dffeas \clkdiv0|counter[3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\clkdiv0|counter[3]~1_combout ),
	.asdata(vcc),
	.clrn(\enable~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdiv0|counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkdiv0|counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clkdiv0|counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N57
cyclonev_lcell_comb \clkdiv0|counter~3 (
// Equation(s):
// \clkdiv0|counter~3_combout  = ( \clkdiv0|counter [1] & ( \clkdiv0|counter[2]~DUPLICATE_q  & ( !\chroma_flag~q  ) ) ) # ( !\clkdiv0|counter [1] & ( \clkdiv0|counter[2]~DUPLICATE_q  & ( \chroma_flag~q  ) ) ) # ( \clkdiv0|counter [1] & ( 
// !\clkdiv0|counter[2]~DUPLICATE_q  & ( !\chroma_flag~q  ) ) ) # ( !\clkdiv0|counter [1] & ( !\clkdiv0|counter[2]~DUPLICATE_q  & ( (\chroma_flag~q  & ((!\clkdiv0|counter [4]) # (\clkdiv0|counter[3]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!\chroma_flag~q ),
	.datac(!\clkdiv0|counter [4]),
	.datad(!\clkdiv0|counter[3]~DUPLICATE_q ),
	.datae(!\clkdiv0|counter [1]),
	.dataf(!\clkdiv0|counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkdiv0|counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkdiv0|counter~3 .extended_lut = "off";
defparam \clkdiv0|counter~3 .lut_mask = 64'h3033CCCC3333CCCC;
defparam \clkdiv0|counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y25_N59
dffeas \clkdiv0|counter[1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\clkdiv0|counter~3_combout ),
	.asdata(vcc),
	.clrn(\enable~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdiv0|counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkdiv0|counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \clkdiv0|counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N24
cyclonev_lcell_comb \clkdiv0|counter[2]~2 (
// Equation(s):
// \clkdiv0|counter[2]~2_combout  = ( \clkdiv0|counter[1]~DUPLICATE_q  & ( !\chroma_flag~q  $ (!\clkdiv0|counter [2]) ) ) # ( !\clkdiv0|counter[1]~DUPLICATE_q  & ( \clkdiv0|counter [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\chroma_flag~q ),
	.datad(!\clkdiv0|counter [2]),
	.datae(gnd),
	.dataf(!\clkdiv0|counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkdiv0|counter[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkdiv0|counter[2]~2 .extended_lut = "off";
defparam \clkdiv0|counter[2]~2 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \clkdiv0|counter[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y25_N26
dffeas \clkdiv0|counter[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\clkdiv0|counter[2]~2_combout ),
	.asdata(vcc),
	.clrn(\enable~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdiv0|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdiv0|counter[2] .is_wysiwyg = "true";
defparam \clkdiv0|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N9
cyclonev_lcell_comb \clkdiv0|clk_out~0 (
// Equation(s):
// \clkdiv0|clk_out~0_combout  = ( \clkdiv0|counter[1]~DUPLICATE_q  & ( \chroma_flag~q  & ( \clkdiv0|clk_out~q  ) ) ) # ( !\clkdiv0|counter[1]~DUPLICATE_q  & ( \chroma_flag~q  & ( !\clkdiv0|clk_out~q  $ ((((!\clkdiv0|counter [4]) # 
// (\clkdiv0|counter[3]~DUPLICATE_q )) # (\clkdiv0|counter [2]))) ) ) ) # ( \clkdiv0|counter[1]~DUPLICATE_q  & ( !\chroma_flag~q  & ( \clkdiv0|clk_out~q  ) ) ) # ( !\clkdiv0|counter[1]~DUPLICATE_q  & ( !\chroma_flag~q  & ( \clkdiv0|clk_out~q  ) ) )

	.dataa(!\clkdiv0|counter [2]),
	.datab(!\clkdiv0|clk_out~q ),
	.datac(!\clkdiv0|counter [4]),
	.datad(!\clkdiv0|counter[3]~DUPLICATE_q ),
	.datae(!\clkdiv0|counter[1]~DUPLICATE_q ),
	.dataf(!\chroma_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkdiv0|clk_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkdiv0|clk_out~0 .extended_lut = "off";
defparam \clkdiv0|clk_out~0 .lut_mask = 64'h3333333339333333;
defparam \clkdiv0|clk_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y25_N35
dffeas \clkdiv0|clk_out (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\clkdiv0|clk_out~0_combout ),
	.clrn(\enable~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdiv0|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkdiv0|clk_out .is_wysiwyg = "true";
defparam \clkdiv0|clk_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \load~input (
	.i(load),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\load~input_o ));
// synopsys translate_off
defparam \load~input .bus_hold = "false";
defparam \load~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \sequence[31]~input (
	.i(\sequence [31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[31]~input_o ));
// synopsys translate_off
defparam \sequence[31]~input .bus_hold = "false";
defparam \sequence[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N33
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[31]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[31]~feeder_combout  = ( \sequence[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sequence[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[31]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \sequence[30]~input (
	.i(\sequence [30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[30]~input_o ));
// synopsys translate_off
defparam \sequence[30]~input .bus_hold = "false";
defparam \sequence[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N9
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[30]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[30]~feeder_combout  = \sequence[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sequence[30]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[30]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \sequence[29]~input (
	.i(\sequence [29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[29]~input_o ));
// synopsys translate_off
defparam \sequence[29]~input .bus_hold = "false";
defparam \sequence[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N42
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[29]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[29]~feeder_combout  = \sequence[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sequence[29]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[29]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \sequence[28]~input (
	.i(\sequence [28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[28]~input_o ));
// synopsys translate_off
defparam \sequence[28]~input .bus_hold = "false";
defparam \sequence[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N18
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[28]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[28]~feeder_combout  = \sequence[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sequence[28]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[28]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \sequence[27]~input (
	.i(\sequence [27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[27]~input_o ));
// synopsys translate_off
defparam \sequence[27]~input .bus_hold = "false";
defparam \sequence[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N6
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[27]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[27]~feeder_combout  = \sequence[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sequence[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[27]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \sequence[26]~input (
	.i(\sequence [26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[26]~input_o ));
// synopsys translate_off
defparam \sequence[26]~input .bus_hold = "false";
defparam \sequence[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N24
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[26]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[26]~feeder_combout  = \sequence[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sequence[26]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[26]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \sequence[25]~input (
	.i(\sequence [25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[25]~input_o ));
// synopsys translate_off
defparam \sequence[25]~input .bus_hold = "false";
defparam \sequence[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N45
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[25]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[25]~feeder_combout  = \sequence[25]~input_o 

	.dataa(!\sequence[25]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[25]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[25]~feeder .lut_mask = 64'h5555555555555555;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N55
cyclonev_io_ibuf \sequence[24]~input (
	.i(\sequence [24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[24]~input_o ));
// synopsys translate_off
defparam \sequence[24]~input .bus_hold = "false";
defparam \sequence[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N15
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[24]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[24]~feeder_combout  = \sequence[24]~input_o 

	.dataa(!\sequence[24]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[24]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \sequence[23]~input (
	.i(\sequence [23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[23]~input_o ));
// synopsys translate_off
defparam \sequence[23]~input .bus_hold = "false";
defparam \sequence[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N27
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[23]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[23]~feeder_combout  = \sequence[23]~input_o 

	.dataa(!\sequence[23]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[23]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \sequence[22]~input (
	.i(\sequence [22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[22]~input_o ));
// synopsys translate_off
defparam \sequence[22]~input .bus_hold = "false";
defparam \sequence[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N42
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[22]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[22]~feeder_combout  = \sequence[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sequence[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[22]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \sequence[21]~input (
	.i(\sequence [21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[21]~input_o ));
// synopsys translate_off
defparam \sequence[21]~input .bus_hold = "false";
defparam \sequence[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N39
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[21]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[21]~feeder_combout  = \sequence[21]~input_o 

	.dataa(!\sequence[21]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[21]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \sequence[20]~input (
	.i(\sequence [20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[20]~input_o ));
// synopsys translate_off
defparam \sequence[20]~input .bus_hold = "false";
defparam \sequence[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N12
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[20]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[20]~feeder_combout  = \sequence[20]~input_o 

	.dataa(gnd),
	.datab(!\sequence[20]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[20]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[20]~feeder .lut_mask = 64'h3333333333333333;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \sequence[19]~input (
	.i(\sequence [19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[19]~input_o ));
// synopsys translate_off
defparam \sequence[19]~input .bus_hold = "false";
defparam \sequence[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N0
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[19]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[19]~feeder_combout  = \sequence[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sequence[19]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[19]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \sequence[18]~input (
	.i(\sequence [18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[18]~input_o ));
// synopsys translate_off
defparam \sequence[18]~input .bus_hold = "false";
defparam \sequence[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N57
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[18]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[18]~feeder_combout  = \sequence[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sequence[18]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[18]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \sequence[17]~input (
	.i(\sequence [17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[17]~input_o ));
// synopsys translate_off
defparam \sequence[17]~input .bus_hold = "false";
defparam \sequence[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N45
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[17]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[17]~feeder_combout  = \sequence[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sequence[17]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[17]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \sequence[16]~input (
	.i(\sequence [16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[16]~input_o ));
// synopsys translate_off
defparam \sequence[16]~input .bus_hold = "false";
defparam \sequence[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N18
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[16]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[16]~feeder_combout  = \sequence[16]~input_o 

	.dataa(gnd),
	.datab(!\sequence[16]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[16]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \sequence[15]~input (
	.i(\sequence [15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[15]~input_o ));
// synopsys translate_off
defparam \sequence[15]~input .bus_hold = "false";
defparam \sequence[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N21
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[15]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[15]~feeder_combout  = \sequence[15]~input_o 

	.dataa(!\sequence[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[15]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \sequence[14]~input (
	.i(\sequence [14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[14]~input_o ));
// synopsys translate_off
defparam \sequence[14]~input .bus_hold = "false";
defparam \sequence[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N30
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[14]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[14]~feeder_combout  = \sequence[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sequence[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[14]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \sequence[13]~input (
	.i(\sequence [13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[13]~input_o ));
// synopsys translate_off
defparam \sequence[13]~input .bus_hold = "false";
defparam \sequence[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N48
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[13]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[13]~feeder_combout  = \sequence[13]~input_o 

	.dataa(gnd),
	.datab(!\sequence[13]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[13]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \sequence[12]~input (
	.i(\sequence [12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[12]~input_o ));
// synopsys translate_off
defparam \sequence[12]~input .bus_hold = "false";
defparam \sequence[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N3
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[12]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[12]~feeder_combout  = \sequence[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sequence[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[12]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \sequence[11]~input (
	.i(\sequence [11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[11]~input_o ));
// synopsys translate_off
defparam \sequence[11]~input .bus_hold = "false";
defparam \sequence[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N48
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[11]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[11]~feeder_combout  = \sequence[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sequence[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[11]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \sequence[10]~input (
	.i(\sequence [10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[10]~input_o ));
// synopsys translate_off
defparam \sequence[10]~input .bus_hold = "false";
defparam \sequence[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N36
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[10]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[10]~feeder_combout  = \sequence[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sequence[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[10]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \sequence[9]~input (
	.i(\sequence [9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[9]~input_o ));
// synopsys translate_off
defparam \sequence[9]~input .bus_hold = "false";
defparam \sequence[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N57
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[9]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[9]~feeder_combout  = ( \sequence[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sequence[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[9]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \sequence[8]~input (
	.i(\sequence [8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[8]~input_o ));
// synopsys translate_off
defparam \sequence[8]~input .bus_hold = "false";
defparam \sequence[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N3
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[8]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[8]~feeder_combout  = \sequence[8]~input_o 

	.dataa(!\sequence[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[8]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \sequence[7]~input (
	.i(\sequence [7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[7]~input_o ));
// synopsys translate_off
defparam \sequence[7]~input .bus_hold = "false";
defparam \sequence[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N39
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[7]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[7]~feeder_combout  = \sequence[7]~input_o 

	.dataa(!\sequence[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[7]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \sequence[6]~input (
	.i(\sequence [6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[6]~input_o ));
// synopsys translate_off
defparam \sequence[6]~input .bus_hold = "false";
defparam \sequence[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N36
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[6]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[6]~feeder_combout  = \sequence[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sequence[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[6]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \sequence[5]~input (
	.i(\sequence [5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[5]~input_o ));
// synopsys translate_off
defparam \sequence[5]~input .bus_hold = "false";
defparam \sequence[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N51
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[5]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[5]~feeder_combout  = \sequence[5]~input_o 

	.dataa(!\sequence[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[5]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \sequence[4]~input (
	.i(\sequence [4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[4]~input_o ));
// synopsys translate_off
defparam \sequence[4]~input .bus_hold = "false";
defparam \sequence[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N6
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[4]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[4]~feeder_combout  = ( \sequence[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sequence[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[4]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \sequence[3]~input (
	.i(\sequence [3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[3]~input_o ));
// synopsys translate_off
defparam \sequence[3]~input .bus_hold = "false";
defparam \sequence[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N0
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[3]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[3]~feeder_combout  = ( \sequence[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sequence[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[3]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \sequence[2]~input (
	.i(\sequence [2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[2]~input_o ));
// synopsys translate_off
defparam \sequence[2]~input .bus_hold = "false";
defparam \sequence[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N15
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[2]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[2]~feeder_combout  = ( \sequence[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sequence[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[2]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \sequence[1]~input (
	.i(\sequence [1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[1]~input_o ));
// synopsys translate_off
defparam \sequence[1]~input .bus_hold = "false";
defparam \sequence[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N51
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[1]~feeder (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[1]~feeder_combout  = \sequence[1]~input_o 

	.dataa(!\sequence[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[1]~feeder .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \sequence[0]~input (
	.i(\sequence [0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sequence[0]~input_o ));
// synopsys translate_off
defparam \sequence[0]~input .bus_hold = "false";
defparam \sequence[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N30
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~8 (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~8_combout  = ( \sequence[0]~input_o  ) # ( !\sequence[0]~input_o  & ( !\load~input_o  ) )

	.dataa(gnd),
	.datab(!\load~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sequence[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~8 .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~8 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y26_N31
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[0] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[0] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N52
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[1] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[1]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[1] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N16
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[2] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[2]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[2] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N1
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[3] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[3]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[3] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N8
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[4] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[4]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[4] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N52
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[5] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[5]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[5] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N37
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[6] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[6]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[6] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N41
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[7] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[7]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[7] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N5
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[8] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[8]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[8] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N58
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[9] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[9]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[9] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N37
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[10] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[10]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[10] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N50
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[11] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[11]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[11] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N4
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[12] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[12]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[12] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N49
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[13] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[13]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[13] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N32
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[14] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[14]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[14] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N22
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[15] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[15]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[15] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N19
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[16] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[16]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[16] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N46
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[17] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[17]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[17] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N58
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[18] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[18]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[18] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N1
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[19] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[19]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[19] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N14
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[20] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[20]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[20] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N40
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[21] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[21]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[21] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N43
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[22] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[22]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[22] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N29
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[23] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[23]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[23] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N16
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[24] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[24]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[24] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N46
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[25] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[25]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[25] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N25
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[26] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[26]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[26] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N7
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[27] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[27]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[27] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N19
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[28] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[28]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[28] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N43
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[29] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[29]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[29] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N10
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[30] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[30]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[30] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N34
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[31] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[31]~feeder_combout ),
	.asdata(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load~input_o ),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[31] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N33
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~7 (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~7_combout  = ( \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [31] ) # ( !\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [31] & ( \load~input_o  ) )

	.dataa(gnd),
	.datab(!\load~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~7 .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~7 .lut_mask = 64'h33333333FFFFFFFF;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y26_N34
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[32] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[32] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N54
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~6 (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~6_combout  = ( \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [32] & ( !\load~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\load~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~6 .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~6 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N55
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[33] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[33] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N24
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~5 (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~5_combout  = ( \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [33] ) # ( !\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [33] & ( \load~input_o  ) )

	.dataa(gnd),
	.datab(!\load~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~5 .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~5 .lut_mask = 64'h33333333FFFFFFFF;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y26_N25
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[34] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[34] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N54
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~4 (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~4_combout  = ( \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [34] ) # ( !\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [34] & ( \load~input_o  ) )

	.dataa(gnd),
	.datab(!\load~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~4 .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~4 .lut_mask = 64'h33333333FFFFFFFF;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y26_N55
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[35] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[35] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N9
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~3 (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~3_combout  = (\load~input_o ) # (\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [35])

	.dataa(!\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [35]),
	.datab(gnd),
	.datac(!\load~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~3 .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~3 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y26_N11
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[36] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[36] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N21
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~2 (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~2_combout  = (\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [36]) # (\load~input_o )

	.dataa(!\load~input_o ),
	.datab(!\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [36]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~2 .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~2 .lut_mask = 64'h7777777777777777;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N23
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[37] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [37]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[37] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N12
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~1 (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~1_combout  = ( \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [37] & ( !\load~input_o  ) )

	.dataa(gnd),
	.datab(!\load~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~1 .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y26_N13
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[38] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [38]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[38] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N27
cyclonev_lcell_comb \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~0 (
// Equation(s):
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~0_combout  = ( \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [38] & ( !\load~input_o  ) )

	.dataa(!\load~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~0 .extended_lut = "off";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N29
dffeas \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[39] (
	.clk(\clkdiv0|clk_out~q ),
	.d(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [39]),
	.prn(vcc));
// synopsys translate_off
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[39] .is_wysiwyg = "true";
defparam \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N27
cyclonev_lcell_comb \sequence_out~0 (
// Equation(s):
// \sequence_out~0_combout  = (!\chroma_flag~q  & \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [39])

	.dataa(!\chroma_flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [39]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_out~0 .extended_lut = "off";
defparam \sequence_out~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \sequence_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N30
cyclonev_lcell_comb \sequence_out~1 (
// Equation(s):
// \sequence_out~1_combout  = ( \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [39] & ( \chroma_flag~q  ) ) # ( !\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [39] & ( \chroma_flag~q  ) ) # ( 
// \sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [39] & ( !\chroma_flag~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sequence_shiftreg_out_inst|LPM_SHIFTREG_component|dffs [39]),
	.dataf(!\chroma_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sequence_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sequence_out~1 .extended_lut = "off";
defparam \sequence_out~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \sequence_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
