
---------- Begin Simulation Statistics ----------
final_tick                                67658549058                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 709565                       # Simulator instruction rate (inst/s)
host_mem_usage                               10711288                       # Number of bytes of host memory used
host_op_rate                                  1348175                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    39.20                       # Real time elapsed on the host
host_tick_rate                             1726043666                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    27813914                       # Number of instructions simulated
sim_ops                                      52846607                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067659                       # Number of seconds simulated
sim_ticks                                 67658549058                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203178826                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              203178825.996997                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                  0.003003                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                             5305                       # Number of branches fetched
system.cpu1.committedInsts                      25815                       # Number of instructions committed
system.cpu1.committedOps                        48886                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                       3726                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                           16                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                       3337                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           12                       # TLB misses on write requests
system.cpu1.idle_fraction                    0.998206                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                      33762                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           57                       # TLB misses on write requests
system.cpu1.not_idle_fraction                0.001794                       # Percentage of non-idle cycles
system.cpu1.numCycles                          364496                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                653.893600                       # Number of busy cycles
system.cpu1.num_cc_register_reads               28041                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes              19042                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts         4562                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                  2070                       # Number of float alu accesses
system.cpu1.num_fp_insts                         2070                       # number of float instructions
system.cpu1.num_fp_register_reads                2549                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               1298                       # number of times the floating registers were written
system.cpu1.num_func_calls                        475                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              363842.106400                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                47578                       # Number of integer alu accesses
system.cpu1.num_int_insts                       47578                       # number of integer instructions
system.cpu1.num_int_register_reads              90915                       # number of times the integer registers were read
system.cpu1.num_int_register_writes             39340                       # number of times the integer registers were written
system.cpu1.num_load_insts                       3713                       # Number of load instructions
system.cpu1.num_mem_refs                         7045                       # number of memory refs
system.cpu1.num_store_insts                      3332                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                  430      0.88%      0.88% # Class of executed instruction
system.cpu1.op_class::IntAlu                    39751     81.31%     82.19% # Class of executed instruction
system.cpu1.op_class::IntMult                     651      1.33%     83.52% # Class of executed instruction
system.cpu1.op_class::IntDiv                       42      0.09%     83.61% # Class of executed instruction
system.cpu1.op_class::FloatAdd                    158      0.32%     83.93% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::SimdAlu                     176      0.36%     84.29% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      54      0.11%     84.40% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     188      0.38%     84.79% # Class of executed instruction
system.cpu1.op_class::SimdMisc                    391      0.80%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::MemRead                    3416      6.99%     92.58% # Class of executed instruction
system.cpu1.op_class::MemWrite                   2722      5.57%     98.14% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                297      0.61%     98.75% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite               610      1.25%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                     48886                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        436347                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       349212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          699                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       699368                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            699                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             348557                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          175                       # Transaction distribution
system.membus.trans_dist::CleanEvict            87258                       # Transaction distribution
system.membus.trans_dist::ReadExReq               357                       # Transaction distribution
system.membus.trans_dist::ReadExResp              357                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        348557                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       785261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       785261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 785261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22341696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22341696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22341696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            348914                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  348914    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              348914                       # Request fanout histogram
system.membus.reqLayer4.occupancy           610027690                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1867294640                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON    67658549058                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38015280                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38015280                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38015280                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38015280                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84666.547884                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84666.547884                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84666.547884                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84666.547884                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37716246                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37716246                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37716246                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37716246                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84000.547884                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84000.547884                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84000.547884                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84000.547884                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38015280                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38015280                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84666.547884                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84666.547884                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37716246                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37716246                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84000.547884                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84000.547884                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          347.854816                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   347.854816                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.679404                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.679404                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30841077384                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30841077384                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30841077384                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30841077384                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88645.182699                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88645.182699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88645.182699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88645.182699                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          527                       # number of writebacks
system.cpu0.dcache.writebacks::total              527                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30609365328                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30609365328                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30609365328                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30609365328                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87979.182699                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87979.182699                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87979.182699                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87979.182699                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30829635171                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30829635171                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88677.544644                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88677.544644                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30598093611                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30598093611                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88011.544644                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88011.544644                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11442213                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11442213                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44696.144531                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44696.144531                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11271717                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11271717                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44030.144531                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44030.144531                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999914                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999914                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON    67658549058                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst        33129                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           33129                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst        33129                       # number of overall hits
system.cpu1.icache.overall_hits::total          33129                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          633                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           633                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          633                       # number of overall misses
system.cpu1.icache.overall_misses::total          633                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     53763183                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     53763183                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     53763183                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     53763183                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst        33762                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        33762                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst        33762                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        33762                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.018749                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.018749                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.018749                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.018749                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 84933.938389                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84933.938389                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 84933.938389                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84933.938389                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          136                       # number of writebacks
system.cpu1.icache.writebacks::total              136                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          633                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          633                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          633                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          633                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     53341605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     53341605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     53341605                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     53341605                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.018749                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.018749                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.018749                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.018749                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 84267.938389                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84267.938389                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 84267.938389                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84267.938389                       # average overall mshr miss latency
system.cpu1.icache.replacements                   136                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst        33129                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          33129                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          633                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          633                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     53763183                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     53763183                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst        33762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        33762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.018749                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.018749                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 84933.938389                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84933.938389                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          633                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          633                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     53341605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     53341605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.018749                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.018749                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 84267.938389                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84267.938389                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          496.652920                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              33762                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              633                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            53.336493                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   496.652920                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.970025                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.970025                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           270729                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          270729                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data         5905                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            5905                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data         5905                       # number of overall hits
system.cpu1.dcache.overall_hits::total           5905                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         1158                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1158                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         1158                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1158                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     41737554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     41737554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     41737554                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     41737554                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data         7063                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         7063                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data         7063                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         7063                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.163953                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.163953                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.163953                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.163953                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 36042.792746                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36042.792746                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 36042.792746                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36042.792746                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          920                       # number of writebacks
system.cpu1.dcache.writebacks::total              920                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data         1158                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1158                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data         1158                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1158                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     40966326                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     40966326                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     40966326                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     40966326                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.163953                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.163953                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.163953                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.163953                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 35376.792746                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35376.792746                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 35376.792746                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35376.792746                       # average overall mshr miss latency
system.cpu1.dcache.replacements                  1150                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data         3014                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           3014                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          712                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          712                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     17721594                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     17721594                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data         3726                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         3726                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.191090                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.191090                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 24889.879213                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24889.879213                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          712                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          712                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     17247402                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     17247402                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.191090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.191090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24223.879213                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24223.879213                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         2891                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2891                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          446                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          446                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     24015960                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     24015960                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data         3337                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3337                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.133653                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.133653                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 53847.443946                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53847.443946                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          446                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          446                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data     23718924                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     23718924                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.133653                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.133653                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 53181.443946                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53181.443946                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999925                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               7063                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1158                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.099309                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999925                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999991                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            57662                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           57662                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                 779                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1242                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                463                       # number of overall hits
system.l2.overall_hits::.cpu1.data                779                       # number of overall hits
system.l2.overall_hits::total                    1242                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               633                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               379                       # number of demand (read+write) misses
system.l2.demand_misses::total                 348914                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347453                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              633                       # number of overall misses
system.l2.overall_misses::.cpu1.data              379                       # number of overall misses
system.l2.overall_misses::total                348914                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37259703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30257345034                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     52695252                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     32358276                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30379658265                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37259703                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30257345034                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     52695252                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     32358276                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30379658265                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             633                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data            1158                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               350156                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            633                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data           1158                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              350156                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998669                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.327288                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996453                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998669                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.327288                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996453                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82983.748330                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87083.274670                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83246.843602                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85378.036939                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87069.186863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82983.748330                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87083.274670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83246.843602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85378.036939                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87069.186863                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 175                       # number of writebacks
system.l2.writebacks::total                       175                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            348914                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           348914                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34195422                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27885629018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     48376517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     29769079                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27997970036                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34195422                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27885629018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     48376517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     29769079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27997970036                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.327288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996453                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.327288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996453                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76159.069042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80257.269380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76424.197472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78546.382586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80243.183237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76159.069042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80257.269380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76424.197472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78546.382586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80243.183237                       # average overall mshr miss latency
system.l2.replacements                          88130                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1447                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1447                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1447                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1447                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          154                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              154                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          154                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          154                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   345                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            114                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            243                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 357                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      9649008                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data     21295017                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      30944025                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data          446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.445312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.544843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.508547                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84640.421053                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87633.814815                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86677.941176                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data          243                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      8870284                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data     19634379                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     28504663                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.445312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.544843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.508547                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77809.508772                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 80799.913580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79844.994398                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          633                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37259703                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     52695252                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89954955                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1082                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82983.748330                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83246.843602                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83137.666359                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34195422                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     48376517                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     82571939                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76159.069042                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76424.197472                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76314.176525                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data          576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          347475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30247696026                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data     11063259                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  30258759285                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          712                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        348372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.191011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87084.076438                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81347.492647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87081.831168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          136                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       347475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27876758734                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data     10134700                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27886893434                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.191011                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997425                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80258.072759                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74519.852941                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80255.826848                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 161219.379446                       # Cycle average of tags in use
system.l2.tags.total_refs                      699366                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    348925                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.004345                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.000715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      283.150673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    160086.360200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      509.183678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      340.684180                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.610681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.615003                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        260795                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          484                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4623                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        46233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       209365                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994854                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11538813                       # Number of tag accesses
system.l2.tags.data_accesses                 11538813                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22236992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         40512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         24256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22330496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        40512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           11200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              348914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          175                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                175                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           424721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        328664926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           598771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           358506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             330046924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       424721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       598771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1023492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         165537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               165537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         165537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          424721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       328664926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          598771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          358506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            330212461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.038697887726                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              715373                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                119                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      348914                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        175                       # Number of write requests accepted
system.mem_ctrls.readBursts                    348914                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      175                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            10905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            10911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            10900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            10903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            10903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            10904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            10897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            10895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            10895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            10897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            10899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            10901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            10906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            10907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            10902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            10900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31                4                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7949442126                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1162568120                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14052575846                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22783.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40275.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                348914                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  175                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  348430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       349036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71       349036    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       349036                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   49184.285714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  22527.024018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  88182.146248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            2     28.57%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            3     42.86%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575            1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-249855            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22330240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    8064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22330496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                11200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       330.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    330.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67658467140                       # Total gap between requests
system.mem_ctrls.avgGap                     193814.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22236736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        40512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        24256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         8064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 424720.902237589878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 328661142.007902801037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 598771.338789297151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 358506.062245092588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 119186.711986495153                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          379                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          175                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16137210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13999015727                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     22918855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data     14504054                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1116704032907                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35940.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40290.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36206.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38269.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 6381165902.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         272084602.608020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         480333971.527244                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        478430751.119974                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       136825.248000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5872508870.473799                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     4021017083.546417                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     19307819845.574478                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       30432331950.097893                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        449.792855                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56568938142                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3041150000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8048460916                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         272193758.928020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         480526674.415244                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        478595325.263974                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       160415.808000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5872508870.473799                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     4021717335.333619                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     19307336423.020874                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       30433038803.243576                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        449.803302                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56566949770                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3041150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8050449288                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67658549058                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            349454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1622                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          154                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          435566                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             702                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1082                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       348372                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         3466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1049524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        49216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       132992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22512448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           88130                       # Total snoops (count)
system.tol2bus.snoopTraffic                     11200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           438286                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001595                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039904                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 437587     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    699      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             438286                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          233955810                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1157174                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            632699                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         347568084                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449215                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
