{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524948496694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524948496710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 28 15:48:16 2018 " "Processing started: Sat Apr 28 15:48:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524948496710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524948496710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524948496710 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524948497054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.sv(25) " "Verilog HDL warning at hexdriver.sv(25): extended using \"x\" or \"z\"" {  } { { "hexdriver.sv" "" { Text "D:/ECE_385/final_project/hexdriver.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1524948505122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.sv" "" { Text "D:/ECE_385/final_project/hexdriver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.sv 4 4 " "Found 4 design units, including 4 entities, in source file lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sin_lut " "Found entity 1: sin_lut" {  } { { "lut.sv" "" { Text "D:/ECE_385/final_project/lut.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""} { "Info" "ISGN_ENTITY_NAME" "2 cos_lut " "Found entity 2: cos_lut" {  } { { "lut.sv" "" { Text "D:/ECE_385/final_project/lut.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""} { "Info" "ISGN_ENTITY_NAME" "3 wgt_mean " "Found entity 3: wgt_mean" {  } { { "lut.sv" "" { Text "D:/ECE_385/final_project/lut.sv" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""} { "Info" "ISGN_ENTITY_NAME" "4 ray_lut " "Found entity 4: ray_lut" {  } { { "lut.sv" "" { Text "D:/ECE_385/final_project/lut.sv" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ang_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file ang_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ang_lut " "Found entity 1: ang_lut" {  } { { "ang_lut.sv" "" { Text "D:/ECE_385/final_project/ang_lut.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_mouse_controller.sv(15) " "Verilog HDL information at ps2_mouse_controller.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_mouse_controller.sv" "" { Text "D:/ECE_385/final_project/ps2_mouse_controller.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524948505122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_mouse_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_mouse_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2m " "Found entity 1: ps2m" {  } { { "ps2_mouse_controller.sv" "" { Text "D:/ECE_385/final_project/ps2_mouse_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/ECE_385/final_project/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/ECE_385/final_project/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_top_level.sv(60) " "Verilog HDL information at final_top_level.sv(60): always construct contains both blocking and non-blocking assignments" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524948505122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_top_level " "Found entity 1: final_top_level" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector.sv 6 6 " "Found 6 design units, including 6 entities, in source file vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_vector " "Found entity 1: add_vector" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_vector " "Found entity 2: sub_vector" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult_real " "Found entity 3: mult_real" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "4 dot_product_scale " "Found entity 4: dot_product_scale" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "5 sqrt_real_32 " "Found entity 5: sqrt_real_32" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "6 sqrt_real " "Found entity 6: sqrt_real" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.sv 3 3 " "Found 3 design units, including 3 entities, in source file frame_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.sv" "" { Text "D:/ECE_385/final_project/frame_buffer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "2 color_shrink " "Found entity 2: color_shrink" {  } { { "frame_buffer.sv" "" { Text "D:/ECE_385/final_project/frame_buffer.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "3 color_expand " "Found entity 3: color_expand" {  } { { "frame_buffer.sv" "" { Text "D:/ECE_385/final_project/frame_buffer.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.sv" "" { Text "D:/ECE_385/final_project/collision_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sphere_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sphere_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sphere_reg_4 " "Found entity 1: sphere_reg_4" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeupdate.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeupdate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 increment_write " "Found entity 1: increment_write" {  } { { "WriteUpdate.sv" "" { Text "D:/ECE_385/final_project/WriteUpdate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "color_mapper.sv" "" { Text "D:/ECE_385/final_project/color_mapper.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/testbench.sv 2 2 " "Found 2 design units, including 2 entities, in source file output_files/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "output_files/testbench.sv" "" { Text "D:/ECE_385/final_project/output_files/testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "2 random_testbench " "Found entity 2: random_testbench" {  } { { "output_files/testbench.sv" "" { Text "D:/ECE_385/final_project/output_files/testbench.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 17 17 " "Found 17 design units, including 17 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_lut " "Found entity 1: rand_lut" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "2 random_0 " "Found entity 2: random_0" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "3 random_1 " "Found entity 3: random_1" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "4 random_2 " "Found entity 4: random_2" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "5 random_3 " "Found entity 5: random_3" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "6 random_4 " "Found entity 6: random_4" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "7 random_5 " "Found entity 7: random_5" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "8 random_6 " "Found entity 8: random_6" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "9 random_7 " "Found entity 9: random_7" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "10 random_8 " "Found entity 10: random_8" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "11 random_9 " "Found entity 11: random_9" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "12 random_10 " "Found entity 12: random_10" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "13 random_11 " "Found entity 13: random_11" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "14 random_12 " "Found entity 14: random_12" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "15 random_13 " "Found entity 15: random_13" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "16 random_14 " "Found entity 16: random_14" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""} { "Info" "ISGN_ENTITY_NAME" "17 random_15 " "Found entity 17: random_15" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hit_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hit_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hit_detection " "Found entity 1: hit_detection" {  } { { "hit_detection.sv" "" { Text "D:/ECE_385/final_project/hit_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/input_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/input_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "output_files/input_handler.sv" "" { Text "D:/ECE_385/final_project/output_files/input_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524948505138 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "click input_handler.sv(29) " "Verilog HDL error at input_handler.sv(29): object \"click\" is not declared" {  } { { "output_files/input_handler.sv" "" { Text "D:/ECE_385/final_project/output_files/input_handler.sv" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1524948505169 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Click_n input_handler.sv(38) " "Verilog HDL error at input_handler.sv(38): object \"Click_n\" is not declared" {  } { { "output_files/input_handler.sv" "" { Text "D:/ECE_385/final_project/output_files/input_handler.sv" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1524948505169 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Click_n input_handler.sv(49) " "Verilog HDL error at input_handler.sv(49): object \"Click_n\" is not declared" {  } { { "output_files/input_handler.sv" "" { Text "D:/ECE_385/final_project/output_files/input_handler.sv" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1524948505169 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Theat_n_raw input_handler.sv(56) " "Verilog HDL error at input_handler.sv(56): object \"Theat_n_raw\" is not declared" {  } { { "output_files/input_handler.sv" "" { Text "D:/ECE_385/final_project/output_files/input_handler.sv" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1524948505169 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Click_n input_handler.sv(58) " "Verilog HDL error at input_handler.sv(58): object \"Click_n\" is not declared" {  } { { "output_files/input_handler.sv" "" { Text "D:/ECE_385/final_project/output_files/input_handler.sv" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1524948505169 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Click_n input_handler.sv(65) " "Verilog HDL error at input_handler.sv(65): object \"Click_n\" is not declared" {  } { { "output_files/input_handler.sv" "" { Text "D:/ECE_385/final_project/output_files/input_handler.sv" 65 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1524948505169 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ECE_385/final_project/output_files/final_project_top.map.smsg " "Generated suppressed messages file D:/ECE_385/final_project/output_files/final_project_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1524948505185 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524948505294 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 28 15:48:25 2018 " "Processing ended: Sat Apr 28 15:48:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524948505294 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524948505294 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524948505294 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524948505294 ""}
