# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc" work.Testbench 
# Start time: 22:23:09 on Jul 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
add wave -position end sim:/Testbench/*
add wave -position end sim:/Testbench/dut/u_SPI_Slave_Interface/*
add wave -position end sim:/Testbench/dut/u_Single_port_Async_RAM/*
run -all
# Time=0, SS_N=x, MOSI=x, MISO=0, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
# Time=100, SS_N=1, MOSI=0, MISO=0, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=300, SS_N=0, MOSI=0, MISO=0, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=0, MISO=0, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
# Time=450, SS_N=0, MOSI=0, MISO=0, State=WRITE, Counter=1, rx_valid=0, tx_valid=0
# Time=550, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=650, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=3, rx_valid=0, tx_valid=0
# Time=750, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=4, rx_valid=0, tx_valid=0
# Time=850, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=5, rx_valid=0, tx_valid=0
# Time=950, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=6, rx_valid=0, tx_valid=0
# Time=1050, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=7, rx_valid=0, tx_valid=0
# Time=1150, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=8, rx_valid=0, tx_valid=0
# Time=1250, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=9, rx_valid=0, tx_valid=0
# Time=1350, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=10, rx_valid=1, tx_valid=0
# Time=1400, SS_N=1, MOSI=1, MISO=0, State=WRITE, Counter=10, rx_valid=1, tx_valid=0
# Time=1450, SS_N=1, MOSI=1, MISO=0, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=1500, SS_N=0, MOSI=1, MISO=0, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=1550, SS_N=0, MOSI=0, MISO=0, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
# Time=1650, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=1, rx_valid=0, tx_valid=0
# Time=1750, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=1850, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=3, rx_valid=0, tx_valid=0
# Time=1950, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=4, rx_valid=0, tx_valid=0
# Time=2050, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=5, rx_valid=0, tx_valid=0
# Time=2150, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=6, rx_valid=0, tx_valid=0
# Time=2250, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=7, rx_valid=0, tx_valid=0
# Time=2350, SS_N=0, MOSI=0, MISO=0, State=WRITE, Counter=8, rx_valid=0, tx_valid=0
# Time=2450, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=9, rx_valid=0, tx_valid=0
# Time=2550, SS_N=0, MOSI=1, MISO=0, State=WRITE, Counter=10, rx_valid=1, tx_valid=0
# Time=2600, SS_N=1, MOSI=1, MISO=0, State=WRITE, Counter=10, rx_valid=1, tx_valid=0
# Time=2650, SS_N=1, MOSI=1, MISO=0, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=2700, SS_N=0, MOSI=1, MISO=0, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=2750, SS_N=0, MOSI=1, MISO=0, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
# Time=2850, SS_N=0, MOSI=0, MISO=0, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
# Time=2950, SS_N=0, MOSI=1, MISO=0, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
# Time=3050, SS_N=0, MOSI=1, MISO=0, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
# Time=3150, SS_N=0, MOSI=1, MISO=0, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
# Time=3250, SS_N=0, MOSI=1, MISO=0, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
# Time=3350, SS_N=0, MOSI=1, MISO=0, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
# Time=3450, SS_N=0, MOSI=1, MISO=0, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
# Time=3550, SS_N=0, MOSI=1, MISO=0, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
# Time=3650, SS_N=0, MOSI=1, MISO=0, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
# Time=3750, SS_N=0, MOSI=1, MISO=0, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=3800, SS_N=1, MOSI=1, MISO=0, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=3850, SS_N=1, MOSI=1, MISO=0, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=3900, SS_N=0, MOSI=1, MISO=0, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=3950, SS_N=0, MOSI=1, MISO=0, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
# Time=4050, SS_N=0, MOSI=1, MISO=0, State=READ_DATA1, Counter=1, rx_valid=0, tx_valid=0
# Time=4150, SS_N=0, MOSI=0, MISO=0, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=0
# Time=4250, SS_N=0, MOSI=0, MISO=0, State=READ_DATA1, Counter=3, rx_valid=0, tx_valid=0
# Time=4350, SS_N=0, MOSI=0, MISO=0, State=READ_DATA1, Counter=4, rx_valid=0, tx_valid=0
# Time=4450, SS_N=0, MOSI=0, MISO=0, State=READ_DATA1, Counter=5, rx_valid=0, tx_valid=0
# Time=4550, SS_N=0, MOSI=0, MISO=0, State=READ_DATA1, Counter=6, rx_valid=0, tx_valid=0
# Time=4650, SS_N=0, MOSI=0, MISO=0, State=READ_DATA1, Counter=7, rx_valid=0, tx_valid=0
# Time=4750, SS_N=0, MOSI=0, MISO=0, State=READ_DATA1, Counter=8, rx_valid=0, tx_valid=0
# ** Note: $stop    : Testbench.sv(108)
#    Time: 4850 ns  Iteration: 1  Instance: /Testbench
# Break in Module Testbench at Testbench.sv line 108
run
# Time=4850, SS_N=0, MOSI=0, MISO=0, State=READ_DATA1, Counter=9, rx_valid=0, tx_valid=0
