// Seed: 2120573113
module module_0 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    input wand id_3,
    output wand id_4,
    input wand id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output tri0 id_11,
    input wand id_12,
    output supply1 id_13
);
  assign id_11 = -1;
  logic id_15;
  uwire id_16;
  ;
  assign id_16 = 1;
  wire id_17;
  wire id_18, id_19, id_20, id_21;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input wire id_2
    , id_16,
    output wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    output supply0 id_6,
    output tri1 id_7,
    output uwire id_8,
    output supply0 id_9,
    output tri0 id_10,
    output tri0 id_11,
    input wire void id_12,
    inout wand id_13,
    output wire id_14
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5,
      id_13,
      id_1,
      id_5,
      id_4,
      id_0,
      id_12,
      id_12,
      id_8,
      id_13,
      id_10
  );
  assign modCall_1.id_9 = 0;
endmodule
