

================================================================
== Vivado HLS Report for 'packet_identificatio'
================================================================
* Date:           Thu Aug  5 18:55:47 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        PKT_HANDLER_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.10 ns | 2.526 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 3.100 ns | 3.100 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.52>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%pi_fsm_state_load = load i2* @pi_fsm_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:181]   --->   Operation 3 'load' 'pi_fsm_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.65ns)   --->   "switch i2 %pi_fsm_state_load, label %packet_identification.exit [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %5
  ]" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:181]   --->   Operation 4 'switch' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %dataIn_V_data_V, i64* %dataIn_V_keep_V, i1* %dataIn_V_last_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:249]   --->   Operation 5 'nbreadreq' 'tmp_2' <Predicate = (pi_fsm_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_11 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %dataIn_V_data_V, i64* %dataIn_V_keep_V, i1* %dataIn_V_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:250]   --->   Operation 6 'read' 'empty_11' <Predicate = (pi_fsm_state_load == 2 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i512, i64, i1 } %empty_11, 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:250]   --->   Operation 7 'extractvalue' 'tmp_last_V_1' <Predicate = (pi_fsm_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V_1, label %7, label %._crit_edge52.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:251]   --->   Operation 8 'br' <Predicate = (pi_fsm_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "store i2 0, i2* @pi_fsm_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:252]   --->   Operation 9 'store' <Predicate = (pi_fsm_state_load == 2 & tmp_2 & tmp_last_V_1)> <Delay = 0.60>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %dataIn_V_data_V, i64* %dataIn_V_keep_V, i1* %dataIn_V_last_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:234]   --->   Operation 10 'nbreadreq' 'tmp_1' <Predicate = (pi_fsm_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_10 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %dataIn_V_data_V, i64* %dataIn_V_keep_V, i1* %dataIn_V_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:235]   --->   Operation 11 'read' 'empty_10' <Predicate = (pi_fsm_state_load == 1 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i64, i1 } %empty_10, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:235]   --->   Operation 12 'extractvalue' 'tmp_data_V' <Predicate = (pi_fsm_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i1 } %empty_10, 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:235]   --->   Operation 13 'extractvalue' 'tmp_keep_V' <Predicate = (pi_fsm_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty_10, 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:235]   --->   Operation 14 'extractvalue' 'tmp_last_V' <Predicate = (pi_fsm_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "store i2 0, i2* @pi_fsm_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:244]   --->   Operation 15 'store' <Predicate = (pi_fsm_state_load == 1 & tmp_1 & tmp_last_V)> <Delay = 0.60>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %dataIn_V_data_V, i64* %dataIn_V_keep_V, i1* %dataIn_V_last_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:183]   --->   Operation 16 'nbreadreq' 'tmp' <Predicate = (pi_fsm_state_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %dataIn_V_data_V, i64* %dataIn_V_keep_V, i1* %dataIn_V_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:184]   --->   Operation 17 'read' 'empty' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i512, i64, i1 } %empty, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:184]   --->   Operation 18 'extractvalue' 'tmp_data_V_1' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = extractvalue { i512, i64, i1 } %empty, 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:184]   --->   Operation 19 'extractvalue' 'tmp_keep_V_1' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i512, i64, i1 } %empty, 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:184]   --->   Operation 20 'extractvalue' 'tmp_last_V_2' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_1, i32 104, i32 111)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:40->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:185]   --->   Operation 21 'partselect' 'p_Result_i_i' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_i_i_9 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_1, i32 96, i32 103)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:40->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:185]   --->   Operation 22 'partselect' 'p_Result_i_i_9' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ethernetType_V = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_i_i_9, i8 %p_Result_i_i)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:40->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:185]   --->   Operation 23 'bitconcatenate' 'ethernetType_V' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ipVersion_V = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %tmp_data_V_1, i32 116, i32 119)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:186]   --->   Operation 24 'partselect' 'ipVersion_V' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ipProtocol_V = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_1, i32 184, i32 191)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:187]   --->   Operation 25 'partselect' 'ipProtocol_V' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%icmp_ln879 = icmp eq i16 %ethernetType_V, 2054" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:189]   --->   Operation 26 'icmp' 'icmp_ln879' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.67ns)   --->   "%icmp_ln879_1 = icmp eq i16 %ethernetType_V, 2048" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:193]   --->   Operation 27 'icmp' 'icmp_ln879_1' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "%icmp_ln879_2 = icmp eq i4 %ipVersion_V, 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:194]   --->   Operation 28 'icmp' 'icmp_ln879_2' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.58ns)   --->   "%icmp_ln879_3 = icmp eq i8 %ipProtocol_V, 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:195]   --->   Operation 29 'icmp' 'icmp_ln879_3' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.58ns)   --->   "%icmp_ln879_4 = icmp eq i8 %ipProtocol_V, 6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:198]   --->   Operation 30 'icmp' 'icmp_ln879_4' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.58ns)   --->   "%icmp_ln879_5 = icmp eq i8 %ipProtocol_V, 17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:201]   --->   Operation 31 'icmp' 'icmp_ln879_5' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node sendWord_dest_V)   --->   "%select_ln198 = select i1 %icmp_ln879_4, i2 -2, i2 -1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:198]   --->   Operation 32 'select' 'select_ln198' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_1)   --->   "%or_ln198 = or i1 %icmp_ln879_4, %icmp_ln879_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:198]   --->   Operation 33 'or' 'or_ln198' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln879)   --->   "%xor_ln879 = xor i1 %icmp_ln879, true" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:189]   --->   Operation 34 'xor' 'xor_ln879' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln879 = and i1 %icmp_ln879_1, %xor_ln879" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:193]   --->   Operation 35 'and' 'and_ln879' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_2)   --->   "%and_ln879_1 = and i1 %icmp_ln879_2, %icmp_ln879_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:195]   --->   Operation 36 'and' 'and_ln879_1' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln879_2 = and i1 %and_ln879_1, %and_ln879" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:195]   --->   Operation 37 'and' 'and_ln879_2' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sendWord_dest_V)   --->   "%zext_ln879 = zext i1 %and_ln879_2 to i2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:195]   --->   Operation 38 'zext' 'zext_ln879' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node sendWord_dest_V)   --->   "%or_ln879 = or i1 %and_ln879_2, %icmp_ln879" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:195]   --->   Operation 39 'or' 'or_ln879' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.27ns) (out node of the LUT)   --->   "%sendWord_dest_V = select i1 %or_ln879, i2 %zext_ln879, i2 %select_ln198" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:195]   --->   Operation 40 'select' 'sendWord_dest_V' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_1)   --->   "%and_ln879_3 = and i1 %or_ln198, %icmp_ln879_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:193]   --->   Operation 41 'and' 'and_ln879_3' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_3)   --->   "%xor_ln879_1 = xor i1 %icmp_ln879_2, true" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:194]   --->   Operation 42 'xor' 'xor_ln879_1' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_3)   --->   "%and_ln879_4 = and i1 %and_ln879, %xor_ln879_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:194]   --->   Operation 43 'and' 'and_ln879_4' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln879_1 = or i1 %icmp_ln879, %and_ln879_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:195]   --->   Operation 44 'or' 'or_ln879_1' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_3)   --->   "%or_ln879_2 = or i1 %and_ln879_4, %and_ln879_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:195]   --->   Operation 45 'or' 'or_ln879_2' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln879_3 = or i1 %or_ln879_2, %or_ln879_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:195]   --->   Operation 46 'or' 'or_ln879_3' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i2 %sendWord_dest_V, i2* @tdest_r_V, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:218]   --->   Operation 47 'store' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.60ns)   --->   "br i1 %or_ln879_3, label %1, label %._crit_edge47.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:220]   --->   Operation 48 'br' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.60>
ST_1 : Operation 49 [1/1] (0.60ns)   --->   "br label %._crit_edge47.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:223]   --->   Operation 49 'br' <Predicate = (pi_fsm_state_load == 0 & tmp & or_ln879_3)> <Delay = 0.60>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln228)   --->   "%storemerge_i = phi i2 [ 1, %1 ], [ -2, %_ifconv ]"   --->   Operation 50 'phi' 'storemerge_i' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln228 = select i1 %tmp_last_V_2, i2 0, i2 %storemerge_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:228]   --->   Operation 51 'select' 'select_ln228' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.60ns)   --->   "store i2 %select_ln228, i2* @pi_fsm_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:222]   --->   Operation 52 'store' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i580* @eth_level_pkt_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %dataIn_V_data_V, i64* %dataIn_V_keep_V, i1* %dataIn_V_last_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str9, [1 x i8]* @p_str) nounwind"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:166]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %6, label %packet_identification.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:249]   --->   Operation 56 'br' <Predicate = (pi_fsm_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge52.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:253]   --->   Operation 57 'br' <Predicate = (pi_fsm_state_load == 2 & tmp_2 & tmp_last_V_1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %packet_identification.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:254]   --->   Operation 58 'br' <Predicate = (pi_fsm_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %._crit_edge49.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:234]   --->   Operation 59 'br' <Predicate = (pi_fsm_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tdest_r_V_load = load i2* @tdest_r_V, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:240]   --->   Operation 60 'load' 'tdest_r_V_load' <Predicate = (pi_fsm_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = call i579 @_ssdm_op_BitConcatenate.i579.i2.i1.i64.i512(i2 %tdest_r_V_load, i1 %tmp_last_V, i64 %tmp_keep_V, i512 %tmp_data_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:241]   --->   Operation 61 'bitconcatenate' 'tmp_3' <Predicate = (pi_fsm_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_111 = zext i579 %tmp_3 to i580" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:241]   --->   Operation 62 'zext' 'tmp_111' <Predicate = (pi_fsm_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i580P(i580* @eth_level_pkt_V, i580 %tmp_111)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:241]   --->   Operation 63 'write' <Predicate = (pi_fsm_state_load == 1 & tmp_1)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 580> <Depth = 0> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %4, label %._crit_edge50.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:243]   --->   Operation 64 'br' <Predicate = (pi_fsm_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %._crit_edge50.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:245]   --->   Operation 65 'br' <Predicate = (pi_fsm_state_load == 1 & tmp_1 & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %._crit_edge49.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:246]   --->   Operation 66 'br' <Predicate = (pi_fsm_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br label %packet_identification.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:247]   --->   Operation 67 'br' <Predicate = (pi_fsm_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %._crit_edge41.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:183]   --->   Operation 68 'br' <Predicate = (pi_fsm_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_4 = call i579 @_ssdm_op_BitConcatenate.i579.i2.i1.i64.i512(i2 %sendWord_dest_V, i1 %tmp_last_V_2, i64 %tmp_keep_V_1, i512 %tmp_data_V_1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:221]   --->   Operation 69 'bitconcatenate' 'tmp_4' <Predicate = (pi_fsm_state_load == 0 & tmp & or_ln879_3)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp3 = zext i579 %tmp_4 to i580" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:221]   --->   Operation 70 'zext' 'tmp3' <Predicate = (pi_fsm_state_load == 0 & tmp & or_ln879_3)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i580P(i580* @eth_level_pkt_V, i580 %tmp3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:221]   --->   Operation 71 'write' <Predicate = (pi_fsm_state_load == 0 & tmp & or_ln879_3)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 580> <Depth = 0> <FIFO>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge41.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:231]   --->   Operation 72 'br' <Predicate = (pi_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "br label %packet_identification.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:232]   --->   Operation 73 'br' <Predicate = (pi_fsm_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dataIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pi_fsm_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tdest_r_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ eth_level_pkt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pi_fsm_state_load  (load          ) [ 011]
switch_ln181       (switch        ) [ 000]
tmp_2              (nbreadreq     ) [ 011]
empty_11           (read          ) [ 000]
tmp_last_V_1       (extractvalue  ) [ 011]
br_ln251           (br            ) [ 000]
store_ln252        (store         ) [ 000]
tmp_1              (nbreadreq     ) [ 011]
empty_10           (read          ) [ 000]
tmp_data_V         (extractvalue  ) [ 011]
tmp_keep_V         (extractvalue  ) [ 011]
tmp_last_V         (extractvalue  ) [ 011]
store_ln244        (store         ) [ 000]
tmp                (nbreadreq     ) [ 011]
empty              (read          ) [ 000]
tmp_data_V_1       (extractvalue  ) [ 011]
tmp_keep_V_1       (extractvalue  ) [ 011]
tmp_last_V_2       (extractvalue  ) [ 011]
p_Result_i_i       (partselect    ) [ 000]
p_Result_i_i_9     (partselect    ) [ 000]
ethernetType_V     (bitconcatenate) [ 000]
ipVersion_V        (partselect    ) [ 000]
ipProtocol_V       (partselect    ) [ 000]
icmp_ln879         (icmp          ) [ 000]
icmp_ln879_1       (icmp          ) [ 000]
icmp_ln879_2       (icmp          ) [ 000]
icmp_ln879_3       (icmp          ) [ 000]
icmp_ln879_4       (icmp          ) [ 000]
icmp_ln879_5       (icmp          ) [ 000]
select_ln198       (select        ) [ 000]
or_ln198           (or            ) [ 000]
xor_ln879          (xor           ) [ 000]
and_ln879          (and           ) [ 000]
and_ln879_1        (and           ) [ 000]
and_ln879_2        (and           ) [ 000]
zext_ln879         (zext          ) [ 000]
or_ln879           (or            ) [ 000]
sendWord_dest_V    (select        ) [ 011]
and_ln879_3        (and           ) [ 000]
xor_ln879_1        (xor           ) [ 000]
and_ln879_4        (and           ) [ 000]
or_ln879_1         (or            ) [ 000]
or_ln879_2         (or            ) [ 000]
or_ln879_3         (or            ) [ 011]
store_ln218        (store         ) [ 000]
br_ln220           (br            ) [ 000]
br_ln223           (br            ) [ 000]
storemerge_i       (phi           ) [ 000]
select_ln228       (select        ) [ 000]
store_ln222        (store         ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specpipeline_ln166 (specpipeline  ) [ 000]
br_ln249           (br            ) [ 000]
br_ln253           (br            ) [ 000]
br_ln254           (br            ) [ 000]
br_ln234           (br            ) [ 000]
tdest_r_V_load     (load          ) [ 000]
tmp_3              (bitconcatenate) [ 000]
tmp_111            (zext          ) [ 000]
write_ln241        (write         ) [ 000]
br_ln243           (br            ) [ 000]
br_ln245           (br            ) [ 000]
br_ln246           (br            ) [ 000]
br_ln247           (br            ) [ 000]
br_ln183           (br            ) [ 000]
tmp_4              (bitconcatenate) [ 000]
tmp3               (zext          ) [ 000]
write_ln221        (write         ) [ 000]
br_ln231           (br            ) [ 000]
br_ln232           (br            ) [ 000]
ret_ln0            (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dataIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dataIn_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dataIn_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pi_fsm_state">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pi_fsm_state"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tdest_r_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tdest_r_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="eth_level_pkt_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_level_pkt_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i579.i2.i1.i64.i512"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i580P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="grp_nbreadreq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="512" slack="0"/>
<pin id="89" dir="0" index="2" bw="64" slack="0"/>
<pin id="90" dir="0" index="3" bw="1" slack="0"/>
<pin id="91" dir="0" index="4" bw="1" slack="0"/>
<pin id="92" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2/1 tmp_1/1 tmp/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="577" slack="0"/>
<pin id="100" dir="0" index="1" bw="512" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="0"/>
<pin id="102" dir="0" index="3" bw="1" slack="0"/>
<pin id="103" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_11/1 empty_10/1 empty/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="580" slack="0"/>
<pin id="111" dir="0" index="2" bw="579" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln241/2 write_ln221/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="storemerge_i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="117" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="storemerge_i_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="2" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="577" slack="0"/>
<pin id="128" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_1/1 tmp_last_V/1 tmp_last_V_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="2" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/1 store_ln244/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="577" slack="0"/>
<pin id="138" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="577" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 tmp_keep_V_1/1 "/>
</bind>
</comp>

<comp id="144" class="1005" name="reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="512" slack="1"/>
<pin id="146" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V tmp_data_V_1 "/>
</bind>
</comp>

<comp id="148" class="1005" name="reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V tmp_keep_V_1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="pi_fsm_state_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pi_fsm_state_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_Result_i_i_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="512" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="0" index="3" bw="8" slack="0"/>
<pin id="161" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Result_i_i_9_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="512" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="0" index="3" bw="8" slack="0"/>
<pin id="171" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i_9/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="ethernetType_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ethernetType_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="ipVersion_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="512" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="0" index="3" bw="8" slack="0"/>
<pin id="189" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ipVersion_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="ipProtocol_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="512" slack="0"/>
<pin id="197" dir="0" index="2" bw="9" slack="0"/>
<pin id="198" dir="0" index="3" bw="9" slack="0"/>
<pin id="199" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ipProtocol_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln879_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="13" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln879_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="13" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln879_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln879_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln879_4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_4/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln879_5_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="6" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_5/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln198_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln198/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="or_ln198_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln198/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xor_ln879_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="and_ln879_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="and_ln879_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="and_ln879_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879_2/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln879_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="or_ln879_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sendWord_dest_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="2" slack="0"/>
<pin id="292" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sendWord_dest_V/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="and_ln879_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879_3/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="xor_ln879_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="and_ln879_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879_4/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln879_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="or_ln879_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_2/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="or_ln879_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_3/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln218_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="2" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln228_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="2" slack="0"/>
<pin id="342" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln228/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln222_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="2" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tdest_r_V_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tdest_r_V_load/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="579" slack="0"/>
<pin id="358" dir="0" index="1" bw="2" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="1"/>
<pin id="360" dir="0" index="3" bw="64" slack="1"/>
<pin id="361" dir="0" index="4" bw="512" slack="1"/>
<pin id="362" dir="1" index="5" bw="579" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_111_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="579" slack="0"/>
<pin id="369" dir="1" index="1" bw="580" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_111/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="579" slack="0"/>
<pin id="374" dir="0" index="1" bw="2" slack="1"/>
<pin id="375" dir="0" index="2" bw="1" slack="1"/>
<pin id="376" dir="0" index="3" bw="64" slack="1"/>
<pin id="377" dir="0" index="4" bw="512" slack="1"/>
<pin id="378" dir="1" index="5" bw="579" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="579" slack="0"/>
<pin id="384" dir="1" index="1" bw="580" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="387" class="1005" name="pi_fsm_state_load_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="1"/>
<pin id="389" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="pi_fsm_state_load "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_2_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_last_V_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_last_V_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_last_V_2_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="sendWord_dest_V_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="1"/>
<pin id="419" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_dest_V "/>
</bind>
</comp>

<comp id="422" class="1005" name="or_ln879_3_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln879_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="113"><net_src comp="84" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="98" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="98" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="98" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="136" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="140" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="136" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="136" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="166" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="156" pin="4"/><net_sink comp="176" pin=2"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="136" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="136" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="208"><net_src comp="176" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="176" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="184" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="194" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="194" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="194" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="228" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="228" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="234" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="204" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="60" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="210" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="216" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="222" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="260" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="272" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="204" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="278" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="240" pin="3"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="248" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="210" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="216" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="60" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="260" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="204" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="296" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="308" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="272" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="314" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="288" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="8" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="126" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="12" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="118" pin="4"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="6" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="8" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="82" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="148" pin="1"/><net_sink comp="356" pin=3"/></net>

<net id="366"><net_src comp="144" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="370"><net_src comp="356" pin="5"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="379"><net_src comp="82" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="148" pin="1"/><net_sink comp="372" pin=3"/></net>

<net id="381"><net_src comp="144" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="385"><net_src comp="372" pin="5"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="390"><net_src comp="152" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="86" pin="5"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="126" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="86" pin="5"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="126" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="411"><net_src comp="86" pin="5"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="126" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="420"><net_src comp="288" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="425"><net_src comp="326" pin="2"/><net_sink comp="422" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pi_fsm_state | {1 }
	Port: tdest_r_V | {1 }
	Port: eth_level_pkt_V | {2 }
 - Input state : 
	Port: packet_identificatio : dataIn_V_data_V | {1 }
	Port: packet_identificatio : dataIn_V_keep_V | {1 }
	Port: packet_identificatio : dataIn_V_last_V | {1 }
	Port: packet_identificatio : pi_fsm_state | {1 }
	Port: packet_identificatio : tdest_r_V | {2 }
  - Chain level:
	State 1
		switch_ln181 : 1
		br_ln251 : 1
		p_Result_i_i : 1
		p_Result_i_i_9 : 1
		ethernetType_V : 2
		ipVersion_V : 1
		ipProtocol_V : 1
		icmp_ln879 : 3
		icmp_ln879_1 : 3
		icmp_ln879_2 : 2
		icmp_ln879_3 : 2
		icmp_ln879_4 : 2
		icmp_ln879_5 : 2
		select_ln198 : 3
		or_ln198 : 3
		xor_ln879 : 4
		and_ln879 : 4
		and_ln879_1 : 3
		and_ln879_2 : 4
		zext_ln879 : 4
		or_ln879 : 4
		sendWord_dest_V : 4
		and_ln879_3 : 3
		xor_ln879_1 : 3
		and_ln879_4 : 4
		or_ln879_1 : 3
		or_ln879_2 : 4
		or_ln879_3 : 4
		store_ln218 : 5
		br_ln220 : 4
		storemerge_i : 5
		select_ln228 : 6
		store_ln222 : 7
	State 2
		tmp_3 : 1
		tmp_111 : 2
		write_ln241 : 3
		tmp3 : 1
		write_ln221 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    icmp_ln879_fu_204   |    0    |    13   |
|          |   icmp_ln879_1_fu_210  |    0    |    13   |
|   icmp   |   icmp_ln879_2_fu_216  |    0    |    9    |
|          |   icmp_ln879_3_fu_222  |    0    |    11   |
|          |   icmp_ln879_4_fu_228  |    0    |    11   |
|          |   icmp_ln879_5_fu_234  |    0    |    11   |
|----------|------------------------|---------|---------|
|          |     or_ln198_fu_248    |    0    |    2    |
|          |     or_ln879_fu_282    |    0    |    2    |
|    or    |    or_ln879_1_fu_314   |    0    |    2    |
|          |    or_ln879_2_fu_320   |    0    |    2    |
|          |    or_ln879_3_fu_326   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    and_ln879_fu_260    |    0    |    2    |
|          |   and_ln879_1_fu_266   |    0    |    2    |
|    and   |   and_ln879_2_fu_272   |    0    |    2    |
|          |   and_ln879_3_fu_296   |    0    |    2    |
|          |   and_ln879_4_fu_308   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   select_ln198_fu_240  |    0    |    2    |
|  select  | sendWord_dest_V_fu_288 |    0    |    2    |
|          |   select_ln228_fu_338  |    0    |    2    |
|----------|------------------------|---------|---------|
|    xor   |    xor_ln879_fu_254    |    0    |    2    |
|          |   xor_ln879_1_fu_302   |    0    |    2    |
|----------|------------------------|---------|---------|
| nbreadreq|   grp_nbreadreq_fu_86  |    0    |    0    |
|----------|------------------------|---------|---------|
|   read   |     grp_read_fu_98     |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_108    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       grp_fu_126       |    0    |    0    |
|extractvalue|       grp_fu_136       |    0    |    0    |
|          |       grp_fu_140       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   p_Result_i_i_fu_156  |    0    |    0    |
|partselect|  p_Result_i_i_9_fu_166 |    0    |    0    |
|          |   ipVersion_V_fu_184   |    0    |    0    |
|          |   ipProtocol_V_fu_194  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |  ethernetType_V_fu_176 |    0    |    0    |
|bitconcatenate|      tmp_3_fu_356      |    0    |    0    |
|          |      tmp_4_fu_372      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln879_fu_278   |    0    |    0    |
|   zext   |     tmp_111_fu_367     |    0    |    0    |
|          |       tmp3_fu_382      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    98   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    or_ln879_3_reg_422   |    1   |
|pi_fsm_state_load_reg_387|    2   |
|         reg_144         |   512  |
|         reg_148         |   64   |
| sendWord_dest_V_reg_417 |    2   |
|   storemerge_i_reg_115  |    2   |
|      tmp_1_reg_399      |    1   |
|      tmp_2_reg_391      |    1   |
|   tmp_last_V_1_reg_395  |    1   |
|   tmp_last_V_2_reg_412  |    1   |
|    tmp_last_V_reg_403   |    1   |
|       tmp_reg_408       |    1   |
+-------------------------+--------+
|          Total          |   589  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_108 |  p2  |   2  |  579 |  1158  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1158  ||  0.603  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   98   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   589  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   589  |   107  |
+-----------+--------+--------+--------+
