
*** Running vivado
    with args -log net_engine_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source net_engine_v1_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source net_engine_v1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 471.090 ; gain = 185.402
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/Project/ip_repo/net_engine/net_engine_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Software/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/utils_1/imports/synth_1/net_engine_v1_0.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/utils_1/imports/synth_1/net_engine_v1_0.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top net_engine_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 13748
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1347.137 ; gain = 439.707
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'out_control_reg_5', assumed default net type 'wire' [D:/Vivado/Project/ip_repo/net_engine/net_engine_1_0/hdl/net_engine_v1_0_S00_AXI.v:169]
INFO: [Synth 8-11241] undeclared symbol 'DEBUG_M_C', assumed default net type 'wire' [D:/Vivado/Project/ip_repo/net_engine/net_engine_1_0/hdl/net_engine_v1_0.v:114]
INFO: [Synth 8-11241] undeclared symbol 'DEBUG_S_C', assumed default net type 'wire' [D:/Vivado/Project/ip_repo/net_engine/net_engine_1_0/hdl/net_engine_v1_0.v:115]
INFO: [Synth 8-11241] undeclared symbol 'SOFT_NRESET_SIGNAL', assumed default net type 'wire' [D:/Vivado/Project/ip_repo/net_engine/net_engine_1_0/hdl/net_engine_v1_0.v:116]
INFO: [Synth 8-6157] synthesizing module 'net_engine_v1_0' [D:/Vivado/Project/ip_repo/net_engine/net_engine_1_0/hdl/net_engine_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'net_engine_v1_0_S00_AXI' [D:/Vivado/Project/ip_repo/net_engine/net_engine_1_0/hdl/net_engine_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'net_engine_v1_0_S00_AXI' (0#1) [D:/Vivado/Project/ip_repo/net_engine/net_engine_1_0/hdl/net_engine_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'net_engine_v1_0_S00_AXIS_1' [D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/sources_1/new/net_engine_v1_0_S00_AXIS_1.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NET_CELL_COUNT bound to: 2 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/sources_1/new/net_engine_v1_0_S00_AXIS_1.v:248]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/sources_1/new/net_engine_v1_0_S00_AXIS_1.v:311]
INFO: [Synth 8-6157] synthesizing module 'maxpooling_cell' [D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/sources_1/new/max_pool_cell.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
ERROR: [Synth 8-91] ambiguous clock in event control [D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/sources_1/new/max_pool_cell.v:60]
ERROR: [Synth 8-6156] failed synthesizing module 'maxpooling_cell' [D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/sources_1/new/max_pool_cell.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'net_engine_v1_0_S00_AXIS_1' [D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/sources_1/new/net_engine_v1_0_S00_AXIS_1.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'net_engine_v1_0' [D:/Vivado/Project/ip_repo/net_engine/net_engine_1_0/hdl/net_engine_v1_0.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1458.973 ; gain = 551.543
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Jul 19 14:47:34 2024...
