digraph {
"main" -> "addi $sp,$sp,-4_1" -> "sw $fp,0($sp)_2" -> "addi $fp,$sp,0_3" -> "addi $sp,$sp,-20_4" -> "pushRegisters_5" -> "li v143,4_6" -> "li v145,0_7" -> "mul v145,v145,v143_8" -> "addi v146,$fp,-28_9" -> "add v142,v146,v145_10" -> "li v148,5_11" -> "sw v148,0(v142)_12" -> "li v151,4_13" -> "li v153,1_14" -> "mul v153,v153,v151_15" -> "addi v154,$fp,-28_16" -> "add v150,v154,v153_17" -> "li v156,6_18" -> "sw v156,0(v150)_19" -> "li v159,4_20" -> "li v161,2_21" -> "mul v161,v161,v159_22" -> "addi v162,$fp,-28_23" -> "add v158,v162,v161_24" -> "li v164,7_25" -> "sw v164,0(v158)_26" -> "li v167,4_27" -> "li v169,3_28" -> "mul v169,v169,v167_29" -> "addi v170,$fp,-28_30" -> "add v166,v170,v169_31" -> "li v172,8_32" -> "sw v172,0(v166)_33" -> "li v175,4_34" -> "li v177,4_35" -> "mul v177,v177,v175_36" -> "addi v178,$fp,-28_37" -> "add v174,v178,v177_38" -> "li v180,9_39" -> "sw v180,0(v174)_40" -> "addi $sp,$sp,-16_41" -> "addi v183,$fp,-28_42" -> "sw v183,0($sp)_43" -> "li v185,7_44" -> "sw v185,4($sp)_45" -> "li v187,0_46" -> "sw v187,8($sp)_47" -> "li v189,4_48" -> "sw v189,12($sp)_49" -> "addi $sp,$sp,-4_50" -> "addi $sp,$sp,-4_51" -> "sw $ra,0($sp)_52" -> "jal iter_bin_search_53" -> "iter_bin_search" -> "addi $sp,$sp,-4_55" -> "sw $fp,0($sp)_56" -> "addi $fp,$sp,0_57" -> "addi $sp,$sp,-4_58" -> "pushRegisters_59" -> "label_2_loop" -> "addi v3,$fp,20_61" -> "lw v2,0(v3)_62" -> "addi v6,$fp,24_63" -> "lw v5,0(v6)_64" -> "xor v0,v2,v5_65" -> "beq v0,$zero,label_3_exitwhile_66" -> "addi v8,$fp,-4_67" -> "addi v13,$fp,20_68" -> "lw v12,0(v13)_69" -> "addi v16,$fp,24_70" -> "lw v15,0(v16)_71" -> "add v10,v12,v15_72" -> "li v18,2_73" -> "div v10,v18_74" -> "mflo v9_75" -> "sw v9,0(v8)_76" -> "addi v22,$fp,16_77" -> "lw v21,0(v22)_78" -> "li v26,4_79" -> "addi v29,$fp,-4_80" -> "lw v28,0(v29)_81" -> "mul v28,v28,v26_82" -> "addi v30,$fp,12_83" -> "lw v30,0(v30)_84" -> "add v25,v30,v28_85" -> "lw v24,0(v25)_86" -> "xor v19,v21,v24_87" -> "sltiu v19,v19,1_88" -> "beq v19,$zero,label_4_else_89" -> "addi v33,$fp,-4_90" -> "lw v32,0(v33)_91" -> "sw v32,8($fp)_92" -> "popRegisters_93" -> "addi $sp,$sp,4_94" -> "lw $fp,0($sp)_95" -> "addi $sp,$sp,4_96" -> "jr $ra_97" -> "jr $ra_98" -> "j label_5_endif_99"
"label_4_else" -> "label_5_endif" -> "addi v37,$fp,16_102" -> "lw v36,0(v37)_103" -> "li v41,4_104" -> "addi v44,$fp,-4_105" -> "lw v43,0(v44)_106" -> "mul v43,v43,v41_107" -> "addi v45,$fp,12_108" -> "lw v45,0(v45)_109" -> "add v40,v45,v43_110" -> "lw v39,0(v40)_111" -> "slt v34,v39,v36_112" -> "beq v34,$zero,label_6_else_113" -> "addi v47,$fp,20_114" -> "addi v51,$fp,-4_115" -> "lw v50,0(v51)_116" -> "li v53,1_117" -> "add v48,v50,v53_118" -> "sw v48,0(v47)_119" -> "j label_7_endif_120"
"label_6_else" -> "addi v55,$fp,24_122" -> "addi v59,$fp,-4_123" -> "lw v58,0(v59)_124" -> "li v61,1_125" -> "sub v56,v58,v61_126" -> "sw v56,0(v55)_127" -> "label_7_endif" -> "j label_2_loop_129"
"label_3_exitwhile" -> "popRegisters_131" -> "addi $sp,$sp,4_132" -> "lw $fp,0($sp)_133" -> "addi $sp,$sp,4_134" -> "jr $ra_135" -> "lw v182,4($sp)_136" -> "lw $ra,0($sp)_137" -> "addi $sp,$sp,24_138" -> "addi $a0,v182,0_139" -> "li $v0,1_140" -> "syscall_141" -> "addi $sp,$sp,-16_142" -> "addi v192,$fp,-28_143" -> "sw v192,0($sp)_144" -> "li v194,7_145" -> "sw v194,4($sp)_146" -> "li v196,0_147" -> "sw v196,8($sp)_148" -> "li v198,4_149" -> "sw v198,12($sp)_150" -> "addi $sp,$sp,-4_151" -> "addi $sp,$sp,-4_152" -> "sw $ra,0($sp)_153" -> "jal rec_bin_search_154" -> "rec_bin_search" -> "addi $sp,$sp,-4_156" -> "sw $fp,0($sp)_157" -> "addi $fp,$sp,0_158" -> "addi $sp,$sp,-4_159" -> "pushRegisters_160" -> "addi v65,$fp,20_161" -> "lw v64,0(v65)_162" -> "addi v68,$fp,24_163" -> "lw v67,0(v68)_164" -> "slt v62,v67,v64_165" -> "beq v62,$zero,label_9_else_166" -> "li v71,0_167" -> "li v73,1_168" -> "sub v69,v71,v73_169" -> "sw v69,8($fp)_170" -> "popRegisters_171" -> "addi $sp,$sp,4_172" -> "lw $fp,0($sp)_173" -> "addi $sp,$sp,4_174" -> "jr $ra_175" -> "jr $ra_176" -> "j label_10_endif_177"
"label_9_else" -> "addi v75,$fp,-8_179" -> "addi v80,$fp,20_180" -> "lw v79,0(v80)_181" -> "addi v83,$fp,24_182" -> "lw v82,0(v83)_183" -> "add v77,v79,v82_184" -> "li v85,2_185" -> "div v77,v85_186" -> "mflo v76_187" -> "sw v76,0(v75)_188" -> "li v90,4_189" -> "addi v93,$fp,-8_190" -> "lw v92,0(v93)_191" -> "mul v92,v92,v90_192" -> "addi v94,$fp,12_193" -> "lw v94,0(v94)_194" -> "add v89,v94,v92_195" -> "lw v88,0(v89)_196" -> "addi v97,$fp,16_197" -> "lw v96,0(v97)_198" -> "xor v86,v88,v96_199" -> "sltiu v86,v86,1_200" -> "beq v86,$zero,label_11_else_201" -> "addi v100,$fp,-8_202" -> "lw v99,0(v100)_203" -> "sw v99,8($fp)_204" -> "popRegisters_205" -> "addi $sp,$sp,4_206" -> "lw $fp,0($sp)_207" -> "addi $sp,$sp,4_208" -> "jr $ra_209" -> "jr $ra_210" -> "j label_12_endif_211"
"label_11_else" -> "label_12_endif" -> "addi v104,$fp,16_214" -> "lw v103,0(v104)_215" -> "li v108,4_216" -> "addi v111,$fp,-8_217" -> "lw v110,0(v111)_218" -> "mul v110,v110,v108_219" -> "addi v112,$fp,12_220" -> "lw v112,0(v112)_221" -> "add v107,v112,v110_222" -> "lw v106,0(v107)_223" -> "slt v101,v106,v103_224" -> "beq v101,$zero,label_13_else_225" -> "addi $sp,$sp,-16_226" -> "addi v114,$fp,12_227" -> "lw v114,0(v114)_228" -> "sw v114,0($sp)_229" -> "addi v117,$fp,16_230" -> "lw v116,0(v117)_231" -> "sw v116,4($sp)_232" -> "addi v121,$fp,-8_233" -> "lw v120,0(v121)_234" -> "li v123,1_235" -> "add v118,v120,v123_236" -> "sw v118,8($sp)_237" -> "addi v126,$fp,24_238" -> "lw v125,0(v126)_239" -> "sw v125,12($sp)_240" -> "addi $sp,$sp,-4_241" -> "addi $sp,$sp,-4_242" -> "sw $ra,0($sp)_243" -> "jal rec_bin_search_244" -> "lw v113,4($sp)_245" -> "lw $ra,0($sp)_246" -> "addi $sp,$sp,24_247" -> "sw v113,8($fp)_248" -> "popRegisters_249" -> "addi $sp,$sp,4_250" -> "lw $fp,0($sp)_251" -> "addi $sp,$sp,4_252" -> "jr $ra_253" -> "jr $ra_254" -> "j label_14_endif_255"
"label_13_else" -> "addi $sp,$sp,-16_257" -> "addi v128,$fp,12_258" -> "lw v128,0(v128)_259" -> "sw v128,0($sp)_260" -> "addi v131,$fp,16_261" -> "lw v130,0(v131)_262" -> "sw v130,4($sp)_263" -> "addi v134,$fp,20_264" -> "lw v133,0(v134)_265" -> "sw v133,8($sp)_266" -> "addi v138,$fp,-8_267" -> "lw v137,0(v138)_268" -> "li v140,1_269" -> "sub v135,v137,v140_270" -> "sw v135,12($sp)_271" -> "addi $sp,$sp,-4_272" -> "addi $sp,$sp,-4_273" -> "sw $ra,0($sp)_274" -> "jal rec_bin_search_275" -> "lw v127,4($sp)_276" -> "lw $ra,0($sp)_277" -> "addi $sp,$sp,24_278" -> "sw v127,8($fp)_279" -> "popRegisters_280" -> "addi $sp,$sp,4_281" -> "lw $fp,0($sp)_282" -> "addi $sp,$sp,4_283" -> "jr $ra_284" -> "jr $ra_285"
"label_14_endif" -> "label_10_endif" -> "popRegisters_288" -> "addi $sp,$sp,4_289" -> "lw $fp,0($sp)_290" -> "addi $sp,$sp,4_291" -> "jr $ra_292" -> "lw v191,4($sp)_293" -> "lw $ra,0($sp)_294" -> "addi $sp,$sp,24_295" -> "addi $a0,v191,0_296" -> "li $v0,1_297" -> "syscall_298" -> "popRegisters_299" -> "addi $sp,$sp,20_300" -> "lw $fp,0($sp)_301" -> "addi $sp,$sp,4_302"
"j label_10_endif_177" -> "label_10_endif"
"beq v101,$zero,label_13_else_225" -> "label_13_else"
"beq v0,$zero,label_3_exitwhile_66" -> "label_3_exitwhile"
"beq v34,$zero,label_6_else_113" -> "label_6_else"
"beq v19,$zero,label_4_else_89" -> "label_4_else"
"beq v86,$zero,label_11_else_201" -> "label_11_else"
"jal rec_bin_search_275" -> "rec_bin_search"
"j label_5_endif_99" -> "label_5_endif"
"j label_2_loop_129" -> "label_2_loop"
"jal rec_bin_search_244" -> "rec_bin_search"
"j label_12_endif_211" -> "label_12_endif"
"j label_14_endif_255" -> "label_14_endif"
"j label_7_endif_120" -> "label_7_endif"
"beq v62,$zero,label_9_else_166" -> "label_9_else"
}
