# Out log file
# Created: Thu Sep 29 10:29:26 2022

Created design: RS_DSP_MULT_REGIN
Adding VERILOG_2001 /home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v 
Adding VERILOG_2001 /home/users/amajid/Cases/registered_input_mult/./rtl/RS_DSP2_MULT_REGIN.v 
Adding constraint file /home/users/amajid/Cases/registered_input_mult/./constrain/rs_dsp2_mult_regin.sdc
##################################################Analysis for design: RS_DSP_MULT_REGIN##################################################Analyze command: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/analyze -f /home/users/amajid/Cases/registered_input_mult/RS_DSP_MULT_REGIN/RS_DSP_MULT_REGIN_analyzer.cmdCommand: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/analyze -f /home/users/amajid/Cases/registered_input_mult/RS_DSP_MULT_REGIN/RS_DSP_MULT_REGIN_analyzer.cmdPath: /home/users/amajid/Cases/registered_input_multChanged path to: /home/users/amajid/Cases/registered_input_mult/RS_DSP_MULT_REGINChanged path to: /home/users/amajid/Cases/registered_input_mult-- Analyzing Verilog file '/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v' (VERI-1482)
-- Analyzing Verilog file '/home/users/amajid/Cases/registered_input_mult/./rtl/RS_DSP2_MULT_REGIN.v' (VERI-1482)
/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v(25): INFO: compiling module 'registered_input_mult' (VERI-1018)
/home/users/amajid/Cases/registered_input_mult/./rtl/RS_DSP2_MULT_REGIN.v(2): INFO: compiling module 'RS_DSP2_MULT_REGIN' (VERI-1018)
Design RS_DSP_MULT_REGIN is analyzed!##################################################Synthesis for design: RS_DSP_MULT_REGIN##################################################RS SynthesisKeep name: clk
Synthesis command: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/yosys -s RS_DSP_MULT_REGIN.ys -l RS_DSP_MULT_REGIN_synth.logCommand: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/yosys -s RS_DSP_MULT_REGIN.ys -l RS_DSP_MULT_REGIN_synth.logPath: /home/users/amajid/Cases/registered_input_multChanged path to: /home/users/amajid/Cases/registered_input_mult/RS_DSP_MULT_REGINChanged path to: /home/users/amajid/Cases/registered_input_mult
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 18ac9db6a, gcc 9.3.1 -fPIC -Os)


-- Executing script file `RS_DSP_MULT_REGIN.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

3. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

4. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v'

5. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/home/users/amajid/Cases/registered_input_mult/./rtl/RS_DSP2_MULT_REGIN.v'

6. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
Adding Verilog module 'registered_input_mult' to elaboration queue.
Running hier_tree::Elaborate().
VERIFIC-INFO [VERI-1018] /home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v:25: compiling module 'registered_input_mult'
VERIFIC-INFO [VERI-1018] /home/users/amajid/Cases/registered_input_mult/./rtl/RS_DSP2_MULT_REGIN.v:2: compiling module 'RS_DSP2_MULT_REGIN'
Importing module registered_input_mult.
Importing blackbox module RS_DSP2_MULT_REGIN.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \registered_input_mult

7.2. Analyzing design hierarchy..
Top module:  \registered_input_mult
Removed 0 unused modules.

8. Executing synth_rs pass: v0.4.79

8.1. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

8.2. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

8.3. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Replacing existing blackbox module `\RS_DSP2_MULT_REGIN' at /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v:227.1-272.10.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

8.4. Executing HIERARCHY pass (managing design hierarchy).

8.4.1. Analyzing design hierarchy..
Top module:  \registered_input_mult

8.4.2. Analyzing design hierarchy..
Top module:  \registered_input_mult
Removed 0 unused modules.

8.5. Executing PROC pass (convert processes to netlists).

8.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

8.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

8.5.4. Executing PROC_INIT pass (extract init attributes).

8.5.5. Executing PROC_ARST pass (detect async resets in processes).

8.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

8.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

8.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

8.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

8.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.

8.6. Executing DEMUXMAP pass.

8.7. Executing FLATTEN pass (flatten design).

8.8. Executing DEMUXMAP pass.

8.9. Executing TRIBUF pass.

8.10. Executing DEMINOUT pass (demote inout ports to input or output).

8.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.

8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..
Removed 0 unused cells and 97 unused wires.
<suppressed ~4 debug messages>

8.13. Executing CHECK pass (checking for obvious problems).
Checking module registered_input_mult...
Found and reported 0 problems.

8.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.

8.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.16. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \registered_input_mult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

8.17. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \registered_input_mult.
Performed a total of 0 changes.

8.18. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.19. Executing OPT_SHARE pass.

8.20. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $verific$z_out_reg$/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v:65$111 ($aldff) from module registered_input_mult.
Removing never-active async load on $verific$reg_B_reg$/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v:52$20 ($aldff) from module registered_input_mult.
Removing never-active async load on $verific$reg_A_reg$/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v:52$19 ($aldff) from module registered_input_mult.

8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..

8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.
MAX OPT ITERATION = 1

8.23. Executing FSM pass (extract and optimize FSM).

8.23.1. Executing FSM_DETECT pass (finding FSMs in design).

8.23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..

8.23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.

8.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \registered_input_mult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

8.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \registered_input_mult.
Performed a total of 0 changes.

8.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.29. Executing OPT_SHARE pass.

8.30. Executing OPT_DFF pass (perform DFF optimizations).

8.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..

8.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.
MAX OPT ITERATION = 1

8.33. Executing WREDUCE pass (reducing word size of cells).

8.34. Executing PEEPOPT pass (run peephole optimizers).

8.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..

8.36. Executing DEMUXMAP pass.

8.37. Printing statistics.

=== registered_input_mult ===

   Number of wires:                 11
   Number of wire bits:            230
   Number of public wires:           8
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                            3
     $mux                            3
     RS_DSP2_MULT_REGIN              1

8.38. Executing WREDUCE pass (reducing word size of cells).

8.39. Executing RS_DSP_MACC pass.

8.40. Executing TECHMAP pass (map to technology primitives).

8.40.1. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.40.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.41. Printing statistics.

=== registered_input_mult ===

   Number of wires:                 11
   Number of wire bits:            230
   Number of public wires:           8
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                            3
     $mux                            3
     RS_DSP2_MULT_REGIN              1

8.42. Executing TECHMAP pass (map to technology primitives).

8.42.1. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.43. Printing statistics.

=== registered_input_mult ===

   Number of wires:                 11
   Number of wire bits:            230
   Number of public wires:           8
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                            3
     $mux                            3
     RS_DSP2_MULT_REGIN              1

8.44. Executing TECHMAP pass (map to technology primitives).

8.44.1. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.45. Executing TECHMAP pass (map to technology primitives).

8.45.1. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.45.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.46. Executing TECHMAP pass (map to technology primitives).

8.46.1. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

8.46.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.47. Executing RS_DSP_SIMD pass.

8.48. Executing TECHMAP pass (map to technology primitives).

8.48.1. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

8.48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

8.49. Executing RS_DSP_IO_REGS pass.

8.50. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module registered_input_mult:
  created 0 $alu and 0 $macc cells.

8.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.

8.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \registered_input_mult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

8.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \registered_input_mult.
Performed a total of 0 changes.

8.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.56. Executing OPT_SHARE pass.

8.57. Executing OPT_DFF pass (perform DFF optimizations).

8.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..

8.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.
MAX OPT ITERATION = 1

8.60. Printing statistics.

=== registered_input_mult ===

   Number of wires:                 11
   Number of wire bits:            230
   Number of public wires:           8
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                            3
     $mux                            3
     RS_DSP2_MULT_REGIN              1

8.61. Executing MEMORY pass.

8.61.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.61.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.61.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

8.61.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.61.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

8.61.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..

8.61.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.61.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.61.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..

8.61.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.62. Printing statistics.

=== registered_input_mult ===

   Number of wires:                 11
   Number of wire bits:            230
   Number of public wires:           8
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                            3
     $mux                            3
     RS_DSP2_MULT_REGIN              1

8.63. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~3 debug messages>

8.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..

8.65. Executing RS_BRAM_ASYMMETRIC pass.
<suppressed ~2 debug messages>

8.66. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

8.67. Executing Rs_BRAM_Split pass.

8.68. Executing TECHMAP pass (map to technology primitives).

8.68.1. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/brams_map.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP_ASYMMETRIC'.
Note: Assuming pure combinatorial block at /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:940.2-945.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

8.68.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

8.69. Executing TECHMAP pass (map to technology primitives).

8.69.1. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/brams_final_map.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/brams_final_map.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

8.69.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.70. Executing PMUXTREE pass.

8.71. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~3 debug messages>

8.72. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8.73. Printing statistics.

=== registered_input_mult ===

   Number of wires:                 11
   Number of wire bits:            230
   Number of public wires:           8
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                            3
     $mux                            3
     RS_DSP2_MULT_REGIN              1

8.74. Executing TECHMAP pass (map to technology primitives).

8.74.1. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.74.2. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

8.74.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~77 debug messages>

8.75. Printing statistics.

=== registered_input_mult ===

   Number of wires:                 11
   Number of wire bits:            230
   Number of public wires:           8
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                153
     $_DFF_P_                       76
     $_MUX_                         76
     RS_DSP2_MULT_REGIN              1

8.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.

8.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \registered_input_mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \registered_input_mult.
Performed a total of 0 changes.

8.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.81. Executing OPT_SHARE pass.

8.82. Executing OPT_DFF pass (perform DFF optimizations).

8.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..

8.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.
MAX OPT ITERATION = 1

8.85. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.

8.86. Executing TECHMAP pass (map to technology primitives).

8.86.1. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

8.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.

8.88. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.89. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \registered_input_mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.90. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \registered_input_mult.
Performed a total of 0 changes.

8.91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.92. Executing OPT_DFF pass (perform DFF optimizations).

8.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..

8.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.
MAX OPT ITERATION = 1

8.95. Executing ABC pass (technology mapping using ABC).

8.95.1. Summary of detected clock domains:
  153 cells in clk=\clk, en={ }, arst={ }, srst={ }

8.95.2. Extracting gate netlist of module `\registered_input_mult' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 152 gates and 230 wires to a netlist network with 77 inputs and 76 outputs.

8.95.2.1. Executing ABC.

8.96. Executing ABC pass (technology mapping using ABC).

8.96.1. Summary of detected clock domains:
  153 cells in clk=\clk, en={ }, arst={ }, srst={ }

8.96.2. Extracting gate netlist of module `\registered_input_mult' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 152 gates and 229 wires to a netlist network with 77 inputs and 76 outputs.

8.96.2.1. Executing ABC.

8.97. Executing ABC pass (technology mapping using ABC).

8.97.1. Summary of detected clock domains:
  153 cells in clk=\clk, en={ }, arst={ }, srst={ }

8.97.2. Extracting gate netlist of module `\registered_input_mult' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 152 gates and 229 wires to a netlist network with 77 inputs and 76 outputs.

8.97.2.1. Executing ABC.

8.98. Executing ABC pass (technology mapping using ABC).

8.98.1. Summary of detected clock domains:
  153 cells in clk=\clk, en={ }, arst={ }, srst={ }

8.98.2. Extracting gate netlist of module `\registered_input_mult' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 152 gates and 229 wires to a netlist network with 77 inputs and 76 outputs.

8.98.2.1. Executing ABC.

8.99. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

8.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.

8.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \registered_input_mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \registered_input_mult.
Performed a total of 0 changes.

8.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.105. Executing OPT_SHARE pass.

8.106. Executing OPT_DFF pass (perform DFF optimizations).

8.107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..
Removed 0 unused cells and 1147 unused wires.
<suppressed ~1 debug messages>

8.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.
MAX OPT ITERATION = 1

8.109. Executing BMUXMAP pass.

8.110. Executing DEMUXMAP pass.

8.111. Executing ABC pass (technology mapping using ABC).

8.111.1. Extracting gate netlist of module `\registered_input_mult' to `<abc-temp-dir>/input.blif'..
Extracted 76 gates and 153 wires to a netlist network with 77 inputs and 76 outputs.

8.111.1.1. Executing ABC.
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.10 sec. at Pass 1]{initMapFlow}
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 2]{map}
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.10 sec. at Pass 3]{postMap}
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.11 sec. at Pass 4]{map}
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.10 sec. at Pass 5]{postMap}
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.00 sec. at Pass 6]{pushMap}
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.00 sec. at Pass 7]{finalMap}

8.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.

8.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.114. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \registered_input_mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.115. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \registered_input_mult.
Performed a total of 0 changes.

8.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.117. Executing OPT_SHARE pass.

8.118. Executing OPT_DFF pass (perform DFF optimizations).

8.119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..
Removed 0 unused cells and 153 unused wires.
<suppressed ~1 debug messages>

8.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.
MAX OPT ITERATION = 1

8.121. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

8.122. Printing statistics.

=== registered_input_mult ===

   Number of wires:                 84
   Number of wire bits:            230
   Number of public wires:           8
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                153
     $_DFF_P_                       76
     $lut                           76
     RS_DSP2_MULT_REGIN              1

8.123. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

8.124. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

8.125. Printing statistics.

=== registered_input_mult ===

   Number of wires:                 84
   Number of wire bits:            230
   Number of public wires:           8
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                153
     $_DFF_P_                       76
     $lut                           76
     RS_DSP2_MULT_REGIN              1

8.126. Executing TECHMAP pass (map to technology primitives).

8.126.1. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.126.2. Executing Verilog-2005 frontend: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

8.126.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~288 debug messages>

8.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.
<suppressed ~76 debug messages>

8.128. Executing SIMPLEMAP pass (map simple cells to gate primitives).

8.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.

8.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
<suppressed ~225 debug messages>
Removed a total of 75 cells.

8.131. Executing OPT_DFF pass (perform DFF optimizations).

8.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..
Removed 0 unused cells and 379 unused wires.
<suppressed ~1 debug messages>

8.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.

8.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.135. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \registered_input_mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.136. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \registered_input_mult.
Performed a total of 0 changes.

8.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.138. Executing OPT_SHARE pass.

8.139. Executing OPT_DFF pass (perform DFF optimizations).

8.140. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..

8.141. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.
MAX OPT ITERATION = 1

8.142. Executing ABC pass (technology mapping using ABC).

8.142.1. Extracting gate netlist of module `\registered_input_mult' to `<abc-temp-dir>/input.blif'..
Extracted 77 gates and 155 wires to a netlist network with 77 inputs and 76 outputs.

8.142.1.1. Executing ABC.
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 1]{initMapFlow}
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 2]{map}
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 3]{postMap}
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.10 sec. at Pass 4]{map}
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.10 sec. at Pass 5]{postMap}
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.00 sec. at Pass 6]{pushMap}
DE:   #PIs =  77  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.00 sec. at Pass 7]{finalMap}

8.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.

8.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \registered_input_mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \registered_input_mult.
Performed a total of 0 changes.

8.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\registered_input_mult'.
Removed a total of 0 cells.

8.148. Executing OPT_SHARE pass.

8.149. Executing OPT_DFF pass (perform DFF optimizations).

8.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..
Removed 0 unused cells and 154 unused wires.
<suppressed ~1 debug messages>

8.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module registered_input_mult.
MAX OPT ITERATION = 1

8.152. Executing HIERARCHY pass (managing design hierarchy).

8.152.1. Analyzing design hierarchy..
Top module:  \registered_input_mult

8.152.2. Analyzing design hierarchy..
Top module:  \registered_input_mult
Removed 0 unused modules.

8.153. Printing statistics.

=== registered_input_mult ===

   Number of wires:                 84
   Number of wire bits:            230
   Number of public wires:           8
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                153
     $lut                           76
     RS_DSP2_MULT_REGIN              1
     dffsre                         76

8.154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registered_input_mult..

9. Executing BLIF backend.

10. Executing Verilog backend.
Dumping module `\registered_input_mult'.

11. Executing EDIF backend.

End of script. Logfile hash: 0d815a1c6d, CPU: user 1.37s system 0.07s, MEM: 21.59 MB peak
Yosys 0.18+10 (git sha1 18ac9db6a, gcc 9.3.1 -fPIC -Os)
Time spent: 86% 6x abc (8 sec), 4% 17x read_verilog (0 sec), ...
Design RS_DSP_MULT_REGIN is synthesized!##################################################Packing for design: RS_DSP_MULT_REGIN##################################################Constraint: create_clock -period 6.8 clk 
Constraint: set_input_delay 1 -clock clk [get_ports {*}] 
Constraint: set_output_delay 1 -clock clk [get_ports {*}] 
Constraint: set_pin_loc clk Bank_H_1_1 
Constraint: set_pin_loc a[0] Bank_H_1_2 
Constraint: set_pin_loc a[1] Bank_H_1_3 
Constraint: set_pin_loc a[2] Bank_H_1_4 
Constraint: set_pin_loc a[3] Bank_H_1_5 
Constraint: set_pin_loc a[4] Bank_H_1_6 
Constraint: set_pin_loc a[5] Bank_H_1_7 
Constraint: set_pin_loc a[6] Bank_H_1_8 
Constraint: set_pin_loc a[7] Bank_H_1_9 
Constraint: set_pin_loc a[8] Bank_H_1_10 
Constraint: set_pin_loc a[9] Bank_H_1_11 
Constraint: set_pin_loc a[10] Bank_H_1_12 
Constraint: set_pin_loc a[11] Bank_H_1_13 
Constraint: set_pin_loc a[12] Bank_H_1_14 
Constraint: set_pin_loc a[13] Bank_H_1_15 
Constraint: set_pin_loc a[14] Bank_H_1_16 
Constraint: set_pin_loc a[15] Bank_H_1_17 
Constraint: set_pin_loc a[16] Bank_H_1_18 
Constraint: set_pin_loc a[17] Bank_H_1_19 
Constraint: set_pin_loc a[18] Bank_H_1_20 
Constraint: set_pin_loc a[19] Bank_H_2_1 
Constraint: set_pin_loc b[0] Bank_H_2_2 
Constraint: set_pin_loc b[1]Bank_H_2_3 
Constraint: set_pin_loc b[2]Bank_H_2_4 
Constraint: set_pin_loc b[3]Bank_H_2_5 
Constraint: set_pin_loc b[4]Bank_H_2_6 
Constraint: set_pin_loc b[5]Bank_H_2_7 
Constraint: set_pin_loc b[6]Bank_H_2_8 
Constraint: set_pin_loc b[7]Bank_H_2_9 
Constraint: set_pin_loc b[8]Bank_H_2_10 
Constraint: set_pin_loc b[9]Bank_H_2_11 
Constraint: set_pin_loc b[10] Bank_H_2_12 
Constraint: set_pin_loc b[11] Bank_H_2_13 
Constraint: set_pin_loc b[12] Bank_H_2_14 
Constraint: set_pin_loc b[13] Bank_H_2_15 
Constraint: set_pin_loc b[14] Bank_H_2_16 
Constraint: set_pin_loc b[15] Bank_H_2_17 
Constraint: set_pin_loc b[16] Bank_H_2_18 
Constraint: set_pin_loc b[17] Bank_H_2_19 
Constraint: set_pin_loc feedback_in[0] Bank_H_2_20 
Constraint: set_pin_loc feedback_in[1] Bank_H_3_1 
Constraint: set_pin_loc feedback_in[2] Bank_H_3_2 
Constraint: set_pin_loc z_out Bank_H_3_3 
Command: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/vpr /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/gemini_vpr.xmle RS_DSP_MULT_REGIN_post_synth.blif --sdc_file RS_DSP_MULT_REGIN_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report RS_DSP_MULT_REGIN_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --packPath: /home/users/amajid/Cases/registered_input_multChanged path to: /home/users/amajid/Cases/registered_input_mult/RS_DSP_MULT_REGINChanged path to: /home/users/amajid/Cases/registered_input_multVPR FPGA Placement and Routing.
Version: 0.0.0+655b34d3
Revision: 655b34d3
Compiled: 2022-09-28T04:44:00
Compiler: GNU 9.3.1 on Linux-5.15.0-1020-azure x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/vpr /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/gemini_vpr.xmle RS_DSP_MULT_REGIN_post_synth.blif --sdc_file RS_DSP_MULT_REGIN_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report RS_DSP_MULT_REGIN_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --pack


Architecture file: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/gemini_vpr.xmle
Circuit name: RS_DSP_MULT_REGIN_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.07 seconds (max_rss 9.1 MiB, delta_rss +0.0 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.30 seconds (max_rss 13.9 MiB, delta_rss +4.8 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 14.5 MiB, delta_rss +0.6 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 233
    .input            :      40
    .output           :      38
    0-LUT             :       2
    6-LUT             :      76
    RS_DSP2_MULT_REGIN:       1
    dffsre            :      76
  Nets  : 232
    Avg Fanout:     2.7
    Max Fanout:   230.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 852
  Timing Graph Edges: 1231
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 77 pins (9.0%), 77 blocks (33.0%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'z_out[0]'
Warning 142: set_input_delay command matched but was not applied to primary output 'z_out[1]'
Warning 143: set_input_delay command matched but was not applied to primary output 'z_out[2]'
Warning 144: set_input_delay command matched but was not applied to primary output 'z_out[3]'
Warning 145: set_input_delay command matched but was not applied to primary output 'z_out[4]'
Warning 146: set_input_delay command matched but was not applied to primary output 'z_out[5]'
Warning 147: set_input_delay command matched but was not applied to primary output 'z_out[6]'
Warning 148: set_input_delay command matched but was not applied to primary output 'z_out[7]'
Warning 149: set_input_delay command matched but was not applied to primary output 'z_out[8]'
Warning 150: set_input_delay command matched but was not applied to primary output 'z_out[9]'
Warning 151: set_input_delay command matched but was not applied to primary output 'z_out[10]'
Warning 152: set_input_delay command matched but was not applied to primary output 'z_out[11]'
Warning 153: set_input_delay command matched but was not applied to primary output 'z_out[12]'
Warning 154: set_input_delay command matched but was not applied to primary output 'z_out[13]'
Warning 155: set_input_delay command matched but was not applied to primary output 'z_out[14]'
Warning 156: set_input_delay command matched but was not applied to primary output 'z_out[15]'
Warning 157: set_input_delay command matched but was not applied to primary output 'z_out[16]'
Warning 158: set_input_delay command matched but was not applied to primary output 'z_out[17]'
Warning 159: set_input_delay command matched but was not applied to primary output 'z_out[18]'
Warning 160: set_input_delay command matched but was not applied to primary output 'z_out[19]'
Warning 161: set_input_delay command matched but was not applied to primary output 'z_out[20]'
Warning 162: set_input_delay command matched but was not applied to primary output 'z_out[21]'
Warning 163: set_input_delay command matched but was not applied to primary output 'z_out[22]'
Warning 164: set_input_delay command matched but was not applied to primary output 'z_out[23]'
Warning 165: set_input_delay command matched but was not applied to primary output 'z_out[24]'
Warning 166: set_input_delay command matched but was not applied to primary output 'z_out[25]'
Warning 167: set_input_delay command matched but was not applied to primary output 'z_out[26]'
Warning 168: set_input_delay command matched but was not applied to primary output 'z_out[27]'
Warning 169: set_input_delay command matched but was not applied to primary output 'z_out[28]'
Warning 170: set_input_delay command matched but was not applied to primary output 'z_out[29]'
Warning 171: set_input_delay command matched but was not applied to primary output 'z_out[30]'
Warning 172: set_input_delay command matched but was not applied to primary output 'z_out[31]'
Warning 173: set_input_delay command matched but was not applied to primary output 'z_out[32]'
Warning 174: set_input_delay command matched but was not applied to primary output 'z_out[33]'
Warning 175: set_input_delay command matched but was not applied to primary output 'z_out[34]'
Warning 176: set_input_delay command matched but was not applied to primary output 'z_out[35]'
Warning 177: set_input_delay command matched but was not applied to primary output 'z_out[36]'
Warning 178: set_input_delay command matched but was not applied to primary output 'z_out[37]'
Warning 179: set_output_delay command matched but was not applied to primary input 'clk'
Warning 180: set_output_delay command matched but was not applied to primary input 'reset'
Warning 181: set_output_delay command matched but was not applied to primary input 'b[0]'
Warning 182: set_output_delay command matched but was not applied to primary input 'b[1]'
Warning 183: set_output_delay command matched but was not applied to primary input 'b[2]'
Warning 184: set_output_delay command matched but was not applied to primary input 'b[3]'
Warning 185: set_output_delay command matched but was not applied to primary input 'b[4]'
Warning 186: set_output_delay command matched but was not applied to primary input 'b[5]'
Warning 187: set_output_delay command matched but was not applied to primary input 'b[6]'
Warning 188: set_output_delay command matched but was not applied to primary input 'b[7]'
Warning 189: set_output_delay command matched but was not applied to primary input 'b[8]'
Warning 190: set_output_delay command matched but was not applied to primary input 'b[9]'
Warning 191: set_output_delay command matched but was not applied to primary input 'b[10]'
Warning 192: set_output_delay command matched but was not applied to primary input 'b[11]'
Warning 193: set_output_delay command matched but was not applied to primary input 'b[12]'
Warning 194: set_output_delay command matched but was not applied to primary input 'b[13]'
Warning 195: set_output_delay command matched but was not applied to primary input 'b[14]'
Warning 196: set_output_delay command matched but was not applied to primary input 'b[15]'
Warning 197: set_output_delay command matched but was not applied to primary input 'b[16]'
Warning 198: set_output_delay command matched but was not applied to primary input 'b[17]'
Warning 199: set_output_delay command matched but was not applied to primary input 'a[0]'
Warning 200: set_output_delay command matched but was not applied to primary input 'a[1]'
Warning 201: set_output_delay command matched but was not applied to primary input 'a[2]'
Warning 202: set_output_delay command matched but was not applied to primary input 'a[3]'
Warning 203: set_output_delay command matched but was not applied to primary input 'a[4]'
Warning 204: set_output_delay command matched but was not applied to primary input 'a[5]'
Warning 205: set_output_delay command matched but was not applied to primary input 'a[6]'
Warning 206: set_output_delay command matched but was not applied to primary input 'a[7]'
Warning 207: set_output_delay command matched but was not applied to primary input 'a[8]'
Warning 208: set_output_delay command matched but was not applied to primary input 'a[9]'
Warning 209: set_output_delay command matched but was not applied to primary input 'a[10]'
Warning 210: set_output_delay command matched but was not applied to primary input 'a[11]'
Warning 211: set_output_delay command matched but was not applied to primary input 'a[12]'
Warning 212: set_output_delay command matched but was not applied to primary input 'a[13]'
Warning 213: set_output_delay command matched but was not applied to primary input 'a[14]'
Warning 214: set_output_delay command matched but was not applied to primary input 'a[15]'
Warning 215: set_output_delay command matched but was not applied to primary input 'a[16]'
Warning 216: set_output_delay command matched but was not applied to primary input 'a[17]'
Warning 217: set_output_delay command matched but was not applied to primary input 'a[18]'
Warning 218: set_output_delay command matched but was not applied to primary input 'a[19]'

Applied 3 SDC commands from 'RS_DSP_MULT_REGIN_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 14.9 MiB, delta_rss +0.1 MiB)
Timing analysis: ON
Circuit netlist file: RS_DSP_MULT_REGIN_post_synth.net
Circuit placement file: RS_DSP_MULT_REGIN_post_synth.place
Circuit routing file: RS_DSP_MULT_REGIN_post_synth.route
Circuit SDC file: RS_DSP_MULT_REGIN_openfpga.sdc

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Warning 219: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 220: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 221: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 222: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Begin packing 'RS_DSP_MULT_REGIN_post_synth.blif'.

After removing unused inputs...
	total blocks: 233, total nets: 232, total inputs: 40, total outputs: 38
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/soft_adder[0]/adder[0]/adder_carry[0].cin[0]


There is one chain in this architecture called "shiftchain" with the following starting points:
	clb[0]/fle[0]/shift_reg[0]/ff[0]/DFF[0].D[0]

Finish prepacking.
Using inter-cluster delay: 1.5188e-09
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 223: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 224: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 225: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 226: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Not enough resources expand FPGA size to (80 x 68)
Complex block 0: 'z_w[0]' (dsp) .
Complex block 1: 'z_out[0]' (clb) ........................................
Complex block 2: 'z_out[1]' (clb) ........................................
Complex block 3: 'z_out[2]' (clb) ........................................
Complex block 4: 'z_out[3]' (clb) .................................
Complex block 5: 'out:z_out[0]' (io) .
Complex block 6: 'out:z_out[1]' (io) .
Complex block 7: 'out:z_out[2]' (io) .
Complex block 8: 'out:z_out[3]' (io) .
Complex block 9: 'out:z_out[4]' (io) .
Complex block 10: 'out:z_out[5]' (io) .
Complex block 11: 'out:z_out[6]' (io) .
Complex block 12: 'out:z_out[7]' (io) .
Complex block 13: 'out:z_out[8]' (io) .
Complex block 14: 'out:z_out[9]' (io) .
Complex block 15: 'out:z_out[10]' (io) .
Complex block 16: 'out:z_out[11]' (io) .
Complex block 17: 'out:z_out[12]' (io) .
Complex block 18: 'out:z_out[13]' (io) .
Complex block 19: 'out:z_out[14]' (io) .
Complex block 20: 'out:z_out[15]' (io) .
Complex block 21: 'out:z_out[16]' (io) .
Complex block 22: 'out:z_out[17]' (io) .
Complex block 23: 'out:z_out[18]' (io) .
Complex block 24: 'out:z_out[19]' (io) .
Complex block 25: 'out:z_out[20]' (io) .
Complex block 26: 'out:z_out[21]' (io) .
Complex block 27: 'out:z_out[22]' (io) .
Complex block 28: 'out:z_out[23]' (io) .
Complex block 29: 'out:z_out[24]' (io) .
Complex block 30: 'out:z_out[25]' (io) .
Complex block 31: 'out:z_out[26]' (io) .
Complex block 32: 'out:z_out[27]' (io) .
Complex block 33: 'out:z_out[28]' (io) .
Complex block 34: 'out:z_out[29]' (io) .
Complex block 35: 'out:z_out[30]' (io) .
Complex block 36: 'out:z_out[31]' (io) .
Complex block 37: 'out:z_out[32]' (io) .
Complex block 38: 'out:z_out[33]' (io) .
Complex block 39: 'out:z_out[34]' (io) .
Complex block 40: 'out:z_out[35]' (io) .
Complex block 41: 'out:z_out[36]' (io) .
Complex block 42: 'out:z_out[37]' (io) .
Complex block 43: '$true' (clb) .
Complex block 44: 'clk' (io) .
Complex block 45: 'reset' (io) .
Complex block 46: 'b[0]' (io) .
Complex block 47: 'b[1]' (io) .
Complex block 48: 'b[2]' (io) .
Complex block 49: 'b[3]' (io) .
Complex block 50: 'b[4]' (io) .
Complex block 51: 'b[5]' (io) .
Complex block 52: 'b[6]' (io) .
Complex block 53: 'b[7]' (io) .
Complex block 54: 'b[8]' (io) .
Complex block 55: 'b[9]' (io) .
Complex block 56: 'b[10]' (io) .
Complex block 57: 'b[11]' (io) .
Complex block 58: 'b[12]' (io) .
Complex block 59: 'b[13]' (io) .
Complex block 60: 'b[14]' (io) .
Complex block 61: 'b[15]' (io) .
Complex block 62: 'b[16]' (io) .
Complex block 63: 'b[17]' (io) .
Complex block 64: 'a[0]' (io) .
Complex block 65: 'a[1]' (io) .
Complex block 66: 'a[2]' (io) .
Complex block 67: 'a[3]' (io) .
Complex block 68: 'a[4]' (io) .
Complex block 69: 'a[5]' (io) .
Complex block 70: 'a[6]' (io) .
Complex block 71: 'a[7]' (io) .
Complex block 72: 'a[8]' (io) .
Complex block 73: 'a[9]' (io) .
Complex block 74: 'a[10]' (io) .
Complex block 75: 'a[11]' (io) .
Complex block 76: 'a[12]' (io) .
Complex block 77: 'a[13]' (io) .
Complex block 78: 'a[14]' (io) .
Complex block 79: 'a[15]' (io) .
Complex block 80: 'a[16]' (io) .
Complex block 81: 'a[17]' (io) .
Complex block 82: 'a[18]' (io) .
Complex block 83: 'a[19]' (io) .

Pb types usage...
  io_input     : 40
  outpad       : 38
  dsp          : 1
  lut5inter    : 40
  ble5         : 78
  fle          : 40
  clb          : 5
  lut5         : 78
  io_output    : 38
  RS_DSP2_MULT_REGIN : 1
  io           : 78
  flut5        : 78
  lut          : 78
  ff           : 76
  inpad        : 40
  DFFSRE       : 76


Logic Element (fle) detailed count:
  Total number of Logic Elements used : 40
  LEs used for logic and registers    : 0
  LEs used for logic only             : 40
  LEs used for registers only         : 0

	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 78, average # input + clock pins used: 0.487179, average # output pins used: 0.512821
	clb: # blocks: 5, average # input + clock pins used: 19.2, average # output pins used: 15.6
	dsp: # blocks: 1, average # input + clock pins used: 50, average # output pins used: 38
	bram: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
Absorbed logical nets 76 out of 232 nets, 156 nets not absorbed.
Warning 227: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 228: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 229: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 230: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68 (78x66)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.00 Type: clb
	Block Utilization: 0.00 Type: dsp


Netlist conversion complete.

# Packing took 0.41 seconds (max_rss 17.4 MiB, delta_rss +2.5 MiB)
# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'RS_DSP_MULT_REGIN_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load Packing took 0.06 seconds (max_rss 33.5 MiB, delta_rss +16.1 MiB)
Warning 231: Netlist contains 0 global net to non-global architecture pin connections
Warning 232: Logic block #43 ($true) has only 1 output pin '$true.O[19]'. It may be a constant generator.

Netlist num_nets: 156
Netlist num_blocks: 84
Netlist EMPTY blocks: 0.
Netlist io blocks: 78.
Netlist clb blocks: 5.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 40
Netlist output pins: 38

# Create Device
## Build Device Grid
Warning 233: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 234: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 235: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 236: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		78	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		5	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 33.6 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 237: Sized nonsensical R=0 transistor to minimum width
Warning 238: Sized nonsensical R=0 transistor to minimum width
Warning 239: Sized nonsensical R=0 transistor to minimum width
Warning 240: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 19.66 seconds (max_rss 795.6 MiB, delta_rss +762.0 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 19.85 seconds (max_rss 798.4 MiB, delta_rss +764.8 MiB)


Timing analysis took 0.000880221 seconds (0.000790077 STA, 9.0144e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 21.20 seconds (max_rss 798.4 MiB)
Design RS_DSP_MULT_REGIN is packed!##################################################Placement for design: RS_DSP_MULT_REGIN##################################################Command: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/pin_c --csv /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/Gemini_Pin_Table.csv --pcf RS_DSP_MULT_REGIN_openfpga.pcf --blif RS_DSP_MULT_REGIN_post_synth.blif --output RS_DSP_MULT_REGIN_pin_loc.place --assign_unconstrained_pins in_define_orderPath: /home/users/amajid/Cases/registered_input_multChanged path to: /home/users/amajid/Cases/registered_input_mult/RS_DSP_MULT_REGINChanged path to: /home/users/amajid/Cases/registered_input_multCommand: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/vpr /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/gemini_vpr.xmle RS_DSP_MULT_REGIN_post_synth.blif --sdc_file RS_DSP_MULT_REGIN_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report RS_DSP_MULT_REGIN_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --place --fix_pins RS_DSP_MULT_REGIN_pin_loc.placePath: /home/users/amajid/Cases/registered_input_multChanged path to: /home/users/amajid/Cases/registered_input_mult/RS_DSP_MULT_REGINChanged path to: /home/users/amajid/Cases/registered_input_multVPR FPGA Placement and Routing.
Version: 0.0.0+655b34d3
Revision: 655b34d3
Compiled: 2022-09-28T04:44:00
Compiler: GNU 9.3.1 on Linux-5.15.0-1020-azure x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/vpr /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/gemini_vpr.xmle RS_DSP_MULT_REGIN_post_synth.blif --sdc_file RS_DSP_MULT_REGIN_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report RS_DSP_MULT_REGIN_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --place --fix_pins RS_DSP_MULT_REGIN_pin_loc.place


Architecture file: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/gemini_vpr.xmle
Circuit name: RS_DSP_MULT_REGIN_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.07 seconds (max_rss 9.1 MiB, delta_rss +0.0 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.30 seconds (max_rss 13.9 MiB, delta_rss +4.8 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 14.5 MiB, delta_rss +0.6 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 233
    .input            :      40
    .output           :      38
    0-LUT             :       2
    6-LUT             :      76
    RS_DSP2_MULT_REGIN:       1
    dffsre            :      76
  Nets  : 232
    Avg Fanout:     2.7
    Max Fanout:   230.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 852
  Timing Graph Edges: 1231
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 77 pins (9.0%), 77 blocks (33.0%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'z_out[0]'
Warning 142: set_input_delay command matched but was not applied to primary output 'z_out[1]'
Warning 143: set_input_delay command matched but was not applied to primary output 'z_out[2]'
Warning 144: set_input_delay command matched but was not applied to primary output 'z_out[3]'
Warning 145: set_input_delay command matched but was not applied to primary output 'z_out[4]'
Warning 146: set_input_delay command matched but was not applied to primary output 'z_out[5]'
Warning 147: set_input_delay command matched but was not applied to primary output 'z_out[6]'
Warning 148: set_input_delay command matched but was not applied to primary output 'z_out[7]'
Warning 149: set_input_delay command matched but was not applied to primary output 'z_out[8]'
Warning 150: set_input_delay command matched but was not applied to primary output 'z_out[9]'
Warning 151: set_input_delay command matched but was not applied to primary output 'z_out[10]'
Warning 152: set_input_delay command matched but was not applied to primary output 'z_out[11]'
Warning 153: set_input_delay command matched but was not applied to primary output 'z_out[12]'
Warning 154: set_input_delay command matched but was not applied to primary output 'z_out[13]'
Warning 155: set_input_delay command matched but was not applied to primary output 'z_out[14]'
Warning 156: set_input_delay command matched but was not applied to primary output 'z_out[15]'
Warning 157: set_input_delay command matched but was not applied to primary output 'z_out[16]'
Warning 158: set_input_delay command matched but was not applied to primary output 'z_out[17]'
Warning 159: set_input_delay command matched but was not applied to primary output 'z_out[18]'
Warning 160: set_input_delay command matched but was not applied to primary output 'z_out[19]'
Warning 161: set_input_delay command matched but was not applied to primary output 'z_out[20]'
Warning 162: set_input_delay command matched but was not applied to primary output 'z_out[21]'
Warning 163: set_input_delay command matched but was not applied to primary output 'z_out[22]'
Warning 164: set_input_delay command matched but was not applied to primary output 'z_out[23]'
Warning 165: set_input_delay command matched but was not applied to primary output 'z_out[24]'
Warning 166: set_input_delay command matched but was not applied to primary output 'z_out[25]'
Warning 167: set_input_delay command matched but was not applied to primary output 'z_out[26]'
Warning 168: set_input_delay command matched but was not applied to primary output 'z_out[27]'
Warning 169: set_input_delay command matched but was not applied to primary output 'z_out[28]'
Warning 170: set_input_delay command matched but was not applied to primary output 'z_out[29]'
Warning 171: set_input_delay command matched but was not applied to primary output 'z_out[30]'
Warning 172: set_input_delay command matched but was not applied to primary output 'z_out[31]'
Warning 173: set_input_delay command matched but was not applied to primary output 'z_out[32]'
Warning 174: set_input_delay command matched but was not applied to primary output 'z_out[33]'
Warning 175: set_input_delay command matched but was not applied to primary output 'z_out[34]'
Warning 176: set_input_delay command matched but was not applied to primary output 'z_out[35]'
Warning 177: set_input_delay command matched but was not applied to primary output 'z_out[36]'
Warning 178: set_input_delay command matched but was not applied to primary output 'z_out[37]'
Warning 179: set_output_delay command matched but was not applied to primary input 'clk'
Warning 180: set_output_delay command matched but was not applied to primary input 'reset'
Warning 181: set_output_delay command matched but was not applied to primary input 'b[0]'
Warning 182: set_output_delay command matched but was not applied to primary input 'b[1]'
Warning 183: set_output_delay command matched but was not applied to primary input 'b[2]'
Warning 184: set_output_delay command matched but was not applied to primary input 'b[3]'
Warning 185: set_output_delay command matched but was not applied to primary input 'b[4]'
Warning 186: set_output_delay command matched but was not applied to primary input 'b[5]'
Warning 187: set_output_delay command matched but was not applied to primary input 'b[6]'
Warning 188: set_output_delay command matched but was not applied to primary input 'b[7]'
Warning 189: set_output_delay command matched but was not applied to primary input 'b[8]'
Warning 190: set_output_delay command matched but was not applied to primary input 'b[9]'
Warning 191: set_output_delay command matched but was not applied to primary input 'b[10]'
Warning 192: set_output_delay command matched but was not applied to primary input 'b[11]'
Warning 193: set_output_delay command matched but was not applied to primary input 'b[12]'
Warning 194: set_output_delay command matched but was not applied to primary input 'b[13]'
Warning 195: set_output_delay command matched but was not applied to primary input 'b[14]'
Warning 196: set_output_delay command matched but was not applied to primary input 'b[15]'
Warning 197: set_output_delay command matched but was not applied to primary input 'b[16]'
Warning 198: set_output_delay command matched but was not applied to primary input 'b[17]'
Warning 199: set_output_delay command matched but was not applied to primary input 'a[0]'
Warning 200: set_output_delay command matched but was not applied to primary input 'a[1]'
Warning 201: set_output_delay command matched but was not applied to primary input 'a[2]'
Warning 202: set_output_delay command matched but was not applied to primary input 'a[3]'
Warning 203: set_output_delay command matched but was not applied to primary input 'a[4]'
Warning 204: set_output_delay command matched but was not applied to primary input 'a[5]'
Warning 205: set_output_delay command matched but was not applied to primary input 'a[6]'
Warning 206: set_output_delay command matched but was not applied to primary input 'a[7]'
Warning 207: set_output_delay command matched but was not applied to primary input 'a[8]'
Warning 208: set_output_delay command matched but was not applied to primary input 'a[9]'
Warning 209: set_output_delay command matched but was not applied to primary input 'a[10]'
Warning 210: set_output_delay command matched but was not applied to primary input 'a[11]'
Warning 211: set_output_delay command matched but was not applied to primary input 'a[12]'
Warning 212: set_output_delay command matched but was not applied to primary input 'a[13]'
Warning 213: set_output_delay command matched but was not applied to primary input 'a[14]'
Warning 214: set_output_delay command matched but was not applied to primary input 'a[15]'
Warning 215: set_output_delay command matched but was not applied to primary input 'a[16]'
Warning 216: set_output_delay command matched but was not applied to primary input 'a[17]'
Warning 217: set_output_delay command matched but was not applied to primary input 'a[18]'
Warning 218: set_output_delay command matched but was not applied to primary input 'a[19]'

Applied 3 SDC commands from 'RS_DSP_MULT_REGIN_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 14.9 MiB, delta_rss +0.1 MiB)
Timing analysis: ON
Circuit netlist file: RS_DSP_MULT_REGIN_post_synth.net
Circuit placement file: RS_DSP_MULT_REGIN_post_synth.place
Circuit routing file: RS_DSP_MULT_REGIN_post_synth.route
Circuit SDC file: RS_DSP_MULT_REGIN_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: USER 'RS_DSP_MULT_REGIN_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'RS_DSP_MULT_REGIN_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load Packing took 0.06 seconds (max_rss 32.3 MiB, delta_rss +17.4 MiB)
Warning 219: Netlist contains 0 global net to non-global architecture pin connections
Warning 220: Logic block #43 ($true) has only 1 output pin '$true.O[19]'. It may be a constant generator.

Netlist num_nets: 156
Netlist num_blocks: 84
Netlist EMPTY blocks: 0.
Netlist io blocks: 78.
Netlist clb blocks: 5.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 40
Netlist output pins: 38

# Create Device
## Build Device Grid
Warning 221: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 222: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 223: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 224: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		78	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		5	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 32.4 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 225: Sized nonsensical R=0 transistor to minimum width
Warning 226: Sized nonsensical R=0 transistor to minimum width
Warning 227: Sized nonsensical R=0 transistor to minimum width
Warning 228: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 19.70 seconds (max_rss 794.2 MiB, delta_rss +761.8 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 19.89 seconds (max_rss 797.2 MiB, delta_rss +764.8 MiB)

# Placement
## Computing placement delta delay look-up
### Build routing resource graph
Warning 229: Sized nonsensical R=0 transistor to minimum width
Warning 230: Sized nonsensical R=0 transistor to minimum width
Warning 231: Sized nonsensical R=0 transistor to minimum width
Warning 232: Sized nonsensical R=0 transistor to minimum width
### Build routing resource graph took 14.49 seconds (max_rss 872.8 MiB, delta_rss +75.6 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 13181287
### Computing delta delays
### Computing delta delays took 6.95 seconds (max_rss 873.1 MiB, delta_rss +0.3 MiB)
## Computing placement delta delay look-up took 21.98 seconds (max_rss 873.1 MiB, delta_rss +75.9 MiB)

Reading locations of IO pads from 'RS_DSP_MULT_REGIN_pin_loc.place'.
Successfully read RS_DSP_MULT_REGIN_pin_loc.place.


There are 179 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 6819

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 37.8832 td_cost: 1.32648e-07
Initial placement estimated Critical Path Delay (CPD): 5.67211 ns
Initial placement estimated setup Total Negative Slack (sTNS): 0 ns
Initial placement estimated setup Worst Negative Slack (sWNS): 0 ns

Initial placement estimated setup slack histogram:
[  1.1e-09:  1.7e-09) 57 (37.5%) |************************************************
[  1.7e-09:  2.2e-09)  0 ( 0.0%) |
[  2.2e-09:  2.7e-09) 19 (12.5%) |****************
[  2.7e-09:  3.2e-09)  0 ( 0.0%) |
[  3.2e-09:  3.7e-09)  0 ( 0.0%) |
[  3.7e-09:  4.3e-09)  0 ( 0.0%) |
[  4.3e-09:  4.8e-09)  0 ( 0.0%) |
[  4.8e-09:  5.3e-09)  0 ( 0.0%) |
[  5.3e-09:  5.8e-09) 34 (22.4%) |*****************************
[  5.8e-09:  6.4e-09) 42 (27.6%) |***********************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
      T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
4.1e+00   0.958      48.69 1.7529e-07   6.272          0    0.000   0.997  0.1562   79.0     1.00        367  0.500
2.0e+00   1.016      49.10 1.6817e-07   7.340      -0.54   -0.540   0.970  0.1536   79.0     1.00        734  0.500
1.0e+00   1.071      47.66 1.6822e-07   6.620          0    0.000   0.959  0.1618   79.0     1.00       1101  0.900
9.2e-01   1.185      48.47 1.6334e-07   6.620          0    0.000   0.965  0.1539   79.0     1.00       1468  0.500
4.6e-01   0.932      46.15 1.6114e-07   7.220      -0.42   -0.420   0.937  0.1515   79.0     1.00       1835  0.900
4.1e-01   0.804      47.55 1.7587e-07   6.620          0    0.000   0.935  0.1643   79.0     1.00       2202  0.900
3.7e-01   0.994      43.22 1.4803e-07   6.632          0    0.000   0.845  0.2017   79.0     1.00       2569  0.900
3.3e-01   0.910      43.85 1.5479e-07   6.860    -0.0601   -0.060   0.866  0.1567   79.0     1.00       2936  0.900
3.0e-01   0.944      45.76 1.6629e-07   6.632          0    0.000   0.872  0.1413   79.0     1.00       3303  0.900
2.7e-01   0.806      44.08 1.6421e-07   6.992      -1.55   -0.192   0.869  0.1305   79.0     1.00       3670  0.900
2.4e-01   0.866      42.25 1.5117e-07   6.620          0    0.000   0.850  0.1446   79.0     1.00       4037  0.900
2.2e-01   0.958      41.47 1.3839e-07   6.620          0    0.000   0.796  0.1567   79.0     1.00       4404  0.950
2.1e-01   1.150      42.06 1.4089e-07   6.620          0    0.000   0.774  0.1795   79.0     1.00       4771  0.950
2.0e-01   1.039      42.86 1.4501e-07   6.512          0    0.000   0.766  0.1801   79.0     1.00       5138  0.950
1.9e-01   1.205      38.44 1.2041e-07   6.020          0    0.000   0.711  0.2168   79.0     1.00       5505  0.950
1.8e-01   1.229      40.96 1.3222e-07   6.152          0    0.000   0.706  0.1986   79.0     1.00       5872  0.950
1.7e-01   0.917      40.36 1.4057e-07   6.620          0    0.000   0.779  0.1664   79.0     1.00       6239  0.950
1.6e-01   1.339      39.74 1.2196e-07   6.032          0    0.000   0.657  0.2402   79.0     1.00       6606  0.950
1.5e-01   0.978      41.46 1.4756e-07   6.500          0    0.000   0.749  0.1362   79.0     1.00       6973  0.950
1.5e-01   0.900      40.60 1.3684e-07   7.100     -0.973   -0.300   0.719  0.1721   79.0     1.00       7340  0.950
1.4e-01   0.897      36.31 1.2432e-07   6.152          0    0.000   0.700  0.1810   79.0     1.00       7707  0.950
1.3e-01   1.201      30.21 9.2983e-08   5.900          0    0.000   0.529  0.2005   79.0     1.00       8074  0.950
1.2e-01   1.150      33.72 1.1001e-07   6.032          0    0.000   0.591  0.2250   79.0     1.00       8441  0.950
1.2e-01   0.797      36.75 1.2625e-07   6.980      -1.03   -0.180   0.646  0.1550   79.0     1.00       8808  0.950
1.1e-01   0.907      37.26 1.2408e-07   7.076      -1.54   -0.276   0.670  0.1923   79.0     1.00       9175  0.950
1.1e-01   1.066      33.69 1.0901e-07   5.792          0    0.000   0.523  0.2261   79.0     1.00       9542  0.950
1.0e-01   0.930      30.32 9.7365e-08   6.512          0    0.000   0.477  0.2434   79.0     1.00       9909  0.950
9.7e-02   0.869      30.22 1.0329e-07   6.140          0    0.000   0.504  0.2194   79.0     1.00      10276  0.950
9.2e-02   0.913      33.69 1.144e-07    6.032          0    0.000   0.540  0.1419   79.0     1.00      10643  0.950
8.7e-02   0.903      32.80 1.1012e-07   6.992     -0.192   -0.192   0.512  0.1524   79.0     1.00      11010  0.950
8.3e-02   0.923      35.56 1.187e-07    6.620          0    0.000   0.559  0.1329   79.0     1.00      11377  0.950
7.9e-02   0.873      28.85 9.6844e-08   6.140          0    0.000   0.471  0.1773   79.0     1.00      11744  0.950
7.5e-02   1.031      28.72 8.9412e-08   6.260          0    0.000   0.471  0.1711   79.0     1.00      12111  0.950
7.1e-02   0.869      24.10 7.9936e-08   5.792          0    0.000   0.384  0.1828   79.0     1.00      12478  0.950
6.7e-02   0.779      16.18 4.6939e-08   5.432          0    0.000   0.232  0.0921   74.6     1.40      12845  0.950
6.4e-02   0.920      15.58 2.2726e-08   5.300          0    0.000   0.229  0.0990   59.0     2.79      13212  0.950
6.1e-02   1.032      11.65 1.0235e-08   4.952          0    0.000   0.215  0.0678   46.6     3.91      13579  0.950
5.8e-02   0.926      12.18 7.1535e-09   4.832          0    0.000   0.204  0.0405   36.1     4.85      13946  0.950
5.5e-02   0.989      12.12 5.5173e-09   4.952          0    0.000   0.223  0.0490   27.6     5.61      14313  0.950
5.2e-02   1.129      13.60 4.7908e-09   4.940          0    0.000   0.262  0.1146   21.6     6.15      14680  0.950
5.0e-02   1.024      12.93 3.9006e-09   4.832          0    0.000   0.267  0.1231   17.8     6.50      15047  0.950
4.7e-02   1.146      15.88 3.9611e-09   4.832          0    0.000   0.368  0.1716   14.7     6.77      15414  0.950
4.5e-02   1.014      14.39 3.8682e-09   5.072          0    0.000   0.354  0.0982   13.6     6.87      15781  0.950
4.2e-02   0.979      11.07 3.3572e-09   4.832          0    0.000   0.308  0.1120   12.5     6.97      16148  0.950
4.0e-02   0.928      11.86 4.1349e-09   4.832          0    0.000   0.379  0.0747   10.8     7.12      16515  0.950
3.8e-02   0.998      11.36 3.2296e-09   4.952          0    0.000   0.341  0.1076   10.2     7.18      16882  0.950
3.6e-02   1.091      10.28 3.0842e-09   4.952          0    0.000   0.349  0.0849    9.1     7.27      17249  0.950
3.5e-02   0.990      11.83 3.5358e-09   4.952          0    0.000   0.417  0.0960    8.3     7.34      17616  0.950
3.3e-02   0.921      13.44 3.1273e-09   4.940          0    0.000   0.392  0.1135    8.1     7.36      17983  0.950
3.1e-02   0.933      10.18 2.6643e-09   4.952          0    0.000   0.381  0.1157    7.7     7.40      18350  0.950
3.0e-02   0.857      11.56 3.2268e-09   4.952          0    0.000   0.444  0.0903    7.3     7.44      18717  0.950
2.8e-02   0.964      11.52 2.9324e-09   4.940          0    0.000   0.401  0.0661    7.3     7.43      19084  0.950
2.7e-02   0.867       9.53 2.5928e-09   4.940          0    0.000   0.319  0.0582    7.0     7.46      19451  0.950
2.5e-02   1.003       8.89 2.1736e-09   4.820          0    0.000   0.313  0.0869    6.2     7.54      19818  0.950
2.4e-02   0.969       9.40 2.5272e-09   4.832          0    0.000   0.343  0.0852    5.4     7.61      20185  0.950
2.3e-02   1.001       9.48 2.3456e-09   4.832          0    0.000   0.518  0.0483    4.9     7.65      20552  0.950
2.2e-02   1.029       9.55 2.4513e-09   4.832          0    0.000   0.401  0.0876    5.2     7.62      20919  0.950
2.1e-02   0.988       9.20 2.162e-09    4.832          0    0.000   0.365  0.0454    5.0     7.64      21286  0.950
2.0e-02   0.965       8.44 2.0774e-09   4.832          0    0.000   0.360  0.0493    4.7     7.67      21653  0.950
1.9e-02   0.974       8.02 2.0108e-09   4.808          0    0.000   0.324  0.0345    4.3     7.70      22020  0.950
1.8e-02   1.006       8.68 1.9937e-09   4.712          0    0.000   0.371  0.0402    3.8     7.75      22387  0.950
1.7e-02   1.004       8.89 1.8996e-09   4.712          0    0.000   0.362  0.0400    3.5     7.77      22754  0.950
1.6e-02   0.921       8.95 1.9046e-09   4.712          0    0.000   0.390  0.0282    3.3     7.80      23121  0.950
1.5e-02   0.985       8.19 1.8521e-09   4.820          0    0.000   0.351  0.0270    3.1     7.81      23488  0.950
1.4e-02   0.974       8.11 1.8644e-09   4.712          0    0.000   0.444  0.0270    2.8     7.84      23855  0.950
1.4e-02   1.000       8.30 1.8008e-09   4.712          0    0.000   0.447  0.0208    2.8     7.84      24222  0.950
1.3e-02   0.970       8.07 1.905e-09    4.832          0    0.000   0.436  0.0384    2.8     7.83      24589  0.950
1.2e-02   1.027       8.20 1.8201e-09   4.712          0    0.000   0.401  0.0423    2.8     7.84      24956  0.950
1.2e-02   0.996       8.02 1.8322e-09   4.712          0    0.000   0.390  0.0322    2.7     7.85      25323  0.950
1.1e-02   0.995       7.90 1.7757e-09   4.712          0    0.000   0.431  0.0179    2.6     7.86      25690  0.950
1.1e-02   0.988       7.87 1.7425e-09   4.832          0    0.000   0.398  0.0240    2.6     7.86      26057  0.950
1.0e-02   0.980       7.49 1.7645e-09   4.712          0    0.000   0.373  0.0212    2.5     7.87      26424  0.950
9.6e-03   0.980       7.39 1.7487e-09   4.712          0    0.000   0.387  0.0261    2.3     7.88      26791  0.950
9.1e-03   0.972       7.20 1.7722e-09   4.820          0    0.000   0.354  0.0149    2.2     7.90      27158  0.950
8.7e-03   0.981       7.23 1.722e-09    4.820          0    0.000   0.466  0.0139    2.0     7.91      27525  0.950
8.2e-03   0.987       7.30 1.6858e-09   4.712          0    0.000   0.346  0.0161    2.0     7.91      27892  0.950
7.8e-03   1.003       7.20 1.6754e-09   4.712          0    0.000   0.390  0.0105    1.8     7.92      28259  0.950
7.4e-03   1.000       7.27 1.6765e-09   4.712          0    0.000   0.395  0.0222    1.8     7.93      28626  0.950
7.1e-03   1.024       7.37 1.6679e-09   4.820          0    0.000   0.376  0.0235    1.7     7.94      28993  0.950
6.7e-03   1.009       7.18 1.6721e-09   4.712          0    0.000   0.417  0.0131    1.6     7.95      29360  0.950
6.4e-03   1.009       7.08 1.6853e-09   4.808          0    0.000   0.373  0.0126    1.5     7.95      29727  0.950
6.0e-03   0.995       7.32 1.6482e-09   4.712          0    0.000   0.409  0.0146    1.4     7.96      30094  0.950
5.7e-03   0.980       7.22 1.6303e-09   4.820          0    0.000   0.357  0.0107    1.4     7.97      30461  0.950
5.5e-03   0.988       7.13 1.6537e-09   4.712          0    0.000   0.425  0.0136    1.3     7.98      30828  0.950
5.2e-03   0.989       7.11 1.6485e-09   4.820          0    0.000   0.371  0.0086    1.2     7.98      31195  0.950
4.9e-03   1.000       7.25 1.6656e-09   4.712          0    0.000   0.330  0.0128    1.2     7.99      31562  0.950
4.7e-03   0.986       7.11 1.6099e-09   4.820          0    0.000   0.357  0.0090    1.0     8.00      31929  0.950
4.4e-03   1.000       7.17 1.6136e-09   4.712          0    0.000   0.354  0.0055    1.0     8.00      32296  0.950
4.2e-03   0.998       6.94 1.6262e-09   4.712          0    0.000   0.286  0.0072    1.0     8.00      32663  0.950
4.0e-03   1.005       6.95 1.6315e-09   4.712          0    0.000   0.360  0.0121    1.0     8.00      33030  0.950
3.8e-03   1.003       7.03 1.5969e-09   4.808          0    0.000   0.346  0.0086    1.0     8.00      33397  0.950
3.6e-03   0.980       6.94 1.6038e-09   4.820          0    0.000   0.313  0.0090    1.0     8.00      33764  0.950
3.4e-03   1.009       6.80 1.6658e-09   4.712          0    0.000   0.272  0.0047    1.0     8.00      34131  0.950
3.3e-03   0.990       6.87 1.6572e-09   4.712          0    0.000   0.275  0.0063    1.0     8.00      34498  0.950
3.1e-03   0.993       7.02 1.6002e-09   4.820          0    0.000   0.322  0.0079    1.0     8.00      34865  0.950
2.9e-03   1.019       7.03 1.658e-09    4.712          0    0.000   0.335  0.0141    1.0     8.00      35232  0.950
2.8e-03   0.993       6.93 1.6202e-09   4.712          0    0.000   0.253  0.0033    1.0     8.00      35599  0.950
2.7e-03   0.997       6.87 1.6156e-09   4.808          0    0.000   0.343  0.0046    1.0     8.00      35966  0.950
2.5e-03   0.980       6.93 1.6161e-09   4.712          0    0.000   0.338  0.0063    1.0     8.00      36333  0.950
2.4e-03   0.997       6.90 1.6275e-09   4.712          0    0.000   0.346  0.0051    1.0     8.00      36700  0.950
2.3e-03   0.978       6.89 1.6291e-09   4.712          0    0.000   0.256  0.0068    1.0     8.00      37067  0.950
2.2e-03   1.004       6.89 1.6239e-09   4.712          0    0.000   0.264  0.0030    1.0     8.00      37434  0.950
2.1e-03   0.998       6.85 1.6201e-09   4.712          0    0.000   0.270  0.0024    1.0     8.00      37801  0.950
2.0e-03   0.979       6.80 1.6238e-09   4.712          0    0.000   0.183  0.0040    1.0     8.00      38168  0.950
1.9e-03   1.002       6.87 1.6266e-09   4.712          0    0.000   0.256  0.0037    1.0     8.00      38535  0.950
1.8e-03   0.991       6.84 1.6324e-09   4.712          0    0.000   0.207  0.0039    1.0     8.00      38902  0.950
1.7e-03   0.998       6.85 1.6336e-09   4.712          0    0.000   0.259  0.0043    1.0     8.00      39269  0.950
1.6e-03   0.991       6.90 1.62e-09     4.712          0    0.000   0.218  0.0039    1.0     8.00      39636  0.950
1.5e-03   1.002       6.90 1.6152e-09   4.712          0    0.000   0.223  0.0031    1.0     8.00      40003  0.950
1.4e-03   1.001       6.87 1.6204e-09   4.712          0    0.000   0.215  0.0028    1.0     8.00      40370  0.950
1.4e-03   1.000       6.82 1.6249e-09   4.712          0    0.000   0.204  0.0019    1.0     8.00      40737  0.950
1.3e-03   1.004       6.83 1.6336e-09   4.712          0    0.000   0.213  0.0031    1.0     8.00      41104  0.950
1.2e-03   0.986       6.82 1.6308e-09   4.712          0    0.000   0.180  0.0026    1.0     8.00      41471  0.950
1.2e-03   1.004       6.90 1.615e-09    4.712          0    0.000   0.193  0.0027    1.0     8.00      41838  0.950
1.1e-03   0.986       6.84 1.6213e-09   4.712          0    0.000   0.191  0.0050    1.0     8.00      42205  0.950
1.1e-03   1.000       6.81 1.6309e-09   4.712          0    0.000   0.221  0.0016    1.0     8.00      42572  0.950
1.0e-03   0.991       6.82 1.6292e-09   4.712          0    0.000   0.180  0.0023    1.0     8.00      42939  0.950
9.5e-04   0.998       6.81 1.626e-09    4.712          0    0.000   0.161  0.0017    1.0     8.00      43306  0.950
9.1e-04   0.991       6.80 1.6308e-09   4.712          0    0.000   0.174  0.0017    1.0     8.00      43673  0.950
8.6e-04   1.001       6.81 1.6263e-09   4.712          0    0.000   0.221  0.0011    1.0     8.00      44040  0.950
8.2e-04   1.001       6.81 1.6256e-09   4.712          0    0.000   0.177  0.0008    1.0     8.00      44407  0.950
7.8e-04   1.001       6.81 1.6254e-09   4.712          0    0.000   0.131  0.0010    1.0     8.00      44774  0.800
6.2e-04   0.999       6.80 1.6244e-09   4.712          0    0.000   0.123  0.0009    1.0     8.00      45141  0.800
5.0e-04   1.000       6.80 1.6264e-09   4.712          0    0.000   0.139  0.0008    1.0     8.00      45508  0.800
4.0e-04   1.000       6.80 1.6253e-09   4.712          0    0.000   0.134  0.0007    1.0     8.00      45875  0.800
3.2e-04   1.000       6.80 1.6254e-09   4.712          0    0.000   0.155  0.0004    1.0     8.00      46242  0.950
3.0e-04   1.000       6.80 1.6256e-09   4.712          0    0.000   0.101  0.0002    1.0     8.00      46609  0.800
2.4e-04   1.000       6.80 1.6256e-09   4.712          0    0.000   0.128  0.0002    1.0     8.00      46976  0.800
1.9e-04   1.000       6.80 1.6256e-09   4.712          0    0.000   0.104  0.0000    1.0     8.00      47343  0.800
1.5e-04   1.000       6.80 1.6256e-09   4.712          0    0.000   0.098  0.0000    1.0     8.00      47710  0.800
1.2e-04   1.000       6.80 1.6256e-09   4.712          0    0.000   0.128  0.0000    1.0     8.00      48077  0.800
9.9e-05   1.000       6.80 1.6256e-09   4.712          0    0.000   0.109  0.0000    1.0     8.00      48444  0.800
7.9e-05   1.000       6.80 1.6256e-09   4.712          0    0.000   0.090  0.0000    1.0     8.00      48811  0.800
6.3e-05   1.000       6.80 1.6256e-09   4.712          0    0.000   0.101  0.0000    1.0     8.00      49178  0.800
5.1e-05   1.000       6.80 1.6256e-09   4.712          0    0.000   0.136  0.0000    1.0     8.00      49545  0.800
4.1e-05   1.000       6.80 1.6256e-09   4.712          0    0.000   0.123  0.0000    1.0     8.00      49912  0.800
3.2e-05   1.000       6.80 1.6256e-09   4.712          0    0.000   0.123  0.0000    1.0     8.00      50279  0.800
3.2e-05   1.000       6.80 1.6256e-09   4.712          0    0.000   0.117  0.0000    1.0     8.00      50646  0.000

BB estimate of min-dist (placement) wire length: 1223

Completed placement consistency check successfully.

Swaps called: 50730

Placement estimated critical path delay: 4.71211 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns
Placement estimated setup Worst Negative Slack (sWNS): 0 ns

Placement estimated setup slack histogram:
[  2.1e-09:  2.6e-09) 38 (25.0%) |**************************
[  2.6e-09:  3.1e-09)  0 ( 0.0%) |
[  3.1e-09:  3.5e-09) 38 (25.0%) |**************************
[  3.5e-09:    4e-09)  0 ( 0.0%) |
[    4e-09:  4.5e-09)  0 ( 0.0%) |
[  4.5e-09:    5e-09)  0 ( 0.0%) |
[    5e-09:  5.5e-09)  0 ( 0.0%) |
[  5.5e-09:    6e-09)  0 ( 0.0%) |
[    6e-09:  6.5e-09)  6 ( 3.9%) |****
[  6.5e-09:  6.9e-09) 70 (46.1%) |************************************************

Placement cost: 1, bb_cost: 6.79653, td_cost: 1.62557e-09, 

Placement resource usage:
  io  implemented as io_bottom: 78
  clb implemented as clb      : 5
  dsp implemented as dsp      : 1

Placement number of temperatures: 138
Placement total # of swap attempts: 50730
	Swaps accepted: 19976 (39.4 %)
	Swaps rejected: 30754 (60.6 %)
	Swaps aborted :     0 ( 0.0 %)

Aborted Move Reasons:
# Placement took 22.41 seconds (max_rss 873.4 MiB, delta_rss +76.3 MiB)

Timing analysis took 0.0539204 seconds (0.0487564 STA, 0.00516392 slack) (140 full updates: 140 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 43.05 seconds (max_rss 873.4 MiB)
Design RS_DSP_MULT_REGIN is placed!##################################################Routing for design: RS_DSP_MULT_REGIN##################################################Command: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/vpr /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/gemini_vpr.xmle RS_DSP_MULT_REGIN_post_synth.blif --sdc_file RS_DSP_MULT_REGIN_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report RS_DSP_MULT_REGIN_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --routePath: /home/users/amajid/Cases/registered_input_multChanged path to: /home/users/amajid/Cases/registered_input_mult/RS_DSP_MULT_REGINChanged path to: /home/users/amajid/Cases/registered_input_multVPR FPGA Placement and Routing.
Version: 0.0.0+655b34d3
Revision: 655b34d3
Compiled: 2022-09-28T04:44:00
Compiler: GNU 9.3.1 on Linux-5.15.0-1020-azure x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/vpr /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/gemini_vpr.xmle RS_DSP_MULT_REGIN_post_synth.blif --sdc_file RS_DSP_MULT_REGIN_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report RS_DSP_MULT_REGIN_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --route


Architecture file: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/gemini_vpr.xmle
Circuit name: RS_DSP_MULT_REGIN_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.07 seconds (max_rss 9.1 MiB, delta_rss +0.0 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.30 seconds (max_rss 13.9 MiB, delta_rss +4.8 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 14.5 MiB, delta_rss +0.6 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 233
    .input            :      40
    .output           :      38
    0-LUT             :       2
    6-LUT             :      76
    RS_DSP2_MULT_REGIN:       1
    dffsre            :      76
  Nets  : 232
    Avg Fanout:     2.7
    Max Fanout:   230.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 852
  Timing Graph Edges: 1231
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 77 pins (9.0%), 77 blocks (33.0%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'z_out[0]'
Warning 142: set_input_delay command matched but was not applied to primary output 'z_out[1]'
Warning 143: set_input_delay command matched but was not applied to primary output 'z_out[2]'
Warning 144: set_input_delay command matched but was not applied to primary output 'z_out[3]'
Warning 145: set_input_delay command matched but was not applied to primary output 'z_out[4]'
Warning 146: set_input_delay command matched but was not applied to primary output 'z_out[5]'
Warning 147: set_input_delay command matched but was not applied to primary output 'z_out[6]'
Warning 148: set_input_delay command matched but was not applied to primary output 'z_out[7]'
Warning 149: set_input_delay command matched but was not applied to primary output 'z_out[8]'
Warning 150: set_input_delay command matched but was not applied to primary output 'z_out[9]'
Warning 151: set_input_delay command matched but was not applied to primary output 'z_out[10]'
Warning 152: set_input_delay command matched but was not applied to primary output 'z_out[11]'
Warning 153: set_input_delay command matched but was not applied to primary output 'z_out[12]'
Warning 154: set_input_delay command matched but was not applied to primary output 'z_out[13]'
Warning 155: set_input_delay command matched but was not applied to primary output 'z_out[14]'
Warning 156: set_input_delay command matched but was not applied to primary output 'z_out[15]'
Warning 157: set_input_delay command matched but was not applied to primary output 'z_out[16]'
Warning 158: set_input_delay command matched but was not applied to primary output 'z_out[17]'
Warning 159: set_input_delay command matched but was not applied to primary output 'z_out[18]'
Warning 160: set_input_delay command matched but was not applied to primary output 'z_out[19]'
Warning 161: set_input_delay command matched but was not applied to primary output 'z_out[20]'
Warning 162: set_input_delay command matched but was not applied to primary output 'z_out[21]'
Warning 163: set_input_delay command matched but was not applied to primary output 'z_out[22]'
Warning 164: set_input_delay command matched but was not applied to primary output 'z_out[23]'
Warning 165: set_input_delay command matched but was not applied to primary output 'z_out[24]'
Warning 166: set_input_delay command matched but was not applied to primary output 'z_out[25]'
Warning 167: set_input_delay command matched but was not applied to primary output 'z_out[26]'
Warning 168: set_input_delay command matched but was not applied to primary output 'z_out[27]'
Warning 169: set_input_delay command matched but was not applied to primary output 'z_out[28]'
Warning 170: set_input_delay command matched but was not applied to primary output 'z_out[29]'
Warning 171: set_input_delay command matched but was not applied to primary output 'z_out[30]'
Warning 172: set_input_delay command matched but was not applied to primary output 'z_out[31]'
Warning 173: set_input_delay command matched but was not applied to primary output 'z_out[32]'
Warning 174: set_input_delay command matched but was not applied to primary output 'z_out[33]'
Warning 175: set_input_delay command matched but was not applied to primary output 'z_out[34]'
Warning 176: set_input_delay command matched but was not applied to primary output 'z_out[35]'
Warning 177: set_input_delay command matched but was not applied to primary output 'z_out[36]'
Warning 178: set_input_delay command matched but was not applied to primary output 'z_out[37]'
Warning 179: set_output_delay command matched but was not applied to primary input 'clk'
Warning 180: set_output_delay command matched but was not applied to primary input 'reset'
Warning 181: set_output_delay command matched but was not applied to primary input 'b[0]'
Warning 182: set_output_delay command matched but was not applied to primary input 'b[1]'
Warning 183: set_output_delay command matched but was not applied to primary input 'b[2]'
Warning 184: set_output_delay command matched but was not applied to primary input 'b[3]'
Warning 185: set_output_delay command matched but was not applied to primary input 'b[4]'
Warning 186: set_output_delay command matched but was not applied to primary input 'b[5]'
Warning 187: set_output_delay command matched but was not applied to primary input 'b[6]'
Warning 188: set_output_delay command matched but was not applied to primary input 'b[7]'
Warning 189: set_output_delay command matched but was not applied to primary input 'b[8]'
Warning 190: set_output_delay command matched but was not applied to primary input 'b[9]'
Warning 191: set_output_delay command matched but was not applied to primary input 'b[10]'
Warning 192: set_output_delay command matched but was not applied to primary input 'b[11]'
Warning 193: set_output_delay command matched but was not applied to primary input 'b[12]'
Warning 194: set_output_delay command matched but was not applied to primary input 'b[13]'
Warning 195: set_output_delay command matched but was not applied to primary input 'b[14]'
Warning 196: set_output_delay command matched but was not applied to primary input 'b[15]'
Warning 197: set_output_delay command matched but was not applied to primary input 'b[16]'
Warning 198: set_output_delay command matched but was not applied to primary input 'b[17]'
Warning 199: set_output_delay command matched but was not applied to primary input 'a[0]'
Warning 200: set_output_delay command matched but was not applied to primary input 'a[1]'
Warning 201: set_output_delay command matched but was not applied to primary input 'a[2]'
Warning 202: set_output_delay command matched but was not applied to primary input 'a[3]'
Warning 203: set_output_delay command matched but was not applied to primary input 'a[4]'
Warning 204: set_output_delay command matched but was not applied to primary input 'a[5]'
Warning 205: set_output_delay command matched but was not applied to primary input 'a[6]'
Warning 206: set_output_delay command matched but was not applied to primary input 'a[7]'
Warning 207: set_output_delay command matched but was not applied to primary input 'a[8]'
Warning 208: set_output_delay command matched but was not applied to primary input 'a[9]'
Warning 209: set_output_delay command matched but was not applied to primary input 'a[10]'
Warning 210: set_output_delay command matched but was not applied to primary input 'a[11]'
Warning 211: set_output_delay command matched but was not applied to primary input 'a[12]'
Warning 212: set_output_delay command matched but was not applied to primary input 'a[13]'
Warning 213: set_output_delay command matched but was not applied to primary input 'a[14]'
Warning 214: set_output_delay command matched but was not applied to primary input 'a[15]'
Warning 215: set_output_delay command matched but was not applied to primary input 'a[16]'
Warning 216: set_output_delay command matched but was not applied to primary input 'a[17]'
Warning 217: set_output_delay command matched but was not applied to primary input 'a[18]'
Warning 218: set_output_delay command matched but was not applied to primary input 'a[19]'

Applied 3 SDC commands from 'RS_DSP_MULT_REGIN_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 14.9 MiB, delta_rss +0.1 MiB)
Timing analysis: ON
Circuit netlist file: RS_DSP_MULT_REGIN_post_synth.net
Circuit placement file: RS_DSP_MULT_REGIN_post_synth.place
Circuit routing file: RS_DSP_MULT_REGIN_post_synth.route
Circuit SDC file: RS_DSP_MULT_REGIN_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'RS_DSP_MULT_REGIN_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.09 seconds).
# Load Packing took 0.09 seconds (max_rss 32.3 MiB, delta_rss +17.4 MiB)
Warning 219: Netlist contains 0 global net to non-global architecture pin connections
Warning 220: Logic block #43 ($true) has only 1 output pin '$true.O[19]'. It may be a constant generator.

Netlist num_nets: 156
Netlist num_blocks: 84
Netlist EMPTY blocks: 0.
Netlist io blocks: 78.
Netlist clb blocks: 5.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 40
Netlist output pins: 38

# Create Device
## Build Device Grid
Warning 221: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 222: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 223: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 224: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		78	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		5	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 32.4 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 225: Sized nonsensical R=0 transistor to minimum width
Warning 226: Sized nonsensical R=0 transistor to minimum width
Warning 227: Sized nonsensical R=0 transistor to minimum width
Warning 228: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 19.68 seconds (max_rss 794.9 MiB, delta_rss +762.5 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 19.87 seconds (max_rss 797.7 MiB, delta_rss +765.3 MiB)

# Load Placement
# Load Placement took 0.04 seconds (max_rss 797.7 MiB, delta_rss +0.0 MiB)

# Routing
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 229: Sized nonsensical R=0 transistor to minimum width
Warning 230: Sized nonsensical R=0 transistor to minimum width
Warning 231: Sized nonsensical R=0 transistor to minimum width
Warning 232: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 19.60 seconds (max_rss 797.8 MiB, delta_rss +0.1 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
Confirming router algorithm: TIMING_DRIVEN.
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0   81918     155     179     122 ( 0.008%)    2237 ( 0.1%)    5.072      0.000      0.000     -39.31     -1.172      N/A
   2    0.1     0.5    3   46891      86     110      31 ( 0.002%)    2037 ( 0.1%)    5.072      0.000      0.000     -37.26     -1.184      N/A
   3    0.0     0.6    0   31999      42      53      15 ( 0.001%)    2049 ( 0.1%)    5.048      0.000      0.000     -33.64     -1.184      N/A
   4    0.0     0.8    0   17979      20      31       7 ( 0.000%)    2054 ( 0.1%)    5.048      0.000      0.000     -33.74     -1.184      N/A
   5    0.0     1.1    0    9968       8      25       3 ( 0.000%)    2062 ( 0.1%)    5.048      0.000      0.000     -33.74     -1.184      N/A
   6    0.0     1.4    0    3162       6       6       3 ( 0.000%)    2064 ( 0.1%)    5.048      0.000      0.000     -33.74     -1.184      N/A
   7    0.0     1.9    0    1533       4       4       1 ( 0.000%)    2070 ( 0.1%)    5.048      0.000      0.000     -33.62     -1.184      N/A
   8    0.1     2.4    0    1372       1       1       0 ( 0.000%)    2069 ( 0.1%)    5.048      0.000      0.000     -33.62     -1.184      N/A
Restoring best routing
Critical path: 5.04811 ns
Successfully routed after 8 routing iterations.
Router Stats: total_nets_routed: 322 total_connections_routed: 409 total_heap_pushes: 194822 total_heap_pops: 50263
# Routing took 20.74 seconds (max_rss 843.4 MiB, delta_rss +45.6 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 88205173
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 3.18065  Maximum # of bends: 36

Number of global nets: 1
Number of routed nets (nonglobal): 155
Wire length results (in units of 1 clb segments)...
	Total wirelength: 2069, average net length: 13.3484
	Maximum net length: 83

Wire length results in terms of physical segments...
	Total wiring segments used: 762, average wire segments per net: 4.91613
	Maximum segments used by a net: 40
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)     0 ( 0.0%) |
[      0.3:      0.4)     0 ( 0.0%) |
[      0.2:      0.3)    10 ( 0.1%) |
[      0.1:      0.2)    32 ( 0.3%) |
[        0:      0.1) 10544 (99.6%) |*********************************************
Maximum routing channel utilization:      0.27 at (20,1)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      43   7.150      180
                         1      48   6.675      180
                         2      14   1.850      180
                         3      19   2.237      180
                         4       9   0.475      180
                         5       0   0.000      180
                         6       0   0.000      180
                         7       0   0.000      180
                         8       0   0.000      180
                         9       0   0.000      180
                        10       0   0.000      180
                        11       0   0.000      180
                        12       0   0.000      180
                        13       0   0.000      180
                        14       0   0.000      180
                        15       0   0.000      180
                        16       0   0.000      180
                        17       0   0.000      180
                        18       0   0.000      180
                        19       0   0.000      180
                        20       0   0.000      180
                        21       0   0.000      180
                        22       0   0.000      180
                        23       0   0.000      180
                        24       0   0.000      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      180
                         1       0   0.000      180
                         2       1   0.059      180
                         3       0   0.000      180
                         4       1   0.015      180
                         5       0   0.000      180
                         6       2   0.118      180
                         7       1   0.015      180
                         8       2   0.059      180
                         9       1   0.015      180
                        10       1   0.015      180
                        11       3   0.088      180
                        12       2   0.074      180
                        13       1   0.029      180
                        14       3   0.059      180
                        15       4   0.147      180
                        16       4   0.162      180
                        17       2   0.044      180
                        18       8   0.294      180
                        19      24   0.956      180
                        20      32   1.088      180
                        21      43   2.250      180
                        22       8   0.176      180
                        23       4   0.118      180
                        24       7   0.206      180
                        25      19   0.662      180
                        26       3   0.044      180
                        27       2   0.074      180
                        28       8   0.309      180
                        29       5   0.221      180
                        30       4   0.088      180
                        31       7   0.221      180
                        32      23   0.897      180
                        33       1   0.029      180
                        34       4   0.074      180
                        35       3   0.044      180
                        36       4   0.118      180
                        37       1   0.015      180
                        38       0   0.000      180
                        39       1   0.015      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
                        67       0   0.000      180
                        68       0   0.000      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       0   0.000      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       0   0.000      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 817470

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0    0.000657
                                  1     0.00132

Segment usage by length: length utilization
                         ------ -----------
                              1    0.000657
                              4     0.00132


Hold Worst Negative Slack (hWNS): -1.18403 ns
Hold Total Negative Slack (hTNS): -33.616 ns

Hold slack histogram:
[ -1.2e-09: -5.9e-10) 28 (18.4%) |***********************************
[ -5.9e-10: -3.8e-12) 36 (23.7%) |*********************************************
[ -3.8e-12:  5.9e-10) 12 ( 7.9%) |***************
[  5.9e-10:  1.2e-09)  0 ( 0.0%) |
[  1.2e-09:  1.8e-09)  0 ( 0.0%) |
[  1.8e-09:  2.4e-09)  0 ( 0.0%) |
[  2.4e-09:  2.9e-09) 14 ( 9.2%) |******************
[  2.9e-09:  3.5e-09) 24 (15.8%) |******************************
[  3.5e-09:  4.1e-09)  0 ( 0.0%) |
[  4.1e-09:  4.7e-09) 38 (25.0%) |************************************************

Final critical path: 5.04811 ns, Fmax: 198.094 MHz
Setup Worst Negative Slack (sWNS): 0 ns
Setup Total Negative Slack (sTNS): 0 ns

Setup slack histogram:
[  1.8e-09:  2.2e-09) 36 (23.7%) |******************************
[  2.2e-09:  2.7e-09)  2 ( 1.3%) |**
[  2.7e-09:  3.2e-09) 35 (23.0%) |*****************************
[  3.2e-09:  3.7e-09)  3 ( 2.0%) |***
[  3.7e-09:  4.2e-09)  0 ( 0.0%) |
[  4.2e-09:  4.7e-09)  0 ( 0.0%) |
[  4.7e-09:  5.2e-09)  0 ( 0.0%) |
[  5.2e-09:  5.7e-09)  0 ( 0.0%) |
[  5.7e-09:  6.2e-09) 19 (12.5%) |****************
[  6.2e-09:  6.7e-09) 57 (37.5%) |************************************************

Timing analysis took 0.0263894 seconds (0.0252526 STA, 0.00113682 slack) (9 full updates: 0 setup, 0 hold, 9 combined).
VPR suceeded
The entire flow of VPR took 42.23 seconds (max_rss 843.5 MiB)
Design RS_DSP_MULT_REGIN is routed!##################################################Timing Analysis for design: RS_DSP_MULT_REGIN##################################################Command: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/vpr /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/gemini_vpr.xmle RS_DSP_MULT_REGIN_post_synth.blif --sdc_file RS_DSP_MULT_REGIN_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report RS_DSP_MULT_REGIN_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --analysisPath: /home/users/amajid/Cases/registered_input_multChanged path to: /home/users/amajid/Cases/registered_input_mult/RS_DSP_MULT_REGINChanged path to: /home/users/amajid/Cases/registered_input_multVPR FPGA Placement and Routing.
Version: 0.0.0+655b34d3
Revision: 655b34d3
Compiled: 2022-09-28T04:44:00
Compiler: GNU 9.3.1 on Linux-5.15.0-1020-azure x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/vpr /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/gemini_vpr.xmle RS_DSP_MULT_REGIN_post_synth.blif --sdc_file RS_DSP_MULT_REGIN_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report RS_DSP_MULT_REGIN_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --analysis


Architecture file: /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/gemini_vpr.xmle
Circuit name: RS_DSP_MULT_REGIN_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.07 seconds (max_rss 9.1 MiB, delta_rss +0.0 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.29 seconds (max_rss 13.9 MiB, delta_rss +4.8 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 14.5 MiB, delta_rss +0.6 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 233
    .input            :      40
    .output           :      38
    0-LUT             :       2
    6-LUT             :      76
    RS_DSP2_MULT_REGIN:       1
    dffsre            :      76
  Nets  : 232
    Avg Fanout:     2.7
    Max Fanout:   230.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 852
  Timing Graph Edges: 1231
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 77 pins (9.0%), 77 blocks (33.0%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'z_out[0]'
Warning 142: set_input_delay command matched but was not applied to primary output 'z_out[1]'
Warning 143: set_input_delay command matched but was not applied to primary output 'z_out[2]'
Warning 144: set_input_delay command matched but was not applied to primary output 'z_out[3]'
Warning 145: set_input_delay command matched but was not applied to primary output 'z_out[4]'
Warning 146: set_input_delay command matched but was not applied to primary output 'z_out[5]'
Warning 147: set_input_delay command matched but was not applied to primary output 'z_out[6]'
Warning 148: set_input_delay command matched but was not applied to primary output 'z_out[7]'
Warning 149: set_input_delay command matched but was not applied to primary output 'z_out[8]'
Warning 150: set_input_delay command matched but was not applied to primary output 'z_out[9]'
Warning 151: set_input_delay command matched but was not applied to primary output 'z_out[10]'
Warning 152: set_input_delay command matched but was not applied to primary output 'z_out[11]'
Warning 153: set_input_delay command matched but was not applied to primary output 'z_out[12]'
Warning 154: set_input_delay command matched but was not applied to primary output 'z_out[13]'
Warning 155: set_input_delay command matched but was not applied to primary output 'z_out[14]'
Warning 156: set_input_delay command matched but was not applied to primary output 'z_out[15]'
Warning 157: set_input_delay command matched but was not applied to primary output 'z_out[16]'
Warning 158: set_input_delay command matched but was not applied to primary output 'z_out[17]'
Warning 159: set_input_delay command matched but was not applied to primary output 'z_out[18]'
Warning 160: set_input_delay command matched but was not applied to primary output 'z_out[19]'
Warning 161: set_input_delay command matched but was not applied to primary output 'z_out[20]'
Warning 162: set_input_delay command matched but was not applied to primary output 'z_out[21]'
Warning 163: set_input_delay command matched but was not applied to primary output 'z_out[22]'
Warning 164: set_input_delay command matched but was not applied to primary output 'z_out[23]'
Warning 165: set_input_delay command matched but was not applied to primary output 'z_out[24]'
Warning 166: set_input_delay command matched but was not applied to primary output 'z_out[25]'
Warning 167: set_input_delay command matched but was not applied to primary output 'z_out[26]'
Warning 168: set_input_delay command matched but was not applied to primary output 'z_out[27]'
Warning 169: set_input_delay command matched but was not applied to primary output 'z_out[28]'
Warning 170: set_input_delay command matched but was not applied to primary output 'z_out[29]'
Warning 171: set_input_delay command matched but was not applied to primary output 'z_out[30]'
Warning 172: set_input_delay command matched but was not applied to primary output 'z_out[31]'
Warning 173: set_input_delay command matched but was not applied to primary output 'z_out[32]'
Warning 174: set_input_delay command matched but was not applied to primary output 'z_out[33]'
Warning 175: set_input_delay command matched but was not applied to primary output 'z_out[34]'
Warning 176: set_input_delay command matched but was not applied to primary output 'z_out[35]'
Warning 177: set_input_delay command matched but was not applied to primary output 'z_out[36]'
Warning 178: set_input_delay command matched but was not applied to primary output 'z_out[37]'
Warning 179: set_output_delay command matched but was not applied to primary input 'clk'
Warning 180: set_output_delay command matched but was not applied to primary input 'reset'
Warning 181: set_output_delay command matched but was not applied to primary input 'b[0]'
Warning 182: set_output_delay command matched but was not applied to primary input 'b[1]'
Warning 183: set_output_delay command matched but was not applied to primary input 'b[2]'
Warning 184: set_output_delay command matched but was not applied to primary input 'b[3]'
Warning 185: set_output_delay command matched but was not applied to primary input 'b[4]'
Warning 186: set_output_delay command matched but was not applied to primary input 'b[5]'
Warning 187: set_output_delay command matched but was not applied to primary input 'b[6]'
Warning 188: set_output_delay command matched but was not applied to primary input 'b[7]'
Warning 189: set_output_delay command matched but was not applied to primary input 'b[8]'
Warning 190: set_output_delay command matched but was not applied to primary input 'b[9]'
Warning 191: set_output_delay command matched but was not applied to primary input 'b[10]'
Warning 192: set_output_delay command matched but was not applied to primary input 'b[11]'
Warning 193: set_output_delay command matched but was not applied to primary input 'b[12]'
Warning 194: set_output_delay command matched but was not applied to primary input 'b[13]'
Warning 195: set_output_delay command matched but was not applied to primary input 'b[14]'
Warning 196: set_output_delay command matched but was not applied to primary input 'b[15]'
Warning 197: set_output_delay command matched but was not applied to primary input 'b[16]'
Warning 198: set_output_delay command matched but was not applied to primary input 'b[17]'
Warning 199: set_output_delay command matched but was not applied to primary input 'a[0]'
Warning 200: set_output_delay command matched but was not applied to primary input 'a[1]'
Warning 201: set_output_delay command matched but was not applied to primary input 'a[2]'
Warning 202: set_output_delay command matched but was not applied to primary input 'a[3]'
Warning 203: set_output_delay command matched but was not applied to primary input 'a[4]'
Warning 204: set_output_delay command matched but was not applied to primary input 'a[5]'
Warning 205: set_output_delay command matched but was not applied to primary input 'a[6]'
Warning 206: set_output_delay command matched but was not applied to primary input 'a[7]'
Warning 207: set_output_delay command matched but was not applied to primary input 'a[8]'
Warning 208: set_output_delay command matched but was not applied to primary input 'a[9]'
Warning 209: set_output_delay command matched but was not applied to primary input 'a[10]'
Warning 210: set_output_delay command matched but was not applied to primary input 'a[11]'
Warning 211: set_output_delay command matched but was not applied to primary input 'a[12]'
Warning 212: set_output_delay command matched but was not applied to primary input 'a[13]'
Warning 213: set_output_delay command matched but was not applied to primary input 'a[14]'
Warning 214: set_output_delay command matched but was not applied to primary input 'a[15]'
Warning 215: set_output_delay command matched but was not applied to primary input 'a[16]'
Warning 216: set_output_delay command matched but was not applied to primary input 'a[17]'
Warning 217: set_output_delay command matched but was not applied to primary input 'a[18]'
Warning 218: set_output_delay command matched but was not applied to primary input 'a[19]'

Applied 3 SDC commands from 'RS_DSP_MULT_REGIN_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 14.9 MiB, delta_rss +0.1 MiB)
Timing analysis: ON
Circuit netlist file: RS_DSP_MULT_REGIN_post_synth.net
Circuit placement file: RS_DSP_MULT_REGIN_post_synth.place
Circuit routing file: RS_DSP_MULT_REGIN_post_synth.route
Circuit SDC file: RS_DSP_MULT_REGIN_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'RS_DSP_MULT_REGIN_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.08 seconds).
# Load Packing took 0.08 seconds (max_rss 32.3 MiB, delta_rss +17.4 MiB)
Warning 219: Netlist contains 0 global net to non-global architecture pin connections
Warning 220: Logic block #43 ($true) has only 1 output pin '$true.O[19]'. It may be a constant generator.

Netlist num_nets: 156
Netlist num_blocks: 84
Netlist EMPTY blocks: 0.
Netlist io blocks: 78.
Netlist clb blocks: 5.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 40
Netlist output pins: 38

# Create Device
## Build Device Grid
Warning 221: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 222: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 223: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 224: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		78	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		5	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 32.4 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 225: Sized nonsensical R=0 transistor to minimum width
Warning 226: Sized nonsensical R=0 transistor to minimum width
Warning 227: Sized nonsensical R=0 transistor to minimum width
Warning 228: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 19.35 seconds (max_rss 795.1 MiB, delta_rss +762.7 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 19.54 seconds (max_rss 797.9 MiB, delta_rss +765.5 MiB)

# Load Placement
# Load Placement took 0.04 seconds (max_rss 797.9 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.13 seconds (max_rss 837.7 MiB, delta_rss +39.8 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 88205173
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 3.18065  Maximum # of bends: 36

Number of global nets: 1
Number of routed nets (nonglobal): 155
Wire length results (in units of 1 clb segments)...
	Total wirelength: 2069, average net length: 13.3484
	Maximum net length: 83

Wire length results in terms of physical segments...
	Total wiring segments used: 762, average wire segments per net: 4.91613
	Maximum segments used by a net: 40
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)     0 ( 0.0%) |
[      0.3:      0.4)     0 ( 0.0%) |
[      0.2:      0.3)    10 ( 0.1%) |
[      0.1:      0.2)    32 ( 0.3%) |
[        0:      0.1) 10544 (99.6%) |*********************************************
Maximum routing channel utilization:      0.27 at (20,1)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      43   7.150      180
                         1      48   6.675      180
                         2      14   1.850      180
                         3      19   2.237      180
                         4       9   0.475      180
                         5       0   0.000      180
                         6       0   0.000      180
                         7       0   0.000      180
                         8       0   0.000      180
                         9       0   0.000      180
                        10       0   0.000      180
                        11       0   0.000      180
                        12       0   0.000      180
                        13       0   0.000      180
                        14       0   0.000      180
                        15       0   0.000      180
                        16       0   0.000      180
                        17       0   0.000      180
                        18       0   0.000      180
                        19       0   0.000      180
                        20       0   0.000      180
                        21       0   0.000      180
                        22       0   0.000      180
                        23       0   0.000      180
                        24       0   0.000      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      180
                         1       0   0.000      180
                         2       1   0.059      180
                         3       0   0.000      180
                         4       1   0.015      180
                         5       0   0.000      180
                         6       2   0.118      180
                         7       1   0.015      180
                         8       2   0.059      180
                         9       1   0.015      180
                        10       1   0.015      180
                        11       3   0.088      180
                        12       2   0.074      180
                        13       1   0.029      180
                        14       3   0.059      180
                        15       4   0.147      180
                        16       4   0.162      180
                        17       2   0.044      180
                        18       8   0.294      180
                        19      24   0.956      180
                        20      32   1.088      180
                        21      43   2.250      180
                        22       8   0.176      180
                        23       4   0.118      180
                        24       7   0.206      180
                        25      19   0.662      180
                        26       3   0.044      180
                        27       2   0.074      180
                        28       8   0.309      180
                        29       5   0.221      180
                        30       4   0.088      180
                        31       7   0.221      180
                        32      23   0.897      180
                        33       1   0.029      180
                        34       4   0.074      180
                        35       3   0.044      180
                        36       4   0.118      180
                        37       1   0.015      180
                        38       0   0.000      180
                        39       1   0.015      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
                        67       0   0.000      180
                        68       0   0.000      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       0   0.000      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       0   0.000      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 817470

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0    0.000657
                                  1     0.00132

Segment usage by length: length utilization
                         ------ -----------
                              1    0.000657
                              4     0.00132


Hold Worst Negative Slack (hWNS): -1.18403 ns
Hold Total Negative Slack (hTNS): -33.616 ns

Hold slack histogram:
[ -1.2e-09: -5.9e-10) 28 (18.4%) |***********************************
[ -5.9e-10: -3.8e-12) 36 (23.7%) |*********************************************
[ -3.8e-12:  5.9e-10) 12 ( 7.9%) |***************
[  5.9e-10:  1.2e-09)  0 ( 0.0%) |
[  1.2e-09:  1.8e-09)  0 ( 0.0%) |
[  1.8e-09:  2.4e-09)  0 ( 0.0%) |
[  2.4e-09:  2.9e-09) 14 ( 9.2%) |******************
[  2.9e-09:  3.5e-09) 24 (15.8%) |******************************
[  3.5e-09:  4.1e-09)  0 ( 0.0%) |
[  4.1e-09:  4.7e-09) 38 (25.0%) |************************************************

Final critical path: 5.04811 ns, Fmax: 198.094 MHz
Setup Worst Negative Slack (sWNS): 0 ns
Setup Total Negative Slack (sTNS): 0 ns

Setup slack histogram:
[  1.8e-09:  2.2e-09) 36 (23.7%) |******************************
[  2.2e-09:  2.7e-09)  2 ( 1.3%) |**
[  2.7e-09:  3.2e-09) 35 (23.0%) |*****************************
[  3.2e-09:  3.7e-09)  3 ( 2.0%) |***
[  3.7e-09:  4.2e-09)  0 ( 0.0%) |
[  4.2e-09:  4.7e-09)  0 ( 0.0%) |
[  4.7e-09:  5.2e-09)  0 ( 0.0%) |
[  5.2e-09:  5.7e-09)  0 ( 0.0%) |
[  5.7e-09:  6.2e-09) 19 (12.5%) |****************
[  6.2e-09:  6.7e-09) 57 (37.5%) |************************************************

Timing analysis took 0.0114023 seconds (0.0112293 STA, 0.000172944 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 21.12 seconds (max_rss 837.9 MiB)
Design RS_DSP_MULT_REGIN is timing analysed!