Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Feb 27 16:16:35 2020
| Host         : Yami-chan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.268        0.000                      0                   48        0.338        0.000                      0                   48        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.268        0.000                      0                   48        0.338        0.000                      0                   48        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 Clock_Divider/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.521%)  route 3.414ns (80.479%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.709     5.067    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Clock_Divider/cnt_reg[15]/Q
                         net (fo=2, routed)           1.327     6.850    Clock_Divider/cnt[15]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.974 f  Clock_Divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     7.772    Clock_Divider/cnt[0]_i_6_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.124     7.896 f  Clock_Divider/cnt[0]_i_2/O
                         net (fo=3, routed)           0.488     8.383    Clock_Divider/cnt[0]_i_2_n_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     8.507 r  Clock_Divider/cnt[23]_i_1/O
                         net (fo=23, routed)          0.801     9.309    Clock_Divider/clk3
    SLICE_X0Y108         FDRE                                         r  Clock_Divider/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.588    14.773    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Clock_Divider/cnt_reg[21]/C
                         clock pessimism              0.268    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.429    14.577    Clock_Divider/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 Clock_Divider/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.521%)  route 3.414ns (80.479%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.709     5.067    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Clock_Divider/cnt_reg[15]/Q
                         net (fo=2, routed)           1.327     6.850    Clock_Divider/cnt[15]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.974 f  Clock_Divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     7.772    Clock_Divider/cnt[0]_i_6_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.124     7.896 f  Clock_Divider/cnt[0]_i_2/O
                         net (fo=3, routed)           0.488     8.383    Clock_Divider/cnt[0]_i_2_n_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     8.507 r  Clock_Divider/cnt[23]_i_1/O
                         net (fo=23, routed)          0.801     9.309    Clock_Divider/clk3
    SLICE_X0Y108         FDRE                                         r  Clock_Divider/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.588    14.773    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Clock_Divider/cnt_reg[22]/C
                         clock pessimism              0.268    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.429    14.577    Clock_Divider/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 Clock_Divider/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.521%)  route 3.414ns (80.479%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.709     5.067    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Clock_Divider/cnt_reg[15]/Q
                         net (fo=2, routed)           1.327     6.850    Clock_Divider/cnt[15]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.974 f  Clock_Divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     7.772    Clock_Divider/cnt[0]_i_6_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.124     7.896 f  Clock_Divider/cnt[0]_i_2/O
                         net (fo=3, routed)           0.488     8.383    Clock_Divider/cnt[0]_i_2_n_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     8.507 r  Clock_Divider/cnt[23]_i_1/O
                         net (fo=23, routed)          0.801     9.309    Clock_Divider/clk3
    SLICE_X0Y108         FDRE                                         r  Clock_Divider/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.588    14.773    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Clock_Divider/cnt_reg[23]/C
                         clock pessimism              0.268    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.429    14.577    Clock_Divider/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 Clock_Divider/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.180%)  route 3.275ns (79.820%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.709     5.067    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Clock_Divider/cnt_reg[15]/Q
                         net (fo=2, routed)           1.327     6.850    Clock_Divider/cnt[15]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.974 f  Clock_Divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     7.772    Clock_Divider/cnt[0]_i_6_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.124     7.896 f  Clock_Divider/cnt[0]_i_2/O
                         net (fo=3, routed)           0.488     8.383    Clock_Divider/cnt[0]_i_2_n_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     8.507 r  Clock_Divider/cnt[23]_i_1/O
                         net (fo=23, routed)          0.663     9.170    Clock_Divider/clk3
    SLICE_X0Y107         FDRE                                         r  Clock_Divider/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.588    14.773    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Clock_Divider/cnt_reg[17]/C
                         clock pessimism              0.268    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429    14.577    Clock_Divider/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 Clock_Divider/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.180%)  route 3.275ns (79.820%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.709     5.067    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Clock_Divider/cnt_reg[15]/Q
                         net (fo=2, routed)           1.327     6.850    Clock_Divider/cnt[15]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.974 f  Clock_Divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     7.772    Clock_Divider/cnt[0]_i_6_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.124     7.896 f  Clock_Divider/cnt[0]_i_2/O
                         net (fo=3, routed)           0.488     8.383    Clock_Divider/cnt[0]_i_2_n_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     8.507 r  Clock_Divider/cnt[23]_i_1/O
                         net (fo=23, routed)          0.663     9.170    Clock_Divider/clk3
    SLICE_X0Y107         FDRE                                         r  Clock_Divider/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.588    14.773    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Clock_Divider/cnt_reg[18]/C
                         clock pessimism              0.268    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429    14.577    Clock_Divider/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 Clock_Divider/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.180%)  route 3.275ns (79.820%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.709     5.067    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Clock_Divider/cnt_reg[15]/Q
                         net (fo=2, routed)           1.327     6.850    Clock_Divider/cnt[15]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.974 f  Clock_Divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     7.772    Clock_Divider/cnt[0]_i_6_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.124     7.896 f  Clock_Divider/cnt[0]_i_2/O
                         net (fo=3, routed)           0.488     8.383    Clock_Divider/cnt[0]_i_2_n_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     8.507 r  Clock_Divider/cnt[23]_i_1/O
                         net (fo=23, routed)          0.663     9.170    Clock_Divider/clk3
    SLICE_X0Y107         FDRE                                         r  Clock_Divider/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.588    14.773    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Clock_Divider/cnt_reg[19]/C
                         clock pessimism              0.268    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429    14.577    Clock_Divider/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 Clock_Divider/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.180%)  route 3.275ns (79.820%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.709     5.067    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Clock_Divider/cnt_reg[15]/Q
                         net (fo=2, routed)           1.327     6.850    Clock_Divider/cnt[15]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.974 f  Clock_Divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     7.772    Clock_Divider/cnt[0]_i_6_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.124     7.896 f  Clock_Divider/cnt[0]_i_2/O
                         net (fo=3, routed)           0.488     8.383    Clock_Divider/cnt[0]_i_2_n_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     8.507 r  Clock_Divider/cnt[23]_i_1/O
                         net (fo=23, routed)          0.663     9.170    Clock_Divider/clk3
    SLICE_X0Y107         FDRE                                         r  Clock_Divider/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.588    14.773    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Clock_Divider/cnt_reg[20]/C
                         clock pessimism              0.268    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429    14.577    Clock_Divider/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 Clock_Divider/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.828ns (20.264%)  route 3.258ns (79.736%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.709     5.067    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Clock_Divider/cnt_reg[15]/Q
                         net (fo=2, routed)           1.327     6.850    Clock_Divider/cnt[15]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.974 f  Clock_Divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     7.772    Clock_Divider/cnt[0]_i_6_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.124     7.896 f  Clock_Divider/cnt[0]_i_2/O
                         net (fo=3, routed)           0.488     8.383    Clock_Divider/cnt[0]_i_2_n_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     8.507 r  Clock_Divider/cnt[23]_i_1/O
                         net (fo=23, routed)          0.646     9.153    Clock_Divider/clk3
    SLICE_X0Y104         FDRE                                         r  Clock_Divider/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.589    14.774    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  Clock_Divider/cnt_reg[5]/C
                         clock pessimism              0.268    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.578    Clock_Divider/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 Clock_Divider/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.828ns (20.264%)  route 3.258ns (79.736%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.709     5.067    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Clock_Divider/cnt_reg[15]/Q
                         net (fo=2, routed)           1.327     6.850    Clock_Divider/cnt[15]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.974 f  Clock_Divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     7.772    Clock_Divider/cnt[0]_i_6_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.124     7.896 f  Clock_Divider/cnt[0]_i_2/O
                         net (fo=3, routed)           0.488     8.383    Clock_Divider/cnt[0]_i_2_n_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     8.507 r  Clock_Divider/cnt[23]_i_1/O
                         net (fo=23, routed)          0.646     9.153    Clock_Divider/clk3
    SLICE_X0Y104         FDRE                                         r  Clock_Divider/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.589    14.774    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  Clock_Divider/cnt_reg[6]/C
                         clock pessimism              0.268    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.578    Clock_Divider/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 Clock_Divider/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.828ns (20.264%)  route 3.258ns (79.736%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.709     5.067    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Clock_Divider/cnt_reg[15]/Q
                         net (fo=2, routed)           1.327     6.850    Clock_Divider/cnt[15]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.974 f  Clock_Divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     7.772    Clock_Divider/cnt[0]_i_6_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.124     7.896 f  Clock_Divider/cnt[0]_i_2/O
                         net (fo=3, routed)           0.488     8.383    Clock_Divider/cnt[0]_i_2_n_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     8.507 r  Clock_Divider/cnt[23]_i_1/O
                         net (fo=23, routed)          0.646     9.153    Clock_Divider/clk3
    SLICE_X0Y104         FDRE                                         r  Clock_Divider/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.589    14.774    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  Clock_Divider/cnt_reg[7]/C
                         clock pessimism              0.268    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.578    Clock_Divider/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Clock_Divider/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.792%)  route 0.187ns (42.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.431    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  Clock_Divider/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  Clock_Divider/cnt_reg[1]/Q
                         net (fo=2, routed)           0.187     1.759    Clock_Divider/cnt[1]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.874 r  Clock_Divider/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    Clock_Divider/data0[1]
    SLICE_X0Y103         FDRE                                         r  Clock_Divider/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.871     1.940    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  Clock_Divider/cnt_reg[1]/C
                         clock pessimism             -0.508     1.431    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.536    Clock_Divider/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Clock_Divider/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.431    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  Clock_Divider/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  Clock_Divider/cnt_reg[9]/Q
                         net (fo=2, routed)           0.187     1.760    Clock_Divider/cnt[9]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  Clock_Divider/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    Clock_Divider/data0[9]
    SLICE_X0Y105         FDRE                                         r  Clock_Divider/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.871     1.940    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  Clock_Divider/cnt_reg[9]/C
                         clock pessimism             -0.508     1.431    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105     1.536    Clock_Divider/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Clock_Divider/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.430    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Clock_Divider/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  Clock_Divider/cnt_reg[17]/Q
                         net (fo=2, routed)           0.187     1.759    Clock_Divider/cnt[17]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.874 r  Clock_Divider/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    Clock_Divider/data0[17]
    SLICE_X0Y107         FDRE                                         r  Clock_Divider/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.870     1.939    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Clock_Divider/cnt_reg[17]/C
                         clock pessimism             -0.508     1.430    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105     1.535    Clock_Divider/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 Clock_Divider/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.431    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  Clock_Divider/cnt_reg[13]/Q
                         net (fo=2, routed)           0.189     1.761    Clock_Divider/cnt[13]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  Clock_Divider/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    Clock_Divider/data0[13]
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.871     1.940    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[13]/C
                         clock pessimism             -0.508     1.431    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105     1.536    Clock_Divider/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 Clock_Divider/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.431    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  Clock_Divider/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  Clock_Divider/cnt_reg[5]/Q
                         net (fo=2, routed)           0.189     1.761    Clock_Divider/cnt[5]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  Clock_Divider/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    Clock_Divider/data0[5]
    SLICE_X0Y104         FDRE                                         r  Clock_Divider/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.871     1.940    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  Clock_Divider/cnt_reg[5]/C
                         clock pessimism             -0.508     1.431    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.536    Clock_Divider/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 Clock_Divider/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.430    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Clock_Divider/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  Clock_Divider/cnt_reg[21]/Q
                         net (fo=2, routed)           0.189     1.760    Clock_Divider/cnt[21]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  Clock_Divider/cnt_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.875    Clock_Divider/data0[21]
    SLICE_X0Y108         FDRE                                         r  Clock_Divider/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.870     1.939    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Clock_Divider/cnt_reg[21]/C
                         clock pessimism             -0.508     1.430    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.105     1.535    Clock_Divider/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Clock_Divider/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.965%)  route 0.187ns (39.035%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.431    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  Clock_Divider/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  Clock_Divider/cnt_reg[1]/Q
                         net (fo=2, routed)           0.187     1.759    Clock_Divider/cnt[1]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.910 r  Clock_Divider/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.910    Clock_Divider/data0[2]
    SLICE_X0Y103         FDRE                                         r  Clock_Divider/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.871     1.940    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  Clock_Divider/cnt_reg[2]/C
                         clock pessimism             -0.508     1.431    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.536    Clock_Divider/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Clock_Divider/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.917%)  route 0.187ns (39.083%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.431    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  Clock_Divider/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  Clock_Divider/cnt_reg[9]/Q
                         net (fo=2, routed)           0.187     1.760    Clock_Divider/cnt[9]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.911 r  Clock_Divider/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.911    Clock_Divider/data0[10]
    SLICE_X0Y105         FDRE                                         r  Clock_Divider/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.871     1.940    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  Clock_Divider/cnt_reg[10]/C
                         clock pessimism             -0.508     1.431    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105     1.536    Clock_Divider/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Clock_Divider/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.917%)  route 0.187ns (39.083%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.430    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Clock_Divider/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  Clock_Divider/cnt_reg[17]/Q
                         net (fo=2, routed)           0.187     1.759    Clock_Divider/cnt[17]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.910 r  Clock_Divider/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.910    Clock_Divider/data0[18]
    SLICE_X0Y107         FDRE                                         r  Clock_Divider/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.870     1.939    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Clock_Divider/cnt_reg[18]/C
                         clock pessimism             -0.508     1.430    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105     1.535    Clock_Divider/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Clock_Divider/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.760%)  route 0.189ns (39.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.431    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  Clock_Divider/cnt_reg[13]/Q
                         net (fo=2, routed)           0.189     1.761    Clock_Divider/cnt[13]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.912 r  Clock_Divider/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.912    Clock_Divider/data0[14]
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.871     1.940    Clock_Divider/clk_100M_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Clock_Divider/cnt_reg[14]/C
                         clock pessimism             -0.508     1.431    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105     1.536    Clock_Divider/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104    Clock_Divider/clk3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104    Clock_Divider/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    Clock_Divider/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    Clock_Divider/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    Clock_Divider/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    Clock_Divider/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    Clock_Divider/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    Clock_Divider/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    Clock_Divider/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    Clock_Divider/clk3_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    Clock_Divider/clk3_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    Clock_Divider/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    Clock_Divider/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    Clock_Divider/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    Clock_Divider/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    Clock_Divider/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    Clock_Divider/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    Clock_Divider/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    Clock_Divider/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    Clock_Divider/clk3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    Clock_Divider/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    Clock_Divider/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    Clock_Divider/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    Clock_Divider/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    Clock_Divider/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    Clock_Divider/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    Clock_Divider/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    Clock_Divider/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    Clock_Divider/cnt_reg[17]/C



