// phipps_peak.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module phipps_peak (
		input  wire         clock_bridge_csr_in_clk_clk,                                      //                                  clock_bridge_csr_in_clk.clk
		input  wire         clock_bridge_dsp_in_clk_clk,                                      //                                  clock_bridge_dsp_in_clk.clk
		input  wire         clock_bridge_ecpri_rx_in_clk_clk,                                 //                             clock_bridge_ecpri_rx_in_clk.clk
		input  wire         clock_bridge_ecpri_tx_in_clk_clk,                                 //                             clock_bridge_ecpri_tx_in_clk.clk
		input  wire         clock_bridge_eth_in_clk_clk,                                      //                                  clock_bridge_eth_in_clk.clk
		output wire         h2f_bridge_s0_waitrequest,                                        //                                            h2f_bridge_s0.waitrequest
		output wire [31:0]  h2f_bridge_s0_readdata,                                           //                                                         .readdata
		output wire         h2f_bridge_s0_readdatavalid,                                      //                                                         .readdatavalid
		input  wire [0:0]   h2f_bridge_s0_burstcount,                                         //                                                         .burstcount
		input  wire [31:0]  h2f_bridge_s0_writedata,                                          //                                                         .writedata
		input  wire [22:0]  h2f_bridge_s0_address,                                            //                                                         .address
		input  wire         h2f_bridge_s0_write,                                              //                                                         .write
		input  wire         h2f_bridge_s0_read,                                               //                                                         .read
		input  wire [3:0]   h2f_bridge_s0_byteenable,                                         //                                                         .byteenable
		input  wire         h2f_bridge_s0_debugaccess,                                        //                                                         .debugaccess
		output wire         h2f_lw_bridge_s0_waitrequest,                                     //                                         h2f_lw_bridge_s0.waitrequest
		output wire [31:0]  h2f_lw_bridge_s0_readdata,                                        //                                                         .readdata
		output wire         h2f_lw_bridge_s0_readdatavalid,                                   //                                                         .readdatavalid
		input  wire [0:0]   h2f_lw_bridge_s0_burstcount,                                      //                                                         .burstcount
		input  wire [31:0]  h2f_lw_bridge_s0_writedata,                                       //                                                         .writedata
		input  wire [19:0]  h2f_lw_bridge_s0_address,                                         //                                                         .address
		input  wire         h2f_lw_bridge_s0_write,                                           //                                                         .write
		input  wire         h2f_lw_bridge_s0_read,                                            //                                                         .read
		input  wire [3:0]   h2f_lw_bridge_s0_byteenable,                                      //                                                         .byteenable
		input  wire         h2f_lw_bridge_s0_debugaccess,                                     //                                                         .debugaccess
		input  wire         csr_in_reset_reset_n,                                             //                                             csr_in_reset.reset_n
		input  wire         dsp_in_reset_reset_n,                                             //                                             dsp_in_reset.reset_n
		input  wire         eth_in_reset_reset_n,                                             //                                             eth_in_reset.reset_n
		input  wire         rst_ecpri_n_reset_n,                                              //                                              rst_ecpri_n.reset_n
		output wire [55:0]  radio_config_status_dup2_radio_config_status,                     //                                 radio_config_status_dup2.radio_config_status
		output wire         rst_soft_n_dup4_rst_soft_n,                                       //                                          rst_soft_n_dup4.rst_soft_n
		input  wire [31:0]  interface_sel_data,                                               //                                            interface_sel.data
		input  wire         ddc_avst_sink_avst_sink_valid,                                    //                                            ddc_avst_sink.avst_sink_valid
		input  wire [7:0]   ddc_avst_sink_avst_sink_channel,                                  //                                                         .avst_sink_channel
		input  wire [31:0]  ddc_avst_sink_avst_sink_data_l1,                                  //                                                         .avst_sink_data_l1
		input  wire [31:0]  ddc_avst_sink_avst_sink_data_l2,                                  //                                                         .avst_sink_data_l2
		input  wire [31:0]  ddc_avst_sink_avst_sink_data_l3,                                  //                                                         .avst_sink_data_l3
		input  wire [31:0]  ddc_avst_sink_avst_sink_data_l4,                                  //                                                         .avst_sink_data_l4
		input  wire [31:0]  ddc_avst_sink_avst_sink_data_l5,                                  //                                                         .avst_sink_data_l5
		input  wire [31:0]  ddc_avst_sink_avst_sink_data_l6,                                  //                                                         .avst_sink_data_l6
		input  wire [31:0]  ddc_avst_sink_avst_sink_data_l7,                                  //                                                         .avst_sink_data_l7
		input  wire [31:0]  ddc_avst_sink_avst_sink_data_l8,                                  //                                                         .avst_sink_data_l8
		output wire         duc_avst_source_duc_avst_source_valid,                            //                                          duc_avst_source.duc_avst_source_valid
		output wire [31:0]  duc_avst_source_duc_avst_source_data0,                            //                                                         .duc_avst_source_data0
		output wire [31:0]  duc_avst_source_duc_avst_source_data1,                            //                                                         .duc_avst_source_data1
		output wire [31:0]  duc_avst_source_duc_avst_source_data2,                            //                                                         .duc_avst_source_data2
		output wire [31:0]  duc_avst_source_duc_avst_source_data3,                            //                                                         .duc_avst_source_data3
		output wire [31:0]  duc_avst_source_duc_avst_source_data4,                            //                                                         .duc_avst_source_data4
		output wire [31:0]  duc_avst_source_duc_avst_source_data5,                            //                                                         .duc_avst_source_data5
		output wire [31:0]  duc_avst_source_duc_avst_source_data6,                            //                                                         .duc_avst_source_data6
		output wire [31:0]  duc_avst_source_duc_avst_source_data7,                            //                                                         .duc_avst_source_data7
		output wire [7:0]   duc_avst_source_duc_avst_source_channel,                          //                                                         .duc_avst_source_channel
		input  wire         dxc_ss_top_0_rfp_pulse_data,                                      //                                   dxc_ss_top_0_rfp_pulse.data
		output wire         dxc_avst_selctd_cap_intf_valid,                                   //                                 dxc_avst_selctd_cap_intf.valid
		output wire [31:0]  dxc_avst_selctd_cap_intf_data,                                    //                                                         .data
		output wire [2:0]   dxc_avst_selctd_cap_intf_channel,                                 //                                                         .channel
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_skip_crc,              //                          avst_axist_bridge_0_avst_tx_ptp.i_av_st_tx_skip_crc
		input  wire [1:0]   avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_valid,          //                                                         .i_av_st_tx_ptp_ts_valid
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ins_ets,           //                                                         .i_av_st_tx_ptp_ins_ets
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ins_cf,            //                                                         .i_av_st_tx_ptp_ins_cf
		input  wire [95:0]  avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_tx_its,            //                                                         .i_av_st_tx_ptp_tx_its
		input  wire [6:0]   avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym_p2p_idx,      //                                                         .i_av_st_tx_ptp_asym_p2p_idx
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym_sign,         //                                                         .i_av_st_tx_ptp_asym_sign
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym,              //                                                         .i_av_st_tx_ptp_asym
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_p2p,               //                                                         .i_av_st_tx_ptp_p2p
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_format,         //                                                         .i_av_st_tx_ptp_ts_format
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_update_eb,         //                                                         .i_av_st_tx_ptp_update_eb
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_zero_csum,         //                                                         .i_av_st_tx_ptp_zero_csum
		input  wire [15:0]  avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_eb_offset,         //                                                         .i_av_st_tx_ptp_eb_offset
		input  wire [15:0]  avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_csum_offset,       //                                                         .i_av_st_tx_ptp_csum_offset
		input  wire [15:0]  avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_cf_offset,         //                                                         .i_av_st_tx_ptp_cf_offset
		input  wire [15:0]  avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_offset,         //                                                         .i_av_st_tx_ptp_ts_offset
		input  wire         avst_axist_bridge_0_axit_tx_if_tready,                            //                           avst_axist_bridge_0_axit_tx_if.tready
		output wire         avst_axist_bridge_0_axit_tx_if_tvalid,                            //                                                         .tvalid
		output wire [63:0]  avst_axist_bridge_0_axit_tx_if_tdata,                             //                                                         .tdata
		output wire         avst_axist_bridge_0_axit_tx_if_tlast,                             //                                                         .tlast
		output wire [7:0]   avst_axist_bridge_0_axit_tx_if_tkeep,                             //                                                         .tkeep
		output wire [1:0]   avst_axist_bridge_0_axit_tx_if_tuser,                             //                                                         .tuser
		output wire [93:0]  avst_axist_bridge_0_axist_tx_user_o_axi_st_tx_tuser_ptp,          //                        avst_axist_bridge_0_axist_tx_user.o_axi_st_tx_tuser_ptp
		output wire [327:0] avst_axist_bridge_0_axist_tx_user_o_axi_st_tx_tuser_ptp_extended, //                                                         .o_axi_st_tx_tuser_ptp_extended
		output wire [39:0]  avst_axist_bridge_0_avst_rx_ptp_o_av_st_rxstatus_data,            //                          avst_axist_bridge_0_avst_rx_ptp.o_av_st_rxstatus_data
		output wire         avst_axist_bridge_0_avst_rx_ptp_o_av_st_rxstatus_valid,           //                                                         .o_av_st_rxstatus_valid
		output wire [95:0]  avst_axist_bridge_0_avst_rx_ptp_o_av_st_ptp_rx_its,               //                                                         .o_av_st_ptp_rx_its
		input  wire         avst_axist_bridge_0_axist_rx_if_tvalid,                           //                          avst_axist_bridge_0_axist_rx_if.tvalid
		input  wire [63:0]  avst_axist_bridge_0_axist_rx_if_tdata,                            //                                                         .tdata
		input  wire         avst_axist_bridge_0_axist_rx_if_tlast,                            //                                                         .tlast
		input  wire [7:0]   avst_axist_bridge_0_axist_rx_if_tkeep,                            //                                                         .tkeep
		input  wire [6:0]   avst_axist_bridge_0_axist_rx_if_tuser,                            //                                                         .tuser
		input  wire [4:0]   avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_tuser_sts,          //                        avst_axist_bridge_0_axist_rx_user.i_axi_st_rx_tuser_sts
		input  wire [31:0]  avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_tuser_sts_extended, //                                                         .i_axi_st_rx_tuser_sts_extended
		input  wire [95:0]  avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_ingrts0_tdata,      //                                                         .i_axi_st_rx_ingrts0_tdata
		input  wire         avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_ingrts0_tvalid,     //                                                         .i_axi_st_rx_ingrts0_tvalid
		input  wire         ecpri_ext_sink_valid,                                             //                                           ecpri_ext_sink.valid
		input  wire [63:0]  ecpri_ext_sink_data,                                              //                                                         .data
		input  wire         ecpri_ext_sink_startofpacket,                                     //                                                         .startofpacket
		input  wire         ecpri_ext_sink_endofpacket,                                       //                                                         .endofpacket
		input  wire [2:0]   ecpri_ext_sink_empty,                                             //                                                         .empty
		input  wire         ecpri_ext_sink_error,                                             //                                                         .error
		output wire         ecpri_ext_sink_ready,                                             //                                                         .ready
		output wire         ecpri_ext_source_valid,                                           //                                         ecpri_ext_source.valid
		output wire [63:0]  ecpri_ext_source_data,                                            //                                                         .data
		output wire         ecpri_ext_source_startofpacket,                                   //                                                         .startofpacket
		output wire         ecpri_ext_source_endofpacket,                                     //                                                         .endofpacket
		output wire [2:0]   ecpri_ext_source_empty,                                           //                                                         .empty
		output wire [5:0]   ecpri_ext_source_error,                                           //                                                         .error
		output wire [21:0]  ptp_tod_concat_out_o_mac_ptp_fp,                                  //                                       ptp_tod_concat_out.o_mac_ptp_fp
		output wire         ptp_tod_concat_out_o_mac_ptp_ts_req,                              //                                                         .o_mac_ptp_ts_req
		input  wire         ptp_tod_concat_out_i_mac_ptp_tx_ets_valid,                        //                                                         .i_mac_ptp_tx_ets_valid
		input  wire [95:0]  ptp_tod_concat_out_i_mac_ptp_tx_ets,                              //                                                         .i_mac_ptp_tx_ets
		input  wire [21:0]  ptp_tod_concat_out_i_mac_ptp_tx_ets_fp,                           //                                                         .i_mac_ptp_tx_ets_fp
		input  wire         ptp_tod_concat_out_i_mac_ptp_rx_its_valid,                        //                                                         .i_mac_ptp_rx_its_valid
		input  wire [95:0]  ptp_tod_concat_out_i_mac_ptp_rx_its,                              //                                                         .i_mac_ptp_rx_its
		input  wire [19:0]  ptp_tod_concat_out_i_ext_ptp_fp,                                  //                                                         .i_ext_ptp_fp
		input  wire         ptp_tod_concat_out_i_ext_ptp_ts_req,                              //                                                         .i_ext_ptp_ts_req
		output wire         ptp_tod_concat_out_o_ext_ptp_tx_ets_valid,                        //                                                         .o_ext_ptp_tx_ets_valid
		output wire [95:0]  ptp_tod_concat_out_o_ext_ptp_tx_ets,                              //                                                         .o_ext_ptp_tx_ets
		output wire [19:0]  ptp_tod_concat_out_o_ext_ptp_tx_ets_fp,                           //                                                         .o_ext_ptp_tx_ets_fp
		output wire [95:0]  ptp_tod_concat_out_o_ext_ptp_rx_its,                              //                                                         .o_ext_ptp_rx_its
		output wire         ptp_tod_concat_out_o_ext_ptp_rx_its_valid,                        //                                                         .o_ext_ptp_rx_its_valid
		input  wire         rx_pcs_ready_rx_pcs_ready,                                        //                                             rx_pcs_ready.rx_pcs_ready
		input  wire         tx_lanes_stable_tx_lanes_stable,                                  //                                          tx_lanes_stable.tx_lanes_stable
		input  wire [95:0]  ecpri_oran_top_0_oran_tx_tod_96b_data_tdata,                      //                    ecpri_oran_top_0_oran_tx_tod_96b_data.tdata
		input  wire         ecpri_oran_top_0_oran_tx_tod_96b_data_tvalid,                     //                                                         .tvalid
		input  wire [95:0]  ecpri_oran_top_0_oran_rx_tod_96b_data_tdata,                      //                    ecpri_oran_top_0_oran_rx_tod_96b_data.tdata
		input  wire         ecpri_oran_top_0_oran_rx_tod_96b_data_tvalid,                     //                                                         .tvalid
		input  wire [95:0]  xran_timestamp_tod_in_data,                                       //                                    xran_timestamp_tod_in.data
		output wire         timeout_cntr_intr_uplane_irq,                                     //                                 timeout_cntr_intr_uplane.irq
		output wire         timeout_cntr_intr_cplane_irq,                                     //                                 timeout_cntr_intr_cplane.irq
		output wire         fifo_full_intr_irq,                                               //                                           fifo_full_intr.irq
		output wire         pwr_mtr_h2f_bridge_s0_waitrequest,                                //                                    pwr_mtr_h2f_bridge_s0.waitrequest
		output wire [31:0]  pwr_mtr_h2f_bridge_s0_readdata,                                   //                                                         .readdata
		output wire         pwr_mtr_h2f_bridge_s0_readdatavalid,                              //                                                         .readdatavalid
		input  wire [0:0]   pwr_mtr_h2f_bridge_s0_burstcount,                                 //                                                         .burstcount
		input  wire [31:0]  pwr_mtr_h2f_bridge_s0_writedata,                                  //                                                         .writedata
		input  wire [16:0]  pwr_mtr_h2f_bridge_s0_address,                                    //                                                         .address
		input  wire         pwr_mtr_h2f_bridge_s0_write,                                      //                                                         .write
		input  wire         pwr_mtr_h2f_bridge_s0_read,                                       //                                                         .read
		input  wire [3:0]   pwr_mtr_h2f_bridge_s0_byteenable,                                 //                                                         .byteenable
		input  wire         pwr_mtr_h2f_bridge_s0_debugaccess,                                //                                                         .debugaccess
		input  wire         lphy_ss_top_0_pb_avst_sink_valid,                                 //                               lphy_ss_top_0_pb_avst_sink.valid
		input  wire [63:0]  lphy_ss_top_0_pb_avst_sink_data,                                  //                                                         .data
		output wire         lphy_ss_top_0_pb_avst_sink_ready,                                 //                                                         .ready
		output wire         lphy_avst_selctd_cap_intf_valid,                                  //                                lphy_avst_selctd_cap_intf.valid
		output wire [31:0]  lphy_avst_selctd_cap_intf_data,                                   //                                                         .data
		output wire [2:0]   lphy_avst_selctd_cap_intf_channel,                                //                                                         .channel
		input  wire         lphy_ss_top_0_frame_status_counter_reset_data,                    //                 lphy_ss_top_0_frame_status_counter_reset.data
		output wire         lphy_ss_top_0_lphy_ss_top_pwr_mtr_ifft_hist_done_intr_l1_irq,     // lphy_ss_top_0_lphy_ss_top_pwr_mtr_ifft_hist_done_intr_l1.irq
		output wire         lphy_ss_top_0_lphy_ss_top_pwr_mtr_ifft_hist_done_intr_l2_irq,     // lphy_ss_top_0_lphy_ss_top_pwr_mtr_ifft_hist_done_intr_l2.irq
		output wire         lphy_ss_top_0_lphy_ss_top_pwr_mtr_fft_hist_done_intr_l1_irq,      //  lphy_ss_top_0_lphy_ss_top_pwr_mtr_fft_hist_done_intr_l1.irq
		output wire         lphy_ss_top_0_lphy_ss_top_pwr_mtr_fft_hist_done_intr_l2_irq,      //  lphy_ss_top_0_lphy_ss_top_pwr_mtr_fft_hist_done_intr_l2.irq
		output wire         lphy_ss_top_0_lphy_ss_top_duc_ddc_lpbk_en_data                    //                lphy_ss_top_0_lphy_ss_top_duc_ddc_lpbk_en.data
	);

	wire          lphy_ss_top_0_coupling_prach_avst_sink_l1_valid;                   // lphy_ss_top_0:coupling_prach_avst_sink_l1_valid -> ecpri_oran_top_0:coupling_prach_sink_l1_valid
	wire   [31:0] lphy_ss_top_0_coupling_prach_avst_sink_l1_data;                    // lphy_ss_top_0:coupling_prach_avst_sink_l1_data -> ecpri_oran_top_0:coupling_prach_sink_l1_data
	wire   [15:0] lphy_ss_top_0_coupling_prach_avst_sink_l1_channel;                 // lphy_ss_top_0:coupling_prach_avst_sink_l1_channel -> ecpri_oran_top_0:coupling_prach_sink_l1_channel
	wire          lphy_ss_top_0_coupling_prach_avst_sink_l1_startofpacket;           // lphy_ss_top_0:coupling_prach_avst_sink_l1_startofpacket -> ecpri_oran_top_0:coupling_prach_sink_l1_startofpacket
	wire          lphy_ss_top_0_coupling_prach_avst_sink_l1_endofpacket;             // lphy_ss_top_0:coupling_prach_avst_sink_l1_endofpacket -> ecpri_oran_top_0:coupling_prach_sink_l1_endofpacket
	wire          lphy_ss_top_0_coupling_prach_avst_sink_l2_valid;                   // lphy_ss_top_0:coupling_prach_avst_sink_l2_valid -> ecpri_oran_top_0:coupling_prach_sink_l2_valid
	wire   [31:0] lphy_ss_top_0_coupling_prach_avst_sink_l2_data;                    // lphy_ss_top_0:coupling_prach_avst_sink_l2_data -> ecpri_oran_top_0:coupling_prach_sink_l2_data
	wire   [15:0] lphy_ss_top_0_coupling_prach_avst_sink_l2_channel;                 // lphy_ss_top_0:coupling_prach_avst_sink_l2_channel -> ecpri_oran_top_0:coupling_prach_sink_l2_channel
	wire          lphy_ss_top_0_coupling_prach_avst_sink_l2_startofpacket;           // lphy_ss_top_0:coupling_prach_avst_sink_l2_startofpacket -> ecpri_oran_top_0:coupling_prach_sink_l2_startofpacket
	wire          lphy_ss_top_0_coupling_prach_avst_sink_l2_endofpacket;             // lphy_ss_top_0:coupling_prach_avst_sink_l2_endofpacket -> ecpri_oran_top_0:coupling_prach_sink_l2_endofpacket
	wire          lphy_ss_top_0_coupling_pusch_avst_sink_l1_valid;                   // lphy_ss_top_0:coupling_pusch_avst_sink_l1_valid -> ecpri_oran_top_0:coupling_pusch_sink_l1_valid
	wire   [31:0] lphy_ss_top_0_coupling_pusch_avst_sink_l1_data;                    // lphy_ss_top_0:coupling_pusch_avst_sink_l1_data -> ecpri_oran_top_0:coupling_pusch_sink_l1_data
	wire   [15:0] lphy_ss_top_0_coupling_pusch_avst_sink_l1_channel;                 // lphy_ss_top_0:coupling_pusch_avst_sink_l1_channel -> ecpri_oran_top_0:coupling_pusch_sink_l1_channel
	wire          lphy_ss_top_0_coupling_pusch_avst_sink_l1_startofpacket;           // lphy_ss_top_0:coupling_pusch_avst_sink_l1_startofpacket -> ecpri_oran_top_0:coupling_pusch_sink_l1_startofpacket
	wire          lphy_ss_top_0_coupling_pusch_avst_sink_l1_endofpacket;             // lphy_ss_top_0:coupling_pusch_avst_sink_l1_endofpacket -> ecpri_oran_top_0:coupling_pusch_sink_l1_endofpacket
	wire          lphy_ss_top_0_coupling_pusch_avst_sink_l2_valid;                   // lphy_ss_top_0:coupling_pusch_avst_sink_l2_valid -> ecpri_oran_top_0:coupling_pusch_sink_l2_valid
	wire   [31:0] lphy_ss_top_0_coupling_pusch_avst_sink_l2_data;                    // lphy_ss_top_0:coupling_pusch_avst_sink_l2_data -> ecpri_oran_top_0:coupling_pusch_sink_l2_data
	wire   [15:0] lphy_ss_top_0_coupling_pusch_avst_sink_l2_channel;                 // lphy_ss_top_0:coupling_pusch_avst_sink_l2_channel -> ecpri_oran_top_0:coupling_pusch_sink_l2_channel
	wire          lphy_ss_top_0_coupling_pusch_avst_sink_l2_startofpacket;           // lphy_ss_top_0:coupling_pusch_avst_sink_l2_startofpacket -> ecpri_oran_top_0:coupling_pusch_sink_l2_startofpacket
	wire          lphy_ss_top_0_coupling_pusch_avst_sink_l2_endofpacket;             // lphy_ss_top_0:coupling_pusch_avst_sink_l2_endofpacket -> ecpri_oran_top_0:coupling_pusch_sink_l2_endofpacket
	wire          dxc_ss_top_0_ddc_source_l1_valid;                                  // dxc_ss_top_0:ddc_source_l1_valid -> lphy_ss_top_0:lphy_ss_ul_sink_l1_valid
	wire   [31:0] dxc_ss_top_0_ddc_source_l1_data;                                   // dxc_ss_top_0:ddc_source_l1_data -> lphy_ss_top_0:lphy_ss_ul_sink_l1_data
	wire    [7:0] dxc_ss_top_0_ddc_source_l1_channel;                                // dxc_ss_top_0:ddc_source_l1_channel -> lphy_ss_top_0:lphy_ss_ul_sink_l1_channel
	wire          dxc_ss_top_0_ddc_source_l2_valid;                                  // dxc_ss_top_0:ddc_source_l2_valid -> lphy_ss_top_0:lphy_ss_ul_sink_l2_valid
	wire   [31:0] dxc_ss_top_0_ddc_source_l2_data;                                   // dxc_ss_top_0:ddc_source_l2_data -> lphy_ss_top_0:lphy_ss_ul_sink_l2_data
	wire    [7:0] dxc_ss_top_0_ddc_source_l2_channel;                                // dxc_ss_top_0:ddc_source_l2_channel -> lphy_ss_top_0:lphy_ss_ul_sink_l2_channel
	wire          lphy_ss_top_0_ifft_source_l1_valid;                                // lphy_ss_top_0:ifft_source_l1_valid -> dxc_ss_top_0:ifft_duc_sink_l1_valid
	wire   [31:0] lphy_ss_top_0_ifft_source_l1_data;                                 // lphy_ss_top_0:ifft_source_l1_data -> dxc_ss_top_0:ifft_duc_sink_l1_data
	wire    [7:0] lphy_ss_top_0_ifft_source_l1_channel;                              // lphy_ss_top_0:ifft_source_l1_channel -> dxc_ss_top_0:ifft_duc_sink_l1_channel
	wire          lphy_ss_top_0_ifft_source_l2_valid;                                // lphy_ss_top_0:ifft_source_l2_valid -> dxc_ss_top_0:ifft_duc_sink_l2_valid
	wire   [31:0] lphy_ss_top_0_ifft_source_l2_data;                                 // lphy_ss_top_0:ifft_source_l2_data -> dxc_ss_top_0:ifft_duc_sink_l2_data
	wire    [7:0] lphy_ss_top_0_ifft_source_l2_channel;                              // lphy_ss_top_0:ifft_source_l2_channel -> dxc_ss_top_0:ifft_duc_sink_l2_channel
	wire          ecpri_oran_top_0_xran_demapper_cplane_source_valid;                // ecpri_oran_top_0:xran_demapper_cplane_source_valid -> lphy_ss_top_0:xran_demapper_cplane_source_valid
	wire          ecpri_oran_top_0_xran_demapper_cplane_source_startofpacket;        // ecpri_oran_top_0:xran_demapper_cplane_source_startofpacket -> lphy_ss_top_0:xran_demapper_cplane_source_startofpacket
	wire          ecpri_oran_top_0_xran_demapper_cplane_source_endofpacket;          // ecpri_oran_top_0:xran_demapper_cplane_source_endofpacket -> lphy_ss_top_0:xran_demapper_cplane_source_endofpacket
	wire          ecpri_oran_top_0_xran_demapper_source_valid;                       // ecpri_oran_top_0:xran_demapper_source_valid -> lphy_ss_top_0:xran_demapper_source_valid
	wire  [127:0] ecpri_oran_top_0_xran_demapper_source_data;                        // ecpri_oran_top_0:xran_demapper_source_data -> lphy_ss_top_0:xran_demapper_source_data
	wire          ecpri_oran_top_0_xran_demapper_source_ready;                       // lphy_ss_top_0:xran_demapper_source_ready -> ecpri_oran_top_0:xran_demapper_source_ready
	wire   [15:0] ecpri_oran_top_0_xran_demapper_source_channel;                     // ecpri_oran_top_0:xran_demapper_source_channel -> lphy_ss_top_0:xran_demapper_source_channel
	wire          ecpri_oran_top_0_xran_demapper_source_startofpacket;               // ecpri_oran_top_0:xran_demapper_source_startofpacket -> lphy_ss_top_0:xran_demapper_source_startofpacket
	wire          ecpri_oran_top_0_xran_demapper_source_endofpacket;                 // ecpri_oran_top_0:xran_demapper_source_endofpacket -> lphy_ss_top_0:xran_demapper_source_endofpacket
	wire          clock_bridge_csr_out_clk_clk;                                      // clock_bridge_csr:out_clk -> [dxc_ss_top_0:csr_in_clk_clk, ecpri_oran_top_0:csr_in_clk_clk, h2f_bridge:clk, h2f_lw_bridge:clk, lphy_ss_top_0:clk_csr_clk, mm_interconnect_0:clock_bridge_csr_out_clk_clk, mm_interconnect_1:clock_bridge_csr_out_clk_clk, reset_bridge_csr:clk, rst_controller_001:clk]
	wire          clock_bridge_dsp_out_clk_clk;                                      // clock_bridge_dsp:out_clk -> [dxc_ss_top_0:dsp_in_clk_clk, ecpri_oran_top_0:dsp_in_clk_clk, lphy_ss_top_0:clk_dsp_clk, reset_bridge_dsp:clk]
	wire          clock_bridge_eth_out_clk_clk;                                      // clock_bridge_eth:out_clk -> [ecpri_oran_top_0:eth_xran_dl_in_clk_clk, ecpri_oran_top_0:eth_xran_ul_in_clk_clk, lphy_ss_top_0:clk_xran_dl_clk, lphy_ss_top_0:clk_xran_ul_clk, reset_bridge_eth:clk]
	wire          clock_bridge_ecpri_tx_out_clk_clk;                                 // clock_bridge_ecpri_tx:out_clk -> [ecpri_oran_top_0:ecpri_tx_in_clk_clk, rst_bridge_ecpri:clk]
	wire          clock_bridge_ecpri_rx_out_clk_clk;                                 // clock_bridge_ecpri_rx:out_clk -> [ecpri_oran_top_0:ecpri_rx_in_clk_clk, rst_controller:clk]
	wire    [7:0] lphy_ss_top_0_bw_confg_cc1_bw_config_cc1;                          // lphy_ss_top_0:bw_confg_cc1_bw_config_cc1 -> signal_replicator_0:bw_config_cc1
	wire    [7:0] signal_replicator_0_bw_config_cc1_dup1_bw_config_cc1;              // signal_replicator_0:bw_config_cc1_dup1 -> dxc_ss_top_0:bw_config_cc1_bw_config_cc1
	wire    [7:0] signal_replicator_0_bw_config_cc1_dup2_bw_config_cc1;              // signal_replicator_0:bw_config_cc1_dup2 -> ecpri_oran_top_0:bw_config_cc1_bw_config_cc1
	wire    [7:0] lphy_ss_top_0_bw_confg_cc2_bw_config_cc2;                          // lphy_ss_top_0:bw_confg_cc2_bw_config_cc2 -> signal_replicator_0:bw_config_cc2
	wire    [7:0] signal_replicator_0_bw_config_cc2_dup1_bw_config_cc2;              // signal_replicator_0:bw_config_cc2_dup1 -> dxc_ss_top_0:bw_config_cc2_bw_config_cc2
	wire    [7:0] signal_replicator_0_bw_config_cc2_dup2_bw_config_cc2;              // signal_replicator_0:bw_config_cc2_dup2 -> ecpri_oran_top_0:bw_config_cc2_bw_config_cc2
	wire   [31:0] lphy_ss_top_0_coupling_prach_timing_ref_data;                      // lphy_ss_top_0:coupling_prach_timing_ref_data -> ecpri_oran_top_0:coupling_prach_timing_ref_data
	wire   [31:0] lphy_ss_top_0_coupling_pusch_timing_ref_data;                      // lphy_ss_top_0:coupling_pusch_timing_ref_data -> ecpri_oran_top_0:coupling_pusch_timing_ref_data
	wire          lphy_ss_top_0_ul_start_pulse_latch_data;                           // lphy_ss_top_0:ul_start_pulse_latch_data -> ecpri_oran_top_0:coupling_ul_start_pulse_latch_data
	wire          lphy_ss_top_0_lphy_ss_top_dl_input_hfn_pulse_data;                 // lphy_ss_top_0:lphy_ss_top_dl_input_hfn_pulse_data -> ecpri_oran_top_0:dl_input_hfn_pulse_data
	wire   [31:0] signal_replicator_0_interface_sel_dup1_data;                       // signal_replicator_0:interface_sel_dup1 -> dxc_ss_top_0:dxc_ss_0_interface_sel_data
	wire   [31:0] signal_replicator_0_interface_sel_dup2_data;                       // signal_replicator_0:interface_sel_dup2 -> lphy_ss_top_0:lphy_ss_top_interface_sel_data
	wire  [189:0] ecpri_oran_top_0_oran_rx_cplane_concat_data;                       // ecpri_oran_top_0:oran_rx_cplane_concat_data -> lphy_ss_top_0:oran_rx_cplane_concat_data
	wire   [67:0] ecpri_oran_top_0_oran_rx_uplane_concat_data;                       // ecpri_oran_top_0:oran_rx_uplane_concat_data -> lphy_ss_top_0:oran_rx_uplane_concat_data
	wire   [55:0] lphy_ss_top_0_radio_config_status_radio_config_status;             // lphy_ss_top_0:radio_config_status_radio_config_status -> signal_replicator_0:radio_config_status
	wire   [55:0] signal_replicator_0_radio_config_status_dup3_data;                 // signal_replicator_0:radio_config_status_dup3 -> ecpri_oran_top_0:radio_config_status_data
	wire          lphy_ss_top_0_rst_soft_n_rst_soft_n;                               // lphy_ss_top_0:rst_soft_n_rst_soft_n -> signal_replicator_0:rst_soft_n
	wire          signal_replicator_0_rst_soft_n_dup2_rst_soft_n;                    // signal_replicator_0:rst_soft_n_dup2 -> ecpri_oran_top_0:rst_soft_n_rst_soft_n
	wire   [15:0] ecpri_oran_top_0_rx_rtc_id_rx_rtc_id;                              // ecpri_oran_top_0:rx_rtc_id_rx_rtc_id -> lphy_ss_top_0:rx_rtc_id_rx_rtc_id
	wire   [15:0] ecpri_oran_top_0_rx_rtc_id_dl_rx_rtc_id_dl;                        // ecpri_oran_top_0:rx_rtc_id_dl_rx_rtc_id_dl -> lphy_ss_top_0:rx_rtc_id_dl_rx_rtc_id_dl
	wire   [15:0] ecpri_oran_top_0_rx_u_axc_id_rx_u_axc_id;                          // ecpri_oran_top_0:rx_u_axc_id_rx_u_axc_id -> lphy_ss_top_0:rx_u_axc_id_rx_u_axc_id
	wire          lphy_ss_top_0_short_long_prach_select_data;                        // lphy_ss_top_0:short_long_prach_select_data -> ecpri_oran_top_0:short_long_prach_select_data
	wire          signal_replicator_0_rst_soft_n_dup3_rst_soft_n;                    // signal_replicator_0:rst_soft_n_dup3 -> dxc_ss_top_0:soft_rst_rst_soft_n
	wire          reset_bridge_csr_out_reset_reset;                                  // reset_bridge_csr:out_reset_n -> [dxc_ss_top_0:csr_in_reset_reset, ecpri_oran_top_0:csr_in_reset_reset, h2f_bridge:reset, h2f_lw_bridge:reset, lphy_ss_top_0:reset_csr_reset, rst_controller_001:reset_in0]
	wire          reset_bridge_dsp_out_reset_reset;                                  // reset_bridge_dsp:out_reset_n -> [dxc_ss_top_0:dsp_in_reset_reset_n, ecpri_oran_top_0:dsp_in_reset_reset_n, lphy_ss_top_0:reset_dsp_in_reset_n]
	wire          reset_bridge_eth_out_reset_reset;                                  // reset_bridge_eth:out_reset_n -> [ecpri_oran_top_0:eth_xran_dl_in_reset_reset_n, ecpri_oran_top_0:eth_xran_ul_in_reset_reset_n, lphy_ss_top_0:reset_xran_dl_reset_n, lphy_ss_top_0:reset_xran_ul_reset_n]
	wire          h2f_lw_bridge_m0_waitrequest;                                      // mm_interconnect_0:h2f_lw_bridge_m0_waitrequest -> h2f_lw_bridge:m0_waitrequest
	wire   [31:0] h2f_lw_bridge_m0_readdata;                                         // mm_interconnect_0:h2f_lw_bridge_m0_readdata -> h2f_lw_bridge:m0_readdata
	wire          h2f_lw_bridge_m0_debugaccess;                                      // h2f_lw_bridge:m0_debugaccess -> mm_interconnect_0:h2f_lw_bridge_m0_debugaccess
	wire   [19:0] h2f_lw_bridge_m0_address;                                          // h2f_lw_bridge:m0_address -> mm_interconnect_0:h2f_lw_bridge_m0_address
	wire          h2f_lw_bridge_m0_read;                                             // h2f_lw_bridge:m0_read -> mm_interconnect_0:h2f_lw_bridge_m0_read
	wire    [3:0] h2f_lw_bridge_m0_byteenable;                                       // h2f_lw_bridge:m0_byteenable -> mm_interconnect_0:h2f_lw_bridge_m0_byteenable
	wire          h2f_lw_bridge_m0_readdatavalid;                                    // mm_interconnect_0:h2f_lw_bridge_m0_readdatavalid -> h2f_lw_bridge:m0_readdatavalid
	wire   [31:0] h2f_lw_bridge_m0_writedata;                                        // h2f_lw_bridge:m0_writedata -> mm_interconnect_0:h2f_lw_bridge_m0_writedata
	wire          h2f_lw_bridge_m0_write;                                            // h2f_lw_bridge:m0_write -> mm_interconnect_0:h2f_lw_bridge_m0_write
	wire    [0:0] h2f_lw_bridge_m0_burstcount;                                       // h2f_lw_bridge:m0_burstcount -> mm_interconnect_0:h2f_lw_bridge_m0_burstcount
	wire   [31:0] mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_readdata;         // lphy_ss_top_0:h2f_lw_bridge_s0_readdata -> mm_interconnect_0:lphy_ss_top_0_h2f_lw_bridge_s0_readdata
	wire          mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_waitrequest;      // lphy_ss_top_0:h2f_lw_bridge_s0_waitrequest -> mm_interconnect_0:lphy_ss_top_0_h2f_lw_bridge_s0_waitrequest
	wire          mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_debugaccess;      // mm_interconnect_0:lphy_ss_top_0_h2f_lw_bridge_s0_debugaccess -> lphy_ss_top_0:h2f_lw_bridge_s0_debugaccess
	wire   [18:0] mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_address;          // mm_interconnect_0:lphy_ss_top_0_h2f_lw_bridge_s0_address -> lphy_ss_top_0:h2f_lw_bridge_s0_address
	wire          mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_read;             // mm_interconnect_0:lphy_ss_top_0_h2f_lw_bridge_s0_read -> lphy_ss_top_0:h2f_lw_bridge_s0_read
	wire    [3:0] mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_byteenable;       // mm_interconnect_0:lphy_ss_top_0_h2f_lw_bridge_s0_byteenable -> lphy_ss_top_0:h2f_lw_bridge_s0_byteenable
	wire          mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_readdatavalid;    // lphy_ss_top_0:h2f_lw_bridge_s0_readdatavalid -> mm_interconnect_0:lphy_ss_top_0_h2f_lw_bridge_s0_readdatavalid
	wire          mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_write;            // mm_interconnect_0:lphy_ss_top_0_h2f_lw_bridge_s0_write -> lphy_ss_top_0:h2f_lw_bridge_s0_write
	wire   [31:0] mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_writedata;        // mm_interconnect_0:lphy_ss_top_0_h2f_lw_bridge_s0_writedata -> lphy_ss_top_0:h2f_lw_bridge_s0_writedata
	wire    [0:0] mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_burstcount;       // mm_interconnect_0:lphy_ss_top_0_h2f_lw_bridge_s0_burstcount -> lphy_ss_top_0:h2f_lw_bridge_s0_burstcount
	wire   [31:0] mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_readdata;          // dxc_ss_top_0:h2f_lw_bridge_s0_readdata -> mm_interconnect_0:dxc_ss_top_0_h2f_lw_bridge_s0_readdata
	wire          mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_waitrequest;       // dxc_ss_top_0:h2f_lw_bridge_s0_waitrequest -> mm_interconnect_0:dxc_ss_top_0_h2f_lw_bridge_s0_waitrequest
	wire          mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_debugaccess;       // mm_interconnect_0:dxc_ss_top_0_h2f_lw_bridge_s0_debugaccess -> dxc_ss_top_0:h2f_lw_bridge_s0_debugaccess
	wire   [16:0] mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_address;           // mm_interconnect_0:dxc_ss_top_0_h2f_lw_bridge_s0_address -> dxc_ss_top_0:h2f_lw_bridge_s0_address
	wire          mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_read;              // mm_interconnect_0:dxc_ss_top_0_h2f_lw_bridge_s0_read -> dxc_ss_top_0:h2f_lw_bridge_s0_read
	wire    [3:0] mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_byteenable;        // mm_interconnect_0:dxc_ss_top_0_h2f_lw_bridge_s0_byteenable -> dxc_ss_top_0:h2f_lw_bridge_s0_byteenable
	wire          mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_readdatavalid;     // dxc_ss_top_0:h2f_lw_bridge_s0_readdatavalid -> mm_interconnect_0:dxc_ss_top_0_h2f_lw_bridge_s0_readdatavalid
	wire          mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_write;             // mm_interconnect_0:dxc_ss_top_0_h2f_lw_bridge_s0_write -> dxc_ss_top_0:h2f_lw_bridge_s0_write
	wire   [31:0] mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_writedata;         // mm_interconnect_0:dxc_ss_top_0_h2f_lw_bridge_s0_writedata -> dxc_ss_top_0:h2f_lw_bridge_s0_writedata
	wire    [0:0] mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_burstcount;        // mm_interconnect_0:dxc_ss_top_0_h2f_lw_bridge_s0_burstcount -> dxc_ss_top_0:h2f_lw_bridge_s0_burstcount
	wire   [31:0] mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_readdata;      // ecpri_oran_top_0:h2f_lw_bridge_s0_readdata -> mm_interconnect_0:ecpri_oran_top_0_h2f_lw_bridge_s0_readdata
	wire          mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_waitrequest;   // ecpri_oran_top_0:h2f_lw_bridge_s0_waitrequest -> mm_interconnect_0:ecpri_oran_top_0_h2f_lw_bridge_s0_waitrequest
	wire          mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_debugaccess;   // mm_interconnect_0:ecpri_oran_top_0_h2f_lw_bridge_s0_debugaccess -> ecpri_oran_top_0:h2f_lw_bridge_s0_debugaccess
	wire   [13:0] mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_address;       // mm_interconnect_0:ecpri_oran_top_0_h2f_lw_bridge_s0_address -> ecpri_oran_top_0:h2f_lw_bridge_s0_address
	wire          mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_read;          // mm_interconnect_0:ecpri_oran_top_0_h2f_lw_bridge_s0_read -> ecpri_oran_top_0:h2f_lw_bridge_s0_read
	wire    [3:0] mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_byteenable;    // mm_interconnect_0:ecpri_oran_top_0_h2f_lw_bridge_s0_byteenable -> ecpri_oran_top_0:h2f_lw_bridge_s0_byteenable
	wire          mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_readdatavalid; // ecpri_oran_top_0:h2f_lw_bridge_s0_readdatavalid -> mm_interconnect_0:ecpri_oran_top_0_h2f_lw_bridge_s0_readdatavalid
	wire          mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_write;         // mm_interconnect_0:ecpri_oran_top_0_h2f_lw_bridge_s0_write -> ecpri_oran_top_0:h2f_lw_bridge_s0_write
	wire   [31:0] mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_writedata;     // mm_interconnect_0:ecpri_oran_top_0_h2f_lw_bridge_s0_writedata -> ecpri_oran_top_0:h2f_lw_bridge_s0_writedata
	wire    [0:0] mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_burstcount;    // mm_interconnect_0:ecpri_oran_top_0_h2f_lw_bridge_s0_burstcount -> ecpri_oran_top_0:h2f_lw_bridge_s0_burstcount
	wire          h2f_bridge_m0_waitrequest;                                         // mm_interconnect_1:h2f_bridge_m0_waitrequest -> h2f_bridge:m0_waitrequest
	wire   [31:0] h2f_bridge_m0_readdata;                                            // mm_interconnect_1:h2f_bridge_m0_readdata -> h2f_bridge:m0_readdata
	wire          h2f_bridge_m0_debugaccess;                                         // h2f_bridge:m0_debugaccess -> mm_interconnect_1:h2f_bridge_m0_debugaccess
	wire   [22:0] h2f_bridge_m0_address;                                             // h2f_bridge:m0_address -> mm_interconnect_1:h2f_bridge_m0_address
	wire          h2f_bridge_m0_read;                                                // h2f_bridge:m0_read -> mm_interconnect_1:h2f_bridge_m0_read
	wire    [3:0] h2f_bridge_m0_byteenable;                                          // h2f_bridge:m0_byteenable -> mm_interconnect_1:h2f_bridge_m0_byteenable
	wire          h2f_bridge_m0_readdatavalid;                                       // mm_interconnect_1:h2f_bridge_m0_readdatavalid -> h2f_bridge:m0_readdatavalid
	wire   [31:0] h2f_bridge_m0_writedata;                                           // h2f_bridge:m0_writedata -> mm_interconnect_1:h2f_bridge_m0_writedata
	wire          h2f_bridge_m0_write;                                               // h2f_bridge:m0_write -> mm_interconnect_1:h2f_bridge_m0_write
	wire    [0:0] h2f_bridge_m0_burstcount;                                          // h2f_bridge:m0_burstcount -> mm_interconnect_1:h2f_bridge_m0_burstcount
	wire          mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_chipselect;           // mm_interconnect_1:lphy_ss_top_0_pb_mm_bridge_chipselect -> lphy_ss_top_0:pb_mm_bridge_chipselect
	wire   [31:0] mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_readdata;             // lphy_ss_top_0:pb_mm_bridge_readdata -> mm_interconnect_1:lphy_ss_top_0_pb_mm_bridge_readdata
	wire          mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_waitrequest;          // lphy_ss_top_0:pb_mm_bridge_waitrequest -> mm_interconnect_1:lphy_ss_top_0_pb_mm_bridge_waitrequest
	wire   [16:0] mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_address;              // mm_interconnect_1:lphy_ss_top_0_pb_mm_bridge_address -> lphy_ss_top_0:pb_mm_bridge_address
	wire          mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_read;                 // mm_interconnect_1:lphy_ss_top_0_pb_mm_bridge_read -> lphy_ss_top_0:pb_mm_bridge_read
	wire    [3:0] mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_byteenable;           // mm_interconnect_1:lphy_ss_top_0_pb_mm_bridge_byteenable -> lphy_ss_top_0:pb_mm_bridge_byteenable
	wire          mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_write;                // mm_interconnect_1:lphy_ss_top_0_pb_mm_bridge_write -> lphy_ss_top_0:pb_mm_bridge_write
	wire   [31:0] mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_writedata;            // mm_interconnect_1:lphy_ss_top_0_pb_mm_bridge_writedata -> lphy_ss_top_0:pb_mm_bridge_writedata
	wire   [63:0] mm_interconnect_1_ecpri_oran_top_0_xran_timestamp_mem_readdata;    // ecpri_oran_top_0:xran_timestamp_mem_readdata -> mm_interconnect_1:ecpri_oran_top_0_xran_timestamp_mem_readdata
	wire          mm_interconnect_1_ecpri_oran_top_0_xran_timestamp_mem_read;        // mm_interconnect_1:ecpri_oran_top_0_xran_timestamp_mem_read -> ecpri_oran_top_0:xran_timestamp_mem_read
	wire          rst_controller_reset_out_reset;                                    // rst_controller:reset_out -> ecpri_oran_top_0:rst_ecpri_n_reset_n
	wire          rst_bridge_ecpri_out_reset_reset;                                  // rst_bridge_ecpri:out_reset_n -> rst_controller:reset_in0
	wire          rst_controller_001_reset_out_reset;                                // rst_controller_001:reset_out -> [mm_interconnect_0:h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset, mm_interconnect_0:h2f_lw_bridge_reset_reset_bridge_in_reset_reset, mm_interconnect_1:h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset, mm_interconnect_1:h2f_bridge_reset_reset_bridge_in_reset_reset]

	phipps_peak_clock_bridge_csr clock_bridge_csr (
		.in_clk  (clock_bridge_csr_in_clk_clk),  //   input,  width = 1,  in_clk.clk
		.out_clk (clock_bridge_csr_out_clk_clk)  //  output,  width = 1, out_clk.clk
	);

	phipps_peak_clock_bridge_dsp clock_bridge_dsp (
		.in_clk  (clock_bridge_dsp_in_clk_clk),  //   input,  width = 1,  in_clk.clk
		.out_clk (clock_bridge_dsp_out_clk_clk)  //  output,  width = 1, out_clk.clk
	);

	phipps_peak_clock_bridge_ecpri_rx clock_bridge_ecpri_rx (
		.in_clk  (clock_bridge_ecpri_rx_in_clk_clk),  //   input,  width = 1,  in_clk.clk
		.out_clk (clock_bridge_ecpri_rx_out_clk_clk)  //  output,  width = 1, out_clk.clk
	);

	phipps_peak_clock_bridge_ecpri_tx clock_bridge_ecpri_tx (
		.in_clk  (clock_bridge_ecpri_tx_in_clk_clk),  //   input,  width = 1,  in_clk.clk
		.out_clk (clock_bridge_ecpri_tx_out_clk_clk)  //  output,  width = 1, out_clk.clk
	);

	phipps_peak_clock_bridge_eth clock_bridge_eth (
		.in_clk  (clock_bridge_eth_in_clk_clk),  //   input,  width = 1,  in_clk.clk
		.out_clk (clock_bridge_eth_out_clk_clk)  //  output,  width = 1, out_clk.clk
	);

	phipps_peak_h2f_bridge h2f_bridge (
		.clk              (clock_bridge_csr_out_clk_clk),      //   input,   width = 1,   clk.clk
		.reset            (~reset_bridge_csr_out_reset_reset), //   input,   width = 1, reset.reset
		.s0_waitrequest   (h2f_bridge_s0_waitrequest),         //  output,   width = 1,    s0.waitrequest
		.s0_readdata      (h2f_bridge_s0_readdata),            //  output,  width = 32,      .readdata
		.s0_readdatavalid (h2f_bridge_s0_readdatavalid),       //  output,   width = 1,      .readdatavalid
		.s0_burstcount    (h2f_bridge_s0_burstcount),          //   input,   width = 1,      .burstcount
		.s0_writedata     (h2f_bridge_s0_writedata),           //   input,  width = 32,      .writedata
		.s0_address       (h2f_bridge_s0_address),             //   input,  width = 23,      .address
		.s0_write         (h2f_bridge_s0_write),               //   input,   width = 1,      .write
		.s0_read          (h2f_bridge_s0_read),                //   input,   width = 1,      .read
		.s0_byteenable    (h2f_bridge_s0_byteenable),          //   input,   width = 4,      .byteenable
		.s0_debugaccess   (h2f_bridge_s0_debugaccess),         //   input,   width = 1,      .debugaccess
		.m0_waitrequest   (h2f_bridge_m0_waitrequest),         //   input,   width = 1,    m0.waitrequest
		.m0_readdata      (h2f_bridge_m0_readdata),            //   input,  width = 32,      .readdata
		.m0_readdatavalid (h2f_bridge_m0_readdatavalid),       //   input,   width = 1,      .readdatavalid
		.m0_burstcount    (h2f_bridge_m0_burstcount),          //  output,   width = 1,      .burstcount
		.m0_writedata     (h2f_bridge_m0_writedata),           //  output,  width = 32,      .writedata
		.m0_address       (h2f_bridge_m0_address),             //  output,  width = 23,      .address
		.m0_write         (h2f_bridge_m0_write),               //  output,   width = 1,      .write
		.m0_read          (h2f_bridge_m0_read),                //  output,   width = 1,      .read
		.m0_byteenable    (h2f_bridge_m0_byteenable),          //  output,   width = 4,      .byteenable
		.m0_debugaccess   (h2f_bridge_m0_debugaccess)          //  output,   width = 1,      .debugaccess
	);

	phipps_peak_h2f_lw_bridge h2f_lw_bridge (
		.clk              (clock_bridge_csr_out_clk_clk),      //   input,   width = 1,   clk.clk
		.reset            (~reset_bridge_csr_out_reset_reset), //   input,   width = 1, reset.reset
		.s0_waitrequest   (h2f_lw_bridge_s0_waitrequest),      //  output,   width = 1,    s0.waitrequest
		.s0_readdata      (h2f_lw_bridge_s0_readdata),         //  output,  width = 32,      .readdata
		.s0_readdatavalid (h2f_lw_bridge_s0_readdatavalid),    //  output,   width = 1,      .readdatavalid
		.s0_burstcount    (h2f_lw_bridge_s0_burstcount),       //   input,   width = 1,      .burstcount
		.s0_writedata     (h2f_lw_bridge_s0_writedata),        //   input,  width = 32,      .writedata
		.s0_address       (h2f_lw_bridge_s0_address),          //   input,  width = 20,      .address
		.s0_write         (h2f_lw_bridge_s0_write),            //   input,   width = 1,      .write
		.s0_read          (h2f_lw_bridge_s0_read),             //   input,   width = 1,      .read
		.s0_byteenable    (h2f_lw_bridge_s0_byteenable),       //   input,   width = 4,      .byteenable
		.s0_debugaccess   (h2f_lw_bridge_s0_debugaccess),      //   input,   width = 1,      .debugaccess
		.m0_waitrequest   (h2f_lw_bridge_m0_waitrequest),      //   input,   width = 1,    m0.waitrequest
		.m0_readdata      (h2f_lw_bridge_m0_readdata),         //   input,  width = 32,      .readdata
		.m0_readdatavalid (h2f_lw_bridge_m0_readdatavalid),    //   input,   width = 1,      .readdatavalid
		.m0_burstcount    (h2f_lw_bridge_m0_burstcount),       //  output,   width = 1,      .burstcount
		.m0_writedata     (h2f_lw_bridge_m0_writedata),        //  output,  width = 32,      .writedata
		.m0_address       (h2f_lw_bridge_m0_address),          //  output,  width = 20,      .address
		.m0_write         (h2f_lw_bridge_m0_write),            //  output,   width = 1,      .write
		.m0_read          (h2f_lw_bridge_m0_read),             //  output,   width = 1,      .read
		.m0_byteenable    (h2f_lw_bridge_m0_byteenable),       //  output,   width = 4,      .byteenable
		.m0_debugaccess   (h2f_lw_bridge_m0_debugaccess)       //  output,   width = 1,      .debugaccess
	);

	phipps_peak_reset_bridge_csr reset_bridge_csr (
		.clk         (clock_bridge_csr_out_clk_clk),     //   input,  width = 1,       clk.clk
		.in_reset_n  (csr_in_reset_reset_n),             //   input,  width = 1,  in_reset.reset_n
		.out_reset_n (reset_bridge_csr_out_reset_reset)  //  output,  width = 1, out_reset.reset_n
	);

	phipps_peak_reset_bridge_dsp reset_bridge_dsp (
		.clk         (clock_bridge_dsp_out_clk_clk),     //   input,  width = 1,       clk.clk
		.in_reset_n  (dsp_in_reset_reset_n),             //   input,  width = 1,  in_reset.reset_n
		.out_reset_n (reset_bridge_dsp_out_reset_reset)  //  output,  width = 1, out_reset.reset_n
	);

	phipps_peak_reset_bridge_eth reset_bridge_eth (
		.clk         (clock_bridge_eth_out_clk_clk),     //   input,  width = 1,       clk.clk
		.in_reset_n  (eth_in_reset_reset_n),             //   input,  width = 1,  in_reset.reset_n
		.out_reset_n (reset_bridge_eth_out_reset_reset)  //  output,  width = 1, out_reset.reset_n
	);

	rst_bridge_ecpri rst_bridge_ecpri (
		.clk         (clock_bridge_ecpri_tx_out_clk_clk), //   input,  width = 1,       clk.clk
		.in_reset_n  (rst_ecpri_n_reset_n),               //   input,  width = 1,  in_reset.reset_n
		.out_reset_n (rst_bridge_ecpri_out_reset_reset)   //  output,  width = 1, out_reset.reset_n
	);

	phipps_peak_signal_replicator_0 signal_replicator_0 (
		.bw_config_cc1             (lphy_ss_top_0_bw_confg_cc1_bw_config_cc1),              //   input,   width = 8,             bw_config_cc1.bw_config_cc1
		.bw_config_cc2             (lphy_ss_top_0_bw_confg_cc2_bw_config_cc2),              //   input,   width = 8,             bw_config_cc2.bw_config_cc2
		.radio_config_status       (lphy_ss_top_0_radio_config_status_radio_config_status), //   input,  width = 56,       radio_config_status.radio_config_status
		.short_long_prach_sel      (),                                                      //   input,   width = 1,      short_long_prach_sel.short_long_prach_sel
		.bw_config_cc1_dup1        (signal_replicator_0_bw_config_cc1_dup1_bw_config_cc1),  //  output,   width = 8,        bw_config_cc1_dup1.bw_config_cc1
		.bw_config_cc2_dup1        (signal_replicator_0_bw_config_cc2_dup1_bw_config_cc2),  //  output,   width = 8,        bw_config_cc2_dup1.bw_config_cc2
		.radio_config_status_dup1  (),                                                      //  output,  width = 56,  radio_config_status_dup1.radio_config_status
		.short_long_prach_sel_dup1 (),                                                      //  output,   width = 1, short_long_prach_sel_dup1.short_long_prach_sel
		.rst_soft_n_dup1           (),                                                      //  output,   width = 1,           rst_soft_n_dup1.rst_soft_n
		.bw_config_cc1_dup2        (signal_replicator_0_bw_config_cc1_dup2_bw_config_cc1),  //  output,   width = 8,        bw_config_cc1_dup2.bw_config_cc1
		.bw_config_cc2_dup2        (signal_replicator_0_bw_config_cc2_dup2_bw_config_cc2),  //  output,   width = 8,        bw_config_cc2_dup2.bw_config_cc2
		.radio_config_status_dup2  (radio_config_status_dup2_radio_config_status),          //  output,  width = 56,  radio_config_status_dup2.radio_config_status
		.short_long_prach_sel_dup2 (),                                                      //  output,   width = 1, short_long_prach_sel_dup2.short_long_prach_sel
		.rst_soft_n_dup2           (signal_replicator_0_rst_soft_n_dup2_rst_soft_n),        //  output,   width = 1,           rst_soft_n_dup2.rst_soft_n
		.bw_config_cc1_dup3        (),                                                      //  output,   width = 8,        bw_config_cc1_dup3.bw_config_cc1
		.bw_config_cc2_dup3        (),                                                      //  output,   width = 8,        bw_config_cc2_dup3.bw_config_cc2
		.radio_config_status_dup3  (signal_replicator_0_radio_config_status_dup3_data),     //  output,  width = 56,  radio_config_status_dup3.data
		.short_long_prach_sel_dup3 (),                                                      //  output,   width = 1, short_long_prach_sel_dup3.short_long_prach_sel
		.rst_soft_n_dup3           (signal_replicator_0_rst_soft_n_dup3_rst_soft_n),        //  output,   width = 1,           rst_soft_n_dup3.rst_soft_n
		.rst_soft_n                (lphy_ss_top_0_rst_soft_n_rst_soft_n),                   //   input,   width = 1,                rst_soft_n.rst_soft_n
		.rst_soft_n_dup4           (rst_soft_n_dup4_rst_soft_n),                            //  output,   width = 1,           rst_soft_n_dup4.rst_soft_n
		.interface_sel             (interface_sel_data),                                    //   input,  width = 32,             interface_sel.data
		.interface_sel_dup1        (signal_replicator_0_interface_sel_dup1_data),           //  output,  width = 32,        interface_sel_dup1.data
		.interface_sel_dup2        (signal_replicator_0_interface_sel_dup2_data)            //  output,  width = 32,        interface_sel_dup2.data
	);

	dxc_ss_top dxc_ss_top_0 (
		.csr_in_clk_clk                          (clock_bridge_csr_out_clk_clk),                                  //   input,   width = 1,               csr_in_clk.clk
		.dsp_in_clk_clk                          (clock_bridge_dsp_out_clk_clk),                                  //   input,   width = 1,               dsp_in_clk.clk
		.soft_rst_rst_soft_n                     (signal_replicator_0_rst_soft_n_dup3_rst_soft_n),                //   input,   width = 1,                 soft_rst.rst_soft_n
		.ifft_duc_sink_l1_valid                  (lphy_ss_top_0_ifft_source_l1_valid),                            //   input,   width = 1,         ifft_duc_sink_l1.valid
		.ifft_duc_sink_l1_data                   (lphy_ss_top_0_ifft_source_l1_data),                             //   input,  width = 32,                         .data
		.ifft_duc_sink_l1_channel                (lphy_ss_top_0_ifft_source_l1_channel),                          //   input,   width = 8,                         .channel
		.ifft_duc_sink_l2_valid                  (lphy_ss_top_0_ifft_source_l2_valid),                            //   input,   width = 1,         ifft_duc_sink_l2.valid
		.ifft_duc_sink_l2_data                   (lphy_ss_top_0_ifft_source_l2_data),                             //   input,  width = 32,                         .data
		.ifft_duc_sink_l2_channel                (lphy_ss_top_0_ifft_source_l2_channel),                          //   input,   width = 8,                         .channel
		.ddc_avst_sink_avst_sink_valid           (ddc_avst_sink_avst_sink_valid),                                 //   input,   width = 1,            ddc_avst_sink.avst_sink_valid
		.ddc_avst_sink_avst_sink_channel         (ddc_avst_sink_avst_sink_channel),                               //   input,   width = 8,                         .avst_sink_channel
		.ddc_avst_sink_avst_sink_data_l1         (ddc_avst_sink_avst_sink_data_l1),                               //   input,  width = 32,                         .avst_sink_data_l1
		.ddc_avst_sink_avst_sink_data_l2         (ddc_avst_sink_avst_sink_data_l2),                               //   input,  width = 32,                         .avst_sink_data_l2
		.ddc_avst_sink_avst_sink_data_l3         (ddc_avst_sink_avst_sink_data_l3),                               //   input,  width = 32,                         .avst_sink_data_l3
		.ddc_avst_sink_avst_sink_data_l4         (ddc_avst_sink_avst_sink_data_l4),                               //   input,  width = 32,                         .avst_sink_data_l4
		.ddc_avst_sink_avst_sink_data_l5         (ddc_avst_sink_avst_sink_data_l5),                               //   input,  width = 32,                         .avst_sink_data_l5
		.ddc_avst_sink_avst_sink_data_l6         (ddc_avst_sink_avst_sink_data_l6),                               //   input,  width = 32,                         .avst_sink_data_l6
		.ddc_avst_sink_avst_sink_data_l7         (ddc_avst_sink_avst_sink_data_l7),                               //   input,  width = 32,                         .avst_sink_data_l7
		.ddc_avst_sink_avst_sink_data_l8         (ddc_avst_sink_avst_sink_data_l8),                               //   input,  width = 32,                         .avst_sink_data_l8
		.duc_avst_source_duc_avst_source_valid   (duc_avst_source_duc_avst_source_valid),                         //  output,   width = 1,          duc_avst_source.duc_avst_source_valid
		.duc_avst_source_duc_avst_source_data0   (duc_avst_source_duc_avst_source_data0),                         //  output,  width = 32,                         .duc_avst_source_data0
		.duc_avst_source_duc_avst_source_data1   (duc_avst_source_duc_avst_source_data1),                         //  output,  width = 32,                         .duc_avst_source_data1
		.duc_avst_source_duc_avst_source_data2   (duc_avst_source_duc_avst_source_data2),                         //  output,  width = 32,                         .duc_avst_source_data2
		.duc_avst_source_duc_avst_source_data3   (duc_avst_source_duc_avst_source_data3),                         //  output,  width = 32,                         .duc_avst_source_data3
		.duc_avst_source_duc_avst_source_data4   (duc_avst_source_duc_avst_source_data4),                         //  output,  width = 32,                         .duc_avst_source_data4
		.duc_avst_source_duc_avst_source_data5   (duc_avst_source_duc_avst_source_data5),                         //  output,  width = 32,                         .duc_avst_source_data5
		.duc_avst_source_duc_avst_source_data6   (duc_avst_source_duc_avst_source_data6),                         //  output,  width = 32,                         .duc_avst_source_data6
		.duc_avst_source_duc_avst_source_data7   (duc_avst_source_duc_avst_source_data7),                         //  output,  width = 32,                         .duc_avst_source_data7
		.duc_avst_source_duc_avst_source_channel (duc_avst_source_duc_avst_source_channel),                       //  output,   width = 8,                         .duc_avst_source_channel
		.ddc_source_l1_valid                     (dxc_ss_top_0_ddc_source_l1_valid),                              //  output,   width = 1,            ddc_source_l1.valid
		.ddc_source_l1_data                      (dxc_ss_top_0_ddc_source_l1_data),                               //  output,  width = 32,                         .data
		.ddc_source_l1_channel                   (dxc_ss_top_0_ddc_source_l1_channel),                            //  output,   width = 8,                         .channel
		.ddc_source_l2_valid                     (dxc_ss_top_0_ddc_source_l2_valid),                              //  output,   width = 1,            ddc_source_l2.valid
		.ddc_source_l2_data                      (dxc_ss_top_0_ddc_source_l2_data),                               //  output,  width = 32,                         .data
		.ddc_source_l2_channel                   (dxc_ss_top_0_ddc_source_l2_channel),                            //  output,   width = 8,                         .channel
		.rfp_pulse_data                          (dxc_ss_top_0_rfp_pulse_data),                                   //   input,   width = 1,                rfp_pulse.data
		.bw_config_cc1_bw_config_cc1             (signal_replicator_0_bw_config_cc1_dup1_bw_config_cc1),          //   input,   width = 8,            bw_config_cc1.bw_config_cc1
		.bw_config_cc2_bw_config_cc2             (signal_replicator_0_bw_config_cc2_dup1_bw_config_cc2),          //   input,   width = 8,            bw_config_cc2.bw_config_cc2
		.dxc_avst_selctd_cap_intf_valid          (dxc_avst_selctd_cap_intf_valid),                                //  output,   width = 1, dxc_avst_selctd_cap_intf.valid
		.dxc_avst_selctd_cap_intf_data           (dxc_avst_selctd_cap_intf_data),                                 //  output,  width = 32,                         .data
		.dxc_avst_selctd_cap_intf_channel        (dxc_avst_selctd_cap_intf_channel),                              //  output,   width = 3,                         .channel
		.dxc_ss_0_interface_sel_data             (signal_replicator_0_interface_sel_dup1_data),                   //   input,  width = 32,   dxc_ss_0_interface_sel.data
		.h2f_lw_bridge_s0_waitrequest            (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_waitrequest),   //  output,   width = 1,         h2f_lw_bridge_s0.waitrequest
		.h2f_lw_bridge_s0_readdata               (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_readdata),      //  output,  width = 32,                         .readdata
		.h2f_lw_bridge_s0_readdatavalid          (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.h2f_lw_bridge_s0_burstcount             (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_burstcount),    //   input,   width = 1,                         .burstcount
		.h2f_lw_bridge_s0_writedata              (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_writedata),     //   input,  width = 32,                         .writedata
		.h2f_lw_bridge_s0_address                (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_address),       //   input,  width = 17,                         .address
		.h2f_lw_bridge_s0_write                  (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_write),         //   input,   width = 1,                         .write
		.h2f_lw_bridge_s0_read                   (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_read),          //   input,   width = 1,                         .read
		.h2f_lw_bridge_s0_byteenable             (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_byteenable),    //   input,   width = 4,                         .byteenable
		.h2f_lw_bridge_s0_debugaccess            (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.csr_in_reset_reset                      (~reset_bridge_csr_out_reset_reset),                             //   input,   width = 1,             csr_in_reset.reset
		.dsp_in_reset_reset_n                    (reset_bridge_dsp_out_reset_reset)                               //   input,   width = 1,             dsp_in_reset.reset_n
	);

	ecpri_oran_top ecpri_oran_top_0 (
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_skip_crc              (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_skip_crc),               //   input,    width = 1,   avst_axist_bridge_0_avst_tx_ptp.i_av_st_tx_skip_crc
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_valid          (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_valid),           //   input,    width = 2,                                  .i_av_st_tx_ptp_ts_valid
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ins_ets           (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ins_ets),            //   input,    width = 1,                                  .i_av_st_tx_ptp_ins_ets
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ins_cf            (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ins_cf),             //   input,    width = 1,                                  .i_av_st_tx_ptp_ins_cf
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_tx_its            (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_tx_its),             //   input,   width = 96,                                  .i_av_st_tx_ptp_tx_its
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym_p2p_idx      (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym_p2p_idx),       //   input,    width = 7,                                  .i_av_st_tx_ptp_asym_p2p_idx
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym_sign         (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym_sign),          //   input,    width = 1,                                  .i_av_st_tx_ptp_asym_sign
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym              (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym),               //   input,    width = 1,                                  .i_av_st_tx_ptp_asym
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_p2p               (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_p2p),                //   input,    width = 1,                                  .i_av_st_tx_ptp_p2p
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_format         (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_format),          //   input,    width = 1,                                  .i_av_st_tx_ptp_ts_format
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_update_eb         (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_update_eb),          //   input,    width = 1,                                  .i_av_st_tx_ptp_update_eb
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_zero_csum         (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_zero_csum),          //   input,    width = 1,                                  .i_av_st_tx_ptp_zero_csum
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_eb_offset         (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_eb_offset),          //   input,   width = 16,                                  .i_av_st_tx_ptp_eb_offset
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_csum_offset       (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_csum_offset),        //   input,   width = 16,                                  .i_av_st_tx_ptp_csum_offset
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_cf_offset         (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_cf_offset),          //   input,   width = 16,                                  .i_av_st_tx_ptp_cf_offset
		.avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_offset         (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_offset),          //   input,   width = 16,                                  .i_av_st_tx_ptp_ts_offset
		.avst_axist_bridge_0_axit_tx_if_tready                            (avst_axist_bridge_0_axit_tx_if_tready),                             //   input,    width = 1,    avst_axist_bridge_0_axit_tx_if.tready
		.avst_axist_bridge_0_axit_tx_if_tvalid                            (avst_axist_bridge_0_axit_tx_if_tvalid),                             //  output,    width = 1,                                  .tvalid
		.avst_axist_bridge_0_axit_tx_if_tdata                             (avst_axist_bridge_0_axit_tx_if_tdata),                              //  output,   width = 64,                                  .tdata
		.avst_axist_bridge_0_axit_tx_if_tlast                             (avst_axist_bridge_0_axit_tx_if_tlast),                              //  output,    width = 1,                                  .tlast
		.avst_axist_bridge_0_axit_tx_if_tkeep                             (avst_axist_bridge_0_axit_tx_if_tkeep),                              //  output,    width = 8,                                  .tkeep
		.avst_axist_bridge_0_axit_tx_if_tuser                             (avst_axist_bridge_0_axit_tx_if_tuser),                              //  output,    width = 2,                                  .tuser
		.avst_axist_bridge_0_axist_tx_user_o_axi_st_tx_tuser_ptp          (avst_axist_bridge_0_axist_tx_user_o_axi_st_tx_tuser_ptp),           //  output,   width = 94, avst_axist_bridge_0_axist_tx_user.o_axi_st_tx_tuser_ptp
		.avst_axist_bridge_0_axist_tx_user_o_axi_st_tx_tuser_ptp_extended (avst_axist_bridge_0_axist_tx_user_o_axi_st_tx_tuser_ptp_extended),  //  output,  width = 328,                                  .o_axi_st_tx_tuser_ptp_extended
		.avst_axist_bridge_0_avst_rx_ptp_o_av_st_rxstatus_data            (avst_axist_bridge_0_avst_rx_ptp_o_av_st_rxstatus_data),             //  output,   width = 40,   avst_axist_bridge_0_avst_rx_ptp.o_av_st_rxstatus_data
		.avst_axist_bridge_0_avst_rx_ptp_o_av_st_rxstatus_valid           (avst_axist_bridge_0_avst_rx_ptp_o_av_st_rxstatus_valid),            //  output,    width = 1,                                  .o_av_st_rxstatus_valid
		.avst_axist_bridge_0_avst_rx_ptp_o_av_st_ptp_rx_its               (avst_axist_bridge_0_avst_rx_ptp_o_av_st_ptp_rx_its),                //  output,   width = 96,                                  .o_av_st_ptp_rx_its
		.avst_axist_bridge_0_axist_rx_if_tvalid                           (avst_axist_bridge_0_axist_rx_if_tvalid),                            //   input,    width = 1,   avst_axist_bridge_0_axist_rx_if.tvalid
		.avst_axist_bridge_0_axist_rx_if_tdata                            (avst_axist_bridge_0_axist_rx_if_tdata),                             //   input,   width = 64,                                  .tdata
		.avst_axist_bridge_0_axist_rx_if_tlast                            (avst_axist_bridge_0_axist_rx_if_tlast),                             //   input,    width = 1,                                  .tlast
		.avst_axist_bridge_0_axist_rx_if_tkeep                            (avst_axist_bridge_0_axist_rx_if_tkeep),                             //   input,    width = 8,                                  .tkeep
		.avst_axist_bridge_0_axist_rx_if_tuser                            (avst_axist_bridge_0_axist_rx_if_tuser),                             //   input,    width = 7,                                  .tuser
		.avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_tuser_sts          (avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_tuser_sts),           //   input,    width = 5, avst_axist_bridge_0_axist_rx_user.i_axi_st_rx_tuser_sts
		.avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_tuser_sts_extended (avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_tuser_sts_extended),  //   input,   width = 32,                                  .i_axi_st_rx_tuser_sts_extended
		.avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_ingrts0_tdata      (avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_ingrts0_tdata),       //   input,   width = 96,                                  .i_axi_st_rx_ingrts0_tdata
		.avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_ingrts0_tvalid     (avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_ingrts0_tvalid),      //   input,    width = 1,                                  .i_axi_st_rx_ingrts0_tvalid
		.csr_in_clk_clk                                                   (clock_bridge_csr_out_clk_clk),                                      //   input,    width = 1,                        csr_in_clk.clk
		.dsp_in_clk_clk                                                   (clock_bridge_dsp_out_clk_clk),                                      //   input,    width = 1,                        dsp_in_clk.clk
		.ecpri_rx_in_clk_clk                                              (clock_bridge_ecpri_rx_out_clk_clk),                                 //   input,    width = 1,                   ecpri_rx_in_clk.clk
		.ecpri_tx_in_clk_clk                                              (clock_bridge_ecpri_tx_out_clk_clk),                                 //   input,    width = 1,                   ecpri_tx_in_clk.clk
		.eth_xran_dl_in_clk_clk                                           (clock_bridge_eth_out_clk_clk),                                      //   input,    width = 1,                eth_xran_dl_in_clk.clk
		.eth_xran_ul_in_clk_clk                                           (clock_bridge_eth_out_clk_clk),                                      //   input,    width = 1,                eth_xran_ul_in_clk.clk
		.rst_ecpri_n_reset_n                                              (~rst_controller_reset_out_reset),                                   //   input,    width = 1,                       rst_ecpri_n.reset_n
		.coupling_pusch_sink_l1_valid                                     (lphy_ss_top_0_coupling_pusch_avst_sink_l1_valid),                   //   input,    width = 1,            coupling_pusch_sink_l1.valid
		.coupling_pusch_sink_l1_data                                      (lphy_ss_top_0_coupling_pusch_avst_sink_l1_data),                    //   input,   width = 32,                                  .data
		.coupling_pusch_sink_l1_channel                                   (lphy_ss_top_0_coupling_pusch_avst_sink_l1_channel),                 //   input,   width = 16,                                  .channel
		.coupling_pusch_sink_l1_startofpacket                             (lphy_ss_top_0_coupling_pusch_avst_sink_l1_startofpacket),           //   input,    width = 1,                                  .startofpacket
		.coupling_pusch_sink_l1_endofpacket                               (lphy_ss_top_0_coupling_pusch_avst_sink_l1_endofpacket),             //   input,    width = 1,                                  .endofpacket
		.coupling_pusch_sink_l2_valid                                     (lphy_ss_top_0_coupling_pusch_avst_sink_l2_valid),                   //   input,    width = 1,            coupling_pusch_sink_l2.valid
		.coupling_pusch_sink_l2_data                                      (lphy_ss_top_0_coupling_pusch_avst_sink_l2_data),                    //   input,   width = 32,                                  .data
		.coupling_pusch_sink_l2_channel                                   (lphy_ss_top_0_coupling_pusch_avst_sink_l2_channel),                 //   input,   width = 16,                                  .channel
		.coupling_pusch_sink_l2_startofpacket                             (lphy_ss_top_0_coupling_pusch_avst_sink_l2_startofpacket),           //   input,    width = 1,                                  .startofpacket
		.coupling_pusch_sink_l2_endofpacket                               (lphy_ss_top_0_coupling_pusch_avst_sink_l2_endofpacket),             //   input,    width = 1,                                  .endofpacket
		.coupling_prach_sink_l2_valid                                     (lphy_ss_top_0_coupling_prach_avst_sink_l2_valid),                   //   input,    width = 1,            coupling_prach_sink_l2.valid
		.coupling_prach_sink_l2_data                                      (lphy_ss_top_0_coupling_prach_avst_sink_l2_data),                    //   input,   width = 32,                                  .data
		.coupling_prach_sink_l2_channel                                   (lphy_ss_top_0_coupling_prach_avst_sink_l2_channel),                 //   input,   width = 16,                                  .channel
		.coupling_prach_sink_l2_startofpacket                             (lphy_ss_top_0_coupling_prach_avst_sink_l2_startofpacket),           //   input,    width = 1,                                  .startofpacket
		.coupling_prach_sink_l2_endofpacket                               (lphy_ss_top_0_coupling_prach_avst_sink_l2_endofpacket),             //   input,    width = 1,                                  .endofpacket
		.ecpri_ext_sink_valid                                             (ecpri_ext_sink_valid),                                              //   input,    width = 1,                    ecpri_ext_sink.valid
		.ecpri_ext_sink_data                                              (ecpri_ext_sink_data),                                               //   input,   width = 64,                                  .data
		.ecpri_ext_sink_startofpacket                                     (ecpri_ext_sink_startofpacket),                                      //   input,    width = 1,                                  .startofpacket
		.ecpri_ext_sink_endofpacket                                       (ecpri_ext_sink_endofpacket),                                        //   input,    width = 1,                                  .endofpacket
		.ecpri_ext_sink_empty                                             (ecpri_ext_sink_empty),                                              //   input,    width = 3,                                  .empty
		.ecpri_ext_sink_error                                             (ecpri_ext_sink_error),                                              //   input,    width = 1,                                  .error
		.ecpri_ext_sink_ready                                             (ecpri_ext_sink_ready),                                              //  output,    width = 1,                                  .ready
		.ecpri_ext_source_valid                                           (ecpri_ext_source_valid),                                            //  output,    width = 1,                  ecpri_ext_source.valid
		.ecpri_ext_source_data                                            (ecpri_ext_source_data),                                             //  output,   width = 64,                                  .data
		.ecpri_ext_source_startofpacket                                   (ecpri_ext_source_startofpacket),                                    //  output,    width = 1,                                  .startofpacket
		.ecpri_ext_source_endofpacket                                     (ecpri_ext_source_endofpacket),                                      //  output,    width = 1,                                  .endofpacket
		.ecpri_ext_source_empty                                           (ecpri_ext_source_empty),                                            //  output,    width = 3,                                  .empty
		.ecpri_ext_source_error                                           (ecpri_ext_source_error),                                            //  output,    width = 6,                                  .error
		.xran_demapper_source_valid                                       (ecpri_oran_top_0_xran_demapper_source_valid),                       //  output,    width = 1,              xran_demapper_source.valid
		.xran_demapper_source_data                                        (ecpri_oran_top_0_xran_demapper_source_data),                        //  output,  width = 128,                                  .data
		.xran_demapper_source_channel                                     (ecpri_oran_top_0_xran_demapper_source_channel),                     //  output,   width = 16,                                  .channel
		.xran_demapper_source_startofpacket                               (ecpri_oran_top_0_xran_demapper_source_startofpacket),               //  output,    width = 1,                                  .startofpacket
		.xran_demapper_source_ready                                       (ecpri_oran_top_0_xran_demapper_source_ready),                       //   input,    width = 1,                                  .ready
		.xran_demapper_source_endofpacket                                 (ecpri_oran_top_0_xran_demapper_source_endofpacket),                 //  output,    width = 1,                                  .endofpacket
		.xran_demapper_cplane_source_valid                                (ecpri_oran_top_0_xran_demapper_cplane_source_valid),                //  output,    width = 1,       xran_demapper_cplane_source.valid
		.xran_demapper_cplane_source_startofpacket                        (ecpri_oran_top_0_xran_demapper_cplane_source_startofpacket),        //  output,    width = 1,                                  .startofpacket
		.xran_demapper_cplane_source_endofpacket                          (ecpri_oran_top_0_xran_demapper_cplane_source_endofpacket),          //  output,    width = 1,                                  .endofpacket
		.ptp_tod_o_mac_ptp_fp                                             (ptp_tod_concat_out_o_mac_ptp_fp),                                   //  output,   width = 22,                           ptp_tod.o_mac_ptp_fp
		.ptp_tod_o_mac_ptp_ts_req                                         (ptp_tod_concat_out_o_mac_ptp_ts_req),                               //  output,    width = 1,                                  .o_mac_ptp_ts_req
		.ptp_tod_i_mac_ptp_tx_ets_valid                                   (ptp_tod_concat_out_i_mac_ptp_tx_ets_valid),                         //   input,    width = 1,                                  .i_mac_ptp_tx_ets_valid
		.ptp_tod_i_mac_ptp_tx_ets                                         (ptp_tod_concat_out_i_mac_ptp_tx_ets),                               //   input,   width = 96,                                  .i_mac_ptp_tx_ets
		.ptp_tod_i_mac_ptp_tx_ets_fp                                      (ptp_tod_concat_out_i_mac_ptp_tx_ets_fp),                            //   input,   width = 22,                                  .i_mac_ptp_tx_ets_fp
		.ptp_tod_i_mac_ptp_rx_its_valid                                   (ptp_tod_concat_out_i_mac_ptp_rx_its_valid),                         //   input,    width = 1,                                  .i_mac_ptp_rx_its_valid
		.ptp_tod_i_mac_ptp_rx_its                                         (ptp_tod_concat_out_i_mac_ptp_rx_its),                               //   input,   width = 96,                                  .i_mac_ptp_rx_its
		.ptp_tod_i_ext_ptp_fp                                             (ptp_tod_concat_out_i_ext_ptp_fp),                                   //   input,   width = 20,                                  .i_ext_ptp_fp
		.ptp_tod_i_ext_ptp_ts_req                                         (ptp_tod_concat_out_i_ext_ptp_ts_req),                               //   input,    width = 1,                                  .i_ext_ptp_ts_req
		.ptp_tod_o_ext_ptp_tx_ets_valid                                   (ptp_tod_concat_out_o_ext_ptp_tx_ets_valid),                         //  output,    width = 1,                                  .o_ext_ptp_tx_ets_valid
		.ptp_tod_o_ext_ptp_tx_ets                                         (ptp_tod_concat_out_o_ext_ptp_tx_ets),                               //  output,   width = 96,                                  .o_ext_ptp_tx_ets
		.ptp_tod_o_ext_ptp_tx_ets_fp                                      (ptp_tod_concat_out_o_ext_ptp_tx_ets_fp),                            //  output,   width = 20,                                  .o_ext_ptp_tx_ets_fp
		.ptp_tod_o_ext_ptp_rx_its                                         (ptp_tod_concat_out_o_ext_ptp_rx_its),                               //  output,   width = 96,                                  .o_ext_ptp_rx_its
		.ptp_tod_o_ext_ptp_rx_its_valid                                   (ptp_tod_concat_out_o_ext_ptp_rx_its_valid),                         //  output,    width = 1,                                  .o_ext_ptp_rx_its_valid
		.rx_pcs_ready_rx_pcs_ready                                        (rx_pcs_ready_rx_pcs_ready),                                         //   input,    width = 1,                      rx_pcs_ready.rx_pcs_ready
		.tx_lanes_stable_tx_lanes_stable                                  (tx_lanes_stable_tx_lanes_stable),                                   //   input,    width = 1,                   tx_lanes_stable.tx_lanes_stable
		.rst_soft_n_rst_soft_n                                            (signal_replicator_0_rst_soft_n_dup2_rst_soft_n),                    //   input,    width = 1,                        rst_soft_n.rst_soft_n
		.oran_tx_tod_96b_data_tdata                                       (ecpri_oran_top_0_oran_tx_tod_96b_data_tdata),                       //   input,   width = 96,              oran_tx_tod_96b_data.tdata
		.oran_tx_tod_96b_data_tvalid                                      (ecpri_oran_top_0_oran_tx_tod_96b_data_tvalid),                      //   input,    width = 1,                                  .tvalid
		.oran_rx_tod_96b_data_tdata                                       (ecpri_oran_top_0_oran_rx_tod_96b_data_tdata),                       //   input,   width = 96,              oran_rx_tod_96b_data.tdata
		.oran_rx_tod_96b_data_tvalid                                      (ecpri_oran_top_0_oran_rx_tod_96b_data_tvalid),                      //   input,    width = 1,                                  .tvalid
		.bw_config_cc1_bw_config_cc1                                      (signal_replicator_0_bw_config_cc1_dup2_bw_config_cc1),              //   input,    width = 8,                     bw_config_cc1.bw_config_cc1
		.bw_config_cc2_bw_config_cc2                                      (signal_replicator_0_bw_config_cc2_dup2_bw_config_cc2),              //   input,    width = 8,                     bw_config_cc2.bw_config_cc2
		.short_long_prach_select_data                                     (lphy_ss_top_0_short_long_prach_select_data),                        //   input,    width = 1,           short_long_prach_select.data
		.rx_rtc_id_rx_rtc_id                                              (ecpri_oran_top_0_rx_rtc_id_rx_rtc_id),                              //  output,   width = 16,                         rx_rtc_id.rx_rtc_id
		.rx_rtc_id_dl_rx_rtc_id_dl                                        (ecpri_oran_top_0_rx_rtc_id_dl_rx_rtc_id_dl),                        //  output,   width = 16,                      rx_rtc_id_dl.rx_rtc_id_dl
		.rx_u_axc_id_rx_u_axc_id                                          (ecpri_oran_top_0_rx_u_axc_id_rx_u_axc_id),                          //  output,   width = 16,                       rx_u_axc_id.rx_u_axc_id
		.ul_rtc_id_intr_ul_rtc_id_intr                                    (),                                                                  //  output,    width = 1,                    ul_rtc_id_intr.ul_rtc_id_intr
		.dl_rtc_id_intr_dl_rtc_id_intr                                    (),                                                                  //  output,    width = 1,                    dl_rtc_id_intr.dl_rtc_id_intr
		.ul_axc_id_intr_ul_axc_id_intr                                    (),                                                                  //  output,    width = 1,                    ul_axc_id_intr.ul_axc_id_intr
		.dl_axc_id_intr_dl_axc_id_intr                                    (),                                                                  //  output,    width = 1,                    dl_axc_id_intr.dl_axc_id_intr
		.coupling_pusch_timing_ref_data                                   (lphy_ss_top_0_coupling_pusch_timing_ref_data),                      //   input,   width = 32,         coupling_pusch_timing_ref.data
		.coupling_prach_timing_ref_data                                   (lphy_ss_top_0_coupling_prach_timing_ref_data),                      //   input,   width = 32,         coupling_prach_timing_ref.data
		.coupling_prach_sink_l1_valid                                     (lphy_ss_top_0_coupling_prach_avst_sink_l1_valid),                   //   input,    width = 1,            coupling_prach_sink_l1.valid
		.coupling_prach_sink_l1_data                                      (lphy_ss_top_0_coupling_prach_avst_sink_l1_data),                    //   input,   width = 32,                                  .data
		.coupling_prach_sink_l1_channel                                   (lphy_ss_top_0_coupling_prach_avst_sink_l1_channel),                 //   input,   width = 16,                                  .channel
		.coupling_prach_sink_l1_startofpacket                             (lphy_ss_top_0_coupling_prach_avst_sink_l1_startofpacket),           //   input,    width = 1,                                  .startofpacket
		.coupling_prach_sink_l1_endofpacket                               (lphy_ss_top_0_coupling_prach_avst_sink_l1_endofpacket),             //   input,    width = 1,                                  .endofpacket
		.downlink_eaxc_id_concat_data                                     (),                                                                  //   input,  width = 128,           downlink_eaxc_id_concat.data
		.oran_rx_uplane_concat_data                                       (ecpri_oran_top_0_oran_rx_uplane_concat_data),                       //  output,   width = 68,             oran_rx_uplane_concat.data
		.oran_rx_cplane_concat_data                                       (ecpri_oran_top_0_oran_rx_cplane_concat_data),                       //  output,  width = 190,             oran_rx_cplane_concat.data
		.uplink_eaxc_id_concat_data                                       (),                                                                  //   input,  width = 256,             uplink_eaxc_id_concat.data
		.coupling_ul_start_pulse_latch_data                               (lphy_ss_top_0_ul_start_pulse_latch_data),                           //   input,    width = 1,     coupling_ul_start_pulse_latch.data
		.tod_data                                                         (xran_timestamp_tod_in_data),                                        //   input,   width = 96,                               tod.data
		.radio_config_status_data                                         (signal_replicator_0_radio_config_status_dup3_data),                 //   input,   width = 56,               radio_config_status.data
		.dl_input_hfn_pulse_data                                          (lphy_ss_top_0_lphy_ss_top_dl_input_hfn_pulse_data),                 //   input,    width = 1,                dl_input_hfn_pulse.data
		.xran_timestamp_mem_read                                          (mm_interconnect_1_ecpri_oran_top_0_xran_timestamp_mem_read),        //   input,    width = 1,                xran_timestamp_mem.read
		.xran_timestamp_mem_readdata                                      (mm_interconnect_1_ecpri_oran_top_0_xran_timestamp_mem_readdata),    //  output,   width = 64,                                  .readdata
		.timeout_cntr_intr_uplane_irq                                     (timeout_cntr_intr_uplane_irq),                                      //  output,    width = 1,          timeout_cntr_intr_uplane.irq
		.timeout_cntr_intr_cplane_irq                                     (timeout_cntr_intr_cplane_irq),                                      //  output,    width = 1,          timeout_cntr_intr_cplane.irq
		.fifo_full_intr_irq                                               (fifo_full_intr_irq),                                                //  output,    width = 1,                    fifo_full_intr.irq
		.h2f_lw_bridge_s0_waitrequest                                     (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_waitrequest),   //  output,    width = 1,                  h2f_lw_bridge_s0.waitrequest
		.h2f_lw_bridge_s0_readdata                                        (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_readdata),      //  output,   width = 32,                                  .readdata
		.h2f_lw_bridge_s0_readdatavalid                                   (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_readdatavalid), //  output,    width = 1,                                  .readdatavalid
		.h2f_lw_bridge_s0_burstcount                                      (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_burstcount),    //   input,    width = 1,                                  .burstcount
		.h2f_lw_bridge_s0_writedata                                       (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_writedata),     //   input,   width = 32,                                  .writedata
		.h2f_lw_bridge_s0_address                                         (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_address),       //   input,   width = 14,                                  .address
		.h2f_lw_bridge_s0_write                                           (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_write),         //   input,    width = 1,                                  .write
		.h2f_lw_bridge_s0_read                                            (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_read),          //   input,    width = 1,                                  .read
		.h2f_lw_bridge_s0_byteenable                                      (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_byteenable),    //   input,    width = 4,                                  .byteenable
		.h2f_lw_bridge_s0_debugaccess                                     (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_debugaccess),   //   input,    width = 1,                                  .debugaccess
		.csr_in_reset_reset                                               (~reset_bridge_csr_out_reset_reset),                                 //   input,    width = 1,                      csr_in_reset.reset
		.dsp_in_reset_reset_n                                             (reset_bridge_dsp_out_reset_reset),                                  //   input,    width = 1,                      dsp_in_reset.reset_n
		.eth_xran_dl_in_reset_reset_n                                     (reset_bridge_eth_out_reset_reset),                                  //   input,    width = 1,              eth_xran_dl_in_reset.reset_n
		.eth_xran_ul_in_reset_reset_n                                     (reset_bridge_eth_out_reset_reset)                                   //   input,    width = 1,              eth_xran_ul_in_reset.reset_n
	);

	lphy_ss_top lphy_ss_top_0 (
		.clk_csr_clk                                    (clock_bridge_csr_out_clk_clk),                                   //   input,    width = 1,                                    clk_csr.clk
		.clk_dsp_clk                                    (clock_bridge_dsp_out_clk_clk),                                   //   input,    width = 1,                                    clk_dsp.clk
		.clk_xran_dl_clk                                (clock_bridge_eth_out_clk_clk),                                   //   input,    width = 1,                                clk_xran_dl.clk
		.clk_xran_ul_clk                                (clock_bridge_eth_out_clk_clk),                                   //   input,    width = 1,                                clk_xran_ul.clk
		.pwr_mtr_h2f_bridge_s0_waitrequest              (pwr_mtr_h2f_bridge_s0_waitrequest),                              //  output,    width = 1,                      pwr_mtr_h2f_bridge_s0.waitrequest
		.pwr_mtr_h2f_bridge_s0_readdata                 (pwr_mtr_h2f_bridge_s0_readdata),                                 //  output,   width = 32,                                           .readdata
		.pwr_mtr_h2f_bridge_s0_readdatavalid            (pwr_mtr_h2f_bridge_s0_readdatavalid),                            //  output,    width = 1,                                           .readdatavalid
		.pwr_mtr_h2f_bridge_s0_burstcount               (pwr_mtr_h2f_bridge_s0_burstcount),                               //   input,    width = 1,                                           .burstcount
		.pwr_mtr_h2f_bridge_s0_writedata                (pwr_mtr_h2f_bridge_s0_writedata),                                //   input,   width = 32,                                           .writedata
		.pwr_mtr_h2f_bridge_s0_address                  (pwr_mtr_h2f_bridge_s0_address),                                  //   input,   width = 17,                                           .address
		.pwr_mtr_h2f_bridge_s0_write                    (pwr_mtr_h2f_bridge_s0_write),                                    //   input,    width = 1,                                           .write
		.pwr_mtr_h2f_bridge_s0_read                     (pwr_mtr_h2f_bridge_s0_read),                                     //   input,    width = 1,                                           .read
		.pwr_mtr_h2f_bridge_s0_byteenable               (pwr_mtr_h2f_bridge_s0_byteenable),                               //   input,    width = 4,                                           .byteenable
		.pwr_mtr_h2f_bridge_s0_debugaccess              (pwr_mtr_h2f_bridge_s0_debugaccess),                              //   input,    width = 1,                                           .debugaccess
		.h2f_lw_bridge_s0_waitrequest                   (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_waitrequest),   //  output,    width = 1,                           h2f_lw_bridge_s0.waitrequest
		.h2f_lw_bridge_s0_readdata                      (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_readdata),      //  output,   width = 32,                                           .readdata
		.h2f_lw_bridge_s0_readdatavalid                 (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_readdatavalid), //  output,    width = 1,                                           .readdatavalid
		.h2f_lw_bridge_s0_burstcount                    (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_burstcount),    //   input,    width = 1,                                           .burstcount
		.h2f_lw_bridge_s0_writedata                     (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_writedata),     //   input,   width = 32,                                           .writedata
		.h2f_lw_bridge_s0_address                       (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_address),       //   input,   width = 19,                                           .address
		.h2f_lw_bridge_s0_write                         (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_write),         //   input,    width = 1,                                           .write
		.h2f_lw_bridge_s0_read                          (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_read),          //   input,    width = 1,                                           .read
		.h2f_lw_bridge_s0_byteenable                    (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_byteenable),    //   input,    width = 4,                                           .byteenable
		.h2f_lw_bridge_s0_debugaccess                   (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_debugaccess),   //   input,    width = 1,                                           .debugaccess
		.pb_mm_bridge_address                           (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_address),           //   input,   width = 17,                               pb_mm_bridge.address
		.pb_mm_bridge_chipselect                        (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_chipselect),        //   input,    width = 1,                                           .chipselect
		.pb_mm_bridge_read                              (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_read),              //   input,    width = 1,                                           .read
		.pb_mm_bridge_readdata                          (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_readdata),          //  output,   width = 32,                                           .readdata
		.pb_mm_bridge_write                             (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_write),             //   input,    width = 1,                                           .write
		.pb_mm_bridge_writedata                         (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_writedata),         //   input,   width = 32,                                           .writedata
		.pb_mm_bridge_byteenable                        (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_byteenable),        //   input,    width = 4,                                           .byteenable
		.pb_mm_bridge_waitrequest                       (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_waitrequest),       //  output,    width = 1,                                           .waitrequest
		.xran_demapper_source_valid                     (ecpri_oran_top_0_xran_demapper_source_valid),                    //   input,    width = 1,                       xran_demapper_source.valid
		.xran_demapper_source_data                      (ecpri_oran_top_0_xran_demapper_source_data),                     //   input,  width = 128,                                           .data
		.xran_demapper_source_endofpacket               (ecpri_oran_top_0_xran_demapper_source_endofpacket),              //   input,    width = 1,                                           .endofpacket
		.xran_demapper_source_startofpacket             (ecpri_oran_top_0_xran_demapper_source_startofpacket),            //   input,    width = 1,                                           .startofpacket
		.xran_demapper_source_ready                     (ecpri_oran_top_0_xran_demapper_source_ready),                    //  output,    width = 1,                                           .ready
		.xran_demapper_source_channel                   (ecpri_oran_top_0_xran_demapper_source_channel),                  //   input,   width = 16,                                           .channel
		.ifft_source_l1_valid                           (lphy_ss_top_0_ifft_source_l1_valid),                             //  output,    width = 1,                             ifft_source_l1.valid
		.ifft_source_l1_data                            (lphy_ss_top_0_ifft_source_l1_data),                              //  output,   width = 32,                                           .data
		.ifft_source_l1_channel                         (lphy_ss_top_0_ifft_source_l1_channel),                           //  output,    width = 8,                                           .channel
		.ifft_source_l2_valid                           (lphy_ss_top_0_ifft_source_l2_valid),                             //  output,    width = 1,                             ifft_source_l2.valid
		.ifft_source_l2_data                            (lphy_ss_top_0_ifft_source_l2_data),                              //  output,   width = 32,                                           .data
		.ifft_source_l2_channel                         (lphy_ss_top_0_ifft_source_l2_channel),                           //  output,    width = 8,                                           .channel
		.coupling_pusch_avst_sink_l1_valid              (lphy_ss_top_0_coupling_pusch_avst_sink_l1_valid),                //  output,    width = 1,                coupling_pusch_avst_sink_l1.valid
		.coupling_pusch_avst_sink_l1_data               (lphy_ss_top_0_coupling_pusch_avst_sink_l1_data),                 //  output,   width = 32,                                           .data
		.coupling_pusch_avst_sink_l1_channel            (lphy_ss_top_0_coupling_pusch_avst_sink_l1_channel),              //  output,   width = 16,                                           .channel
		.coupling_pusch_avst_sink_l1_startofpacket      (lphy_ss_top_0_coupling_pusch_avst_sink_l1_startofpacket),        //  output,    width = 1,                                           .startofpacket
		.coupling_pusch_avst_sink_l1_endofpacket        (lphy_ss_top_0_coupling_pusch_avst_sink_l1_endofpacket),          //  output,    width = 1,                                           .endofpacket
		.coupling_pusch_avst_sink_l2_valid              (lphy_ss_top_0_coupling_pusch_avst_sink_l2_valid),                //  output,    width = 1,                coupling_pusch_avst_sink_l2.valid
		.coupling_pusch_avst_sink_l2_data               (lphy_ss_top_0_coupling_pusch_avst_sink_l2_data),                 //  output,   width = 32,                                           .data
		.coupling_pusch_avst_sink_l2_channel            (lphy_ss_top_0_coupling_pusch_avst_sink_l2_channel),              //  output,   width = 16,                                           .channel
		.coupling_pusch_avst_sink_l2_startofpacket      (lphy_ss_top_0_coupling_pusch_avst_sink_l2_startofpacket),        //  output,    width = 1,                                           .startofpacket
		.coupling_pusch_avst_sink_l2_endofpacket        (lphy_ss_top_0_coupling_pusch_avst_sink_l2_endofpacket),          //  output,    width = 1,                                           .endofpacket
		.coupling_prach_avst_sink_l1_valid              (lphy_ss_top_0_coupling_prach_avst_sink_l1_valid),                //  output,    width = 1,                coupling_prach_avst_sink_l1.valid
		.coupling_prach_avst_sink_l1_data               (lphy_ss_top_0_coupling_prach_avst_sink_l1_data),                 //  output,   width = 32,                                           .data
		.coupling_prach_avst_sink_l1_channel            (lphy_ss_top_0_coupling_prach_avst_sink_l1_channel),              //  output,   width = 16,                                           .channel
		.coupling_prach_avst_sink_l1_startofpacket      (lphy_ss_top_0_coupling_prach_avst_sink_l1_startofpacket),        //  output,    width = 1,                                           .startofpacket
		.coupling_prach_avst_sink_l1_endofpacket        (lphy_ss_top_0_coupling_prach_avst_sink_l1_endofpacket),          //  output,    width = 1,                                           .endofpacket
		.coupling_prach_avst_sink_l2_valid              (lphy_ss_top_0_coupling_prach_avst_sink_l2_valid),                //  output,    width = 1,                coupling_prach_avst_sink_l2.valid
		.coupling_prach_avst_sink_l2_data               (lphy_ss_top_0_coupling_prach_avst_sink_l2_data),                 //  output,   width = 32,                                           .data
		.coupling_prach_avst_sink_l2_channel            (lphy_ss_top_0_coupling_prach_avst_sink_l2_channel),              //  output,   width = 16,                                           .channel
		.coupling_prach_avst_sink_l2_startofpacket      (lphy_ss_top_0_coupling_prach_avst_sink_l2_startofpacket),        //  output,    width = 1,                                           .startofpacket
		.coupling_prach_avst_sink_l2_endofpacket        (lphy_ss_top_0_coupling_prach_avst_sink_l2_endofpacket),          //  output,    width = 1,                                           .endofpacket
		.xran_demapper_cplane_source_valid              (ecpri_oran_top_0_xran_demapper_cplane_source_valid),             //   input,    width = 1,                xran_demapper_cplane_source.valid
		.xran_demapper_cplane_source_startofpacket      (ecpri_oran_top_0_xran_demapper_cplane_source_startofpacket),     //   input,    width = 1,                                           .startofpacket
		.xran_demapper_cplane_source_endofpacket        (ecpri_oran_top_0_xran_demapper_cplane_source_endofpacket),       //   input,    width = 1,                                           .endofpacket
		.pb_avst_sink_valid                             (lphy_ss_top_0_pb_avst_sink_valid),                               //   input,    width = 1,                               pb_avst_sink.valid
		.pb_avst_sink_data                              (lphy_ss_top_0_pb_avst_sink_data),                                //   input,   width = 64,                                           .data
		.pb_avst_sink_ready                             (lphy_ss_top_0_pb_avst_sink_ready),                               //  output,    width = 1,                                           .ready
		.bw_confg_cc1_bw_config_cc1                     (lphy_ss_top_0_bw_confg_cc1_bw_config_cc1),                       //  output,    width = 8,                               bw_confg_cc1.bw_config_cc1
		.bw_confg_cc2_bw_config_cc2                     (lphy_ss_top_0_bw_confg_cc2_bw_config_cc2),                       //  output,    width = 8,                               bw_confg_cc2.bw_config_cc2
		.radio_config_status_radio_config_status        (lphy_ss_top_0_radio_config_status_radio_config_status),          //  output,   width = 56,                        radio_config_status.radio_config_status
		.short_long_prach_select_data                   (lphy_ss_top_0_short_long_prach_select_data),                     //  output,    width = 1,                    short_long_prach_select.data
		.rx_rtc_id_rx_rtc_id                            (ecpri_oran_top_0_rx_rtc_id_rx_rtc_id),                           //   input,   width = 16,                                  rx_rtc_id.rx_rtc_id
		.rx_u_axc_id_rx_u_axc_id                        (ecpri_oran_top_0_rx_u_axc_id_rx_u_axc_id),                       //   input,   width = 16,                                rx_u_axc_id.rx_u_axc_id
		.rx_rtc_id_dl_rx_rtc_id_dl                      (ecpri_oran_top_0_rx_rtc_id_dl_rx_rtc_id_dl),                     //   input,   width = 16,                               rx_rtc_id_dl.rx_rtc_id_dl
		.lphy_ss_ul_sink_l1_valid                       (dxc_ss_top_0_ddc_source_l1_valid),                               //   input,    width = 1,                         lphy_ss_ul_sink_l1.valid
		.lphy_ss_ul_sink_l1_data                        (dxc_ss_top_0_ddc_source_l1_data),                                //   input,   width = 32,                                           .data
		.lphy_ss_ul_sink_l1_channel                     (dxc_ss_top_0_ddc_source_l1_channel),                             //   input,    width = 8,                                           .channel
		.lphy_ss_ul_sink_l2_valid                       (dxc_ss_top_0_ddc_source_l2_valid),                               //   input,    width = 1,                         lphy_ss_ul_sink_l2.valid
		.lphy_ss_ul_sink_l2_data                        (dxc_ss_top_0_ddc_source_l2_data),                                //   input,   width = 32,                                           .data
		.lphy_ss_ul_sink_l2_channel                     (dxc_ss_top_0_ddc_source_l2_channel),                             //   input,    width = 8,                                           .channel
		.rst_soft_n_rst_soft_n                          (lphy_ss_top_0_rst_soft_n_rst_soft_n),                            //  output,    width = 1,                                 rst_soft_n.rst_soft_n
		.coupling_pusch_timing_ref_data                 (lphy_ss_top_0_coupling_pusch_timing_ref_data),                   //  output,   width = 32,                  coupling_pusch_timing_ref.data
		.coupling_prach_timing_ref_data                 (lphy_ss_top_0_coupling_prach_timing_ref_data),                   //  output,   width = 32,                  coupling_prach_timing_ref.data
		.oran_rx_cplane_concat_data                     (ecpri_oran_top_0_oran_rx_cplane_concat_data),                    //   input,  width = 190,                      oran_rx_cplane_concat.data
		.oran_rx_uplane_concat_data                     (ecpri_oran_top_0_oran_rx_uplane_concat_data),                    //   input,   width = 68,                      oran_rx_uplane_concat.data
		.lphy_avst_selctd_cap_intf_valid                (lphy_avst_selctd_cap_intf_valid),                                //  output,    width = 1,                  lphy_avst_selctd_cap_intf.valid
		.lphy_avst_selctd_cap_intf_data                 (lphy_avst_selctd_cap_intf_data),                                 //  output,   width = 32,                                           .data
		.lphy_avst_selctd_cap_intf_channel              (lphy_avst_selctd_cap_intf_channel),                              //  output,    width = 3,                                           .channel
		.ul_start_pulse_latch_data                      (lphy_ss_top_0_ul_start_pulse_latch_data),                        //  output,    width = 1,                       ul_start_pulse_latch.data
		.frame_status_counter_reset_data                (lphy_ss_top_0_frame_status_counter_reset_data),                  //   input,    width = 1,                 frame_status_counter_reset.data
		.lphy_ss_top_interface_sel_data                 (signal_replicator_0_interface_sel_dup2_data),                    //   input,   width = 32,                  lphy_ss_top_interface_sel.data
		.lphy_ss_top_dl_input_hfn_pulse_data            (lphy_ss_top_0_lphy_ss_top_dl_input_hfn_pulse_data),              //  output,    width = 1,             lphy_ss_top_dl_input_hfn_pulse.data
		.lphy_ss_top_pwr_mtr_ifft_hist_done_intr_l1_irq (lphy_ss_top_0_lphy_ss_top_pwr_mtr_ifft_hist_done_intr_l1_irq),   //  output,    width = 1, lphy_ss_top_pwr_mtr_ifft_hist_done_intr_l1.irq
		.lphy_ss_top_pwr_mtr_ifft_hist_done_intr_l2_irq (lphy_ss_top_0_lphy_ss_top_pwr_mtr_ifft_hist_done_intr_l2_irq),   //  output,    width = 1, lphy_ss_top_pwr_mtr_ifft_hist_done_intr_l2.irq
		.lphy_ss_top_pwr_mtr_fft_hist_done_intr_l1_irq  (lphy_ss_top_0_lphy_ss_top_pwr_mtr_fft_hist_done_intr_l1_irq),    //  output,    width = 1,  lphy_ss_top_pwr_mtr_fft_hist_done_intr_l1.irq
		.lphy_ss_top_pwr_mtr_fft_hist_done_intr_l2_irq  (lphy_ss_top_0_lphy_ss_top_pwr_mtr_fft_hist_done_intr_l2_irq),    //  output,    width = 1,  lphy_ss_top_pwr_mtr_fft_hist_done_intr_l2.irq
		.lphy_ss_top_duc_ddc_lpbk_en_data               (lphy_ss_top_0_lphy_ss_top_duc_ddc_lpbk_en_data),                 //  output,    width = 1,                lphy_ss_top_duc_ddc_lpbk_en.data
		.reset_csr_reset                                (~reset_bridge_csr_out_reset_reset),                              //   input,    width = 1,                                  reset_csr.reset
		.reset_dsp_in_reset_n                           (reset_bridge_dsp_out_reset_reset),                               //   input,    width = 1,                               reset_dsp_in.reset_n
		.reset_xran_dl_reset_n                          (reset_bridge_eth_out_reset_reset),                               //   input,    width = 1,                              reset_xran_dl.reset_n
		.reset_xran_ul_reset_n                          (reset_bridge_eth_out_reset_reset)                                //   input,    width = 1,                              reset_xran_ul.reset_n
	);

	phipps_peak_altera_mm_interconnect_1920_vtiyxgy mm_interconnect_0 (
		.h2f_lw_bridge_m0_address                                      (h2f_lw_bridge_m0_address),                                          //   input,  width = 20,                                        h2f_lw_bridge_m0.address
		.h2f_lw_bridge_m0_waitrequest                                  (h2f_lw_bridge_m0_waitrequest),                                      //  output,   width = 1,                                                        .waitrequest
		.h2f_lw_bridge_m0_burstcount                                   (h2f_lw_bridge_m0_burstcount),                                       //   input,   width = 1,                                                        .burstcount
		.h2f_lw_bridge_m0_byteenable                                   (h2f_lw_bridge_m0_byteenable),                                       //   input,   width = 4,                                                        .byteenable
		.h2f_lw_bridge_m0_read                                         (h2f_lw_bridge_m0_read),                                             //   input,   width = 1,                                                        .read
		.h2f_lw_bridge_m0_readdata                                     (h2f_lw_bridge_m0_readdata),                                         //  output,  width = 32,                                                        .readdata
		.h2f_lw_bridge_m0_readdatavalid                                (h2f_lw_bridge_m0_readdatavalid),                                    //  output,   width = 1,                                                        .readdatavalid
		.h2f_lw_bridge_m0_write                                        (h2f_lw_bridge_m0_write),                                            //   input,   width = 1,                                                        .write
		.h2f_lw_bridge_m0_writedata                                    (h2f_lw_bridge_m0_writedata),                                        //   input,  width = 32,                                                        .writedata
		.h2f_lw_bridge_m0_debugaccess                                  (h2f_lw_bridge_m0_debugaccess),                                      //   input,   width = 1,                                                        .debugaccess
		.lphy_ss_top_0_h2f_lw_bridge_s0_address                        (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_address),          //  output,  width = 19,                          lphy_ss_top_0_h2f_lw_bridge_s0.address
		.lphy_ss_top_0_h2f_lw_bridge_s0_write                          (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_write),            //  output,   width = 1,                                                        .write
		.lphy_ss_top_0_h2f_lw_bridge_s0_read                           (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_read),             //  output,   width = 1,                                                        .read
		.lphy_ss_top_0_h2f_lw_bridge_s0_readdata                       (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_readdata),         //   input,  width = 32,                                                        .readdata
		.lphy_ss_top_0_h2f_lw_bridge_s0_writedata                      (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_writedata),        //  output,  width = 32,                                                        .writedata
		.lphy_ss_top_0_h2f_lw_bridge_s0_burstcount                     (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_burstcount),       //  output,   width = 1,                                                        .burstcount
		.lphy_ss_top_0_h2f_lw_bridge_s0_byteenable                     (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_byteenable),       //  output,   width = 4,                                                        .byteenable
		.lphy_ss_top_0_h2f_lw_bridge_s0_readdatavalid                  (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_readdatavalid),    //   input,   width = 1,                                                        .readdatavalid
		.lphy_ss_top_0_h2f_lw_bridge_s0_waitrequest                    (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_waitrequest),      //   input,   width = 1,                                                        .waitrequest
		.lphy_ss_top_0_h2f_lw_bridge_s0_debugaccess                    (mm_interconnect_0_lphy_ss_top_0_h2f_lw_bridge_s0_debugaccess),      //  output,   width = 1,                                                        .debugaccess
		.dxc_ss_top_0_h2f_lw_bridge_s0_address                         (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_address),           //  output,  width = 17,                           dxc_ss_top_0_h2f_lw_bridge_s0.address
		.dxc_ss_top_0_h2f_lw_bridge_s0_write                           (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_write),             //  output,   width = 1,                                                        .write
		.dxc_ss_top_0_h2f_lw_bridge_s0_read                            (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_read),              //  output,   width = 1,                                                        .read
		.dxc_ss_top_0_h2f_lw_bridge_s0_readdata                        (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_readdata),          //   input,  width = 32,                                                        .readdata
		.dxc_ss_top_0_h2f_lw_bridge_s0_writedata                       (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_writedata),         //  output,  width = 32,                                                        .writedata
		.dxc_ss_top_0_h2f_lw_bridge_s0_burstcount                      (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_burstcount),        //  output,   width = 1,                                                        .burstcount
		.dxc_ss_top_0_h2f_lw_bridge_s0_byteenable                      (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_byteenable),        //  output,   width = 4,                                                        .byteenable
		.dxc_ss_top_0_h2f_lw_bridge_s0_readdatavalid                   (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_readdatavalid),     //   input,   width = 1,                                                        .readdatavalid
		.dxc_ss_top_0_h2f_lw_bridge_s0_waitrequest                     (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_waitrequest),       //   input,   width = 1,                                                        .waitrequest
		.dxc_ss_top_0_h2f_lw_bridge_s0_debugaccess                     (mm_interconnect_0_dxc_ss_top_0_h2f_lw_bridge_s0_debugaccess),       //  output,   width = 1,                                                        .debugaccess
		.ecpri_oran_top_0_h2f_lw_bridge_s0_address                     (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_address),       //  output,  width = 14,                       ecpri_oran_top_0_h2f_lw_bridge_s0.address
		.ecpri_oran_top_0_h2f_lw_bridge_s0_write                       (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_write),         //  output,   width = 1,                                                        .write
		.ecpri_oran_top_0_h2f_lw_bridge_s0_read                        (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_read),          //  output,   width = 1,                                                        .read
		.ecpri_oran_top_0_h2f_lw_bridge_s0_readdata                    (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_readdata),      //   input,  width = 32,                                                        .readdata
		.ecpri_oran_top_0_h2f_lw_bridge_s0_writedata                   (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_writedata),     //  output,  width = 32,                                                        .writedata
		.ecpri_oran_top_0_h2f_lw_bridge_s0_burstcount                  (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_burstcount),    //  output,   width = 1,                                                        .burstcount
		.ecpri_oran_top_0_h2f_lw_bridge_s0_byteenable                  (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_byteenable),    //  output,   width = 4,                                                        .byteenable
		.ecpri_oran_top_0_h2f_lw_bridge_s0_readdatavalid               (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_readdatavalid), //   input,   width = 1,                                                        .readdatavalid
		.ecpri_oran_top_0_h2f_lw_bridge_s0_waitrequest                 (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_waitrequest),   //   input,   width = 1,                                                        .waitrequest
		.ecpri_oran_top_0_h2f_lw_bridge_s0_debugaccess                 (mm_interconnect_0_ecpri_oran_top_0_h2f_lw_bridge_s0_debugaccess),   //  output,   width = 1,                                                        .debugaccess
		.h2f_lw_bridge_reset_reset_bridge_in_reset_reset               (rst_controller_001_reset_out_reset),                                //   input,   width = 1,               h2f_lw_bridge_reset_reset_bridge_in_reset.reset
		.h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset (rst_controller_001_reset_out_reset),                                //   input,   width = 1, h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset.reset
		.clock_bridge_csr_out_clk_clk                                  (clock_bridge_csr_out_clk_clk)                                       //   input,   width = 1,                                clock_bridge_csr_out_clk.clk
	);

	phipps_peak_altera_mm_interconnect_1920_tz5bhqi mm_interconnect_1 (
		.h2f_bridge_m0_address                                      (h2f_bridge_m0_address),                                          //   input,  width = 23,                                        h2f_bridge_m0.address
		.h2f_bridge_m0_waitrequest                                  (h2f_bridge_m0_waitrequest),                                      //  output,   width = 1,                                                     .waitrequest
		.h2f_bridge_m0_burstcount                                   (h2f_bridge_m0_burstcount),                                       //   input,   width = 1,                                                     .burstcount
		.h2f_bridge_m0_byteenable                                   (h2f_bridge_m0_byteenable),                                       //   input,   width = 4,                                                     .byteenable
		.h2f_bridge_m0_read                                         (h2f_bridge_m0_read),                                             //   input,   width = 1,                                                     .read
		.h2f_bridge_m0_readdata                                     (h2f_bridge_m0_readdata),                                         //  output,  width = 32,                                                     .readdata
		.h2f_bridge_m0_readdatavalid                                (h2f_bridge_m0_readdatavalid),                                    //  output,   width = 1,                                                     .readdatavalid
		.h2f_bridge_m0_write                                        (h2f_bridge_m0_write),                                            //   input,   width = 1,                                                     .write
		.h2f_bridge_m0_writedata                                    (h2f_bridge_m0_writedata),                                        //   input,  width = 32,                                                     .writedata
		.h2f_bridge_m0_debugaccess                                  (h2f_bridge_m0_debugaccess),                                      //   input,   width = 1,                                                     .debugaccess
		.lphy_ss_top_0_pb_mm_bridge_address                         (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_address),           //  output,  width = 17,                           lphy_ss_top_0_pb_mm_bridge.address
		.lphy_ss_top_0_pb_mm_bridge_write                           (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_write),             //  output,   width = 1,                                                     .write
		.lphy_ss_top_0_pb_mm_bridge_read                            (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_read),              //  output,   width = 1,                                                     .read
		.lphy_ss_top_0_pb_mm_bridge_readdata                        (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_readdata),          //   input,  width = 32,                                                     .readdata
		.lphy_ss_top_0_pb_mm_bridge_writedata                       (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_writedata),         //  output,  width = 32,                                                     .writedata
		.lphy_ss_top_0_pb_mm_bridge_byteenable                      (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_byteenable),        //  output,   width = 4,                                                     .byteenable
		.lphy_ss_top_0_pb_mm_bridge_waitrequest                     (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_waitrequest),       //   input,   width = 1,                                                     .waitrequest
		.lphy_ss_top_0_pb_mm_bridge_chipselect                      (mm_interconnect_1_lphy_ss_top_0_pb_mm_bridge_chipselect),        //  output,   width = 1,                                                     .chipselect
		.ecpri_oran_top_0_xran_timestamp_mem_read                   (mm_interconnect_1_ecpri_oran_top_0_xran_timestamp_mem_read),     //  output,   width = 1,                  ecpri_oran_top_0_xran_timestamp_mem.read
		.ecpri_oran_top_0_xran_timestamp_mem_readdata               (mm_interconnect_1_ecpri_oran_top_0_xran_timestamp_mem_readdata), //   input,  width = 64,                                                     .readdata
		.h2f_bridge_reset_reset_bridge_in_reset_reset               (rst_controller_001_reset_out_reset),                             //   input,   width = 1,               h2f_bridge_reset_reset_bridge_in_reset.reset
		.h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset (rst_controller_001_reset_out_reset),                             //   input,   width = 1, h2f_bridge_m0_translator_reset_reset_bridge_in_reset.reset
		.clock_bridge_csr_out_clk_clk                               (clock_bridge_csr_out_clk_clk)                                    //   input,   width = 1,                             clock_bridge_csr_out_clk.clk
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller (
		.reset_in0      (~rst_bridge_ecpri_out_reset_reset), //   input,  width = 1, reset_in0.reset
		.clk            (clock_bridge_ecpri_rx_out_clk_clk), //   input,  width = 1,       clk.clk
		.reset_out      (rst_controller_reset_out_reset),    //  output,  width = 1, reset_out.reset
		.reset_req      (),                                  // (terminated),                       
		.reset_req_in0  (1'b0),                              // (terminated),                       
		.reset_in1      (1'b0),                              // (terminated),                       
		.reset_req_in1  (1'b0),                              // (terminated),                       
		.reset_in2      (1'b0),                              // (terminated),                       
		.reset_req_in2  (1'b0),                              // (terminated),                       
		.reset_in3      (1'b0),                              // (terminated),                       
		.reset_req_in3  (1'b0),                              // (terminated),                       
		.reset_in4      (1'b0),                              // (terminated),                       
		.reset_req_in4  (1'b0),                              // (terminated),                       
		.reset_in5      (1'b0),                              // (terminated),                       
		.reset_req_in5  (1'b0),                              // (terminated),                       
		.reset_in6      (1'b0),                              // (terminated),                       
		.reset_req_in6  (1'b0),                              // (terminated),                       
		.reset_in7      (1'b0),                              // (terminated),                       
		.reset_req_in7  (1'b0),                              // (terminated),                       
		.reset_in8      (1'b0),                              // (terminated),                       
		.reset_req_in8  (1'b0),                              // (terminated),                       
		.reset_in9      (1'b0),                              // (terminated),                       
		.reset_req_in9  (1'b0),                              // (terminated),                       
		.reset_in10     (1'b0),                              // (terminated),                       
		.reset_req_in10 (1'b0),                              // (terminated),                       
		.reset_in11     (1'b0),                              // (terminated),                       
		.reset_req_in11 (1'b0),                              // (terminated),                       
		.reset_in12     (1'b0),                              // (terminated),                       
		.reset_req_in12 (1'b0),                              // (terminated),                       
		.reset_in13     (1'b0),                              // (terminated),                       
		.reset_req_in13 (1'b0),                              // (terminated),                       
		.reset_in14     (1'b0),                              // (terminated),                       
		.reset_req_in14 (1'b0),                              // (terminated),                       
		.reset_in15     (1'b0),                              // (terminated),                       
		.reset_req_in15 (1'b0)                               // (terminated),                       
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("both"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_001 (
		.reset_in0      (~reset_bridge_csr_out_reset_reset),  //   input,  width = 1, reset_in0.reset
		.clk            (clock_bridge_csr_out_clk_clk),       //   input,  width = 1,       clk.clk
		.reset_out      (rst_controller_001_reset_out_reset), //  output,  width = 1, reset_out.reset
		.reset_req      (),                                   // (terminated),                       
		.reset_req_in0  (1'b0),                               // (terminated),                       
		.reset_in1      (1'b0),                               // (terminated),                       
		.reset_req_in1  (1'b0),                               // (terminated),                       
		.reset_in2      (1'b0),                               // (terminated),                       
		.reset_req_in2  (1'b0),                               // (terminated),                       
		.reset_in3      (1'b0),                               // (terminated),                       
		.reset_req_in3  (1'b0),                               // (terminated),                       
		.reset_in4      (1'b0),                               // (terminated),                       
		.reset_req_in4  (1'b0),                               // (terminated),                       
		.reset_in5      (1'b0),                               // (terminated),                       
		.reset_req_in5  (1'b0),                               // (terminated),                       
		.reset_in6      (1'b0),                               // (terminated),                       
		.reset_req_in6  (1'b0),                               // (terminated),                       
		.reset_in7      (1'b0),                               // (terminated),                       
		.reset_req_in7  (1'b0),                               // (terminated),                       
		.reset_in8      (1'b0),                               // (terminated),                       
		.reset_req_in8  (1'b0),                               // (terminated),                       
		.reset_in9      (1'b0),                               // (terminated),                       
		.reset_req_in9  (1'b0),                               // (terminated),                       
		.reset_in10     (1'b0),                               // (terminated),                       
		.reset_req_in10 (1'b0),                               // (terminated),                       
		.reset_in11     (1'b0),                               // (terminated),                       
		.reset_req_in11 (1'b0),                               // (terminated),                       
		.reset_in12     (1'b0),                               // (terminated),                       
		.reset_req_in12 (1'b0),                               // (terminated),                       
		.reset_in13     (1'b0),                               // (terminated),                       
		.reset_req_in13 (1'b0),                               // (terminated),                       
		.reset_in14     (1'b0),                               // (terminated),                       
		.reset_req_in14 (1'b0),                               // (terminated),                       
		.reset_in15     (1'b0),                               // (terminated),                       
		.reset_req_in15 (1'b0)                                // (terminated),                       
	);

endmodule
