{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "User space memory BYTE address of IP block dual port ram: 0xa0000000\n",
      "Size in BYTES of memory mapped ip block: 8192\n",
      "User space memory BYTE address of IP block dual port ram: 0xa0002000\n",
      "Size in BYTES of memory mapped ip block: 8192\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/usr/local/lib/python3.6/dist-packages/pynq/overlay.py:691: UserWarning: Interrupt s2mm_introut not created: Could not find UIO device for interrupt pin for IRQ number 122\n",
      "  interrupt, str(e)))\n"
     ]
    }
   ],
   "source": [
    "import sys\n",
    "import os\n",
    "\n",
    "import math\n",
    "import time\n",
    "import numpy as np\n",
    "from datetime import datetime\n",
    "from pynq import DefaultIP\n",
    "import pynq\n",
    "from pynq import MMIO\n",
    "from pynq import Overlay\n",
    "from pynq import allocate\n",
    "ol = Overlay('/home/xilinx/jupyter_notebooks/Praeklima /testing/openhab_controls_fixed_point.bit')\n",
    "\n",
    "#ol.ip_dict\n",
    "def write32_list(mem, idx, val):\n",
    "    for i in range(len(idx)):\n",
    "        mem.write(idx[i] * 4, val[i])\n",
    "def write32(mem, idx, val):\n",
    "    mem.write(idx*4, val)\n",
    "def write_bytes(mem, start_idx, vals):\n",
    "    mem.write(start_idx*4, vals)\n",
    "def read32_list(mem, idx):\n",
    "    data = []\n",
    "    for i in idx:\n",
    "        data.append(mem.read(i*4))\n",
    "    return data\n",
    "def read32(mem, idx):\n",
    "    return mem.read(idx*4)\n",
    "\n",
    "def dma_transfer():\n",
    "    dma.sendchannel.transfer(in_buffer)\n",
    "    dma.recvchannel.transfer(out_buffer)    \n",
    "    dma.sendchannel.wait()\n",
    "    dma.recvchannel.wait()\n",
    "    \n",
    "dp_32x1k_byte_addr0 = ol.ip_dict['axi_bram_ctrl_0']['phys_addr']\n",
    "print('User space memory BYTE address of IP block dual port ram: ' + str(hex(dp_32x1k_byte_addr0)))\n",
    "dp_32x1k_byte_size0 = ol.ip_dict['axi_bram_ctrl_0']['addr_range']\n",
    "print('Size in BYTES of memory mapped ip block: ' + str((dp_32x1k_byte_size0)));\n",
    "dp_32x1k_byte_addr1 = ol.ip_dict['axi_bram_ctrl_1']['phys_addr']\n",
    "print('User space memory BYTE address of IP block dual port ram: ' + str(hex(dp_32x1k_byte_addr1)))\n",
    "dp_32x1k_byte_size1 = ol.ip_dict['axi_bram_ctrl_1']['addr_range']\n",
    "print('Size in BYTES of memory mapped ip block: ' + str((dp_32x1k_byte_size1)));\n",
    "\n",
    "dpram1 = MMIO(dp_32x1k_byte_addr0, dp_32x1k_byte_size0)\n",
    "dpram2 = MMIO(dp_32x1k_byte_addr1, dp_32x1k_byte_size1)\n",
    "\n",
    "\n",
    "# xlnk = pynq.Xlnk()\n",
    "in_buffer = allocate(shape=(50,), dtype='u4')\n",
    "# in_buffer = xlnk.cma_array(shape=(10,), dtype=np.bytes_)\n",
    "out_buffer = allocate(shape=(50,), dtype='u4')\n",
    "\n",
    "dma = ol.axi_dma_0\n",
    "start = ol.axi_gpio_0.channel1 # AXI GPIO has two functions read and write helps to read and write from GPIOs.\n",
    "done = ol.axi_gpio_0.channel2\n",
    "idle = ol.axi_gpio_1.channel1\n",
    "ready = ol.axi_gpio_1.channel2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "axi_bram_ctrl_0": {
        "addr_range": 8192,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0x7f6fc3a470>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "axi_bram_ctrl_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI",
        "parameters": {
         "BMG_INSTANCE": "EXTERNAL",
         "C_BRAM_ADDR_WIDTH": "11",
         "C_BRAM_INST_MODE": "EXTERNAL",
         "C_ECC": "0",
         "C_ECC_ONOFF_RESET_VALUE": "0",
         "C_ECC_TYPE": "0",
         "C_FAMILY": "zynquplus",
         "C_FAULT_INJECT": "0",
         "C_MEMORY_DEPTH": "2048",
         "C_RD_CMD_OPTIMIZATION": "0",
         "C_READ_LATENCY": "1",
         "C_SINGLE_PORT_BRAM": "1",
         "C_S_AXI_ADDR_WIDTH": "13",
         "C_S_AXI_BASEADDR": "0xA0000000",
         "C_S_AXI_CTRL_ADDR_WIDTH": "32",
         "C_S_AXI_CTRL_DATA_WIDTH": "32",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_S_AXI_HIGHADDR": "0xA0001FFF",
         "C_S_AXI_ID_WIDTH": "1",
         "C_S_AXI_PROTOCOL": "AXI4",
         "C_S_AXI_SUPPORTS_NARROW_BURST": "0",
         "Component_Name": "Bram_test_axi_bram_ctrl_0_1",
         "DATA_WIDTH": "32",
         "ECC_ONOFF_RESET_VALUE": "0",
         "ECC_TYPE": "Hamming",
         "EDK_IPTYPE": "PERIPHERAL",
         "EDK_SPECIAL": "BRAM_CTRL",
         "FAULT_INJECT": "0",
         "ID_WIDTH": "0",
         "MEM_DEPTH": "2048",
         "PROTOCOL": "AXI4",
         "RD_CMD_OPTIMIZATION": "0",
         "READ_LATENCY": "1",
         "SINGLE_PORT_BRAM": "1",
         "SUPPORTS_NARROW_BURST": "0",
         "USE_ECC": "0"
        },
        "phys_addr": 2684354560,
        "registers": {
         "CE_CNT": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Correctable Error Counter Register",
          "fields": {
           "CE_CNT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 8,
            "description": "Correctable Error Counter Register"
           }
          },
          "size": 1
         },
         "CE_FFA0": {
          "access": "read-only",
          "address_offset": 448,
          "description": "Correctable Error First Failing Address Register, bits [31:0]",
          "fields": {
           "CE_FFA0": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Correctable Error First Failing Address Register, bits [31:0]"
           }
          },
          "size": 1
         },
         "CE_FFA1": {
          "access": "read-only",
          "address_offset": 452,
          "description": "Correctable Error First Failing Address Register, bits [63:32]",
          "fields": {
           "CE_FFA1": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Correctable Error First Failing Address Register, bits [63:32]"
           }
          },
          "size": 1
         },
         "ECC_EN_IRQ": {
          "access": "read-write",
          "address_offset": 4,
          "description": "ECC Enable Interrupt Register",
          "fields": {
           "CE_EN_IRQ": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "ECC Enable Interrupt Register"
           },
           "UE_EN_IRQ": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC Enable Interrupt Register"
           }
          },
          "size": 1
         },
         "ECC_ON_OFF": {
          "access": "read-write",
          "address_offset": 8,
          "description": "ECC On/Off Register",
          "fields": {
           "ECC_ON_OFF": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC On/Off Register"
           }
          },
          "size": 1
         },
         "ECC_STATUS": {
          "access": "read-write",
          "address_offset": 0,
          "description": "ECC Status Register",
          "fields": {
           "CE_STATUS": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "ECC Status Register"
           },
           "UE_STATUS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC Status Register"
           }
          },
          "size": 1
         },
         "FI_D0": {
          "access": "write-only",
          "address_offset": 768,
          "description": "Fault Inject Data Register, bits[31:0]",
          "fields": {
           "FI_D0": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[31:0]"
           }
          },
          "size": 1
         },
         "FI_D1": {
          "access": "write-only",
          "address_offset": 772,
          "description": "Fault Inject Data Register, bits[63:32]",
          "fields": {
           "FI_D1": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[63:32]"
           }
          },
          "size": 1
         },
         "FI_D2": {
          "access": "write-only",
          "address_offset": 776,
          "description": "Fault Inject Data Register, bits[95:64]",
          "fields": {
           "FI_D2": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[95:64]"
           }
          },
          "size": 1
         },
         "FI_D3": {
          "access": "write-only",
          "address_offset": 780,
          "description": "Fault Inject Data Register, bits[127:96]",
          "fields": {
           "FI_D3": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[127:96]"
           }
          },
          "size": 1
         },
         "FI_ECC": {
          "access": "write-only",
          "address_offset": 896,
          "description": "Fault Inject ECC Register",
          "fields": {
           "FI_ECC": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject ECC Register"
           }
          },
          "size": 1
         },
         "UE_FFD1": {
          "access": "read-only",
          "address_offset": 516,
          "description": "Uncorrectable Error First Failing Data Register , bits [63:32]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [63:32]"
           }
          },
          "size": 1
         },
         "UE_FFD2": {
          "access": "read-only",
          "address_offset": 520,
          "description": "Uncorrectable Error First Failing Data Register , bits [95:64]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [95:64]"
           }
          },
          "size": 1
         },
         "UE_FFD3": {
          "access": "read-only",
          "address_offset": 524,
          "description": "Uncorrectable Error First Failing Data Register , bits [127:96]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [127:96]"
           }
          },
          "size": 1
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_bram_ctrl:4.1"
       },
       "axi_bram_ctrl_1": {
        "addr_range": 8192,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0x7f6fc3a470>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "axi_bram_ctrl_1",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI",
        "parameters": {
         "BMG_INSTANCE": "EXTERNAL",
         "C_BRAM_ADDR_WIDTH": "11",
         "C_BRAM_INST_MODE": "EXTERNAL",
         "C_ECC": "0",
         "C_ECC_ONOFF_RESET_VALUE": "0",
         "C_ECC_TYPE": "0",
         "C_FAMILY": "zynquplus",
         "C_FAULT_INJECT": "0",
         "C_MEMORY_DEPTH": "2048",
         "C_RD_CMD_OPTIMIZATION": "0",
         "C_READ_LATENCY": "1",
         "C_SINGLE_PORT_BRAM": "1",
         "C_S_AXI_ADDR_WIDTH": "13",
         "C_S_AXI_BASEADDR": "0xA0002000",
         "C_S_AXI_CTRL_ADDR_WIDTH": "32",
         "C_S_AXI_CTRL_DATA_WIDTH": "32",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_S_AXI_HIGHADDR": "0xA0003FFF",
         "C_S_AXI_ID_WIDTH": "1",
         "C_S_AXI_PROTOCOL": "AXI4",
         "C_S_AXI_SUPPORTS_NARROW_BURST": "0",
         "Component_Name": "Bram_test_axi_bram_ctrl_1_0",
         "DATA_WIDTH": "32",
         "ECC_ONOFF_RESET_VALUE": "0",
         "ECC_TYPE": "Hamming",
         "EDK_IPTYPE": "PERIPHERAL",
         "EDK_SPECIAL": "BRAM_CTRL",
         "FAULT_INJECT": "0",
         "ID_WIDTH": "0",
         "MEM_DEPTH": "2048",
         "PROTOCOL": "AXI4",
         "RD_CMD_OPTIMIZATION": "0",
         "READ_LATENCY": "1",
         "SINGLE_PORT_BRAM": "1",
         "SUPPORTS_NARROW_BURST": "0",
         "USE_ECC": "0"
        },
        "phys_addr": 2684362752,
        "registers": {
         "CE_CNT": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Correctable Error Counter Register",
          "fields": {
           "CE_CNT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 8,
            "description": "Correctable Error Counter Register"
           }
          },
          "size": 1
         },
         "CE_FFA0": {
          "access": "read-only",
          "address_offset": 448,
          "description": "Correctable Error First Failing Address Register, bits [31:0]",
          "fields": {
           "CE_FFA0": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Correctable Error First Failing Address Register, bits [31:0]"
           }
          },
          "size": 1
         },
         "CE_FFA1": {
          "access": "read-only",
          "address_offset": 452,
          "description": "Correctable Error First Failing Address Register, bits [63:32]",
          "fields": {
           "CE_FFA1": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Correctable Error First Failing Address Register, bits [63:32]"
           }
          },
          "size": 1
         },
         "ECC_EN_IRQ": {
          "access": "read-write",
          "address_offset": 4,
          "description": "ECC Enable Interrupt Register",
          "fields": {
           "CE_EN_IRQ": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "ECC Enable Interrupt Register"
           },
           "UE_EN_IRQ": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC Enable Interrupt Register"
           }
          },
          "size": 1
         },
         "ECC_ON_OFF": {
          "access": "read-write",
          "address_offset": 8,
          "description": "ECC On/Off Register",
          "fields": {
           "ECC_ON_OFF": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC On/Off Register"
           }
          },
          "size": 1
         },
         "ECC_STATUS": {
          "access": "read-write",
          "address_offset": 0,
          "description": "ECC Status Register",
          "fields": {
           "CE_STATUS": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "ECC Status Register"
           },
           "UE_STATUS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC Status Register"
           }
          },
          "size": 1
         },
         "FI_D0": {
          "access": "write-only",
          "address_offset": 768,
          "description": "Fault Inject Data Register, bits[31:0]",
          "fields": {
           "FI_D0": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[31:0]"
           }
          },
          "size": 1
         },
         "FI_D1": {
          "access": "write-only",
          "address_offset": 772,
          "description": "Fault Inject Data Register, bits[63:32]",
          "fields": {
           "FI_D1": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[63:32]"
           }
          },
          "size": 1
         },
         "FI_D2": {
          "access": "write-only",
          "address_offset": 776,
          "description": "Fault Inject Data Register, bits[95:64]",
          "fields": {
           "FI_D2": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[95:64]"
           }
          },
          "size": 1
         },
         "FI_D3": {
          "access": "write-only",
          "address_offset": 780,
          "description": "Fault Inject Data Register, bits[127:96]",
          "fields": {
           "FI_D3": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[127:96]"
           }
          },
          "size": 1
         },
         "FI_ECC": {
          "access": "write-only",
          "address_offset": 896,
          "description": "Fault Inject ECC Register",
          "fields": {
           "FI_ECC": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject ECC Register"
           }
          },
          "size": 1
         },
         "UE_FFD1": {
          "access": "read-only",
          "address_offset": 516,
          "description": "Uncorrectable Error First Failing Data Register , bits [63:32]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [63:32]"
           }
          },
          "size": 1
         },
         "UE_FFD2": {
          "access": "read-only",
          "address_offset": 520,
          "description": "Uncorrectable Error First Failing Data Register , bits [95:64]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [95:64]"
           }
          },
          "size": 1
         },
         "UE_FFD3": {
          "access": "read-only",
          "address_offset": 524,
          "description": "Uncorrectable Error First Failing Data Register , bits [127:96]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [127:96]"
           }
          },
          "size": 1
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_bram_ctrl:4.1"
       },
       "axi_dma_0": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0x7f6fc3a470>",
        "driver": "<class 'pynq.lib.dma.DMA'>",
        "fullpath": "axi_dma_0",
        "gpio": {},
        "interrupts": {
         "mm2s_introut": {
          "controller": "",
          "fullpath": "axi_dma_0/mm2s_introut",
          "index": 0,
          "raw_irq": 121
         },
         "s2mm_introut": {
          "controller": "",
          "fullpath": "axi_dma_0/s2mm_introut",
          "index": 1,
          "raw_irq": 122
         }
        },
        "mem_id": "S_AXI_LITE",
        "parameters": {
         "C_BASEADDR": "0xA0030000",
         "C_DLYTMR_RESOLUTION": "125",
         "C_ENABLE_MULTI_CHANNEL": "0",
         "C_FAMILY": "zynquplus",
         "C_HIGHADDR": "0xA003FFFF",
         "C_INCLUDE_MM2S": "1",
         "C_INCLUDE_MM2S_DRE": "0",
         "C_INCLUDE_MM2S_SF": "1",
         "C_INCLUDE_S2MM": "1",
         "C_INCLUDE_S2MM_DRE": "0",
         "C_INCLUDE_S2MM_SF": "1",
         "C_INCLUDE_SG": "0",
         "C_INCREASE_THROUGHPUT": "0",
         "C_MICRO_DMA": "0",
         "C_MM2S_BURST_SIZE": "16",
         "C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH": "32",
         "C_M_AXIS_MM2S_TDATA_WIDTH": "32",
         "C_M_AXI_MM2S_ADDR_WIDTH": "32",
         "C_M_AXI_MM2S_DATA_WIDTH": "32",
         "C_M_AXI_S2MM_ADDR_WIDTH": "32",
         "C_M_AXI_S2MM_DATA_WIDTH": "32",
         "C_M_AXI_SG_ADDR_WIDTH": "32",
         "C_M_AXI_SG_DATA_WIDTH": "32",
         "C_NUM_MM2S_CHANNELS": "1",
         "C_NUM_S2MM_CHANNELS": "1",
         "C_PRMRY_IS_ACLK_ASYNC": "0",
         "C_S2MM_BURST_SIZE": "16",
         "C_SG_INCLUDE_STSCNTRL_STRM": "0",
         "C_SG_LENGTH_WIDTH": "26",
         "C_SG_USE_STSAPP_LENGTH": "0",
         "C_S_AXIS_S2MM_STS_TDATA_WIDTH": "32",
         "C_S_AXIS_S2MM_TDATA_WIDTH": "32",
         "C_S_AXI_LITE_ADDR_WIDTH": "10",
         "C_S_AXI_LITE_DATA_WIDTH": "32",
         "Component_Name": "Bram_test_axi_dma_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "c_addr_width": "32",
         "c_dlytmr_resolution": "125",
         "c_enable_multi_channel": "0",
         "c_include_mm2s": "1",
         "c_include_mm2s_dre": "0",
         "c_include_mm2s_sf": "1",
         "c_include_s2mm": "1",
         "c_include_s2mm_dre": "0",
         "c_include_s2mm_sf": "1",
         "c_include_sg": "0",
         "c_increase_throughput": "0",
         "c_m_axi_mm2s_data_width": "32",
         "c_m_axi_s2mm_data_width": "32",
         "c_m_axis_mm2s_tdata_width": "32",
         "c_micro_dma": "0",
         "c_mm2s_burst_size": "16",
         "c_num_mm2s_channels": "1",
         "c_num_s2mm_channels": "1",
         "c_prmry_is_aclk_async": "0",
         "c_s2mm_burst_size": "16",
         "c_s_axis_s2mm_tdata_width": "32",
         "c_sg_include_stscntrl_strm": "0",
         "c_sg_length_width": "26",
         "c_sg_use_stsapp_length": "0",
         "c_single_interface": "0"
        },
        "phys_addr": 2684551168,
        "registers": {
         "MM2S_CURDESC": {
          "access": "read-write",
          "address_offset": 8,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 12,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_DMACR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "MM2S DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           }
          },
          "size": 32
         },
         "MM2S_DMASR": {
          "access": "read-write",
          "address_offset": 4,
          "description": "MM2S DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           }
          },
          "size": 32
         },
         "MM2S_LENGTH": {
          "access": "read-write",
          "address_offset": 40,
          "description": "MM2S DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "MM2S DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "MM2S_SA": {
          "access": "read-write",
          "address_offset": 24,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_SA_MSB": {
          "access": "read-write",
          "address_offset": 28,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC": {
          "access": "read-write",
          "address_offset": 16,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 20,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC": {
          "access": "read-write",
          "address_offset": 56,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 60,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_DA": {
          "access": "read-write",
          "address_offset": 72,
          "description": "S2MM DMA Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DA_MSB": {
          "access": "read-write",
          "address_offset": 76,
          "description": "S2MM Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DMACR": {
          "access": "read-write",
          "address_offset": 48,
          "description": "S2MM DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           }
          },
          "size": 32
         },
         "S2MM_DMASR": {
          "access": "read-write",
          "address_offset": 52,
          "description": "S2MM DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           }
          },
          "size": 32
         },
         "S2MM_LENGTH": {
          "access": "read-write",
          "address_offset": 88,
          "description": "S2MM DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "S2MM DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC": {
          "access": "read-write",
          "address_offset": 64,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 68,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "SG_CTL": {
          "access": "read-write",
          "address_offset": 44,
          "description": "Scatter/Gather User and Cache Control Register",
          "fields": {
           "SG_CACHE": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           },
           "SG_USER": {
            "access": "read-write",
            "bit_offset": 8,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_dma:7.1"
       },
       "axi_gpio_0": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0x7f6fc3a470>",
        "driver": "<class 'pynq.lib.axigpio.AxiGPIO'>",
        "fullpath": "axi_gpio_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI",
        "parameters": {
         "C_ALL_INPUTS": "0",
         "C_ALL_INPUTS_2": "1",
         "C_ALL_OUTPUTS": "1",
         "C_ALL_OUTPUTS_2": "0",
         "C_BASEADDR": "0xA0010000",
         "C_DOUT_DEFAULT": "0x00000000",
         "C_DOUT_DEFAULT_2": "0x00000000",
         "C_FAMILY": "zynquplus",
         "C_GPIO2_WIDTH": "1",
         "C_GPIO_WIDTH": "1",
         "C_HIGHADDR": "0xA001FFFF",
         "C_INTERRUPT_PRESENT": "0",
         "C_IS_DUAL": "1",
         "C_S_AXI_ADDR_WIDTH": "9",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_TRI_DEFAULT": "0xFFFFFFFF",
         "C_TRI_DEFAULT_2": "0xFFFFFFFF",
         "Component_Name": "Bram_test_axi_gpio_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "GPIO2_BOARD_INTERFACE": "Custom",
         "GPIO_BOARD_INTERFACE": "Custom",
         "USE_BOARD_FLOW": "false"
        },
        "phys_addr": 2684420096,
        "registers": {
         "GIER": {
          "access": "read-write",
          "address_offset": 284,
          "description": "Global_Interrupt_Enable register",
          "fields": {
           "Global_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 31,
            "bit_width": 1,
            "description": "Global_Interrupt_Enable register"
           }
          },
          "size": 32
         },
         "GPIO2_DATA": {
          "access": "read-write",
          "address_offset": 8,
          "description": "Channel-2 AXI GPIO Data register",
          "fields": {
           "Channel_2_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel-2 AXI GPIO Data register"
           }
          },
          "size": 1
         },
         "GPIO2_TRI": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Channel-2 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_2_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel-2 AXI GPIO 3-State Control register"
           }
          },
          "size": 1
         },
         "GPIO_DATA": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Channel-1 AXI GPIO Data register",
          "fields": {
           "Channel_1_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel-1 AXI GPIO Data register"
           }
          },
          "size": 1
         },
         "GPIO_TRI": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Channel-1 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_1_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel-1 AXI GPIO 3-State Control register"
           }
          },
          "size": 1
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 296,
          "description": "IP Interrupt Enable register",
          "fields": {
           "Channel_1_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           },
           "Channel_2_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 288,
          "description": "IP Interrupt Status register",
          "fields": {
           "Channel_1_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           },
           "Channel_2_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_gpio:2.0"
       },
       "axi_gpio_1": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0x7f6fc3a470>",
        "driver": "<class 'pynq.lib.axigpio.AxiGPIO'>",
        "fullpath": "axi_gpio_1",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI",
        "parameters": {
         "C_ALL_INPUTS": "1",
         "C_ALL_INPUTS_2": "1",
         "C_ALL_OUTPUTS": "0",
         "C_ALL_OUTPUTS_2": "0",
         "C_BASEADDR": "0xA0020000",
         "C_DOUT_DEFAULT": "0x00000000",
         "C_DOUT_DEFAULT_2": "0x00000000",
         "C_FAMILY": "zynquplus",
         "C_GPIO2_WIDTH": "1",
         "C_GPIO_WIDTH": "1",
         "C_HIGHADDR": "0xA002FFFF",
         "C_INTERRUPT_PRESENT": "0",
         "C_IS_DUAL": "1",
         "C_S_AXI_ADDR_WIDTH": "9",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_TRI_DEFAULT": "0xFFFFFFFF",
         "C_TRI_DEFAULT_2": "0xFFFFFFFF",
         "Component_Name": "Bram_test_axi_gpio_1_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "GPIO2_BOARD_INTERFACE": "Custom",
         "GPIO_BOARD_INTERFACE": "Custom",
         "USE_BOARD_FLOW": "false"
        },
        "phys_addr": 2684485632,
        "registers": {
         "GIER": {
          "access": "read-write",
          "address_offset": 284,
          "description": "Global_Interrupt_Enable register",
          "fields": {
           "Global_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 31,
            "bit_width": 1,
            "description": "Global_Interrupt_Enable register"
           }
          },
          "size": 32
         },
         "GPIO2_DATA": {
          "access": "read-write",
          "address_offset": 8,
          "description": "Channel-2 AXI GPIO Data register",
          "fields": {
           "Channel_2_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel-2 AXI GPIO Data register"
           }
          },
          "size": 1
         },
         "GPIO2_TRI": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Channel-2 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_2_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel-2 AXI GPIO 3-State Control register"
           }
          },
          "size": 1
         },
         "GPIO_DATA": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Channel-1 AXI GPIO Data register",
          "fields": {
           "Channel_1_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel-1 AXI GPIO Data register"
           }
          },
          "size": 1
         },
         "GPIO_TRI": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Channel-1 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_1_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel-1 AXI GPIO 3-State Control register"
           }
          },
          "size": 1
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 296,
          "description": "IP Interrupt Enable register",
          "fields": {
           "Channel_1_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           },
           "Channel_2_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 288,
          "description": "IP Interrupt Status register",
          "fields": {
           "Channel_1_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           },
           "Channel_2_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_gpio:2.0"
       },
       "zynq_ultra_ps_e_0": {
        "device": "<pynq.pl_server.device.XlnkDevice object at 0x7f6fc3a470>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "parameters": {
         "CAN0_BOARD_INTERFACE": "custom",
         "CAN1_BOARD_INTERFACE": "custom",
         "CSU_BOARD_INTERFACE": "custom",
         "C_BASEADDR": "0x00000000",
         "C_DP_USE_AUDIO": "0",
         "C_DP_USE_VIDEO": "0",
         "C_EMIO_GPIO_WIDTH": "1",
         "C_EN_EMIO_TRACE": "0",
         "C_EN_FIFO_ENET0": "0",
         "C_EN_FIFO_ENET1": "0",
         "C_EN_FIFO_ENET2": "0",
         "C_EN_FIFO_ENET3": "0",
         "C_HIGHADDR": "0x7FFFFFFF",
         "C_MAXIGP0_DATA_WIDTH": "128",
         "C_MAXIGP1_DATA_WIDTH": "128",
         "C_MAXIGP2_DATA_WIDTH": "32",
         "C_NUM_F2P_0_INTR_INPUTS": "2",
         "C_NUM_F2P_1_INTR_INPUTS": "1",
         "C_NUM_FABRIC_RESETS": "1",
         "C_PL_CLK0_BUF": "TRUE",
         "C_PL_CLK1_BUF": "FALSE",
         "C_PL_CLK2_BUF": "FALSE",
         "C_PL_CLK3_BUF": "FALSE",
         "C_SAXIGP0_DATA_WIDTH": "128",
         "C_SAXIGP1_DATA_WIDTH": "128",
         "C_SAXIGP2_DATA_WIDTH": "128",
         "C_SAXIGP3_DATA_WIDTH": "128",
         "C_SAXIGP4_DATA_WIDTH": "128",
         "C_SAXIGP5_DATA_WIDTH": "128",
         "C_SAXIGP6_DATA_WIDTH": "128",
         "C_SD0_INTERNAL_BUS_WIDTH": "4",
         "C_SD1_INTERNAL_BUS_WIDTH": "4",
         "C_TRACE_DATA_WIDTH": "32",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_DEBUG_TEST": "0",
         "C_USE_DIFF_RW_CLK_GP0": "0",
         "C_USE_DIFF_RW_CLK_GP1": "0",
         "C_USE_DIFF_RW_CLK_GP2": "0",
         "C_USE_DIFF_RW_CLK_GP3": "0",
         "C_USE_DIFF_RW_CLK_GP4": "0",
         "C_USE_DIFF_RW_CLK_GP5": "0",
         "C_USE_DIFF_RW_CLK_GP6": "0",
         "Component_Name": "Bram_test_zynq_ultra_ps_e_0_0",
         "DP_BOARD_INTERFACE": "custom",
         "EDK_IPTYPE": "PERIPHERAL",
         "GEM0_BOARD_INTERFACE": "custom",
         "GEM1_BOARD_INTERFACE": "custom",
         "GEM2_BOARD_INTERFACE": "custom",
         "GEM3_BOARD_INTERFACE": "custom",
         "GPIO_BOARD_INTERFACE": "custom",
         "IIC0_BOARD_INTERFACE": "custom",
         "IIC1_BOARD_INTERFACE": "custom",
         "NAND_BOARD_INTERFACE": "custom",
         "PCIE_BOARD_INTERFACE": "custom",
         "PJTAG_BOARD_INTERFACE": "custom",
         "PMU_BOARD_INTERFACE": "custom",
         "PSU_BANK_0_IO_STANDARD": "LVCMOS18",
         "PSU_BANK_1_IO_STANDARD": "LVCMOS18",
         "PSU_BANK_2_IO_STANDARD": "LVCMOS18",
         "PSU_BANK_3_IO_STANDARD": "LVCMOS18",
         "PSU_DDR_RAM_HIGHADDR": "0x7FFFFFFF",
         "PSU_DDR_RAM_HIGHADDR_OFFSET": "0x00000002",
         "PSU_DDR_RAM_LOWADDR_OFFSET": "0x80000000",
         "PSU_DYNAMIC_DDR_CONFIG_EN": "0",
         "PSU_MIO_0_DIRECTION": "out",
         "PSU_MIO_0_DRIVE_STRENGTH": "12",
         "PSU_MIO_0_INPUT_TYPE": "cmos",
         "PSU_MIO_0_POLARITY": "Default",
         "PSU_MIO_0_PULLUPDOWN": "pullup",
         "PSU_MIO_0_SLEW": "fast",
         "PSU_MIO_10_DIRECTION": "inout",
         "PSU_MIO_10_DRIVE_STRENGTH": "12",
         "PSU_MIO_10_INPUT_TYPE": "cmos",
         "PSU_MIO_10_POLARITY": "Default",
         "PSU_MIO_10_PULLUPDOWN": "pullup",
         "PSU_MIO_10_SLEW": "fast",
         "PSU_MIO_11_DIRECTION": "inout",
         "PSU_MIO_11_DRIVE_STRENGTH": "12",
         "PSU_MIO_11_INPUT_TYPE": "cmos",
         "PSU_MIO_11_POLARITY": "Default",
         "PSU_MIO_11_PULLUPDOWN": "pullup",
         "PSU_MIO_11_SLEW": "fast",
         "PSU_MIO_12_DIRECTION": "inout",
         "PSU_MIO_12_DRIVE_STRENGTH": "12",
         "PSU_MIO_12_INPUT_TYPE": "cmos",
         "PSU_MIO_12_POLARITY": "Default",
         "PSU_MIO_12_PULLUPDOWN": "pullup",
         "PSU_MIO_12_SLEW": "fast",
         "PSU_MIO_13_DIRECTION": "inout",
         "PSU_MIO_13_DRIVE_STRENGTH": "4",
         "PSU_MIO_13_INPUT_TYPE": "cmos",
         "PSU_MIO_13_POLARITY": "Default",
         "PSU_MIO_13_PULLUPDOWN": "pullup",
         "PSU_MIO_13_SLEW": "fast",
         "PSU_MIO_14_DIRECTION": "inout",
         "PSU_MIO_14_DRIVE_STRENGTH": "4",
         "PSU_MIO_14_INPUT_TYPE": "cmos",
         "PSU_MIO_14_POLARITY": "Default",
         "PSU_MIO_14_PULLUPDOWN": "pullup",
         "PSU_MIO_14_SLEW": "fast",
         "PSU_MIO_15_DIRECTION": "inout",
         "PSU_MIO_15_DRIVE_STRENGTH": "4",
         "PSU_MIO_15_INPUT_TYPE": "cmos",
         "PSU_MIO_15_POLARITY": "Default",
         "PSU_MIO_15_PULLUPDOWN": "pullup",
         "PSU_MIO_15_SLEW": "fast",
         "PSU_MIO_16_DIRECTION": "inout",
         "PSU_MIO_16_DRIVE_STRENGTH": "4",
         "PSU_MIO_16_INPUT_TYPE": "cmos",
         "PSU_MIO_16_POLARITY": "Default",
         "PSU_MIO_16_PULLUPDOWN": "pullup",
         "PSU_MIO_16_SLEW": "fast",
         "PSU_MIO_17_DIRECTION": "inout",
         "PSU_MIO_17_DRIVE_STRENGTH": "12",
         "PSU_MIO_17_INPUT_TYPE": "cmos",
         "PSU_MIO_17_POLARITY": "Default",
         "PSU_MIO_17_PULLUPDOWN": "pullup",
         "PSU_MIO_17_SLEW": "fast",
         "PSU_MIO_18_DIRECTION": "inout",
         "PSU_MIO_18_DRIVE_STRENGTH": "12",
         "PSU_MIO_18_INPUT_TYPE": "cmos",
         "PSU_MIO_18_POLARITY": "Default",
         "PSU_MIO_18_PULLUPDOWN": "pullup",
         "PSU_MIO_18_SLEW": "fast",
         "PSU_MIO_19_DIRECTION": "inout",
         "PSU_MIO_19_DRIVE_STRENGTH": "12",
         "PSU_MIO_19_INPUT_TYPE": "cmos",
         "PSU_MIO_19_POLARITY": "Default",
         "PSU_MIO_19_PULLUPDOWN": "pullup",
         "PSU_MIO_19_SLEW": "fast",
         "PSU_MIO_1_DIRECTION": "in",
         "PSU_MIO_1_DRIVE_STRENGTH": "12",
         "PSU_MIO_1_INPUT_TYPE": "cmos",
         "PSU_MIO_1_POLARITY": "Default",
         "PSU_MIO_1_PULLUPDOWN": "pullup",
         "PSU_MIO_1_SLEW": "fast",
         "PSU_MIO_20_DIRECTION": "inout",
         "PSU_MIO_20_DRIVE_STRENGTH": "12",
         "PSU_MIO_20_INPUT_TYPE": "cmos",
         "PSU_MIO_20_POLARITY": "Default",
         "PSU_MIO_20_PULLUPDOWN": "pullup",
         "PSU_MIO_20_SLEW": "fast",
         "PSU_MIO_21_DIRECTION": "inout",
         "PSU_MIO_21_DRIVE_STRENGTH": "4",
         "PSU_MIO_21_INPUT_TYPE": "cmos",
         "PSU_MIO_21_POLARITY": "Default",
         "PSU_MIO_21_PULLUPDOWN": "pullup",
         "PSU_MIO_21_SLEW": "fast",
         "PSU_MIO_22_DIRECTION": "out",
         "PSU_MIO_22_DRIVE_STRENGTH": "4",
         "PSU_MIO_22_INPUT_TYPE": "cmos",
         "PSU_MIO_22_POLARITY": "Default",
         "PSU_MIO_22_PULLUPDOWN": "pullup",
         "PSU_MIO_22_SLEW": "fast",
         "PSU_MIO_23_DIRECTION": "inout",
         "PSU_MIO_23_DRIVE_STRENGTH": "12",
         "PSU_MIO_23_INPUT_TYPE": "cmos",
         "PSU_MIO_23_POLARITY": "Default",
         "PSU_MIO_23_PULLUPDOWN": "pullup",
         "PSU_MIO_23_SLEW": "fast",
         "PSU_MIO_24_DIRECTION": "in",
         "PSU_MIO_24_DRIVE_STRENGTH": "12",
         "PSU_MIO_24_INPUT_TYPE": "cmos",
         "PSU_MIO_24_POLARITY": "Default",
         "PSU_MIO_24_PULLUPDOWN": "pullup",
         "PSU_MIO_24_SLEW": "fast",
         "PSU_MIO_25_DIRECTION": "inout",
         "PSU_MIO_25_DRIVE_STRENGTH": "12",
         "PSU_MIO_25_INPUT_TYPE": "cmos",
         "PSU_MIO_25_POLARITY": "Default",
         "PSU_MIO_25_PULLUPDOWN": "pullup",
         "PSU_MIO_25_SLEW": "fast",
         "PSU_MIO_26_DIRECTION": "in",
         "PSU_MIO_26_DRIVE_STRENGTH": "12",
         "PSU_MIO_26_INPUT_TYPE": "cmos",
         "PSU_MIO_26_POLARITY": "Default",
         "PSU_MIO_26_PULLUPDOWN": "pullup",
         "PSU_MIO_26_SLEW": "fast",
         "PSU_MIO_27_DIRECTION": "out",
         "PSU_MIO_27_DRIVE_STRENGTH": "12",
         "PSU_MIO_27_INPUT_TYPE": "cmos",
         "PSU_MIO_27_POLARITY": "Default",
         "PSU_MIO_27_PULLUPDOWN": "pullup",
         "PSU_MIO_27_SLEW": "fast",
         "PSU_MIO_28_DIRECTION": "in",
         "PSU_MIO_28_DRIVE_STRENGTH": "12",
         "PSU_MIO_28_INPUT_TYPE": "cmos",
         "PSU_MIO_28_POLARITY": "Default",
         "PSU_MIO_28_PULLUPDOWN": "pullup",
         "PSU_MIO_28_SLEW": "fast",
         "PSU_MIO_29_DIRECTION": "out",
         "PSU_MIO_29_DRIVE_STRENGTH": "12",
         "PSU_MIO_29_INPUT_TYPE": "cmos",
         "PSU_MIO_29_POLARITY": "Default",
         "PSU_MIO_29_PULLUPDOWN": "pullup",
         "PSU_MIO_29_SLEW": "fast",
         "PSU_MIO_2_DIRECTION": "in",
         "PSU_MIO_2_DRIVE_STRENGTH": "12",
         "PSU_MIO_2_INPUT_TYPE": "cmos",
         "PSU_MIO_2_POLARITY": "Default",
         "PSU_MIO_2_PULLUPDOWN": "pullup",
         "PSU_MIO_2_SLEW": "fast",
         "PSU_MIO_30_DIRECTION": "in",
         "PSU_MIO_30_DRIVE_STRENGTH": "12",
         "PSU_MIO_30_INPUT_TYPE": "cmos",
         "PSU_MIO_30_POLARITY": "Default",
         "PSU_MIO_30_PULLUPDOWN": "pullup",
         "PSU_MIO_30_SLEW": "fast",
         "PSU_MIO_31_DIRECTION": "inout",
         "PSU_MIO_31_DRIVE_STRENGTH": "12",
         "PSU_MIO_31_INPUT_TYPE": "cmos",
         "PSU_MIO_31_POLARITY": "Default",
         "PSU_MIO_31_PULLUPDOWN": "pullup",
         "PSU_MIO_31_SLEW": "fast",
         "PSU_MIO_32_DIRECTION": "out",
         "PSU_MIO_32_DRIVE_STRENGTH": "12",
         "PSU_MIO_32_INPUT_TYPE": "cmos",
         "PSU_MIO_32_POLARITY": "Default",
         "PSU_MIO_32_PULLUPDOWN": "pullup",
         "PSU_MIO_32_SLEW": "fast",
         "PSU_MIO_33_DIRECTION": "out",
         "PSU_MIO_33_DRIVE_STRENGTH": "12",
         "PSU_MIO_33_INPUT_TYPE": "cmos",
         "PSU_MIO_33_POLARITY": "Default",
         "PSU_MIO_33_PULLUPDOWN": "pullup",
         "PSU_MIO_33_SLEW": "fast",
         "PSU_MIO_34_DIRECTION": "out",
         "PSU_MIO_34_DRIVE_STRENGTH": "12",
         "PSU_MIO_34_INPUT_TYPE": "cmos",
         "PSU_MIO_34_POLARITY": "Default",
         "PSU_MIO_34_PULLUPDOWN": "pullup",
         "PSU_MIO_34_SLEW": "fast",
         "PSU_MIO_35_DIRECTION": "inout",
         "PSU_MIO_35_DRIVE_STRENGTH": "12",
         "PSU_MIO_35_INPUT_TYPE": "cmos",
         "PSU_MIO_35_POLARITY": "Default",
         "PSU_MIO_35_PULLUPDOWN": "pullup",
         "PSU_MIO_35_SLEW": "fast",
         "PSU_MIO_36_DIRECTION": "inout",
         "PSU_MIO_36_DRIVE_STRENGTH": "12",
         "PSU_MIO_36_INPUT_TYPE": "cmos",
         "PSU_MIO_36_POLARITY": "Default",
         "PSU_MIO_36_PULLUPDOWN": "pullup",
         "PSU_MIO_36_SLEW": "fast",
         "PSU_MIO_37_DIRECTION": "inout",
         "PSU_MIO_37_DRIVE_STRENGTH": "12",
         "PSU_MIO_37_INPUT_TYPE": "cmos",
         "PSU_MIO_37_POLARITY": "Default",
         "PSU_MIO_37_PULLUPDOWN": "pullup",
         "PSU_MIO_37_SLEW": "fast",
         "PSU_MIO_38_DIRECTION": "inout",
         "PSU_MIO_38_DRIVE_STRENGTH": "12",
         "PSU_MIO_38_INPUT_TYPE": "cmos",
         "PSU_MIO_38_POLARITY": "Default",
         "PSU_MIO_38_PULLUPDOWN": "pullup",
         "PSU_MIO_38_SLEW": "fast",
         "PSU_MIO_39_DIRECTION": "inout",
         "PSU_MIO_39_DRIVE_STRENGTH": "12",
         "PSU_MIO_39_INPUT_TYPE": "cmos",
         "PSU_MIO_39_POLARITY": "Default",
         "PSU_MIO_39_PULLUPDOWN": "pullup",
         "PSU_MIO_39_SLEW": "fast",
         "PSU_MIO_3_DIRECTION": "out",
         "PSU_MIO_3_DRIVE_STRENGTH": "12",
         "PSU_MIO_3_INPUT_TYPE": "cmos",
         "PSU_MIO_3_POLARITY": "Default",
         "PSU_MIO_3_PULLUPDOWN": "pullup",
         "PSU_MIO_3_SLEW": "fast",
         "PSU_MIO_40_DIRECTION": "inout",
         "PSU_MIO_40_DRIVE_STRENGTH": "12",
         "PSU_MIO_40_INPUT_TYPE": "cmos",
         "PSU_MIO_40_POLARITY": "Default",
         "PSU_MIO_40_PULLUPDOWN": "pullup",
         "PSU_MIO_40_SLEW": "fast",
         "PSU_MIO_41_DIRECTION": "inout",
         "PSU_MIO_41_DRIVE_STRENGTH": "12",
         "PSU_MIO_41_INPUT_TYPE": "cmos",
         "PSU_MIO_41_POLARITY": "Default",
         "PSU_MIO_41_PULLUPDOWN": "pullup",
         "PSU_MIO_41_SLEW": "fast",
         "PSU_MIO_42_DIRECTION": "inout",
         "PSU_MIO_42_DRIVE_STRENGTH": "12",
         "PSU_MIO_42_INPUT_TYPE": "cmos",
         "PSU_MIO_42_POLARITY": "Default",
         "PSU_MIO_42_PULLUPDOWN": "pullup",
         "PSU_MIO_42_SLEW": "fast",
         "PSU_MIO_43_DIRECTION": "inout",
         "PSU_MIO_43_DRIVE_STRENGTH": "12",
         "PSU_MIO_43_INPUT_TYPE": "cmos",
         "PSU_MIO_43_POLARITY": "Default",
         "PSU_MIO_43_PULLUPDOWN": "pullup",
         "PSU_MIO_43_SLEW": "fast",
         "PSU_MIO_44_DIRECTION": "inout",
         "PSU_MIO_44_DRIVE_STRENGTH": "12",
         "PSU_MIO_44_INPUT_TYPE": "cmos",
         "PSU_MIO_44_POLARITY": "Default",
         "PSU_MIO_44_PULLUPDOWN": "pullup",
         "PSU_MIO_44_SLEW": "fast",
         "PSU_MIO_45_DIRECTION": "inout",
         "PSU_MIO_45_DRIVE_STRENGTH": "12",
         "PSU_MIO_45_INPUT_TYPE": "cmos",
         "PSU_MIO_45_POLARITY": "Default",
         "PSU_MIO_45_PULLUPDOWN": "pullup",
         "PSU_MIO_45_SLEW": "fast",
         "PSU_MIO_46_DIRECTION": "inout",
         "PSU_MIO_46_DRIVE_STRENGTH": "12",
         "PSU_MIO_46_INPUT_TYPE": "cmos",
         "PSU_MIO_46_POLARITY": "Default",
         "PSU_MIO_46_PULLUPDOWN": "pullup",
         "PSU_MIO_46_SLEW": "fast",
         "PSU_MIO_47_DIRECTION": "inout",
         "PSU_MIO_47_DRIVE_STRENGTH": "12",
         "PSU_MIO_47_INPUT_TYPE": "cmos",
         "PSU_MIO_47_POLARITY": "Default",
         "PSU_MIO_47_PULLUPDOWN": "pullup",
         "PSU_MIO_47_SLEW": "fast",
         "PSU_MIO_48_DIRECTION": "inout",
         "PSU_MIO_48_DRIVE_STRENGTH": "12",
         "PSU_MIO_48_INPUT_TYPE": "cmos",
         "PSU_MIO_48_POLARITY": "Default",
         "PSU_MIO_48_PULLUPDOWN": "pullup",
         "PSU_MIO_48_SLEW": "fast",
         "PSU_MIO_49_DIRECTION": "inout",
         "PSU_MIO_49_DRIVE_STRENGTH": "12",
         "PSU_MIO_49_INPUT_TYPE": "cmos",
         "PSU_MIO_49_POLARITY": "Default",
         "PSU_MIO_49_PULLUPDOWN": "pullup",
         "PSU_MIO_49_SLEW": "fast",
         "PSU_MIO_4_DIRECTION": "inout",
         "PSU_MIO_4_DRIVE_STRENGTH": "12",
         "PSU_MIO_4_INPUT_TYPE": "cmos",
         "PSU_MIO_4_POLARITY": "Default",
         "PSU_MIO_4_PULLUPDOWN": "pullup",
         "PSU_MIO_4_SLEW": "fast",
         "PSU_MIO_50_DIRECTION": "inout",
         "PSU_MIO_50_DRIVE_STRENGTH": "12",
         "PSU_MIO_50_INPUT_TYPE": "cmos",
         "PSU_MIO_50_POLARITY": "Default",
         "PSU_MIO_50_PULLUPDOWN": "pullup",
         "PSU_MIO_50_SLEW": "fast",
         "PSU_MIO_51_DIRECTION": "out",
         "PSU_MIO_51_DRIVE_STRENGTH": "12",
         "PSU_MIO_51_INPUT_TYPE": "cmos",
         "PSU_MIO_51_POLARITY": "Default",
         "PSU_MIO_51_PULLUPDOWN": "pullup",
         "PSU_MIO_51_SLEW": "fast",
         "PSU_MIO_52_DIRECTION": "in",
         "PSU_MIO_52_DRIVE_STRENGTH": "12",
         "PSU_MIO_52_INPUT_TYPE": "cmos",
         "PSU_MIO_52_POLARITY": "Default",
         "PSU_MIO_52_PULLUPDOWN": "pullup",
         "PSU_MIO_52_SLEW": "fast",
         "PSU_MIO_53_DIRECTION": "in",
         "PSU_MIO_53_DRIVE_STRENGTH": "12",
         "PSU_MIO_53_INPUT_TYPE": "cmos",
         "PSU_MIO_53_POLARITY": "Default",
         "PSU_MIO_53_PULLUPDOWN": "pullup",
         "PSU_MIO_53_SLEW": "fast",
         "PSU_MIO_54_DIRECTION": "inout",
         "PSU_MIO_54_DRIVE_STRENGTH": "12",
         "PSU_MIO_54_INPUT_TYPE": "cmos",
         "PSU_MIO_54_POLARITY": "Default",
         "PSU_MIO_54_PULLUPDOWN": "pullup",
         "PSU_MIO_54_SLEW": "fast",
         "PSU_MIO_55_DIRECTION": "in",
         "PSU_MIO_55_DRIVE_STRENGTH": "12",
         "PSU_MIO_55_INPUT_TYPE": "cmos",
         "PSU_MIO_55_POLARITY": "Default",
         "PSU_MIO_55_PULLUPDOWN": "pullup",
         "PSU_MIO_55_SLEW": "fast",
         "PSU_MIO_56_DIRECTION": "inout",
         "PSU_MIO_56_DRIVE_STRENGTH": "12",
         "PSU_MIO_56_INPUT_TYPE": "cmos",
         "PSU_MIO_56_POLARITY": "Default",
         "PSU_MIO_56_PULLUPDOWN": "pullup",
         "PSU_MIO_56_SLEW": "fast",
         "PSU_MIO_57_DIRECTION": "inout",
         "PSU_MIO_57_DRIVE_STRENGTH": "12",
         "PSU_MIO_57_INPUT_TYPE": "cmos",
         "PSU_MIO_57_POLARITY": "Default",
         "PSU_MIO_57_PULLUPDOWN": "pullup",
         "PSU_MIO_57_SLEW": "fast",
         "PSU_MIO_58_DIRECTION": "out",
         "PSU_MIO_58_DRIVE_STRENGTH": "12",
         "PSU_MIO_58_INPUT_TYPE": "cmos",
         "PSU_MIO_58_POLARITY": "Default",
         "PSU_MIO_58_PULLUPDOWN": "pullup",
         "PSU_MIO_58_SLEW": "fast",
         "PSU_MIO_59_DIRECTION": "inout",
         "PSU_MIO_59_DRIVE_STRENGTH": "12",
         "PSU_MIO_59_INPUT_TYPE": "cmos",
         "PSU_MIO_59_POLARITY": "Default",
         "PSU_MIO_59_PULLUPDOWN": "pullup",
         "PSU_MIO_59_SLEW": "fast",
         "PSU_MIO_5_DIRECTION": "inout",
         "PSU_MIO_5_DRIVE_STRENGTH": "12",
         "PSU_MIO_5_INPUT_TYPE": "cmos",
         "PSU_MIO_5_POLARITY": "Default",
         "PSU_MIO_5_PULLUPDOWN": "pullup",
         "PSU_MIO_5_SLEW": "fast",
         "PSU_MIO_60_DIRECTION": "inout",
         "PSU_MIO_60_DRIVE_STRENGTH": "12",
         "PSU_MIO_60_INPUT_TYPE": "cmos",
         "PSU_MIO_60_POLARITY": "Default",
         "PSU_MIO_60_PULLUPDOWN": "pullup",
         "PSU_MIO_60_SLEW": "fast",
         "PSU_MIO_61_DIRECTION": "inout",
         "PSU_MIO_61_DRIVE_STRENGTH": "12",
         "PSU_MIO_61_INPUT_TYPE": "cmos",
         "PSU_MIO_61_POLARITY": "Default",
         "PSU_MIO_61_PULLUPDOWN": "pullup",
         "PSU_MIO_61_SLEW": "fast",
         "PSU_MIO_62_DIRECTION": "inout",
         "PSU_MIO_62_DRIVE_STRENGTH": "12",
         "PSU_MIO_62_INPUT_TYPE": "cmos",
         "PSU_MIO_62_POLARITY": "Default",
         "PSU_MIO_62_PULLUPDOWN": "pullup",
         "PSU_MIO_62_SLEW": "fast",
         "PSU_MIO_63_DIRECTION": "inout",
         "PSU_MIO_63_DRIVE_STRENGTH": "12",
         "PSU_MIO_63_INPUT_TYPE": "cmos",
         "PSU_MIO_63_POLARITY": "Default",
         "PSU_MIO_63_PULLUPDOWN": "pullup",
         "PSU_MIO_63_SLEW": "fast",
         "PSU_MIO_64_DIRECTION": "in",
         "PSU_MIO_64_DRIVE_STRENGTH": "12",
         "PSU_MIO_64_INPUT_TYPE": "cmos",
         "PSU_MIO_64_POLARITY": "Default",
         "PSU_MIO_64_PULLUPDOWN": "pullup",
         "PSU_MIO_64_SLEW": "fast",
         "PSU_MIO_65_DIRECTION": "in",
         "PSU_MIO_65_DRIVE_STRENGTH": "12",
         "PSU_MIO_65_INPUT_TYPE": "cmos",
         "PSU_MIO_65_POLARITY": "Default",
         "PSU_MIO_65_PULLUPDOWN": "pullup",
         "PSU_MIO_65_SLEW": "fast",
         "PSU_MIO_66_DIRECTION": "inout",
         "PSU_MIO_66_DRIVE_STRENGTH": "12",
         "PSU_MIO_66_INPUT_TYPE": "cmos",
         "PSU_MIO_66_POLARITY": "Default",
         "PSU_MIO_66_PULLUPDOWN": "pullup",
         "PSU_MIO_66_SLEW": "fast",
         "PSU_MIO_67_DIRECTION": "in",
         "PSU_MIO_67_DRIVE_STRENGTH": "12",
         "PSU_MIO_67_INPUT_TYPE": "cmos",
         "PSU_MIO_67_POLARITY": "Default",
         "PSU_MIO_67_PULLUPDOWN": "pullup",
         "PSU_MIO_67_SLEW": "fast",
         "PSU_MIO_68_DIRECTION": "inout",
         "PSU_MIO_68_DRIVE_STRENGTH": "12",
         "PSU_MIO_68_INPUT_TYPE": "cmos",
         "PSU_MIO_68_POLARITY": "Default",
         "PSU_MIO_68_PULLUPDOWN": "pullup",
         "PSU_MIO_68_SLEW": "fast",
         "PSU_MIO_69_DIRECTION": "inout",
         "PSU_MIO_69_DRIVE_STRENGTH": "12",
         "PSU_MIO_69_INPUT_TYPE": "cmos",
         "PSU_MIO_69_POLARITY": "Default",
         "PSU_MIO_69_PULLUPDOWN": "pullup",
         "PSU_MIO_69_SLEW": "fast",
         "PSU_MIO_6_DIRECTION": "inout",
         "PSU_MIO_6_DRIVE_STRENGTH": "12",
         "PSU_MIO_6_INPUT_TYPE": "cmos",
         "PSU_MIO_6_POLARITY": "Default",
         "PSU_MIO_6_PULLUPDOWN": "pullup",
         "PSU_MIO_6_SLEW": "fast",
         "PSU_MIO_70_DIRECTION": "out",
         "PSU_MIO_70_DRIVE_STRENGTH": "12",
         "PSU_MIO_70_INPUT_TYPE": "cmos",
         "PSU_MIO_70_POLARITY": "Default",
         "PSU_MIO_70_PULLUPDOWN": "pullup",
         "PSU_MIO_70_SLEW": "fast",
         "PSU_MIO_71_DIRECTION": "inout",
         "PSU_MIO_71_DRIVE_STRENGTH": "12",
         "PSU_MIO_71_INPUT_TYPE": "cmos",
         "PSU_MIO_71_POLARITY": "Default",
         "PSU_MIO_71_PULLUPDOWN": "pullup",
         "PSU_MIO_71_SLEW": "fast",
         "PSU_MIO_72_DIRECTION": "inout",
         "PSU_MIO_72_DRIVE_STRENGTH": "12",
         "PSU_MIO_72_INPUT_TYPE": "cmos",
         "PSU_MIO_72_POLARITY": "Default",
         "PSU_MIO_72_PULLUPDOWN": "pullup",
         "PSU_MIO_72_SLEW": "fast",
         "PSU_MIO_73_DIRECTION": "inout",
         "PSU_MIO_73_DRIVE_STRENGTH": "12",
         "PSU_MIO_73_INPUT_TYPE": "cmos",
         "PSU_MIO_73_POLARITY": "Default",
         "PSU_MIO_73_PULLUPDOWN": "pullup",
         "PSU_MIO_73_SLEW": "fast",
         "PSU_MIO_74_DIRECTION": "inout",
         "PSU_MIO_74_DRIVE_STRENGTH": "12",
         "PSU_MIO_74_INPUT_TYPE": "cmos",
         "PSU_MIO_74_POLARITY": "Default",
         "PSU_MIO_74_PULLUPDOWN": "pullup",
         "PSU_MIO_74_SLEW": "fast",
         "PSU_MIO_75_DIRECTION": "inout",
         "PSU_MIO_75_DRIVE_STRENGTH": "12",
         "PSU_MIO_75_INPUT_TYPE": "cmos",
         "PSU_MIO_75_POLARITY": "Default",
         "PSU_MIO_75_PULLUPDOWN": "pullup",
         "PSU_MIO_75_SLEW": "fast",
         "PSU_MIO_76_DIRECTION": "inout",
         "PSU_MIO_76_DRIVE_STRENGTH": "12",
         "PSU_MIO_76_INPUT_TYPE": "cmos",
         "PSU_MIO_76_POLARITY": "Default",
         "PSU_MIO_76_PULLUPDOWN": "pullup",
         "PSU_MIO_76_SLEW": "fast",
         "PSU_MIO_77_DIRECTION": "inout",
         "PSU_MIO_77_DRIVE_STRENGTH": "12",
         "PSU_MIO_77_INPUT_TYPE": "cmos",
         "PSU_MIO_77_POLARITY": "Default",
         "PSU_MIO_77_PULLUPDOWN": "pullup",
         "PSU_MIO_77_SLEW": "fast",
         "PSU_MIO_7_DIRECTION": "inout",
         "PSU_MIO_7_DRIVE_STRENGTH": "12",
         "PSU_MIO_7_INPUT_TYPE": "cmos",
         "PSU_MIO_7_POLARITY": "Default",
         "PSU_MIO_7_PULLUPDOWN": "pullup",
         "PSU_MIO_7_SLEW": "fast",
         "PSU_MIO_8_DIRECTION": "inout",
         "PSU_MIO_8_DRIVE_STRENGTH": "12",
         "PSU_MIO_8_INPUT_TYPE": "cmos",
         "PSU_MIO_8_POLARITY": "Default",
         "PSU_MIO_8_PULLUPDOWN": "pullup",
         "PSU_MIO_8_SLEW": "fast",
         "PSU_MIO_9_DIRECTION": "inout",
         "PSU_MIO_9_DRIVE_STRENGTH": "12",
         "PSU_MIO_9_INPUT_TYPE": "cmos",
         "PSU_MIO_9_POLARITY": "Default",
         "PSU_MIO_9_PULLUPDOWN": "pullup",
         "PSU_MIO_9_SLEW": "fast",
         "PSU_MIO_TREE_PERIPHERALS": "UART 1#UART 1#UART 0#UART 0#I2C 1#I2C 1#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#SD 0#SD 0#GPIO0 MIO#SD 0#GPIO0 MIO#PMU GPI 0#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SPI 0#GPIO1 MIO#GPIO1 MIO#SPI 0#SPI 0#SPI 0#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#GPIO2 MIO#GPIO2 MIO",
         "PSU_MIO_TREE_SIGNALS": "txd#rxd#rxd#txd#scl_out#sda_out#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#sdio0_cmd_out#sdio0_clk_out#gpio0[23]#sdio0_cd_n#gpio0[25]#gpi[0]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpio1[35]#gpio1[36]#gpio1[37]#sclk_out#gpio1[39]#gpio1[40]#n_ss_out[0]#miso#mosi#gpio1[44]#gpio1[45]#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#gpio2[76]#gpio2[77]",
         "PSU_SD0_INTERNAL_BUS_WIDTH": "4",
         "PSU_SD1_INTERNAL_BUS_WIDTH": "4",
         "PSU_SMC_CYCLE_T0": "NA",
         "PSU_SMC_CYCLE_T1": "NA",
         "PSU_SMC_CYCLE_T2": "NA",
         "PSU_SMC_CYCLE_T3": "NA",
         "PSU_SMC_CYCLE_T4": "NA",
         "PSU_SMC_CYCLE_T5": "NA",
         "PSU_SMC_CYCLE_T6": "NA",
         "PSU_UIPARAM_GENERATE_SUMMARY": "<Select>",
         "PSU_USB3__DUAL_CLOCK_ENABLE": "1",
         "PSU_VALUE_SILVERSION": "3",
         "PSU__ACPU0__POWER__ON": "1",
         "PSU__ACPU1__POWER__ON": "1",
         "PSU__ACPU2__POWER__ON": "1",
         "PSU__ACPU3__POWER__ON": "1",
         "PSU__ACTUAL__IP": "1",
         "PSU__ACT_DDR_FREQ_MHZ": "533.333313",
         "PSU__AFI0_COHERENCY": "0",
         "PSU__AFI1_COHERENCY": "0",
         "PSU__AUX_REF_CLK__FREQMHZ": "33.333",
         "PSU__CAN0_LOOP_CAN1__ENABLE": "0",
         "PSU__CAN0__GRP_CLK__ENABLE": "0",
         "PSU__CAN0__GRP_CLK__IO": "<Select>",
         "PSU__CAN0__PERIPHERAL__ENABLE": "0",
         "PSU__CAN0__PERIPHERAL__IO": "<Select>",
         "PSU__CAN1__GRP_CLK__ENABLE": "0",
         "PSU__CAN1__GRP_CLK__IO": "<Select>",
         "PSU__CAN1__PERIPHERAL__ENABLE": "0",
         "PSU__CAN1__PERIPHERAL__IO": "<Select>",
         "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": "1200.000000",
         "PSU__CRF_APB__ACPU_CTRL__DIVISOR0": "1",
         "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": "1200",
         "PSU__CRF_APB__ACPU_CTRL__SRCSEL": "APLL",
         "PSU__CRF_APB__ACPU__FRAC_ENABLED": "0",
         "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI0_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI1_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI2_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI3_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI4_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI5_REF__ENABLE": "0",
         "PSU__CRF_APB__APLL_CTRL__DIV2": "1",
         "PSU__CRF_APB__APLL_CTRL__FBDIV": "72",
         "PSU__CRF_APB__APLL_CTRL__FRACDATA": "0",
         "PSU__CRF_APB__APLL_CTRL__FRACFREQ": "27.138",
         "PSU__CRF_APB__APLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRF_APB__APLL_FRAC_CFG__ENABLED": "0",
         "PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0": "3",
         "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": "1",
         "PSU__CRF_APB__APM_CTRL__DIVISOR0": "1",
         "PSU__CRF_APB__APM_CTRL__FREQMHZ": "1",
         "PSU__CRF_APB__APM_CTRL__SRCSEL": "<Select>",
         "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": "250.000000",
         "PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": "250",
         "PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": "250.000000",
         "PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": "266.666656",
         "PSU__CRF_APB__DDR_CTRL__DIVISOR0": "4",
         "PSU__CRF_APB__DDR_CTRL__FREQMHZ": "533",
         "PSU__CRF_APB__DDR_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": "600.000000",
         "PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": "600",
         "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": "APLL",
         "PSU__CRF_APB__DPLL_CTRL__DIV2": "1",
         "PSU__CRF_APB__DPLL_CTRL__FBDIV": "64",
         "PSU__CRF_APB__DPLL_CTRL__FRACDATA": "0",
         "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": "27.138",
         "PSU__CRF_APB__DPLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED": "0",
         "PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0": "3",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": "24.576040",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0": "16",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1": "1",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": "25",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": "1",
         "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": "26.214443",
         "PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0": "15",
         "PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1": "1",
         "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": "27",
         "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": "297.029572",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0": "4",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1": "1",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": "300",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": "VPLL",
         "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": "1",
         "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": "600.000000",
         "PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": "600",
         "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": "APLL",
         "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": "500.000000",
         "PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0": "1",
         "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": "600",
         "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": "-1",
         "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": "-1",
         "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": "-1",
         "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": "NA",
         "PSU__CRF_APB__GTGREF0__ENABLE": "NA",
         "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": "250",
         "PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": "250",
         "PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": "100.000000",
         "PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0": "5",
         "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": "100",
         "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": "533.333313",
         "PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": "533.333",
         "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__VPLL_CTRL__DIV2": "1",
         "PSU__CRF_APB__VPLL_CTRL__FBDIV": "71",
         "PSU__CRF_APB__VPLL_CTRL__FRACDATA": "0.2871",
         "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": "300",
         "PSU__CRF_APB__VPLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED": "1",
         "PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": "500.000000",
         "PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": "500",
         "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": "500",
         "PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": "500",
         "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__AFI6__ENABLE": "0",
         "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": "51.724136",
         "PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0": "29",
         "PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": "50",
         "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": "500.000000",
         "PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": "500",
         "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": "500",
         "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": "4",
         "PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ": "400",
         "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": "250.000000",
         "PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": "250",
         "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": "1000",
         "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": "1000",
         "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": "1500.000000",
         "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": "1500",
         "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": "125",
         "PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0": "12",
         "PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": "125",
         "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": "125",
         "PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0": "12",
         "PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": "125",
         "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": "125",
         "PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0": "12",
         "PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": "125",
         "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": "125",
         "PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0": "12",
         "PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": "125",
         "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": "250",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": "250",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": "100.000000",
         "PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__IOPLL_CTRL__DIV2": "0",
         "PSU__CRL_APB__IOPLL_CTRL__FBDIV": "45",
         "PSU__CRL_APB__IOPLL_CTRL__FRACDATA": "0",
         "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": "27.138",
         "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED": "0",
         "PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": "250.000000",
         "PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": "267",
         "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": "100.000000",
         "PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": "500.000000",
         "PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": "500",
         "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": "500",
         "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": "500",
         "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": "187.500000",
         "PSU__CRL_APB__PCAP_CTRL__DIVISOR0": "8",
         "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__PCAP_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": "100.000000",
         "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": "24.999975",
         "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1": "4",
         "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": "299.999700",
         "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0": "5",
         "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__PL2_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": "374.999625",
         "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0": "4",
         "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__PL3_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": "300",
         "PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0": "12",
         "PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": "300",
         "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__RPLL_CTRL__DIV2": "1",
         "PSU__CRL_APB__RPLL_CTRL__FBDIV": "70",
         "PSU__CRL_APB__RPLL_CTRL__FRACDATA": "0.779",
         "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": "25",
         "PSU__CRL_APB__RPLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED": "1",
         "PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": "187.500000",
         "PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0": "8",
         "PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": "187.500000",
         "PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0": "8",
         "PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": "187.500000",
         "PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0": "8",
         "PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": "187.500000",
         "PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0": "8",
         "PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": "100.000000",
         "PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": "100.000000",
         "PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": "100.000000",
         "PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": "250.000000",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": "250",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": "250.000000",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": "250",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": "20.000000",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0": "5",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1": "15",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": "20",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__USB3__ENABLE": "1",
         "PSU__CSUPMU__PERIPHERAL__VALID": "1",
         "PSU__CSU_COHERENCY": "0",
         "PSU__CSU__CSU_TAMPER_0__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_0__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_10__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_10__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_11__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_11__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_12__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_12__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_1__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_1__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_2__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_2__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_3__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_3__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_4__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_4__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_5__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_5__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_6__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_6__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_7__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_7__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_8__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_8__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_9__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_9__RESPONSE": "<Select>",
         "PSU__CSU__PERIPHERAL__ENABLE": "0",
         "PSU__CSU__PERIPHERAL__IO": "<Select>",
         "PSU__DDRC__ADDR_MIRROR": "1",
         "PSU__DDRC__AL": "0",
         "PSU__DDRC__BANK_ADDR_COUNT": "3",
         "PSU__DDRC__BG_ADDR_COUNT": "NA",
         "PSU__DDRC__BRC_MAPPING": "ROW_BANK_COL",
         "PSU__DDRC__BUS_WIDTH": "32 Bit",
         "PSU__DDRC__CL": "NA",
         "PSU__DDRC__CLOCK_STOP_EN": "0",
         "PSU__DDRC__COL_ADDR_COUNT": "10",
         "PSU__DDRC__COMPONENTS": "Components",
         "PSU__DDRC__CWL": "NA",
         "PSU__DDRC__DDR3L_T_REF_RANGE": "NA",
         "PSU__DDRC__DDR3_T_REF_RANGE": "NA",
         "PSU__DDRC__DDR4_ADDR_MAPPING": "NA",
         "PSU__DDRC__DDR4_CAL_MODE_ENABLE": "NA",
         "PSU__DDRC__DDR4_CRC_CONTROL": "NA",
         "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": "NA",
         "PSU__DDRC__DDR4_T_REF_MODE": "NA",
         "PSU__DDRC__DDR4_T_REF_RANGE": "NA",
         "PSU__DDRC__DEEP_PWR_DOWN_EN": "0",
         "PSU__DDRC__DERATE_INT_D": "<Select>",
         "PSU__DDRC__DEVICE_CAPACITY": "16384 MBits",
         "PSU__DDRC__DIMM_ADDR_MIRROR": "0",
         "PSU__DDRC__DM_DBI": "DM_NO_DBI",
         "PSU__DDRC__DQMAP_0_3": "0",
         "PSU__DDRC__DQMAP_12_15": "0",
         "PSU__DDRC__DQMAP_16_19": "0",
         "PSU__DDRC__DQMAP_20_23": "0",
         "PSU__DDRC__DQMAP_24_27": "0",
         "PSU__DDRC__DQMAP_28_31": "0",
         "PSU__DDRC__DQMAP_32_35": "0",
         "PSU__DDRC__DQMAP_36_39": "0",
         "PSU__DDRC__DQMAP_40_43": "0",
         "PSU__DDRC__DQMAP_44_47": "0",
         "PSU__DDRC__DQMAP_48_51": "0",
         "PSU__DDRC__DQMAP_4_7": "0",
         "PSU__DDRC__DQMAP_52_55": "0",
         "PSU__DDRC__DQMAP_56_59": "0",
         "PSU__DDRC__DQMAP_60_63": "0",
         "PSU__DDRC__DQMAP_64_67": "0",
         "PSU__DDRC__DQMAP_68_71": "0",
         "PSU__DDRC__DQMAP_8_11": "0",
         "PSU__DDRC__DRAM_WIDTH": "32 Bits",
         "PSU__DDRC__ECC": "Disabled",
         "PSU__DDRC__ECC_SCRUB": "0",
         "PSU__DDRC__ENABLE": "1",
         "PSU__DDRC__ENABLE_2T_TIMING": "0",
         "PSU__DDRC__ENABLE_DP_SWITCH": "1",
         "PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP": "0",
         "PSU__DDRC__ENABLE_LP4_SLOWBOOT": "0",
         "PSU__DDRC__EN_2ND_CLK": "0",
         "PSU__DDRC__FGRM": "NA",
         "PSU__DDRC__FREQ_MHZ": "1",
         "PSU__DDRC__HIGH_TEMP": "<Select>",
         "PSU__DDRC__LPDDR3_DUALRANK_SDP": "0",
         "PSU__DDRC__LPDDR3_T_REF_RANGE": "NA",
         "PSU__DDRC__LPDDR4_T_REF_RANGE": "High (95 Max)",
         "PSU__DDRC__LP_ASR": "NA",
         "PSU__DDRC__MEMORY_TYPE": "LPDDR 4",
         "PSU__DDRC__PARITY_ENABLE": "NA",
         "PSU__DDRC__PARTNO": "<Select>",
         "PSU__DDRC__PER_BANK_REFRESH": "0",
         "PSU__DDRC__PHY_DBI_MODE": "0",
         "PSU__DDRC__PLL_BYPASS": "0",
         "PSU__DDRC__PWR_DOWN_EN": "0",
         "PSU__DDRC__RANK_ADDR_COUNT": "0",
         "PSU__DDRC__RD_DQS_CENTER": "0",
         "PSU__DDRC__ROW_ADDR_COUNT": "16",
         "PSU__DDRC__SB_TARGET": "NA",
         "PSU__DDRC__SELF_REF_ABORT": "NA",
         "PSU__DDRC__SPEED_BIN": "LPDDR4_1066",
         "PSU__DDRC__STATIC_RD_MODE": "0",
         "PSU__DDRC__TRAIN_DATA_EYE": "1",
         "PSU__DDRC__TRAIN_READ_GATE": "1",
         "PSU__DDRC__TRAIN_WRITE_LEVEL": "1",
         "PSU__DDRC__T_FAW": "40.0",
         "PSU__DDRC__T_RAS_MIN": "42",
         "PSU__DDRC__T_RC": "63",
         "PSU__DDRC__T_RCD": "10",
         "PSU__DDRC__T_RP": "12",
         "PSU__DDRC__VENDOR_PART": "OTHERS",
         "PSU__DDRC__VIDEO_BUFFER_SIZE": "0",
         "PSU__DDRC__VREF": "0",
         "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": "0",
         "PSU__DDR_QOS_ENABLE": "1",
         "PSU__DDR_QOS_FIX_HP0_RDQOS": "7",
         "PSU__DDR_QOS_FIX_HP0_WRQOS": "15",
         "PSU__DDR_QOS_FIX_HP1_RDQOS": "3",
         "PSU__DDR_QOS_FIX_HP1_WRQOS": "3",
         "PSU__DDR_QOS_FIX_HP2_RDQOS": "3",
         "PSU__DDR_QOS_FIX_HP2_WRQOS": "3",
         "PSU__DDR_QOS_FIX_HP3_RDQOS": "3",
         "PSU__DDR_QOS_FIX_HP3_WRQOS": "3",
         "PSU__DDR_QOS_HP0_RDQOS": "7",
         "PSU__DDR_QOS_HP0_WRQOS": "15",
         "PSU__DDR_QOS_HP1_RDQOS": "3",
         "PSU__DDR_QOS_HP1_WRQOS": "3",
         "PSU__DDR_QOS_HP2_RDQOS": "3",
         "PSU__DDR_QOS_HP2_WRQOS": "3",
         "PSU__DDR_QOS_HP3_RDQOS": "3",
         "PSU__DDR_QOS_HP3_WRQOS": "3",
         "PSU__DDR_QOS_PORT0_TYPE": "Low Latency",
         "PSU__DDR_QOS_PORT1_VN1_TYPE": "Low Latency",
         "PSU__DDR_QOS_PORT1_VN2_TYPE": "Best Effort",
         "PSU__DDR_QOS_PORT2_VN1_TYPE": "Low Latency",
         "PSU__DDR_QOS_PORT2_VN2_TYPE": "Best Effort",
         "PSU__DDR_QOS_PORT3_TYPE": "Video Traffic",
         "PSU__DDR_QOS_PORT4_TYPE": "Best Effort",
         "PSU__DDR_QOS_PORT5_TYPE": "Best Effort",
         "PSU__DDR_QOS_RD_HPR_THRSHLD": "0",
         "PSU__DDR_QOS_RD_LPR_THRSHLD": "16",
         "PSU__DDR_QOS_WR_THRSHLD": "16",
         "PSU__DDR_SW_REFRESH_ENABLED": "1",
         "PSU__DDR__INTERFACE__FREQMHZ": "266.500",
         "PSU__DEVICE_TYPE": "EG",
         "PSU__DISPLAYPORT__LANE0__ENABLE": "1",
         "PSU__DISPLAYPORT__LANE0__IO": "GT Lane1",
         "PSU__DISPLAYPORT__LANE1__ENABLE": "1",
         "PSU__DISPLAYPORT__LANE1__IO": "GT Lane0",
         "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": "1",
         "PSU__DLL__ISUSED": "1",
         "PSU__DPAUX__PERIPHERAL__ENABLE": "1",
         "PSU__DPAUX__PERIPHERAL__IO": "MIO 27 .. 30",
         "PSU__DP__LANE_SEL": "Dual Lower",
         "PSU__DP__REF_CLK_FREQ": "27",
         "PSU__DP__REF_CLK_SEL": "Ref Clk1",
         "PSU__ENABLE__DDR__REFRESH__SIGNALS": "0",
         "PSU__ENET0__FIFO__ENABLE": "0",
         "PSU__ENET0__GRP_MDIO__ENABLE": "0",
         "PSU__ENET0__GRP_MDIO__IO": "<Select>",
         "PSU__ENET0__PERIPHERAL__ENABLE": "0",
         "PSU__ENET0__PERIPHERAL__IO": "<Select>",
         "PSU__ENET0__PTP__ENABLE": "0",
         "PSU__ENET0__TSU__ENABLE": "0",
         "PSU__ENET1__FIFO__ENABLE": "0",
         "PSU__ENET1__GRP_MDIO__ENABLE": "0",
         "PSU__ENET1__GRP_MDIO__IO": "<Select>",
         "PSU__ENET1__PERIPHERAL__ENABLE": "0",
         "PSU__ENET1__PERIPHERAL__IO": "<Select>",
         "PSU__ENET1__PTP__ENABLE": "0",
         "PSU__ENET1__TSU__ENABLE": "0",
         "PSU__ENET2__FIFO__ENABLE": "0",
         "PSU__ENET2__GRP_MDIO__ENABLE": "0",
         "PSU__ENET2__GRP_MDIO__IO": "<Select>",
         "PSU__ENET2__PERIPHERAL__ENABLE": "0",
         "PSU__ENET2__PERIPHERAL__IO": "<Select>",
         "PSU__ENET2__PTP__ENABLE": "0",
         "PSU__ENET2__TSU__ENABLE": "0",
         "PSU__ENET3__FIFO__ENABLE": "0",
         "PSU__ENET3__GRP_MDIO__ENABLE": "0",
         "PSU__ENET3__GRP_MDIO__IO": "<Select>",
         "PSU__ENET3__PERIPHERAL__ENABLE": "0",
         "PSU__ENET3__PERIPHERAL__IO": "<Select>",
         "PSU__ENET3__PTP__ENABLE": "0",
         "PSU__ENET3__TSU__ENABLE": "0",
         "PSU__EN_AXI_STATUS_PORTS": "0",
         "PSU__EN_EMIO_TRACE": "0",
         "PSU__EP__IP": "0",
         "PSU__EXPAND__CORESIGHT": "0",
         "PSU__EXPAND__FPD_SLAVES": "0",
         "PSU__EXPAND__GIC": "0",
         "PSU__EXPAND__LOWER_LPS_SLAVES": "0",
         "PSU__EXPAND__UPPER_LPS_SLAVES": "0",
         "PSU__FPDMASTERS_COHERENCY": "0",
         "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": "100.000000",
         "PSU__FPD_SLCR__WDT1__FREQMHZ": "100.000000",
         "PSU__FPD_SLCR__WDT_CLK_SEL__SELECT": "APB",
         "PSU__FPGA_PL0_ENABLE": "1",
         "PSU__FPGA_PL1_ENABLE": "0",
         "PSU__FPGA_PL2_ENABLE": "0",
         "PSU__FPGA_PL3_ENABLE": "0",
         "PSU__FP__POWER__ON": "1",
         "PSU__FTM__CTI_IN_0": "0",
         "PSU__FTM__CTI_IN_1": "0",
         "PSU__FTM__CTI_IN_2": "0",
         "PSU__FTM__CTI_IN_3": "0",
         "PSU__FTM__CTI_OUT_0": "0",
         "PSU__FTM__CTI_OUT_1": "0",
         "PSU__FTM__CTI_OUT_2": "0",
         "PSU__FTM__CTI_OUT_3": "0",
         "PSU__FTM__GPI": "0",
         "PSU__FTM__GPO": "0",
         "PSU__GEM0_COHERENCY": "0",
         "PSU__GEM0_ROUTE_THROUGH_FPD": "0",
         "PSU__GEM0__REF_CLK_FREQ": "<Select>",
         "PSU__GEM0__REF_CLK_SEL": "<Select>",
         "PSU__GEM1_COHERENCY": "0",
         "PSU__GEM1_ROUTE_THROUGH_FPD": "0",
         "PSU__GEM1__REF_CLK_FREQ": "<Select>",
         "PSU__GEM1__REF_CLK_SEL": "<Select>",
         "PSU__GEM2_COHERENCY": "0",
         "PSU__GEM2_ROUTE_THROUGH_FPD": "0",
         "PSU__GEM2__REF_CLK_FREQ": "<Select>",
         "PSU__GEM2__REF_CLK_SEL": "<Select>",
         "PSU__GEM3_COHERENCY": "0",
         "PSU__GEM3_ROUTE_THROUGH_FPD": "0",
         "PSU__GEM3__REF_CLK_FREQ": "<Select>",
         "PSU__GEM3__REF_CLK_SEL": "<Select>",
         "PSU__GEM__TSU__ENABLE": "0",
         "PSU__GEM__TSU__IO": "<Select>",
         "PSU__GEN_IPI_0__MASTER": "APU",
         "PSU__GEN_IPI_10__MASTER": "NONE",
         "PSU__GEN_IPI_1__MASTER": "RPU0",
         "PSU__GEN_IPI_2__MASTER": "RPU1",
         "PSU__GEN_IPI_3__MASTER": "PMU",
         "PSU__GEN_IPI_4__MASTER": "PMU",
         "PSU__GEN_IPI_5__MASTER": "PMU",
         "PSU__GEN_IPI_6__MASTER": "PMU",
         "PSU__GEN_IPI_7__MASTER": "NONE",
         "PSU__GEN_IPI_8__MASTER": "NONE",
         "PSU__GEN_IPI_9__MASTER": "NONE",
         "PSU__GEN_IPI__TRUSTZONE": "<Select>",
         "PSU__GPIO0_MIO__IO": "MIO 0 .. 25",
         "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": "1",
         "PSU__GPIO1_MIO__IO": "MIO 26 .. 51",
         "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": "1",
         "PSU__GPIO2_MIO__IO": "MIO 52 .. 77",
         "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": "1",
         "PSU__GPIO_EMIO_WIDTH": "1",
         "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": "0",
         "PSU__GPIO_EMIO__PERIPHERAL__IO": "<Select>",
         "PSU__GPIO_EMIO__WIDTH": "[94:0]",
         "PSU__GPU_PP0__POWER__ON": "1",
         "PSU__GPU_PP1__POWER__ON": "1",
         "PSU__GT_REF_CLK__FREQMHZ": "33.333",
         "PSU__GT__LINK_SPEED": "HBR",
         "PSU__GT__PRE_EMPH_LVL_4": "0",
         "PSU__GT__VLT_SWNG_LVL_4": "0",
         "PSU__HIGH_ADDRESS__ENABLE": "0",
         "PSU__HPM0_FPD__NUM_READ_THREADS": "4",
         "PSU__HPM0_FPD__NUM_WRITE_THREADS": "4",
         "PSU__HPM0_LPD__NUM_READ_THREADS": "4",
         "PSU__HPM0_LPD__NUM_WRITE_THREADS": "4",
         "PSU__HPM1_FPD__NUM_READ_THREADS": "4",
         "PSU__HPM1_FPD__NUM_WRITE_THREADS": "4",
         "PSU__I2C0_LOOP_I2C1__ENABLE": "0",
         "PSU__I2C0__GRP_INT__ENABLE": "0",
         "PSU__I2C0__GRP_INT__IO": "<Select>",
         "PSU__I2C0__PERIPHERAL__ENABLE": "0",
         "PSU__I2C0__PERIPHERAL__IO": "<Select>",
         "PSU__I2C1__GRP_INT__ENABLE": "0",
         "PSU__I2C1__GRP_INT__IO": "<Select>",
         "PSU__I2C1__PERIPHERAL__ENABLE": "1",
         "PSU__I2C1__PERIPHERAL__IO": "MIO 4 .. 5",
         "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": "APB",
         "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": "APB",
         "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": "APB",
         "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": "APB",
         "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC0__FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC1__FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC2__FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC3__FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__WDT0__FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__WDT_CLK_SEL__SELECT": "APB",
         "PSU__IRQ_P2F_ADMA_CHAN__INT": "0",
         "PSU__IRQ_P2F_AIB_AXI__INT": "0",
         "PSU__IRQ_P2F_AMS__INT": "0",
         "PSU__IRQ_P2F_APM_FPD__INT": "0",
         "PSU__IRQ_P2F_APU_COMM__INT": "0",
         "PSU__IRQ_P2F_APU_CPUMNT__INT": "0",
         "PSU__IRQ_P2F_APU_CTI__INT": "0",
         "PSU__IRQ_P2F_APU_EXTERR__INT": "0",
         "PSU__IRQ_P2F_APU_IPI__INT": "0",
         "PSU__IRQ_P2F_APU_L2ERR__INT": "0",
         "PSU__IRQ_P2F_APU_PMU__INT": "0",
         "PSU__IRQ_P2F_APU_REGS__INT": "0",
         "PSU__IRQ_P2F_ATB_LPD__INT": "0",
         "PSU__IRQ_P2F_CAN0__INT": "0",
         "PSU__IRQ_P2F_CAN1__INT": "0",
         "PSU__IRQ_P2F_CLKMON__INT": "0",
         "PSU__IRQ_P2F_CSUPMU_WDT__INT": "0",
         "PSU__IRQ_P2F_CSU_DMA__INT": "0",
         "PSU__IRQ_P2F_CSU__INT": "0",
         "PSU__IRQ_P2F_DDR_SS__INT": "0",
         "PSU__IRQ_P2F_DPDMA__INT": "0",
         "PSU__IRQ_P2F_DPORT__INT": "0",
         "PSU__IRQ_P2F_EFUSE__INT": "0",
         "PSU__IRQ_P2F_ENT0_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_ENT0__INT": "0",
         "PSU__IRQ_P2F_ENT1_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_ENT1__INT": "0",
         "PSU__IRQ_P2F_ENT2_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_ENT2__INT": "0",
         "PSU__IRQ_P2F_ENT3_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_ENT3__INT": "0",
         "PSU__IRQ_P2F_FPD_APB__INT": "0",
         "PSU__IRQ_P2F_FPD_ATB_ERR__INT": "0",
         "PSU__IRQ_P2F_FP_WDT__INT": "0",
         "PSU__IRQ_P2F_GDMA_CHAN__INT": "0",
         "PSU__IRQ_P2F_GPIO__INT": "0",
         "PSU__IRQ_P2F_GPU__INT": "0",
         "PSU__IRQ_P2F_I2C0__INT": "0",
         "PSU__IRQ_P2F_I2C1__INT": "0",
         "PSU__IRQ_P2F_LPD_APB__INT": "0",
         "PSU__IRQ_P2F_LPD_APM__INT": "0",
         "PSU__IRQ_P2F_LP_WDT__INT": "0",
         "PSU__IRQ_P2F_NAND__INT": "0",
         "PSU__IRQ_P2F_OCM_ERR__INT": "0",
         "PSU__IRQ_P2F_PCIE_DMA__INT": "0",
         "PSU__IRQ_P2F_PCIE_LEGACY__INT": "0",
         "PSU__IRQ_P2F_PCIE_MSC__INT": "0",
         "PSU__IRQ_P2F_PCIE_MSI__INT": "0",
         "PSU__IRQ_P2F_PL_IPI__INT": "0",
         "PSU__IRQ_P2F_QSPI__INT": "0",
         "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": "0",
         "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": "0",
         "PSU__IRQ_P2F_RPU_IPI__INT": "0",
         "PSU__IRQ_P2F_RPU_PERMON__INT": "0",
         "PSU__IRQ_P2F_RTC_ALARM__INT": "0",
         "PSU__IRQ_P2F_RTC_SECONDS__INT": "0",
         "PSU__IRQ_P2F_SATA__INT": "0",
         "PSU__IRQ_P2F_SDIO0_WAKE__INT": "0",
         "PSU__IRQ_P2F_SDIO0__INT": "0",
         "PSU__IRQ_P2F_SDIO1_WAKE__INT": "0",
         "PSU__IRQ_P2F_SDIO1__INT": "0",
         "PSU__IRQ_P2F_SPI0__INT": "0",
         "PSU__IRQ_P2F_SPI1__INT": "0",
         "PSU__IRQ_P2F_TTC0__INT0": "0",
         "PSU__IRQ_P2F_TTC0__INT1": "0",
         "PSU__IRQ_P2F_TTC0__INT2": "0",
         "PSU__IRQ_P2F_TTC1__INT0": "0",
         "PSU__IRQ_P2F_TTC1__INT1": "0",
         "PSU__IRQ_P2F_TTC1__INT2": "0",
         "PSU__IRQ_P2F_TTC2__INT0": "0",
         "PSU__IRQ_P2F_TTC2__INT1": "0",
         "PSU__IRQ_P2F_TTC2__INT2": "0",
         "PSU__IRQ_P2F_TTC3__INT0": "0",
         "PSU__IRQ_P2F_TTC3__INT1": "0",
         "PSU__IRQ_P2F_TTC3__INT2": "0",
         "PSU__IRQ_P2F_UART0__INT": "0",
         "PSU__IRQ_P2F_UART1__INT": "0",
         "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": "0",
         "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": "0",
         "PSU__IRQ_P2F_USB3_OTG__INT0": "0",
         "PSU__IRQ_P2F_USB3_OTG__INT1": "0",
         "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_XMPU_FPD__INT": "0",
         "PSU__IRQ_P2F_XMPU_LPD__INT": "0",
         "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": "0",
         "PSU__IRQ_P2F__INTF_PPD_CCI__INT": "0",
         "PSU__L2_BANK0__POWER__ON": "1",
         "PSU__LPDMA0_COHERENCY": "0",
         "PSU__LPDMA1_COHERENCY": "0",
         "PSU__LPDMA2_COHERENCY": "0",
         "PSU__LPDMA3_COHERENCY": "0",
         "PSU__LPDMA4_COHERENCY": "0",
         "PSU__LPDMA5_COHERENCY": "0",
         "PSU__LPDMA6_COHERENCY": "0",
         "PSU__LPDMA7_COHERENCY": "0",
         "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": "APB",
         "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": "100.000000",
         "PSU__LPD_SLCR__CSUPMU__FREQMHZ": "100.000000",
         "PSU__MAXIGP0__DATA_WIDTH": "128",
         "PSU__MAXIGP1__DATA_WIDTH": "128",
         "PSU__MAXIGP2__DATA_WIDTH": "32",
         "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": "1",
         "PSU__M_AXI_GP0__FREQMHZ": "100.0",
         "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": "1",
         "PSU__M_AXI_GP1__FREQMHZ": "100.0",
         "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": "1",
         "PSU__M_AXI_GP2__FREQMHZ": "10",
         "PSU__NAND_COHERENCY": "0",
         "PSU__NAND_ROUTE_THROUGH_FPD": "0",
         "PSU__NAND__CHIP_ENABLE__ENABLE": "0",
         "PSU__NAND__CHIP_ENABLE__IO": "<Select>",
         "PSU__NAND__DATA_STROBE__ENABLE": "0",
         "PSU__NAND__DATA_STROBE__IO": "<Select>",
         "PSU__NAND__PERIPHERAL__ENABLE": "0",
         "PSU__NAND__PERIPHERAL__IO": "<Select>",
         "PSU__NAND__READY0_BUSY__ENABLE": "0",
         "PSU__NAND__READY0_BUSY__IO": "<Select>",
         "PSU__NAND__READY1_BUSY__ENABLE": "0",
         "PSU__NAND__READY1_BUSY__IO": "<Select>",
         "PSU__NAND__READY_BUSY__ENABLE": "0",
         "PSU__NAND__READY_BUSY__IO": "<Select>",
         "PSU__NUM_F2P0__INTR__INPUTS": "2",
         "PSU__NUM_F2P1__INTR__INPUTS": "1",
         "PSU__NUM_FABRIC_RESETS": "1",
         "PSU__OCM_BANK0__POWER__ON": "1",
         "PSU__OCM_BANK1__POWER__ON": "1",
         "PSU__OCM_BANK2__POWER__ON": "1",
         "PSU__OCM_BANK3__POWER__ON": "1",
         "PSU__OVERRIDE_HPX_QOS": "0",
         "PSU__OVERRIDE__BASIC_CLOCK": "1",
         "PSU__PCIE__ACS_VIOLAION": "0",
         "PSU__PCIE__ACS_VIOLATION": "0",
         "PSU__PCIE__AER_CAPABILITY": "0",
         "PSU__PCIE__ATOMICOP_EGRESS_BLOCKED": "0",
         "PSU__PCIE__BAR0_64BIT": "0",
         "PSU__PCIE__BAR0_ENABLE": "0",
         "PSU__PCIE__BAR0_PREFETCHABLE": "0",
         "PSU__PCIE__BAR0_SCALE": "<Select>",
         "PSU__PCIE__BAR0_SIZE": "<Select>",
         "PSU__PCIE__BAR0_TYPE": "<Select>",
         "PSU__PCIE__BAR1_64BIT": "0",
         "PSU__PCIE__BAR1_ENABLE": "0",
         "PSU__PCIE__BAR1_PREFETCHABLE": "0",
         "PSU__PCIE__BAR1_SCALE": "<Select>",
         "PSU__PCIE__BAR1_SIZE": "<Select>",
         "PSU__PCIE__BAR1_TYPE": "<Select>",
         "PSU__PCIE__BAR2_64BIT": "0",
         "PSU__PCIE__BAR2_ENABLE": "0",
         "PSU__PCIE__BAR2_PREFETCHABLE": "0",
         "PSU__PCIE__BAR2_SCALE": "<Select>",
         "PSU__PCIE__BAR2_SIZE": "<Select>",
         "PSU__PCIE__BAR2_TYPE": "<Select>",
         "PSU__PCIE__BAR3_64BIT": "0",
         "PSU__PCIE__BAR3_ENABLE": "0",
         "PSU__PCIE__BAR3_PREFETCHABLE": "0",
         "PSU__PCIE__BAR3_SCALE": "<Select>",
         "PSU__PCIE__BAR3_SIZE": "<Select>",
         "PSU__PCIE__BAR3_TYPE": "<Select>",
         "PSU__PCIE__BAR4_64BIT": "0",
         "PSU__PCIE__BAR4_ENABLE": "0",
         "PSU__PCIE__BAR4_PREFETCHABLE": "0",
         "PSU__PCIE__BAR4_SCALE": "<Select>",
         "PSU__PCIE__BAR4_SIZE": "<Select>",
         "PSU__PCIE__BAR4_TYPE": "<Select>",
         "PSU__PCIE__BAR5_64BIT": "0",
         "PSU__PCIE__BAR5_ENABLE": "0",
         "PSU__PCIE__BAR5_PREFETCHABLE": "0",
         "PSU__PCIE__BAR5_SCALE": "<Select>",
         "PSU__PCIE__BAR5_SIZE": "<Select>",
         "PSU__PCIE__BAR5_TYPE": "<Select>",
         "PSU__PCIE__BASE_CLASS_MENU": "<Select>",
         "PSU__PCIE__BRIDGE_BAR_INDICATOR": "<Select>",
         "PSU__PCIE__CAP_SLOT_IMPLEMENTED": "<Select>",
         "PSU__PCIE__COMPLETER_ABORT": "0",
         "PSU__PCIE__COMPLTION_TIMEOUT": "0",
         "PSU__PCIE__CORRECTABLE_INT_ERR": "0",
         "PSU__PCIE__CRS_SW_VISIBILITY": "0",
         "PSU__PCIE__DEVICE_PORT_TYPE": "<Select>",
         "PSU__PCIE__ECRC_CHECK": "0",
         "PSU__PCIE__ECRC_ERR": "0",
         "PSU__PCIE__ECRC_GEN": "0",
         "PSU__PCIE__EROM_ENABLE": "0",
         "PSU__PCIE__EROM_SCALE": "<Select>",
         "PSU__PCIE__EROM_SIZE": "<Select>",
         "PSU__PCIE__FLOW_CONTROL_ERR": "0",
         "PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR": "0",
         "PSU__PCIE__HEADER_LOG_OVERFLOW": "0",
         "PSU__PCIE__INTERFACE_WIDTH": "<Select>",
         "PSU__PCIE__INTX_GENERATION": "0",
         "PSU__PCIE__INTX_PIN": "<Select>",
         "PSU__PCIE__LANE0__ENABLE": "0",
         "PSU__PCIE__LANE0__IO": "<Select>",
         "PSU__PCIE__LANE1__ENABLE": "0",
         "PSU__PCIE__LANE1__IO": "<Select>",
         "PSU__PCIE__LANE2__ENABLE": "0",
         "PSU__PCIE__LANE2__IO": "<Select>",
         "PSU__PCIE__LANE3__ENABLE": "0",
         "PSU__PCIE__LANE3__IO": "<Select>",
         "PSU__PCIE__LEGACY_INTERRUPT": "<Select>",
         "PSU__PCIE__LINK_SPEED": "<Select>",
         "PSU__PCIE__MAXIMUM_LINK_WIDTH": "<Select>",
         "PSU__PCIE__MAX_PAYLOAD_SIZE": "<Select>",
         "PSU__PCIE__MC_BLOCKED_TLP": "0",
         "PSU__PCIE__MSIX_CAPABILITY": "0",
         "PSU__PCIE__MSIX_PBA_OFFSET": "0",
         "PSU__PCIE__MSIX_TABLE_OFFSET": "0",
         "PSU__PCIE__MSIX_TABLE_SIZE": "0",
         "PSU__PCIE__MSI_64BIT_ADDR_CAPABLE": "0",
         "PSU__PCIE__MSI_CAPABILITY": "0",
         "PSU__PCIE__MSI_MULTIPLE_MSG_CAPABLE": "<Select>",
         "PSU__PCIE__MULTIHEADER": "0",
         "PSU__PCIE__PERIPHERAL__ENABLE": "0",
         "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": "1",
         "PSU__PCIE__PERIPHERAL__ENDPOINT_IO": "<Select>",
         "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": "0",
         "PSU__PCIE__PERIPHERAL__ROOTPORT_IO": "<Select>",
         "PSU__PCIE__PERM_ROOT_ERR_UPDATE": "0",
         "PSU__PCIE__RECEIVER_ERR": "0",
         "PSU__PCIE__RECEIVER_OVERFLOW": "0",
         "PSU__PCIE__REF_CLK_FREQ": "<Select>",
         "PSU__PCIE__REF_CLK_SEL": "<Select>",
         "PSU__PCIE__RESET__POLARITY": "Active Low",
         "PSU__PCIE__SUB_CLASS_INTERFACE_MENU": "<Select>",
         "PSU__PCIE__SURPRISE_DOWN": "0",
         "PSU__PCIE__TLP_PREFIX_BLOCKED": "0",
         "PSU__PCIE__UNCORRECTABL_INT_ERR": "0",
         "PSU__PCIE__USE_CLASS_CODE_LOOKUP_ASSISTANT": "<Select>",
         "PSU__PJTAG__PERIPHERAL__ENABLE": "0",
         "PSU__PJTAG__PERIPHERAL__IO": "<Select>",
         "PSU__PL_CLK0_BUF": "TRUE",
         "PSU__PL_CLK1_BUF": "FALSE",
         "PSU__PL_CLK2_BUF": "FALSE",
         "PSU__PL_CLK3_BUF": "FALSE",
         "PSU__PL__POWER__ON": "1",
         "PSU__PMU_COHERENCY": "0",
         "PSU__PMU__AIBACK__ENABLE": "0",
         "PSU__PMU__EMIO_GPI__ENABLE": "0",
         "PSU__PMU__EMIO_GPO__ENABLE": "0",
         "PSU__PMU__GPI0__ENABLE": "1",
         "PSU__PMU__GPI0__IO": "MIO 26",
         "PSU__PMU__GPI1__ENABLE": "0",
         "PSU__PMU__GPI1__IO": "<Select>",
         "PSU__PMU__GPI2__ENABLE": "0",
         "PSU__PMU__GPI2__IO": "<Select>",
         "PSU__PMU__GPI3__ENABLE": "0",
         "PSU__PMU__GPI3__IO": "<Select>",
         "PSU__PMU__GPI4__ENABLE": "0",
         "PSU__PMU__GPI4__IO": "<Select>",
         "PSU__PMU__GPI5__ENABLE": "0",
         "PSU__PMU__GPI5__IO": "<Select>",
         "PSU__PMU__GPO0__ENABLE": "1",
         "PSU__PMU__GPO0__IO": "MIO 32",
         "PSU__PMU__GPO1__ENABLE": "1",
         "PSU__PMU__GPO1__IO": "MIO 33",
         "PSU__PMU__GPO2__ENABLE": "1",
         "PSU__PMU__GPO2__IO": "MIO 34",
         "PSU__PMU__GPO2__POLARITY": "high",
         "PSU__PMU__GPO3__ENABLE": "0",
         "PSU__PMU__GPO3__IO": "<Select>",
         "PSU__PMU__GPO3__POLARITY": "<Select>",
         "PSU__PMU__GPO4__ENABLE": "0",
         "PSU__PMU__GPO4__IO": "<Select>",
         "PSU__PMU__GPO4__POLARITY": "<Select>",
         "PSU__PMU__GPO5__ENABLE": "0",
         "PSU__PMU__GPO5__IO": "<Select>",
         "PSU__PMU__GPO5__POLARITY": "<Select>",
         "PSU__PMU__PERIPHERAL__ENABLE": "1",
         "PSU__PMU__PERIPHERAL__IO": "<Select>",
         "PSU__PMU__PLERROR__ENABLE": "0",
         "PSU__PRESET_APPLIED": "1",
         "PSU__PROTECTION__DDR_SEGMENTS": "NONE",
         "PSU__PROTECTION__DEBUG": "0",
         "PSU__PROTECTION__ENABLE": "0",
         "PSU__PROTECTION__FPD_SEGMENTS": "SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem",
         "PSU__PROTECTION__LOCK_UNUSED_SEGMENTS": "0",
         "PSU__PROTECTION__LPD_SEGMENTS": "SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem",
         "PSU__PROTECTION__MASTERS": "USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1",
         "PSU__PROTECTION__MASTERS_TZ": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure",
         "PSU__PROTECTION__OCM_SEGMENTS": "NONE",
         "PSU__PROTECTION__PRESUBSYSTEMS": "NONE",
         "PSU__PROTECTION__SLAVES": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1",
         "PSU__PROTECTION__SUBSYSTEMS": "PMU Firmware:PMU|Secure Subsystem:",
         "PSU__PSS_ALT_REF_CLK__ENABLE": "0",
         "PSU__PSS_ALT_REF_CLK__FREQMHZ": "33.333",
         "PSU__PSS_ALT_REF_CLK__IO": "<Select>",
         "PSU__PSS_REF_CLK__FREQMHZ": "33.333333",
         "PSU__QSPI_COHERENCY": "0",
         "PSU__QSPI_ROUTE_THROUGH_FPD": "0",
         "PSU__QSPI__GRP_FBCLK__ENABLE": "0",
         "PSU__QSPI__GRP_FBCLK__IO": "<Select>",
         "PSU__QSPI__PERIPHERAL__DATA_MODE": "<Select>",
         "PSU__QSPI__PERIPHERAL__ENABLE": "0",
         "PSU__QSPI__PERIPHERAL__IO": "<Select>",
         "PSU__QSPI__PERIPHERAL__MODE": "<Select>",
         "PSU__REPORT__DBGLOG": "0",
         "PSU__RPU_COHERENCY": "0",
         "PSU__RPU__POWER__ON": "1",
         "PSU__SATA__LANE0__ENABLE": "0",
         "PSU__SATA__LANE0__IO": "<Select>",
         "PSU__SATA__LANE1__ENABLE": "0",
         "PSU__SATA__LANE1__IO": "<Select>",
         "PSU__SATA__PERIPHERAL__ENABLE": "0",
         "PSU__SATA__REF_CLK_FREQ": "<Select>",
         "PSU__SATA__REF_CLK_SEL": "<Select>",
         "PSU__SAXIGP0__DATA_WIDTH": "128",
         "PSU__SAXIGP1__DATA_WIDTH": "128",
         "PSU__SAXIGP2__DATA_WIDTH": "128",
         "PSU__SAXIGP3__DATA_WIDTH": "128",
         "PSU__SAXIGP4__DATA_WIDTH": "128",
         "PSU__SAXIGP5__DATA_WIDTH": "128",
         "PSU__SAXIGP6__DATA_WIDTH": "128",
         "PSU__SD0_COHERENCY": "0",
         "PSU__SD0_ROUTE_THROUGH_FPD": "0",
         "PSU__SD0__DATA_TRANSFER_MODE": "4Bit",
         "PSU__SD0__GRP_CD__ENABLE": "1",
         "PSU__SD0__GRP_CD__IO": "MIO 24",
         "PSU__SD0__GRP_POW__ENABLE": "0",
         "PSU__SD0__GRP_POW__IO": "<Select>",
         "PSU__SD0__GRP_WP__ENABLE": "0",
         "PSU__SD0__GRP_WP__IO": "<Select>",
         "PSU__SD0__PERIPHERAL__ENABLE": "1",
         "PSU__SD0__PERIPHERAL__IO": "MIO 13 .. 16 21 22",
         "PSU__SD0__RESET__ENABLE": "0",
         "PSU__SD0__SLOT_TYPE": "SD 2.0",
         "PSU__SD1_COHERENCY": "0",
         "PSU__SD1_ROUTE_THROUGH_FPD": "0",
         "PSU__SD1__DATA_TRANSFER_MODE": "4Bit",
         "PSU__SD1__GRP_CD__ENABLE": "0",
         "PSU__SD1__GRP_CD__IO": "<Select>",
         "PSU__SD1__GRP_POW__ENABLE": "0",
         "PSU__SD1__GRP_POW__IO": "<Select>",
         "PSU__SD1__GRP_WP__ENABLE": "0",
         "PSU__SD1__GRP_WP__IO": "<Select>",
         "PSU__SD1__PERIPHERAL__ENABLE": "1",
         "PSU__SD1__PERIPHERAL__IO": "MIO 46 .. 51",
         "PSU__SD1__RESET__ENABLE": "0",
         "PSU__SD1__SLOT_TYPE": "SD 2.0",
         "PSU__SPI0_LOOP_SPI1__ENABLE": "0",
         "PSU__SPI0__GRP_SS0__ENABLE": "1",
         "PSU__SPI0__GRP_SS0__IO": "MIO 41",
         "PSU__SPI0__GRP_SS1__ENABLE": "0",
         "PSU__SPI0__GRP_SS1__IO": "<Select>",
         "PSU__SPI0__GRP_SS2__ENABLE": "0",
         "PSU__SPI0__GRP_SS2__IO": "<Select>",
         "PSU__SPI0__PERIPHERAL__ENABLE": "1",
         "PSU__SPI0__PERIPHERAL__IO": "MIO 38 .. 43",
         "PSU__SPI1__GRP_SS0__ENABLE": "1",
         "PSU__SPI1__GRP_SS0__IO": "MIO 9",
         "PSU__SPI1__GRP_SS1__ENABLE": "0",
         "PSU__SPI1__GRP_SS1__IO": "<Select>",
         "PSU__SPI1__GRP_SS2__ENABLE": "0",
         "PSU__SPI1__GRP_SS2__IO": "<Select>",
         "PSU__SPI1__PERIPHERAL__ENABLE": "1",
         "PSU__SPI1__PERIPHERAL__IO": "MIO 6 .. 11",
         "PSU__SWDT0__CLOCK__ENABLE": "0",
         "PSU__SWDT0__CLOCK__IO": "<Select>",
         "PSU__SWDT0__PERIPHERAL__ENABLE": "1",
         "PSU__SWDT0__PERIPHERAL__IO": "NA",
         "PSU__SWDT0__RESET__ENABLE": "0",
         "PSU__SWDT0__RESET__IO": "<Select>",
         "PSU__SWDT1__CLOCK__ENABLE": "0",
         "PSU__SWDT1__CLOCK__IO": "<Select>",
         "PSU__SWDT1__PERIPHERAL__ENABLE": "1",
         "PSU__SWDT1__PERIPHERAL__IO": "NA",
         "PSU__SWDT1__RESET__ENABLE": "0",
         "PSU__SWDT1__RESET__IO": "<Select>",
         "PSU__S_AXI_GP0__FREQMHZ": "10",
         "PSU__S_AXI_GP1__FREQMHZ": "10",
         "PSU__S_AXI_GP2__FREQMHZ": "100.0",
         "PSU__S_AXI_GP3__FREQMHZ": "10",
         "PSU__S_AXI_GP4__FREQMHZ": "10",
         "PSU__S_AXI_GP5__FREQMHZ": "10",
         "PSU__S_AXI_GP6__FREQMHZ": "10",
         "PSU__TCM0A__POWER__ON": "1",
         "PSU__TCM0B__POWER__ON": "1",
         "PSU__TCM1A__POWER__ON": "1",
         "PSU__TCM1B__POWER__ON": "1",
         "PSU__TESTSCAN__PERIPHERAL__ENABLE": "0",
         "PSU__TRACE_PIPELINE_WIDTH": "8",
         "PSU__TRACE__INTERNAL_WIDTH": "32",
         "PSU__TRACE__PERIPHERAL__ENABLE": "0",
         "PSU__TRACE__PERIPHERAL__IO": "<Select>",
         "PSU__TRACE__WIDTH": "<Select>",
         "PSU__TRISTATE__INVERTED": "1",
         "PSU__TSU__BUFG_PORT_LOOPBACK": "0",
         "PSU__TSU__BUFG_PORT_PAIR": "0",
         "PSU__TTC0__CLOCK__ENABLE": "0",
         "PSU__TTC0__CLOCK__IO": "<Select>",
         "PSU__TTC0__PERIPHERAL__ENABLE": "1",
         "PSU__TTC0__PERIPHERAL__IO": "NA",
         "PSU__TTC0__WAVEOUT__ENABLE": "0",
         "PSU__TTC0__WAVEOUT__IO": "<Select>",
         "PSU__TTC1__CLOCK__ENABLE": "0",
         "PSU__TTC1__CLOCK__IO": "<Select>",
         "PSU__TTC1__PERIPHERAL__ENABLE": "1",
         "PSU__TTC1__PERIPHERAL__IO": "NA",
         "PSU__TTC1__WAVEOUT__ENABLE": "0",
         "PSU__TTC1__WAVEOUT__IO": "<Select>",
         "PSU__TTC2__CLOCK__ENABLE": "0",
         "PSU__TTC2__CLOCK__IO": "<Select>",
         "PSU__TTC2__PERIPHERAL__ENABLE": "1",
         "PSU__TTC2__PERIPHERAL__IO": "NA",
         "PSU__TTC2__WAVEOUT__ENABLE": "0",
         "PSU__TTC2__WAVEOUT__IO": "<Select>",
         "PSU__TTC3__CLOCK__ENABLE": "0",
         "PSU__TTC3__CLOCK__IO": "<Select>",
         "PSU__TTC3__PERIPHERAL__ENABLE": "1",
         "PSU__TTC3__PERIPHERAL__IO": "NA",
         "PSU__TTC3__WAVEOUT__ENABLE": "0",
         "PSU__TTC3__WAVEOUT__IO": "<Select>",
         "PSU__UART0_LOOP_UART1__ENABLE": "0",
         "PSU__UART0__BAUD_RATE": "115200",
         "PSU__UART0__MODEM__ENABLE": "0",
         "PSU__UART0__PERIPHERAL__ENABLE": "1",
         "PSU__UART0__PERIPHERAL__IO": "MIO 2 .. 3",
         "PSU__UART1__BAUD_RATE": "115200",
         "PSU__UART1__MODEM__ENABLE": "0",
         "PSU__UART1__PERIPHERAL__ENABLE": "1",
         "PSU__UART1__PERIPHERAL__IO": "MIO 0 .. 1",
         "PSU__USB0_COHERENCY": "0",
         "PSU__USB0__PERIPHERAL__ENABLE": "1",
         "PSU__USB0__PERIPHERAL__IO": "MIO 52 .. 63",
         "PSU__USB0__REF_CLK_FREQ": "26",
         "PSU__USB0__REF_CLK_SEL": "Ref Clk0",
         "PSU__USB0__RESET__ENABLE": "0",
         "PSU__USB0__RESET__IO": "<Select>",
         "PSU__USB1_COHERENCY": "0",
         "PSU__USB1__PERIPHERAL__ENABLE": "1",
         "PSU__USB1__PERIPHERAL__IO": "MIO 64 .. 75",
         "PSU__USB1__REF_CLK_FREQ": "26",
         "PSU__USB1__REF_CLK_SEL": "Ref Clk0",
         "PSU__USB1__RESET__ENABLE": "0",
         "PSU__USB1__RESET__IO": "<Select>",
         "PSU__USB2_0__EMIO__ENABLE": "0",
         "PSU__USB2_1__EMIO__ENABLE": "0",
         "PSU__USB3_0__EMIO__ENABLE": "0",
         "PSU__USB3_0__PERIPHERAL__ENABLE": "1",
         "PSU__USB3_0__PERIPHERAL__IO": "GT Lane2",
         "PSU__USB3_1__EMIO__ENABLE": "0",
         "PSU__USB3_1__PERIPHERAL__ENABLE": "1",
         "PSU__USB3_1__PERIPHERAL__IO": "GT Lane3",
         "PSU__USB__RESET__MODE": "Boot Pin",
         "PSU__USB__RESET__POLARITY": "Active Low",
         "PSU__USE_DIFF_RW_CLK_GP0": "0",
         "PSU__USE_DIFF_RW_CLK_GP1": "0",
         "PSU__USE_DIFF_RW_CLK_GP2": "0",
         "PSU__USE_DIFF_RW_CLK_GP3": "0",
         "PSU__USE_DIFF_RW_CLK_GP4": "0",
         "PSU__USE_DIFF_RW_CLK_GP5": "0",
         "PSU__USE_DIFF_RW_CLK_GP6": "0",
         "PSU__USE__ADMA": "0",
         "PSU__USE__APU_LEGACY_INTERRUPT": "0",
         "PSU__USE__AUDIO": "0",
         "PSU__USE__CLK": "0",
         "PSU__USE__CLK0": "0",
         "PSU__USE__CLK1": "0",
         "PSU__USE__CLK2": "0",
         "PSU__USE__CLK3": "0",
         "PSU__USE__CROSS_TRIGGER": "0",
         "PSU__USE__DDR_INTF_REQUESTED": "0",
         "PSU__USE__DEBUG__TEST": "0",
         "PSU__USE__EVENT_RPU": "0",
         "PSU__USE__FABRIC__RST": "1",
         "PSU__USE__FTM": "0",
         "PSU__USE__GDMA": "0",
         "PSU__USE__IRQ": "0",
         "PSU__USE__IRQ0": "1",
         "PSU__USE__IRQ1": "0",
         "PSU__USE__M_AXI_GP0": "1",
         "PSU__USE__M_AXI_GP1": "1",
         "PSU__USE__M_AXI_GP2": "0",
         "PSU__USE__PROC_EVENT_BUS": "0",
         "PSU__USE__RPU_LEGACY_INTERRUPT": "0",
         "PSU__USE__RST0": "0",
         "PSU__USE__RST1": "0",
         "PSU__USE__RST2": "0",
         "PSU__USE__RST3": "0",
         "PSU__USE__RTC": "0",
         "PSU__USE__STM": "0",
         "PSU__USE__S_AXI_ACE": "0",
         "PSU__USE__S_AXI_ACP": "0",
         "PSU__USE__S_AXI_GP0": "0",
         "PSU__USE__S_AXI_GP1": "0",
         "PSU__USE__S_AXI_GP2": "1",
         "PSU__USE__S_AXI_GP3": "0",
         "PSU__USE__S_AXI_GP4": "0",
         "PSU__USE__S_AXI_GP5": "0",
         "PSU__USE__S_AXI_GP6": "0",
         "PSU__USE__USB3_0_HUB": "0",
         "PSU__USE__USB3_1_HUB": "0",
         "PSU__USE__VIDEO": "0",
         "PSU__VIDEO_REF_CLK__ENABLE": "0",
         "PSU__VIDEO_REF_CLK__FREQMHZ": "33.333",
         "PSU__VIDEO_REF_CLK__IO": "<Select>",
         "QSPI_BOARD_INTERFACE": "custom",
         "SATA_BOARD_INTERFACE": "custom",
         "SD0_BOARD_INTERFACE": "custom",
         "SD1_BOARD_INTERFACE": "custom",
         "SPI0_BOARD_INTERFACE": "custom",
         "SPI1_BOARD_INTERFACE": "custom",
         "SUBPRESET1": "Custom",
         "SUBPRESET2": "Custom",
         "SWDT0_BOARD_INTERFACE": "custom",
         "SWDT1_BOARD_INTERFACE": "custom",
         "TRACE_BOARD_INTERFACE": "custom",
         "TTC0_BOARD_INTERFACE": "custom",
         "TTC1_BOARD_INTERFACE": "custom",
         "TTC2_BOARD_INTERFACE": "custom",
         "TTC3_BOARD_INTERFACE": "custom",
         "UART0_BOARD_INTERFACE": "custom",
         "UART1_BOARD_INTERFACE": "custom",
         "USB0_BOARD_INTERFACE": "custom",
         "USB1_BOARD_INTERFACE": "custom",
         "preset": "None"
        },
        "type": "xilinx.com:ip:zynq_ultra_ps_e:3.3"
       }
      },
      "text/plain": [
       "{'axi_bram_ctrl_0': {'addr_range': 8192,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0x7f6fc3a470>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'axi_bram_ctrl_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'BMG_INSTANCE': 'EXTERNAL',\n",
       "   'C_BRAM_ADDR_WIDTH': '11',\n",
       "   'C_BRAM_INST_MODE': 'EXTERNAL',\n",
       "   'C_ECC': '0',\n",
       "   'C_ECC_ONOFF_RESET_VALUE': '0',\n",
       "   'C_ECC_TYPE': '0',\n",
       "   'C_FAMILY': 'zynquplus',\n",
       "   'C_FAULT_INJECT': '0',\n",
       "   'C_MEMORY_DEPTH': '2048',\n",
       "   'C_RD_CMD_OPTIMIZATION': '0',\n",
       "   'C_READ_LATENCY': '1',\n",
       "   'C_SINGLE_PORT_BRAM': '1',\n",
       "   'C_S_AXI_ADDR_WIDTH': '13',\n",
       "   'C_S_AXI_BASEADDR': '0xA0000000',\n",
       "   'C_S_AXI_CTRL_ADDR_WIDTH': '32',\n",
       "   'C_S_AXI_CTRL_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_HIGHADDR': '0xA0001FFF',\n",
       "   'C_S_AXI_ID_WIDTH': '1',\n",
       "   'C_S_AXI_PROTOCOL': 'AXI4',\n",
       "   'C_S_AXI_SUPPORTS_NARROW_BURST': '0',\n",
       "   'Component_Name': 'Bram_test_axi_bram_ctrl_0_1',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'ECC_ONOFF_RESET_VALUE': '0',\n",
       "   'ECC_TYPE': 'Hamming',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'EDK_SPECIAL': 'BRAM_CTRL',\n",
       "   'FAULT_INJECT': '0',\n",
       "   'ID_WIDTH': '0',\n",
       "   'MEM_DEPTH': '2048',\n",
       "   'PROTOCOL': 'AXI4',\n",
       "   'RD_CMD_OPTIMIZATION': '0',\n",
       "   'READ_LATENCY': '1',\n",
       "   'SINGLE_PORT_BRAM': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'USE_ECC': '0'},\n",
       "  'phys_addr': 2684354560,\n",
       "  'registers': {'CE_CNT': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Correctable Error Counter Register',\n",
       "    'fields': {'CE_CNT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 8,\n",
       "      'description': 'Correctable Error Counter Register'}},\n",
       "    'size': 1},\n",
       "   'CE_FFA0': {'access': 'read-only',\n",
       "    'address_offset': 448,\n",
       "    'description': 'Correctable Error First Failing Address Register, bits [31:0]',\n",
       "    'fields': {'CE_FFA0': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Correctable Error First Failing Address Register, bits [31:0]'}},\n",
       "    'size': 1},\n",
       "   'CE_FFA1': {'access': 'read-only',\n",
       "    'address_offset': 452,\n",
       "    'description': 'Correctable Error First Failing Address Register, bits [63:32]',\n",
       "    'fields': {'CE_FFA1': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Correctable Error First Failing Address Register, bits [63:32]'}},\n",
       "    'size': 1},\n",
       "   'ECC_EN_IRQ': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'ECC Enable Interrupt Register',\n",
       "    'fields': {'CE_EN_IRQ': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Enable Interrupt Register'},\n",
       "     'UE_EN_IRQ': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Enable Interrupt Register'}},\n",
       "    'size': 1},\n",
       "   'ECC_ON_OFF': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'ECC On/Off Register',\n",
       "    'fields': {'ECC_ON_OFF': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC On/Off Register'}},\n",
       "    'size': 1},\n",
       "   'ECC_STATUS': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'ECC Status Register',\n",
       "    'fields': {'CE_STATUS': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Status Register'},\n",
       "     'UE_STATUS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Status Register'}},\n",
       "    'size': 1},\n",
       "   'FI_D0': {'access': 'write-only',\n",
       "    'address_offset': 768,\n",
       "    'description': 'Fault Inject Data Register, bits[31:0]',\n",
       "    'fields': {'FI_D0': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[31:0]'}},\n",
       "    'size': 1},\n",
       "   'FI_D1': {'access': 'write-only',\n",
       "    'address_offset': 772,\n",
       "    'description': 'Fault Inject Data Register, bits[63:32]',\n",
       "    'fields': {'FI_D1': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[63:32]'}},\n",
       "    'size': 1},\n",
       "   'FI_D2': {'access': 'write-only',\n",
       "    'address_offset': 776,\n",
       "    'description': 'Fault Inject Data Register, bits[95:64]',\n",
       "    'fields': {'FI_D2': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[95:64]'}},\n",
       "    'size': 1},\n",
       "   'FI_D3': {'access': 'write-only',\n",
       "    'address_offset': 780,\n",
       "    'description': 'Fault Inject Data Register, bits[127:96]',\n",
       "    'fields': {'FI_D3': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[127:96]'}},\n",
       "    'size': 1},\n",
       "   'FI_ECC': {'access': 'write-only',\n",
       "    'address_offset': 896,\n",
       "    'description': 'Fault Inject ECC Register',\n",
       "    'fields': {'FI_ECC': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject ECC Register'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD1': {'access': 'read-only',\n",
       "    'address_offset': 516,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [63:32]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [63:32]'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD2': {'access': 'read-only',\n",
       "    'address_offset': 520,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [95:64]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [95:64]'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD3': {'access': 'read-only',\n",
       "    'address_offset': 524,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [127:96]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [127:96]'}},\n",
       "    'size': 1}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_bram_ctrl:4.1'},\n",
       " 'axi_bram_ctrl_1': {'addr_range': 8192,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0x7f6fc3a470>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'axi_bram_ctrl_1',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'BMG_INSTANCE': 'EXTERNAL',\n",
       "   'C_BRAM_ADDR_WIDTH': '11',\n",
       "   'C_BRAM_INST_MODE': 'EXTERNAL',\n",
       "   'C_ECC': '0',\n",
       "   'C_ECC_ONOFF_RESET_VALUE': '0',\n",
       "   'C_ECC_TYPE': '0',\n",
       "   'C_FAMILY': 'zynquplus',\n",
       "   'C_FAULT_INJECT': '0',\n",
       "   'C_MEMORY_DEPTH': '2048',\n",
       "   'C_RD_CMD_OPTIMIZATION': '0',\n",
       "   'C_READ_LATENCY': '1',\n",
       "   'C_SINGLE_PORT_BRAM': '1',\n",
       "   'C_S_AXI_ADDR_WIDTH': '13',\n",
       "   'C_S_AXI_BASEADDR': '0xA0002000',\n",
       "   'C_S_AXI_CTRL_ADDR_WIDTH': '32',\n",
       "   'C_S_AXI_CTRL_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_HIGHADDR': '0xA0003FFF',\n",
       "   'C_S_AXI_ID_WIDTH': '1',\n",
       "   'C_S_AXI_PROTOCOL': 'AXI4',\n",
       "   'C_S_AXI_SUPPORTS_NARROW_BURST': '0',\n",
       "   'Component_Name': 'Bram_test_axi_bram_ctrl_1_0',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'ECC_ONOFF_RESET_VALUE': '0',\n",
       "   'ECC_TYPE': 'Hamming',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'EDK_SPECIAL': 'BRAM_CTRL',\n",
       "   'FAULT_INJECT': '0',\n",
       "   'ID_WIDTH': '0',\n",
       "   'MEM_DEPTH': '2048',\n",
       "   'PROTOCOL': 'AXI4',\n",
       "   'RD_CMD_OPTIMIZATION': '0',\n",
       "   'READ_LATENCY': '1',\n",
       "   'SINGLE_PORT_BRAM': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'USE_ECC': '0'},\n",
       "  'phys_addr': 2684362752,\n",
       "  'registers': {'CE_CNT': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Correctable Error Counter Register',\n",
       "    'fields': {'CE_CNT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 8,\n",
       "      'description': 'Correctable Error Counter Register'}},\n",
       "    'size': 1},\n",
       "   'CE_FFA0': {'access': 'read-only',\n",
       "    'address_offset': 448,\n",
       "    'description': 'Correctable Error First Failing Address Register, bits [31:0]',\n",
       "    'fields': {'CE_FFA0': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Correctable Error First Failing Address Register, bits [31:0]'}},\n",
       "    'size': 1},\n",
       "   'CE_FFA1': {'access': 'read-only',\n",
       "    'address_offset': 452,\n",
       "    'description': 'Correctable Error First Failing Address Register, bits [63:32]',\n",
       "    'fields': {'CE_FFA1': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Correctable Error First Failing Address Register, bits [63:32]'}},\n",
       "    'size': 1},\n",
       "   'ECC_EN_IRQ': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'ECC Enable Interrupt Register',\n",
       "    'fields': {'CE_EN_IRQ': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Enable Interrupt Register'},\n",
       "     'UE_EN_IRQ': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Enable Interrupt Register'}},\n",
       "    'size': 1},\n",
       "   'ECC_ON_OFF': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'ECC On/Off Register',\n",
       "    'fields': {'ECC_ON_OFF': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC On/Off Register'}},\n",
       "    'size': 1},\n",
       "   'ECC_STATUS': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'ECC Status Register',\n",
       "    'fields': {'CE_STATUS': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Status Register'},\n",
       "     'UE_STATUS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Status Register'}},\n",
       "    'size': 1},\n",
       "   'FI_D0': {'access': 'write-only',\n",
       "    'address_offset': 768,\n",
       "    'description': 'Fault Inject Data Register, bits[31:0]',\n",
       "    'fields': {'FI_D0': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[31:0]'}},\n",
       "    'size': 1},\n",
       "   'FI_D1': {'access': 'write-only',\n",
       "    'address_offset': 772,\n",
       "    'description': 'Fault Inject Data Register, bits[63:32]',\n",
       "    'fields': {'FI_D1': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[63:32]'}},\n",
       "    'size': 1},\n",
       "   'FI_D2': {'access': 'write-only',\n",
       "    'address_offset': 776,\n",
       "    'description': 'Fault Inject Data Register, bits[95:64]',\n",
       "    'fields': {'FI_D2': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[95:64]'}},\n",
       "    'size': 1},\n",
       "   'FI_D3': {'access': 'write-only',\n",
       "    'address_offset': 780,\n",
       "    'description': 'Fault Inject Data Register, bits[127:96]',\n",
       "    'fields': {'FI_D3': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[127:96]'}},\n",
       "    'size': 1},\n",
       "   'FI_ECC': {'access': 'write-only',\n",
       "    'address_offset': 896,\n",
       "    'description': 'Fault Inject ECC Register',\n",
       "    'fields': {'FI_ECC': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject ECC Register'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD1': {'access': 'read-only',\n",
       "    'address_offset': 516,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [63:32]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [63:32]'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD2': {'access': 'read-only',\n",
       "    'address_offset': 520,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [95:64]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [95:64]'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD3': {'access': 'read-only',\n",
       "    'address_offset': 524,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [127:96]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [127:96]'}},\n",
       "    'size': 1}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_bram_ctrl:4.1'},\n",
       " 'axi_dma_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0x7f6fc3a470>,\n",
       "  'driver': pynq.lib.dma.DMA,\n",
       "  'fullpath': 'axi_dma_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'mm2s_introut': {'controller': '',\n",
       "    'fullpath': 'axi_dma_0/mm2s_introut',\n",
       "    'index': 0,\n",
       "    'raw_irq': 121},\n",
       "   's2mm_introut': {'controller': '',\n",
       "    'fullpath': 'axi_dma_0/s2mm_introut',\n",
       "    'index': 1,\n",
       "    'raw_irq': 122}},\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'parameters': {'C_BASEADDR': '0xA0030000',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_FAMILY': 'zynquplus',\n",
       "   'C_HIGHADDR': '0xA003FFFF',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_MM2S_BURST_SIZE': '16',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_S2MM_BURST_SIZE': '16',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '26',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'Bram_test_axi_dma_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'c_addr_width': '32',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_include_sg': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'c_m_axi_mm2s_data_width': '32',\n",
       "   'c_m_axi_s2mm_data_width': '32',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_mm2s_burst_size': '16',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_s2mm_burst_size': '16',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_sg_length_width': '26',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_single_interface': '0'},\n",
       "  'phys_addr': 2684551168,\n",
       "  'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA': {'access': 'read-write',\n",
       "    'address_offset': 24,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 56,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 60,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA': {'access': 'read-write',\n",
       "    'address_offset': 72,\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 76,\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 48,\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 52,\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 88,\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 64,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 68,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'SG_CTL': {'access': 'read-write',\n",
       "    'address_offset': 44,\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'},\n",
       "     'SG_USER': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
       " 'axi_gpio_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0x7f6fc3a470>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO,\n",
       "  'fullpath': 'axi_gpio_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'C_ALL_INPUTS': '0',\n",
       "   'C_ALL_INPUTS_2': '1',\n",
       "   'C_ALL_OUTPUTS': '1',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_BASEADDR': '0xA0010000',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_FAMILY': 'zynquplus',\n",
       "   'C_GPIO2_WIDTH': '1',\n",
       "   'C_GPIO_WIDTH': '1',\n",
       "   'C_HIGHADDR': '0xA001FFFF',\n",
       "   'C_INTERRUPT_PRESENT': '0',\n",
       "   'C_IS_DUAL': '1',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'Bram_test_axi_gpio_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO_BOARD_INTERFACE': 'Custom',\n",
       "   'USE_BOARD_FLOW': 'false'},\n",
       "  'phys_addr': 2684420096,\n",
       "  'registers': {'GIER': {'access': 'read-write',\n",
       "    'address_offset': 284,\n",
       "    'description': 'Global_Interrupt_Enable register',\n",
       "    'fields': {'Global_Interrupt_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global_Interrupt_Enable register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_DATA': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel_2_GPIO_DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-2 AXI GPIO Data register'}},\n",
       "    'size': 1},\n",
       "   'GPIO2_TRI': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_2_GPIO_TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register'}},\n",
       "    'size': 1},\n",
       "   'GPIO_DATA': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel_1_GPIO_DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-1 AXI GPIO Data register'}},\n",
       "    'size': 1},\n",
       "   'GPIO_TRI': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_1_GPIO_TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register'}},\n",
       "    'size': 1},\n",
       "   'IP_IER': {'access': 'read-write',\n",
       "    'address_offset': 296,\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel_1_Interrupt_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'},\n",
       "     'Channel_2_Interrupt_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'IP_ISR': {'access': 'read-write',\n",
       "    'address_offset': 288,\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel_1_Interrupt_Status': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'},\n",
       "     'Channel_2_Interrupt_Status': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
       " 'axi_gpio_1': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0x7f6fc3a470>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO,\n",
       "  'fullpath': 'axi_gpio_1',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'C_ALL_INPUTS': '1',\n",
       "   'C_ALL_INPUTS_2': '1',\n",
       "   'C_ALL_OUTPUTS': '0',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_BASEADDR': '0xA0020000',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_FAMILY': 'zynquplus',\n",
       "   'C_GPIO2_WIDTH': '1',\n",
       "   'C_GPIO_WIDTH': '1',\n",
       "   'C_HIGHADDR': '0xA002FFFF',\n",
       "   'C_INTERRUPT_PRESENT': '0',\n",
       "   'C_IS_DUAL': '1',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'Bram_test_axi_gpio_1_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO_BOARD_INTERFACE': 'Custom',\n",
       "   'USE_BOARD_FLOW': 'false'},\n",
       "  'phys_addr': 2684485632,\n",
       "  'registers': {'GIER': {'access': 'read-write',\n",
       "    'address_offset': 284,\n",
       "    'description': 'Global_Interrupt_Enable register',\n",
       "    'fields': {'Global_Interrupt_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global_Interrupt_Enable register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_DATA': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel_2_GPIO_DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-2 AXI GPIO Data register'}},\n",
       "    'size': 1},\n",
       "   'GPIO2_TRI': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_2_GPIO_TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register'}},\n",
       "    'size': 1},\n",
       "   'GPIO_DATA': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel_1_GPIO_DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-1 AXI GPIO Data register'}},\n",
       "    'size': 1},\n",
       "   'GPIO_TRI': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_1_GPIO_TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register'}},\n",
       "    'size': 1},\n",
       "   'IP_IER': {'access': 'read-write',\n",
       "    'address_offset': 296,\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel_1_Interrupt_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'},\n",
       "     'Channel_2_Interrupt_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'IP_ISR': {'access': 'read-write',\n",
       "    'address_offset': 288,\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel_1_Interrupt_Status': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'},\n",
       "     'Channel_2_Interrupt_Status': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
       " 'zynq_ultra_ps_e_0': {'device': <pynq.pl_server.device.XlnkDevice at 0x7f6fc3a470>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'parameters': {'C_DP_USE_AUDIO': '0',\n",
       "   'C_DP_USE_VIDEO': '0',\n",
       "   'C_MAXIGP0_DATA_WIDTH': '128',\n",
       "   'C_MAXIGP1_DATA_WIDTH': '128',\n",
       "   'C_MAXIGP2_DATA_WIDTH': '32',\n",
       "   'C_SAXIGP0_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP1_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP2_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP3_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP4_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP5_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP6_DATA_WIDTH': '128',\n",
       "   'C_USE_DIFF_RW_CLK_GP0': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP1': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP2': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP3': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP4': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP5': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP6': '0',\n",
       "   'C_EN_FIFO_ENET0': '0',\n",
       "   'C_EN_FIFO_ENET1': '0',\n",
       "   'C_EN_FIFO_ENET2': '0',\n",
       "   'C_EN_FIFO_ENET3': '0',\n",
       "   'C_PL_CLK0_BUF': 'TRUE',\n",
       "   'C_PL_CLK1_BUF': 'FALSE',\n",
       "   'C_PL_CLK2_BUF': 'FALSE',\n",
       "   'C_PL_CLK3_BUF': 'FALSE',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_TRACE_DATA_WIDTH': '32',\n",
       "   'C_USE_DEBUG_TEST': '0',\n",
       "   'C_SD0_INTERNAL_BUS_WIDTH': '4',\n",
       "   'C_SD1_INTERNAL_BUS_WIDTH': '4',\n",
       "   'C_NUM_F2P_0_INTR_INPUTS': '2',\n",
       "   'C_NUM_F2P_1_INTR_INPUTS': '1',\n",
       "   'C_EMIO_GPIO_WIDTH': '1',\n",
       "   'C_NUM_FABRIC_RESETS': '1',\n",
       "   'PSU_VALUE_SILVERSION': '3',\n",
       "   'PSU__USE__DDR_INTF_REQUESTED': '0',\n",
       "   'PSU__EN_AXI_STATUS_PORTS': '0',\n",
       "   'PSU__PSS_REF_CLK__FREQMHZ': '33.333333',\n",
       "   'PSU__PSS_ALT_REF_CLK__FREQMHZ': '33.333',\n",
       "   'PSU__VIDEO_REF_CLK__FREQMHZ': '33.333',\n",
       "   'PSU__AUX_REF_CLK__FREQMHZ': '33.333',\n",
       "   'PSU__GT_REF_CLK__FREQMHZ': '33.333',\n",
       "   'PSU__VIDEO_REF_CLK__ENABLE': '0',\n",
       "   'PSU__VIDEO_REF_CLK__IO': '<Select>',\n",
       "   'PSU__PSS_ALT_REF_CLK__ENABLE': '0',\n",
       "   'PSU__PSS_ALT_REF_CLK__IO': '<Select>',\n",
       "   'PSU__CAN0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__CAN0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__CAN0__GRP_CLK__ENABLE': '0',\n",
       "   'PSU__CAN0__GRP_CLK__IO': '<Select>',\n",
       "   'PSU__CAN1__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__CAN1__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__CAN1__GRP_CLK__ENABLE': '0',\n",
       "   'PSU__CAN1__GRP_CLK__IO': '<Select>',\n",
       "   'PSU__CAN0_LOOP_CAN1__ENABLE': '0',\n",
       "   'PSU__DPAUX__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__DPAUX__PERIPHERAL__IO': 'MIO 27 .. 30',\n",
       "   'PSU__ENET0__GRP_MDIO__ENABLE': '0',\n",
       "   'PSU__ACT_DDR_FREQ_MHZ': '533.333313',\n",
       "   'PSU__ENET0__GRP_MDIO__IO': '<Select>',\n",
       "   'PSU__GEM__TSU__ENABLE': '0',\n",
       "   'PSU__GEM__TSU__IO': '<Select>',\n",
       "   'PSU__ENET0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__ENET0__FIFO__ENABLE': '0',\n",
       "   'PSU__ENET0__PTP__ENABLE': '0',\n",
       "   'PSU__ENET0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__ENET1__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__ENET1__FIFO__ENABLE': '0',\n",
       "   'PSU__ENET1__PTP__ENABLE': '0',\n",
       "   'PSU__ENET1__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__ENET1__GRP_MDIO__ENABLE': '0',\n",
       "   'PSU__FPGA_PL0_ENABLE': '1',\n",
       "   'PSU__FPGA_PL1_ENABLE': '0',\n",
       "   'PSU__FPGA_PL2_ENABLE': '0',\n",
       "   'PSU__FPGA_PL3_ENABLE': '0',\n",
       "   'PSU__ENET1__GRP_MDIO__IO': '<Select>',\n",
       "   'PSU__ENET2__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__ENET2__FIFO__ENABLE': '0',\n",
       "   'PSU__ENET2__PTP__ENABLE': '0',\n",
       "   'PSU__ENET2__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__ENET2__GRP_MDIO__ENABLE': '0',\n",
       "   'PSU__ENET2__GRP_MDIO__IO': '<Select>',\n",
       "   'PSU__ENET3__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__ENET3__FIFO__ENABLE': '0',\n",
       "   'PSU__ENET3__PTP__ENABLE': '0',\n",
       "   'PSU__ENET3__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__ENET3__GRP_MDIO__ENABLE': '0',\n",
       "   'PSU__ENET3__GRP_MDIO__IO': '<Select>',\n",
       "   'PSU__GPIO_EMIO__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__GPIO_EMIO__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__GPIO0_MIO__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__GPIO0_MIO__IO': 'MIO 0 .. 25',\n",
       "   'PSU__GPIO1_MIO__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__GPIO1_MIO__IO': 'MIO 26 .. 51',\n",
       "   'PSU__GPIO2_MIO__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__GPIO2_MIO__IO': 'MIO 52 .. 77',\n",
       "   'PSU__I2C0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__I2C0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__I2C0__GRP_INT__ENABLE': '0',\n",
       "   'PSU__I2C0__GRP_INT__IO': '<Select>',\n",
       "   'PSU__I2C1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__I2C1__PERIPHERAL__IO': 'MIO 4 .. 5',\n",
       "   'PSU__I2C1__GRP_INT__ENABLE': '0',\n",
       "   'PSU__I2C1__GRP_INT__IO': '<Select>',\n",
       "   'PSU__I2C0_LOOP_I2C1__ENABLE': '0',\n",
       "   'PSU__TESTSCAN__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__PCIE__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE': '1',\n",
       "   'PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE': '0',\n",
       "   'PSU__PCIE__PERIPHERAL__ENDPOINT_IO': '<Select>',\n",
       "   'PSU__PCIE__PERIPHERAL__ROOTPORT_IO': '<Select>',\n",
       "   'PSU__PCIE__LANE0__ENABLE': '0',\n",
       "   'PSU__PCIE__LANE0__IO': '<Select>',\n",
       "   'PSU__PCIE__LANE1__ENABLE': '0',\n",
       "   'PSU__PCIE__LANE1__IO': '<Select>',\n",
       "   'PSU__PCIE__LANE2__ENABLE': '0',\n",
       "   'PSU__PCIE__LANE2__IO': '<Select>',\n",
       "   'PSU__PCIE__LANE3__ENABLE': '0',\n",
       "   'PSU__PCIE__LANE3__IO': '<Select>',\n",
       "   'PSU__PCIE__RESET__POLARITY': 'Active Low',\n",
       "   'PSU__GT__LINK_SPEED': 'HBR',\n",
       "   'PSU__GT__VLT_SWNG_LVL_4': '0',\n",
       "   'PSU__GT__PRE_EMPH_LVL_4': '0',\n",
       "   'PSU__USB0__REF_CLK_SEL': 'Ref Clk0',\n",
       "   'PSU__USB0__REF_CLK_FREQ': '26',\n",
       "   'PSU__USB1__REF_CLK_SEL': 'Ref Clk0',\n",
       "   'PSU__USB1__REF_CLK_FREQ': '26',\n",
       "   'PSU__GEM0__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__GEM0__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__GEM1__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__GEM1__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__GEM2__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__GEM2__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__GEM3__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__GEM3__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__DP__REF_CLK_SEL': 'Ref Clk1',\n",
       "   'PSU__DP__REF_CLK_FREQ': '27',\n",
       "   'PSU__SATA__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__SATA__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__PCIE__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__PCIE__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__DP__LANE_SEL': 'Dual Lower',\n",
       "   'PSU__PCIE__DEVICE_PORT_TYPE': '<Select>',\n",
       "   'PSU__PCIE__MAXIMUM_LINK_WIDTH': '<Select>',\n",
       "   'PSU__PCIE__LINK_SPEED': '<Select>',\n",
       "   'PSU__PCIE__INTERFACE_WIDTH': '<Select>',\n",
       "   'PSU__PCIE__BAR0_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR0_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR0_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR0_64BIT': '0',\n",
       "   'PSU__PCIE__BAR0_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR0_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR1_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR1_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR1_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR1_64BIT': '0',\n",
       "   'PSU__PCIE__BAR1_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR1_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR2_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR2_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR2_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR2_64BIT': '0',\n",
       "   'PSU__PCIE__BAR2_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR2_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR3_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR3_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR3_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR3_64BIT': '0',\n",
       "   'PSU__PCIE__BAR3_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR3_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR4_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR4_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR4_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR4_64BIT': '0',\n",
       "   'PSU__PCIE__BAR4_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR4_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR5_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR5_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR5_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR5_64BIT': '0',\n",
       "   'PSU__PCIE__BAR5_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR5_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__EROM_ENABLE': '0',\n",
       "   'PSU__PCIE__EROM_SCALE': '<Select>',\n",
       "   'PSU__PCIE__EROM_SIZE': '<Select>',\n",
       "   'PSU__PCIE__CAP_SLOT_IMPLEMENTED': '<Select>',\n",
       "   'PSU__PCIE__MAX_PAYLOAD_SIZE': '<Select>',\n",
       "   'PSU__PCIE__LEGACY_INTERRUPT': '<Select>',\n",
       "   'PSU__PCIE__BASE_CLASS_MENU': '<Select>',\n",
       "   'PSU__PCIE__USE_CLASS_CODE_LOOKUP_ASSISTANT': '<Select>',\n",
       "   'PSU__PCIE__SUB_CLASS_INTERFACE_MENU': '<Select>',\n",
       "   'PSU__PCIE__AER_CAPABILITY': '0',\n",
       "   'PSU__PCIE__CORRECTABLE_INT_ERR': '0',\n",
       "   'PSU__PCIE__HEADER_LOG_OVERFLOW': '0',\n",
       "   'PSU__PCIE__RECEIVER_ERR': '0',\n",
       "   'PSU__PCIE__SURPRISE_DOWN': '0',\n",
       "   'PSU__PCIE__FLOW_CONTROL_ERR': '0',\n",
       "   'PSU__PCIE__COMPLTION_TIMEOUT': '0',\n",
       "   'PSU__PCIE__COMPLETER_ABORT': '0',\n",
       "   'PSU__PCIE__RECEIVER_OVERFLOW': '0',\n",
       "   'PSU__PCIE__ECRC_ERR': '0',\n",
       "   'PSU__PCIE__ACS_VIOLAION': '0',\n",
       "   'PSU__PCIE__UNCORRECTABL_INT_ERR': '0',\n",
       "   'PSU__PCIE__MC_BLOCKED_TLP': '0',\n",
       "   'PSU__PCIE__ATOMICOP_EGRESS_BLOCKED': '0',\n",
       "   'PSU__PCIE__TLP_PREFIX_BLOCKED': '0',\n",
       "   'PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR': '0',\n",
       "   'PSU__PCIE__ACS_VIOLATION': '0',\n",
       "   'PSU__PCIE__MULTIHEADER': '0',\n",
       "   'PSU__PCIE__ECRC_CHECK': '0',\n",
       "   'PSU__PCIE__ECRC_GEN': '0',\n",
       "   'PSU__PCIE__PERM_ROOT_ERR_UPDATE': '0',\n",
       "   'PSU__PCIE__CRS_SW_VISIBILITY': '0',\n",
       "   'PSU__PCIE__INTX_GENERATION': '0',\n",
       "   'PSU__PCIE__INTX_PIN': '<Select>',\n",
       "   'PSU__PCIE__MSI_CAPABILITY': '0',\n",
       "   'PSU__PCIE__MSI_64BIT_ADDR_CAPABLE': '0',\n",
       "   'PSU__PCIE__MSI_MULTIPLE_MSG_CAPABLE': '<Select>',\n",
       "   'PSU__PCIE__MSIX_CAPABILITY': '0',\n",
       "   'PSU__PCIE__MSIX_TABLE_SIZE': '0',\n",
       "   'PSU__PCIE__MSIX_TABLE_OFFSET': '0',\n",
       "   'PSU__PCIE__MSIX_PBA_OFFSET': '0',\n",
       "   'PSU__PCIE__BRIDGE_BAR_INDICATOR': '<Select>',\n",
       "   'PSU__PROTECTION__SUBSYSTEMS': 'PMU Firmware:PMU|Secure Subsystem:',\n",
       "   'PSU__PROTECTION__MASTERS_TZ': 'GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure',\n",
       "   'PSU__PROTECTION__MASTERS': 'USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1',\n",
       "   'PSU__PROTECTION__DDR_SEGMENTS': 'NONE',\n",
       "   'PSU__PROTECTION__OCM_SEGMENTS': 'NONE',\n",
       "   'PSU__PROTECTION__LPD_SEGMENTS': 'SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem',\n",
       "   'PSU__PROTECTION__FPD_SEGMENTS': 'SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem',\n",
       "   'PSU__PROTECTION__DEBUG': '0',\n",
       "   'PSU__PROTECTION__SLAVES': 'LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1',\n",
       "   'PSU__PROTECTION__PRESUBSYSTEMS': 'NONE',\n",
       "   'PSU__PROTECTION__ENABLE': '0',\n",
       "   'PSU__DDR_SW_REFRESH_ENABLED': '1',\n",
       "   'PSU__PROTECTION__LOCK_UNUSED_SEGMENTS': '0',\n",
       "   'PSU__EP__IP': '0',\n",
       "   'PSU__ACTUAL__IP': '1',\n",
       "   'SUBPRESET1': 'Custom',\n",
       "   'SUBPRESET2': 'Custom',\n",
       "   'PSU_UIPARAM_GENERATE_SUMMARY': '<Select>',\n",
       "   'PSU_MIO_TREE_PERIPHERALS': 'UART 1#UART 1#UART 0#UART 0#I2C 1#I2C 1#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#SD 0#SD 0#GPIO0 MIO#SD 0#GPIO0 MIO#PMU GPI 0#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SPI 0#GPIO1 MIO#GPIO1 MIO#SPI 0#SPI 0#SPI 0#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#GPIO2 MIO#GPIO2 MIO',\n",
       "   'PSU_MIO_TREE_SIGNALS': 'txd#rxd#rxd#txd#scl_out#sda_out#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#sdio0_cmd_out#sdio0_clk_out#gpio0[23]#sdio0_cd_n#gpio0[25]#gpi[0]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpio1[35]#gpio1[36]#gpio1[37]#sclk_out#gpio1[39]#gpio1[40]#n_ss_out[0]#miso#mosi#gpio1[44]#gpio1[45]#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#gpio2[76]#gpio2[77]',\n",
       "   'PSU__NAND__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__NAND__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__NAND__READY_BUSY__ENABLE': '0',\n",
       "   'PSU__NAND__READY0_BUSY__ENABLE': '0',\n",
       "   'PSU__NAND__READY1_BUSY__ENABLE': '0',\n",
       "   'PSU__NAND__READY_BUSY__IO': '<Select>',\n",
       "   'PSU__NAND__READY0_BUSY__IO': '<Select>',\n",
       "   'PSU__NAND__READY1_BUSY__IO': '<Select>',\n",
       "   'PSU__NAND__CHIP_ENABLE__ENABLE': '0',\n",
       "   'PSU__NAND__CHIP_ENABLE__IO': '<Select>',\n",
       "   'PSU__NAND__DATA_STROBE__ENABLE': '0',\n",
       "   'PSU__NAND__DATA_STROBE__IO': '<Select>',\n",
       "   'PSU__PJTAG__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__PJTAG__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__PMU__AIBACK__ENABLE': '0',\n",
       "   'PSU__PMU__PLERROR__ENABLE': '0',\n",
       "   'PSU__PMU__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__PMU__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__PMU__EMIO_GPI__ENABLE': '0',\n",
       "   'PSU__PMU__EMIO_GPO__ENABLE': '0',\n",
       "   'PSU__PMU__GPI0__ENABLE': '1',\n",
       "   'PSU__PMU__GPI1__ENABLE': '0',\n",
       "   'PSU__PMU__GPI2__ENABLE': '0',\n",
       "   'PSU__PMU__GPI3__ENABLE': '0',\n",
       "   'PSU__PMU__GPI4__ENABLE': '0',\n",
       "   'PSU__PMU__GPI5__ENABLE': '0',\n",
       "   'PSU__PMU__GPO0__ENABLE': '1',\n",
       "   'PSU__PMU__GPO1__ENABLE': '1',\n",
       "   'PSU__PMU__GPO2__ENABLE': '1',\n",
       "   'PSU__PMU__GPO3__ENABLE': '0',\n",
       "   'PSU__PMU__GPO4__ENABLE': '0',\n",
       "   'PSU__PMU__GPO5__ENABLE': '0',\n",
       "   'PSU__PMU__GPI0__IO': 'MIO 26',\n",
       "   'PSU__PMU__GPI1__IO': '<Select>',\n",
       "   'PSU__PMU__GPI2__IO': '<Select>',\n",
       "   'PSU__PMU__GPI3__IO': '<Select>',\n",
       "   'PSU__PMU__GPI4__IO': '<Select>',\n",
       "   'PSU__PMU__GPI5__IO': '<Select>',\n",
       "   'PSU__PMU__GPO0__IO': 'MIO 32',\n",
       "   'PSU__PMU__GPO1__IO': 'MIO 33',\n",
       "   'PSU__PMU__GPO2__IO': 'MIO 34',\n",
       "   'PSU__PMU__GPO3__IO': '<Select>',\n",
       "   'PSU__PMU__GPO4__IO': '<Select>',\n",
       "   'PSU__PMU__GPO5__IO': '<Select>',\n",
       "   'PSU__PMU__GPO2__POLARITY': 'high',\n",
       "   'PSU__PMU__GPO3__POLARITY': '<Select>',\n",
       "   'PSU__PMU__GPO4__POLARITY': '<Select>',\n",
       "   'PSU__PMU__GPO5__POLARITY': '<Select>',\n",
       "   'PSU__CSU__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__CSU__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__QSPI__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__QSPI__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__QSPI__PERIPHERAL__MODE': '<Select>',\n",
       "   'PSU__QSPI__PERIPHERAL__DATA_MODE': '<Select>',\n",
       "   'PSU__QSPI__GRP_FBCLK__ENABLE': '0',\n",
       "   'PSU__QSPI__GRP_FBCLK__IO': '<Select>',\n",
       "   'PSU__SD0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__SD0__PERIPHERAL__IO': 'MIO 13 .. 16 21 22',\n",
       "   'PSU__SD0__GRP_CD__ENABLE': '1',\n",
       "   'PSU__SD0__GRP_CD__IO': 'MIO 24',\n",
       "   'PSU__SD0__GRP_POW__ENABLE': '0',\n",
       "   'PSU__SD0__GRP_POW__IO': '<Select>',\n",
       "   'PSU__SD0__GRP_WP__ENABLE': '0',\n",
       "   'PSU__SD0__GRP_WP__IO': '<Select>',\n",
       "   'PSU__SD0__SLOT_TYPE': 'SD 2.0',\n",
       "   'PSU__SD0__RESET__ENABLE': '0',\n",
       "   'PSU__SD0__DATA_TRANSFER_MODE': '4Bit',\n",
       "   'PSU__SD1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__SD1__PERIPHERAL__IO': 'MIO 46 .. 51',\n",
       "   'PSU__SD1__GRP_CD__ENABLE': '0',\n",
       "   'PSU__SD1__GRP_CD__IO': '<Select>',\n",
       "   'PSU__SD1__GRP_POW__ENABLE': '0',\n",
       "   'PSU__SD1__GRP_POW__IO': '<Select>',\n",
       "   'PSU__SD1__GRP_WP__ENABLE': '0',\n",
       "   'PSU__SD1__GRP_WP__IO': '<Select>',\n",
       "   'PSU__SD1__SLOT_TYPE': 'SD 2.0',\n",
       "   'PSU__SD1__RESET__ENABLE': '0',\n",
       "   'PSU__SD1__DATA_TRANSFER_MODE': '4Bit',\n",
       "   'PSU__DEVICE_TYPE': 'EG',\n",
       "   'PSU_SMC_CYCLE_T0': 'NA',\n",
       "   'PSU_SMC_CYCLE_T1': 'NA',\n",
       "   'PSU_SMC_CYCLE_T2': 'NA',\n",
       "   'PSU_SMC_CYCLE_T3': 'NA',\n",
       "   'PSU_SMC_CYCLE_T4': 'NA',\n",
       "   'PSU_SMC_CYCLE_T5': 'NA',\n",
       "   'PSU_SMC_CYCLE_T6': 'NA',\n",
       "   'PSU__SPI0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__SPI0__PERIPHERAL__IO': 'MIO 38 .. 43',\n",
       "   'PSU__SPI0__GRP_SS0__ENABLE': '1',\n",
       "   'PSU__SPI0__GRP_SS0__IO': 'MIO 41',\n",
       "   'PSU__SPI0__GRP_SS1__ENABLE': '0',\n",
       "   'PSU__SPI0__GRP_SS1__IO': '<Select>',\n",
       "   'PSU__SPI0__GRP_SS2__ENABLE': '0',\n",
       "   'PSU__SPI0__GRP_SS2__IO': '<Select>',\n",
       "   'PSU__SPI1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__SPI1__PERIPHERAL__IO': 'MIO 6 .. 11',\n",
       "   'PSU__SPI1__GRP_SS0__ENABLE': '1',\n",
       "   'PSU__SPI1__GRP_SS0__IO': 'MIO 9',\n",
       "   'PSU__SPI1__GRP_SS1__ENABLE': '0',\n",
       "   'PSU__SPI1__GRP_SS1__IO': '<Select>',\n",
       "   'PSU__SPI1__GRP_SS2__ENABLE': '0',\n",
       "   'PSU__SPI1__GRP_SS2__IO': '<Select>',\n",
       "   'PSU__SPI0_LOOP_SPI1__ENABLE': '0',\n",
       "   'PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT': 'APB',\n",
       "   'PSU__SWDT0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__SWDT0__CLOCK__ENABLE': '0',\n",
       "   'PSU__SWDT0__RESET__ENABLE': '0',\n",
       "   'PSU__SWDT0__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__SWDT0__CLOCK__IO': '<Select>',\n",
       "   'PSU__SWDT0__RESET__IO': '<Select>',\n",
       "   'PSU__SWDT1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__SWDT1__CLOCK__ENABLE': '0',\n",
       "   'PSU__SWDT1__RESET__ENABLE': '0',\n",
       "   'PSU__SWDT1__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__SWDT1__CLOCK__IO': '<Select>',\n",
       "   'PSU__SWDT1__RESET__IO': '<Select>',\n",
       "   'PSU__UART0__BAUD_RATE': '115200',\n",
       "   'PSU__TRACE__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__TRACE__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__TRACE__WIDTH': '<Select>',\n",
       "   'PSU__TRACE__INTERNAL_WIDTH': '32',\n",
       "   'PSU_SD0_INTERNAL_BUS_WIDTH': '4',\n",
       "   'PSU__TTC0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__TTC0__CLOCK__ENABLE': '0',\n",
       "   'PSU__TTC0__WAVEOUT__ENABLE': '0',\n",
       "   'PSU__TTC0__CLOCK__IO': '<Select>',\n",
       "   'PSU__TTC0__WAVEOUT__IO': '<Select>',\n",
       "   'PSU__TTC0__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__TTC1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__TTC1__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__UART1__BAUD_RATE': '115200',\n",
       "   'PSU__TTC1__CLOCK__ENABLE': '0',\n",
       "   'PSU__TTC1__WAVEOUT__ENABLE': '0',\n",
       "   'PSU__TTC1__CLOCK__IO': '<Select>',\n",
       "   'PSU__TTC1__WAVEOUT__IO': '<Select>',\n",
       "   'PSU__TTC2__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__TTC2__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__TTC2__CLOCK__ENABLE': '0',\n",
       "   'PSU__TTC2__WAVEOUT__ENABLE': '0',\n",
       "   'PSU__TTC2__CLOCK__IO': '<Select>',\n",
       "   'PSU__TTC2__WAVEOUT__IO': '<Select>',\n",
       "   'PSU__TTC3__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__TTC3__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__TTC3__CLOCK__ENABLE': '0',\n",
       "   'PSU__TTC3__WAVEOUT__ENABLE': '0',\n",
       "   'PSU__TTC3__CLOCK__IO': '<Select>',\n",
       "   'PSU__TTC3__WAVEOUT__IO': '<Select>',\n",
       "   'PSU__CSUPMU__PERIPHERAL__VALID': '1',\n",
       "   'PSU__DDRC__AL': '0',\n",
       "   'PSU__DDRC__BANK_ADDR_COUNT': '3',\n",
       "   'PSU__DDRC__BUS_WIDTH': '32 Bit',\n",
       "   'PSU__DDRC__CL': 'NA',\n",
       "   'PSU__DDRC__CLOCK_STOP_EN': '0',\n",
       "   'PSU_DYNAMIC_DDR_CONFIG_EN': '0',\n",
       "   'PSU__DDRC__COL_ADDR_COUNT': '10',\n",
       "   'PSU__DDRC__RANK_ADDR_COUNT': '0',\n",
       "   'PSU__DDRC__CWL': 'NA',\n",
       "   'PSU__DDRC__BG_ADDR_COUNT': 'NA',\n",
       "   'PSU__DDRC__DEVICE_CAPACITY': '16384 MBits',\n",
       "   'PSU__DDRC__DRAM_WIDTH': '32 Bits',\n",
       "   'PSU__DDRC__ECC': 'Disabled',\n",
       "   'PSU__DDRC__ECC_SCRUB': '0',\n",
       "   'PSU__DDRC__ENABLE': '1',\n",
       "   'PSU__DDRC__FREQ_MHZ': '1',\n",
       "   'PSU__DDRC__HIGH_TEMP': '<Select>',\n",
       "   'PSU__DDRC__MEMORY_TYPE': 'LPDDR 4',\n",
       "   'PSU__DDRC__PARTNO': '<Select>',\n",
       "   'PSU__DDRC__ROW_ADDR_COUNT': '16',\n",
       "   'PSU__DDRC__SPEED_BIN': 'LPDDR4_1066',\n",
       "   'PSU__DDRC__T_FAW': '40.0',\n",
       "   'PSU__DDRC__T_RAS_MIN': '42',\n",
       "   'PSU__DDRC__T_RC': '63',\n",
       "   'PSU__DDRC__T_RCD': '10',\n",
       "   'PSU__DDRC__T_RP': '12',\n",
       "   'PSU__DDRC__TRAIN_DATA_EYE': '1',\n",
       "   'PSU__DDRC__TRAIN_READ_GATE': '1',\n",
       "   'PSU__DDRC__TRAIN_WRITE_LEVEL': '1',\n",
       "   'PSU__DDRC__VREF': '0',\n",
       "   'PSU__DDRC__VIDEO_BUFFER_SIZE': '0',\n",
       "   'PSU__DDRC__BRC_MAPPING': 'ROW_BANK_COL',\n",
       "   'PSU__DDRC__DIMM_ADDR_MIRROR': '0',\n",
       "   'PSU__DDRC__STATIC_RD_MODE': '0',\n",
       "   'PSU__DDRC__DDR4_MAXPWR_SAVING_EN': 'NA',\n",
       "   'PSU__DDRC__PWR_DOWN_EN': '0',\n",
       "   'PSU__DDRC__DEEP_PWR_DOWN_EN': '0',\n",
       "   'PSU__DDRC__PLL_BYPASS': '0',\n",
       "   'PSU__DDRC__DDR4_T_REF_MODE': 'NA',\n",
       "   'PSU__DDRC__DDR4_T_REF_RANGE': 'NA',\n",
       "   'PSU__DDRC__DDR3_T_REF_RANGE': 'NA',\n",
       "   'PSU__DDRC__DDR3L_T_REF_RANGE': 'NA',\n",
       "   'PSU__DDRC__LPDDR3_T_REF_RANGE': 'NA',\n",
       "   'PSU__DDRC__LPDDR4_T_REF_RANGE': 'High (95 Max)',\n",
       "   'PSU__DDRC__PHY_DBI_MODE': '0',\n",
       "   'PSU__DDRC__DM_DBI': 'DM_NO_DBI',\n",
       "   'PSU__DDRC__COMPONENTS': 'Components',\n",
       "   'PSU__DDRC__PARITY_ENABLE': 'NA',\n",
       "   'PSU__DDRC__DDR4_CAL_MODE_ENABLE': 'NA',\n",
       "   'PSU__DDRC__DDR4_CRC_CONTROL': 'NA',\n",
       "   'PSU__DDRC__FGRM': 'NA',\n",
       "   'PSU__DDRC__VENDOR_PART': 'OTHERS',\n",
       "   'PSU__DDRC__SB_TARGET': 'NA',\n",
       "   'PSU__DDRC__LP_ASR': 'NA',\n",
       "   'PSU__DDRC__DDR4_ADDR_MAPPING': 'NA',\n",
       "   'PSU__DDRC__SELF_REF_ABORT': 'NA',\n",
       "   'PSU__DDRC__DERATE_INT_D': '<Select>',\n",
       "   'PSU__DDRC__ADDR_MIRROR': '1',\n",
       "   'PSU__DDRC__EN_2ND_CLK': '0',\n",
       "   'PSU__DDRC__LPDDR3_DUALRANK_SDP': '0',\n",
       "   'PSU__DDRC__PER_BANK_REFRESH': '0',\n",
       "   'PSU__DDRC__ENABLE_DP_SWITCH': '1',\n",
       "   'PSU__DDRC__ENABLE_LP4_SLOWBOOT': '0',\n",
       "   'PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP': '0',\n",
       "   'PSU__DDRC__ENABLE_2T_TIMING': '0',\n",
       "   'PSU__DDRC__RD_DQS_CENTER': '0',\n",
       "   'PSU__DDRC__DQMAP_0_3': '0',\n",
       "   'PSU__DDRC__DQMAP_4_7': '0',\n",
       "   'PSU__DDRC__DQMAP_8_11': '0',\n",
       "   'PSU__DDRC__DQMAP_12_15': '0',\n",
       "   'PSU__DDRC__DQMAP_16_19': '0',\n",
       "   'PSU__DDRC__DQMAP_20_23': '0',\n",
       "   'PSU__DDRC__DQMAP_24_27': '0',\n",
       "   'PSU__DDRC__DQMAP_28_31': '0',\n",
       "   'PSU__DDRC__DQMAP_32_35': '0',\n",
       "   'PSU__DDRC__DQMAP_36_39': '0',\n",
       "   'PSU__DDRC__DQMAP_40_43': '0',\n",
       "   'PSU__DDRC__DQMAP_44_47': '0',\n",
       "   'PSU__DDRC__DQMAP_48_51': '0',\n",
       "   'PSU__DDRC__DQMAP_52_55': '0',\n",
       "   'PSU__DDRC__DQMAP_56_59': '0',\n",
       "   'PSU__DDRC__DQMAP_60_63': '0',\n",
       "   'PSU__DDRC__DQMAP_64_67': '0',\n",
       "   'PSU__DDRC__DQMAP_68_71': '0',\n",
       "   'PSU_DDR_RAM_HIGHADDR': '0x7FFFFFFF',\n",
       "   'PSU_DDR_RAM_HIGHADDR_OFFSET': '0x00000002',\n",
       "   'PSU_DDR_RAM_LOWADDR_OFFSET': '0x80000000',\n",
       "   'PSU__DDR_QOS_ENABLE': '1',\n",
       "   'PSU__DDR_QOS_PORT0_TYPE': 'Low Latency',\n",
       "   'PSU__DDR_QOS_PORT1_VN1_TYPE': 'Low Latency',\n",
       "   'PSU__DDR_QOS_PORT1_VN2_TYPE': 'Best Effort',\n",
       "   'PSU__DDR_QOS_PORT2_VN1_TYPE': 'Low Latency',\n",
       "   'PSU__DDR_QOS_PORT2_VN2_TYPE': 'Best Effort',\n",
       "   'PSU__DDR_QOS_PORT3_TYPE': 'Video Traffic',\n",
       "   'PSU__DDR_QOS_PORT4_TYPE': 'Best Effort',\n",
       "   'PSU__DDR_QOS_PORT5_TYPE': 'Best Effort',\n",
       "   'PSU__DDR_QOS_RD_LPR_THRSHLD': '16',\n",
       "   'PSU__DDR_QOS_RD_HPR_THRSHLD': '0',\n",
       "   'PSU__DDR_QOS_WR_THRSHLD': '16',\n",
       "   'PSU__DDR_QOS_HP0_RDQOS': '7',\n",
       "   'PSU__DDR_QOS_HP0_WRQOS': '15',\n",
       "   'PSU__DDR_QOS_HP1_RDQOS': '3',\n",
       "   'PSU__DDR_QOS_HP1_WRQOS': '3',\n",
       "   'PSU__DDR_QOS_HP2_RDQOS': '3',\n",
       "   'PSU__DDR_QOS_HP2_WRQOS': '3',\n",
       "   'PSU__DDR_QOS_HP3_RDQOS': '3',\n",
       "   'PSU__DDR_QOS_HP3_WRQOS': '3',\n",
       "   'PSU__DDR_QOS_FIX_HP0_RDQOS': '7',\n",
       "   'PSU__DDR_QOS_FIX_HP0_WRQOS': '15',\n",
       "   'PSU__DDR_QOS_FIX_HP1_RDQOS': '3',\n",
       "   'PSU__DDR_QOS_FIX_HP1_WRQOS': '3',\n",
       "   'PSU__DDR_QOS_FIX_HP2_RDQOS': '3',\n",
       "   'PSU__DDR_QOS_FIX_HP2_WRQOS': '3',\n",
       "   'PSU__DDR_QOS_FIX_HP3_RDQOS': '3',\n",
       "   'PSU__DDR_QOS_FIX_HP3_WRQOS': '3',\n",
       "   'PSU__OVERRIDE_HPX_QOS': '0',\n",
       "   'PSU__FP__POWER__ON': '1',\n",
       "   'PSU__PL__POWER__ON': '1',\n",
       "   'PSU__OCM_BANK0__POWER__ON': '1',\n",
       "   'PSU__OCM_BANK1__POWER__ON': '1',\n",
       "   'PSU__OCM_BANK2__POWER__ON': '1',\n",
       "   'PSU__OCM_BANK3__POWER__ON': '1',\n",
       "   'PSU__TCM0A__POWER__ON': '1',\n",
       "   'PSU__TCM0B__POWER__ON': '1',\n",
       "   'PSU__TCM1A__POWER__ON': '1',\n",
       "   'PSU__TCM1B__POWER__ON': '1',\n",
       "   'PSU__RPU__POWER__ON': '1',\n",
       "   'PSU__L2_BANK0__POWER__ON': '1',\n",
       "   'PSU__GPU_PP0__POWER__ON': '1',\n",
       "   'PSU__GPU_PP1__POWER__ON': '1',\n",
       "   'PSU__ACPU0__POWER__ON': '1',\n",
       "   'PSU__ACPU1__POWER__ON': '1',\n",
       "   'PSU__ACPU2__POWER__ON': '1',\n",
       "   'PSU__ACPU3__POWER__ON': '1',\n",
       "   'PSU__UART0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__UART0__PERIPHERAL__IO': 'MIO 2 .. 3',\n",
       "   'PSU__UART0__MODEM__ENABLE': '0',\n",
       "   'PSU__UART1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__UART1__PERIPHERAL__IO': 'MIO 0 .. 1',\n",
       "   'PSU__UART1__MODEM__ENABLE': '0',\n",
       "   'PSU__UART0_LOOP_UART1__ENABLE': '0',\n",
       "   'PSU__USB0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__USB0__PERIPHERAL__IO': 'MIO 52 .. 63',\n",
       "   'PSU__USB0__RESET__ENABLE': '0',\n",
       "   'PSU__USB0__RESET__IO': '<Select>',\n",
       "   'PSU__USB__RESET__MODE': 'Boot Pin',\n",
       "   'PSU__USB__RESET__POLARITY': 'Active Low',\n",
       "   'PSU__USB1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__USB1__PERIPHERAL__IO': 'MIO 64 .. 75',\n",
       "   'PSU__USB1__RESET__ENABLE': '0',\n",
       "   'PSU__USB1__RESET__IO': '<Select>',\n",
       "   'PSU__USB3_0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__USB3_0__PERIPHERAL__IO': 'GT Lane2',\n",
       "   'PSU__USB3_1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__USB3_1__PERIPHERAL__IO': 'GT Lane3',\n",
       "   'PSU__USB3_0__EMIO__ENABLE': '0',\n",
       "   'PSU__USB2_0__EMIO__ENABLE': '0',\n",
       "   'PSU__USB3_1__EMIO__ENABLE': '0',\n",
       "   'PSU__USB2_1__EMIO__ENABLE': '0',\n",
       "   'PSU__USE__USB3_0_HUB': '0',\n",
       "   'PSU__USE__USB3_1_HUB': '0',\n",
       "   'PSU__USE__ADMA': '0',\n",
       "   'PSU__USE__M_AXI_GP0': '1',\n",
       "   'PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST': '1',\n",
       "   'PSU__MAXIGP0__DATA_WIDTH': '128',\n",
       "   'PSU__USE__M_AXI_GP1': '1',\n",
       "   'PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST': '1',\n",
       "   'PSU__MAXIGP1__DATA_WIDTH': '128',\n",
       "   'PSU__USE__M_AXI_GP2': '0',\n",
       "   'PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST': '1',\n",
       "   'PSU__MAXIGP2__DATA_WIDTH': '32',\n",
       "   'PSU__USE__S_AXI_ACP': '0',\n",
       "   'PSU__USE__S_AXI_GP0': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP0': '0',\n",
       "   'PSU__SAXIGP0__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP1': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP1': '0',\n",
       "   'PSU__SAXIGP1__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP2': '1',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP2': '0',\n",
       "   'PSU__SAXIGP2__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP3': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP3': '0',\n",
       "   'PSU__SAXIGP3__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP4': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP4': '0',\n",
       "   'PSU__SAXIGP4__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP5': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP5': '0',\n",
       "   'PSU__SAXIGP5__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP6': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP6': '0',\n",
       "   'PSU__SAXIGP6__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_ACE': '0',\n",
       "   'PSU__TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PSU__EN_EMIO_TRACE': '0',\n",
       "   'PSU__USE__AUDIO': '0',\n",
       "   'PSU__USE__VIDEO': '0',\n",
       "   'PSU__USE__PROC_EVENT_BUS': '0',\n",
       "   'PSU__USE__FTM': '0',\n",
       "   'PSU__USE__CROSS_TRIGGER': '0',\n",
       "   'PSU__FTM__CTI_IN_0': '0',\n",
       "   'PSU__FTM__CTI_IN_1': '0',\n",
       "   'PSU__FTM__CTI_IN_2': '0',\n",
       "   'PSU__FTM__CTI_IN_3': '0',\n",
       "   'PSU__FTM__CTI_OUT_0': '0',\n",
       "   'PSU__FTM__CTI_OUT_1': '0',\n",
       "   'PSU__FTM__CTI_OUT_2': '0',\n",
       "   'PSU__FTM__CTI_OUT_3': '0',\n",
       "   'PSU__FTM__GPO': '0',\n",
       "   'PSU__FTM__GPI': '0',\n",
       "   'PSU__USE__GDMA': '0',\n",
       "   'PSU__USE__IRQ': '0',\n",
       "   'PSU__USE__IRQ0': '1',\n",
       "   'PSU__USE__IRQ1': '0',\n",
       "   'PSU__USE__CLK0': '0',\n",
       "   'PSU__USE__CLK1': '0',\n",
       "   'PSU__USE__CLK2': '0',\n",
       "   'PSU__USE__CLK3': '0',\n",
       "   'PSU__USE__RST0': '0',\n",
       "   'PSU__USE__RST1': '0',\n",
       "   'PSU__USE__RST2': '0',\n",
       "   'PSU__USE__RST3': '0',\n",
       "   'PSU__USE__FABRIC__RST': '1',\n",
       "   'PSU__USE__RTC': '0',\n",
       "   'PSU__PRESET_APPLIED': '1',\n",
       "   'PSU__USE__EVENT_RPU': '0',\n",
       "   'PSU__USE__APU_LEGACY_INTERRUPT': '0',\n",
       "   'PSU__USE__RPU_LEGACY_INTERRUPT': '0',\n",
       "   'PSU__USE__STM': '0',\n",
       "   'PSU__USE__DEBUG__TEST': '0',\n",
       "   'PSU__HIGH_ADDRESS__ENABLE': '0',\n",
       "   'PSU__DDR_HIGH_ADDRESS_GUI_ENABLE': '0',\n",
       "   'PSU__EXPAND__LOWER_LPS_SLAVES': '0',\n",
       "   'PSU__EXPAND__CORESIGHT': '0',\n",
       "   'PSU__EXPAND__GIC': '0',\n",
       "   'PSU__EXPAND__FPD_SLAVES': '0',\n",
       "   'PSU__EXPAND__UPPER_LPS_SLAVES': '0',\n",
       "   'PSU_MIO_0_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_0_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_0_POLARITY': 'Default',\n",
       "   'PSU_MIO_0_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_0_SLEW': 'fast',\n",
       "   'PSU_MIO_0_DIRECTION': 'out',\n",
       "   'PSU_MIO_1_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_1_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_1_POLARITY': 'Default',\n",
       "   'PSU_MIO_1_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_1_SLEW': 'fast',\n",
       "   'PSU_MIO_1_DIRECTION': 'in',\n",
       "   'PSU_MIO_2_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_2_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_2_POLARITY': 'Default',\n",
       "   'PSU_MIO_2_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_2_SLEW': 'fast',\n",
       "   'PSU_MIO_2_DIRECTION': 'in',\n",
       "   'PSU_MIO_3_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_3_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_3_POLARITY': 'Default',\n",
       "   'PSU_MIO_3_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_3_SLEW': 'fast',\n",
       "   'PSU_MIO_3_DIRECTION': 'out',\n",
       "   'PSU_MIO_4_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_4_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_4_POLARITY': 'Default',\n",
       "   'PSU_MIO_4_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_4_SLEW': 'fast',\n",
       "   'PSU_MIO_4_DIRECTION': 'inout',\n",
       "   'PSU_MIO_5_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_5_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_5_POLARITY': 'Default',\n",
       "   'PSU_MIO_5_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_5_SLEW': 'fast',\n",
       "   'PSU_MIO_5_DIRECTION': 'inout',\n",
       "   'PSU_MIO_6_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_6_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_6_POLARITY': 'Default',\n",
       "   'PSU_MIO_6_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_6_SLEW': 'fast',\n",
       "   'PSU_MIO_6_DIRECTION': 'inout',\n",
       "   'PSU_MIO_7_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_7_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_7_POLARITY': 'Default',\n",
       "   'PSU_MIO_7_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_7_SLEW': 'fast',\n",
       "   'PSU_MIO_7_DIRECTION': 'inout',\n",
       "   'PSU_MIO_8_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_8_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_8_POLARITY': 'Default',\n",
       "   'PSU_MIO_8_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_8_SLEW': 'fast',\n",
       "   'PSU_MIO_8_DIRECTION': 'inout',\n",
       "   'PSU_MIO_9_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_9_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_9_POLARITY': 'Default',\n",
       "   'PSU_MIO_9_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_9_SLEW': 'fast',\n",
       "   'PSU_MIO_9_DIRECTION': 'inout',\n",
       "   'PSU_MIO_10_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_10_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_10_POLARITY': 'Default',\n",
       "   'PSU_MIO_10_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_10_SLEW': 'fast',\n",
       "   'PSU_MIO_10_DIRECTION': 'inout',\n",
       "   'PSU_MIO_11_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_11_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_11_POLARITY': 'Default',\n",
       "   'PSU_MIO_11_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_11_SLEW': 'fast',\n",
       "   'PSU_MIO_11_DIRECTION': 'inout',\n",
       "   'PSU_MIO_12_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_12_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_12_POLARITY': 'Default',\n",
       "   'PSU_MIO_12_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_12_SLEW': 'fast',\n",
       "   'PSU_MIO_12_DIRECTION': 'inout',\n",
       "   'PSU_MIO_13_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_13_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_13_POLARITY': 'Default',\n",
       "   'PSU_MIO_13_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_13_SLEW': 'fast',\n",
       "   'PSU_MIO_13_DIRECTION': 'inout',\n",
       "   'PSU_MIO_14_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_14_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_14_POLARITY': 'Default',\n",
       "   'PSU_MIO_14_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_14_SLEW': 'fast',\n",
       "   'PSU_MIO_14_DIRECTION': 'inout',\n",
       "   'PSU_MIO_15_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_15_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_15_POLARITY': 'Default',\n",
       "   'PSU_MIO_15_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_15_SLEW': 'fast',\n",
       "   'PSU_MIO_15_DIRECTION': 'inout',\n",
       "   'PSU_MIO_16_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_16_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_16_POLARITY': 'Default',\n",
       "   'PSU_MIO_16_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_16_SLEW': 'fast',\n",
       "   'PSU_MIO_16_DIRECTION': 'inout',\n",
       "   'PSU_MIO_17_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_17_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_17_POLARITY': 'Default',\n",
       "   'PSU_MIO_17_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_17_SLEW': 'fast',\n",
       "   'PSU_MIO_17_DIRECTION': 'inout',\n",
       "   'PSU_MIO_18_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_18_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_18_POLARITY': 'Default',\n",
       "   'PSU_MIO_18_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_18_SLEW': 'fast',\n",
       "   'PSU_MIO_18_DIRECTION': 'inout',\n",
       "   'PSU_MIO_19_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_19_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_19_POLARITY': 'Default',\n",
       "   'PSU_MIO_19_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_19_SLEW': 'fast',\n",
       "   'PSU_MIO_19_DIRECTION': 'inout',\n",
       "   'PSU_MIO_20_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_20_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_20_POLARITY': 'Default',\n",
       "   'PSU_MIO_20_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_20_SLEW': 'fast',\n",
       "   'PSU_MIO_20_DIRECTION': 'inout',\n",
       "   'PSU_MIO_21_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_21_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_21_POLARITY': 'Default',\n",
       "   'PSU_MIO_21_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_21_SLEW': 'fast',\n",
       "   'PSU_MIO_21_DIRECTION': 'inout',\n",
       "   'PSU_MIO_22_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_22_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_22_POLARITY': 'Default',\n",
       "   'PSU_MIO_22_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_22_SLEW': 'fast',\n",
       "   'PSU_MIO_22_DIRECTION': 'out',\n",
       "   'PSU_MIO_23_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_23_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_23_POLARITY': 'Default',\n",
       "   'PSU_MIO_23_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_23_SLEW': 'fast',\n",
       "   'PSU_MIO_23_DIRECTION': 'inout',\n",
       "   'PSU_MIO_24_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_24_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_24_POLARITY': 'Default',\n",
       "   'PSU_MIO_24_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_24_SLEW': 'fast',\n",
       "   'PSU_MIO_24_DIRECTION': 'in',\n",
       "   'PSU_MIO_25_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_25_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_25_POLARITY': 'Default',\n",
       "   'PSU_MIO_25_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_25_SLEW': 'fast',\n",
       "   'PSU_MIO_25_DIRECTION': 'inout',\n",
       "   'PSU_MIO_26_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_26_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_26_POLARITY': 'Default',\n",
       "   'PSU_MIO_26_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_26_SLEW': 'fast',\n",
       "   'PSU_MIO_26_DIRECTION': 'in',\n",
       "   'PSU_MIO_27_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_27_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_27_POLARITY': 'Default',\n",
       "   'PSU_MIO_27_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_27_SLEW': 'fast',\n",
       "   'PSU_MIO_27_DIRECTION': 'out',\n",
       "   'PSU_MIO_28_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_28_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_28_POLARITY': 'Default',\n",
       "   'PSU_MIO_28_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_28_SLEW': 'fast',\n",
       "   'PSU_MIO_28_DIRECTION': 'in',\n",
       "   'PSU_MIO_29_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_29_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_29_POLARITY': 'Default',\n",
       "   'PSU_MIO_29_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_29_SLEW': 'fast',\n",
       "   'PSU_MIO_29_DIRECTION': 'out',\n",
       "   'PSU_MIO_30_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_30_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_30_POLARITY': 'Default',\n",
       "   'PSU_MIO_30_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_30_SLEW': 'fast',\n",
       "   'PSU_MIO_30_DIRECTION': 'in',\n",
       "   'PSU_MIO_31_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_31_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_31_POLARITY': 'Default',\n",
       "   'PSU_MIO_31_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_31_SLEW': 'fast',\n",
       "   'PSU_MIO_31_DIRECTION': 'inout',\n",
       "   'PSU_MIO_32_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_32_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_32_POLARITY': 'Default',\n",
       "   'PSU_MIO_32_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_32_SLEW': 'fast',\n",
       "   'PSU_MIO_32_DIRECTION': 'out',\n",
       "   'PSU_MIO_33_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_33_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_33_POLARITY': 'Default',\n",
       "   'PSU_MIO_33_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_33_SLEW': 'fast',\n",
       "   'PSU_MIO_33_DIRECTION': 'out',\n",
       "   'PSU_MIO_34_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_34_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_34_POLARITY': 'Default',\n",
       "   'PSU_MIO_34_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_34_SLEW': 'fast',\n",
       "   'PSU_MIO_34_DIRECTION': 'out',\n",
       "   'PSU_MIO_35_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_35_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_35_POLARITY': 'Default',\n",
       "   'PSU_MIO_35_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_35_SLEW': 'fast',\n",
       "   'PSU_MIO_35_DIRECTION': 'inout',\n",
       "   'PSU_MIO_36_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_36_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_36_POLARITY': 'Default',\n",
       "   'PSU_MIO_36_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_36_SLEW': 'fast',\n",
       "   'PSU_MIO_36_DIRECTION': 'inout',\n",
       "   'PSU_MIO_37_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_37_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_37_POLARITY': 'Default',\n",
       "   'PSU_MIO_37_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_37_SLEW': 'fast',\n",
       "   'PSU_MIO_37_DIRECTION': 'inout',\n",
       "   'PSU_MIO_38_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_38_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_38_POLARITY': 'Default',\n",
       "   'PSU_MIO_38_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_38_SLEW': 'fast',\n",
       "   'PSU_MIO_38_DIRECTION': 'inout',\n",
       "   'PSU_MIO_39_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_39_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_39_POLARITY': 'Default',\n",
       "   'PSU_MIO_39_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_39_SLEW': 'fast',\n",
       "   'PSU_MIO_39_DIRECTION': 'inout',\n",
       "   'PSU_MIO_40_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_40_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_40_POLARITY': 'Default',\n",
       "   'PSU_MIO_40_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_40_SLEW': 'fast',\n",
       "   'PSU_MIO_40_DIRECTION': 'inout',\n",
       "   'PSU_MIO_41_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_41_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_41_POLARITY': 'Default',\n",
       "   'PSU_MIO_41_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_41_SLEW': 'fast',\n",
       "   'PSU_MIO_41_DIRECTION': 'inout',\n",
       "   'PSU_MIO_42_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_42_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_42_POLARITY': 'Default',\n",
       "   'PSU_MIO_42_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_42_SLEW': 'fast',\n",
       "   'PSU_MIO_42_DIRECTION': 'inout',\n",
       "   'PSU_MIO_43_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_43_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_43_POLARITY': 'Default',\n",
       "   'PSU_MIO_43_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_43_SLEW': 'fast',\n",
       "   'PSU_MIO_43_DIRECTION': 'inout',\n",
       "   'PSU_MIO_44_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_44_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_44_POLARITY': 'Default',\n",
       "   'PSU_MIO_44_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_44_SLEW': 'fast',\n",
       "   'PSU_MIO_44_DIRECTION': 'inout',\n",
       "   'PSU_MIO_45_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_45_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_45_POLARITY': 'Default',\n",
       "   'PSU_MIO_45_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_45_SLEW': 'fast',\n",
       "   'PSU_MIO_45_DIRECTION': 'inout',\n",
       "   'PSU_MIO_46_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_46_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_46_POLARITY': 'Default',\n",
       "   'PSU_MIO_46_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_46_SLEW': 'fast',\n",
       "   'PSU_MIO_46_DIRECTION': 'inout',\n",
       "   'PSU_MIO_47_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_47_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_47_POLARITY': 'Default',\n",
       "   'PSU_MIO_47_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_47_SLEW': 'fast',\n",
       "   'PSU_MIO_47_DIRECTION': 'inout',\n",
       "   'PSU_MIO_48_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_48_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_48_POLARITY': 'Default',\n",
       "   'PSU_MIO_48_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_48_SLEW': 'fast',\n",
       "   'PSU_MIO_48_DIRECTION': 'inout',\n",
       "   'PSU_MIO_49_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_49_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_49_POLARITY': 'Default',\n",
       "   'PSU_MIO_49_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_49_SLEW': 'fast',\n",
       "   'PSU_MIO_49_DIRECTION': 'inout',\n",
       "   'PSU_MIO_50_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_50_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_50_POLARITY': 'Default',\n",
       "   'PSU_MIO_50_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_50_SLEW': 'fast',\n",
       "   'PSU_MIO_50_DIRECTION': 'inout',\n",
       "   'PSU_MIO_51_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_51_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_51_POLARITY': 'Default',\n",
       "   'PSU_MIO_51_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_51_SLEW': 'fast',\n",
       "   'PSU_MIO_51_DIRECTION': 'out',\n",
       "   'PSU_MIO_52_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_52_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_52_POLARITY': 'Default',\n",
       "   'PSU_MIO_52_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_52_SLEW': 'fast',\n",
       "   'PSU_MIO_52_DIRECTION': 'in',\n",
       "   'PSU_MIO_53_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_53_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_53_POLARITY': 'Default',\n",
       "   'PSU_MIO_53_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_53_SLEW': 'fast',\n",
       "   'PSU_MIO_53_DIRECTION': 'in',\n",
       "   'PSU_MIO_54_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_54_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_54_POLARITY': 'Default',\n",
       "   'PSU_MIO_54_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_54_SLEW': 'fast',\n",
       "   'PSU_MIO_54_DIRECTION': 'inout',\n",
       "   'PSU_MIO_55_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_55_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_55_POLARITY': 'Default',\n",
       "   'PSU_MIO_55_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_55_SLEW': 'fast',\n",
       "   'PSU_MIO_55_DIRECTION': 'in',\n",
       "   'PSU_MIO_56_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_56_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_56_POLARITY': 'Default',\n",
       "   'PSU_MIO_56_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_56_SLEW': 'fast',\n",
       "   'PSU_MIO_56_DIRECTION': 'inout',\n",
       "   'PSU_MIO_57_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_57_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_57_POLARITY': 'Default',\n",
       "   'PSU_MIO_57_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_57_SLEW': 'fast',\n",
       "   'PSU_MIO_57_DIRECTION': 'inout',\n",
       "   'PSU_MIO_58_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_58_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_58_POLARITY': 'Default',\n",
       "   'PSU_MIO_58_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_58_SLEW': 'fast',\n",
       "   'PSU_MIO_58_DIRECTION': 'out',\n",
       "   'PSU_MIO_59_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_59_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_59_POLARITY': 'Default',\n",
       "   'PSU_MIO_59_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_59_SLEW': 'fast',\n",
       "   'PSU_MIO_59_DIRECTION': 'inout',\n",
       "   'PSU_MIO_60_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_60_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_60_POLARITY': 'Default',\n",
       "   'PSU_MIO_60_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_60_SLEW': 'fast',\n",
       "   'PSU_MIO_60_DIRECTION': 'inout',\n",
       "   'PSU_MIO_61_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_61_DRIVE_STRENGTH': '12',\n",
       "   ...},\n",
       "  'type': 'xilinx.com:ip:zynq_ultra_ps_e:3.3'}}"
      ]
     },
     "execution_count": 2,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "ol.ip_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['2020-12-09', '18:48:47', '5.8', '2.26', 5.29, 2.57, 4.58, 1.5, 75, 76, 80, 75, 86, 87, 0.48, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 23.7, 31, 0, 0, 0, 0, 'ON', 14.5]\n"
     ]
    }
   ],
   "source": [
    "import requests\n",
    "import pandas\n",
    "import time\n",
    "import numpy\n",
    "from datetime import datetime\n",
    "from fxpmath import Fxp\n",
    "\n",
    "database = pandas.read_csv('/home/xilinx/jupyter_notebooks/Praeklima /REST_API_database')  # Opening csv file using pandas\n",
    "\n",
    "# Column names for the database\n",
    "column = ['date', 'time', 'localCurrentTemperature', 'localCurrentApparentTemperature', 'LocalForecastedTemperature_3',\n",
    "          'LocalForecastedApparentTemperature_3', 'LocalForecastedTemperature_6',\n",
    "          'LocalForecastedApparentTemperature_6', 'localCurrentHumidity', 'LocalForecastedHumidity_3',\n",
    "          'LocalForecastedHumidity_6', 'LocalCurrent_Cloudiness', 'LocalForecastedCloudiness_3',\n",
    "          'LocalForecastedCloudiness_6', 'localCurrentUVIndex', 'LocalCurrent_Rain', 'LocalForecastedRain_3',\n",
    "          'LocalForecastedRain_6',\n",
    "          'LocalCurrent_Snow', 'LocalForecastedSnow_3', 'LocalForecastedSnow_6', 'SensorTemperature',\n",
    "          'SensorRelativeHumidity', 'SensorUltraviolet', 'SensorLuminance', 'MotionAlarm', 'TamperAlarm',\n",
    "          'WallPlugSwitch_Switch_1', 'WallPlugSwitch_SensorPower_1']\n",
    "row_data = []\n",
    "listdata = database.values.tolist()\n",
    "\n",
    "print(listdata[1])\n",
    "# df = pandas.DataFrame(data, columns=column)  # Creating a Pandas database for current data\n",
    "#       print(df)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "x = Fxp(-7.25, signed=True, n_word=16, n_frac=8)\n",
    "x = Fxp(-7.25, dtype='fxp-s16/8')\n",
    "x = Fxp(-7.25, dtype='S8.8')\n",
    "x.info(verbose=3)\n",
    "x.get_val()\n",
    "x()\n",
    "x.bin()\n",
    "x.bin(frac_dot=True)    # binary with fractional dot\n",
    "x.base_repr(2)          # binary with sign symbol (not complement)\n",
    "x.hex()\n",
    "x.base_repr(16)\n",
    "x.astype(int)\n",
    "x.astype(float)\n",
    "x.astype(complex)\n",
    "x.val #we will get the fixed point value stored in memory, like an integer value\n",
    "\n",
    "x(10.75)            # the simpliest way\n",
    "x.set_val(2.125)\n",
    "x.resize(True, 8, 6) "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "5.29\n",
      "0000000000000101.0100101000111101\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/usr/local/lib/python3.6/dist-packages/fxpmath/objects.py:579: FutureWarning: Conversion of the second argument of issubdtype from `complex` to `np.complexfloating` is deprecated. In future, it will be treated as `np.complex128 == np.dtype(complex).type`.\n",
      "  if original_vdtype != complex and not np.issubdtype(original_vdtype, complex):\n"
     ]
    }
   ],
   "source": [
    "\n",
    "\n",
    "x = Fxp(listdata[1][4], signed=True, n_word=32, n_frac=16)\n",
    "print(listdata[1][4])\n",
    "print(x.bin(frac_dot=True))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[380108, 148111, 346685, 168427, 300154, 98304, 4915200, 4980736, 5242880, 4915200, 5636096, 5701632, 31457, 0, 0, 0, 0, 0, 0, 1553203]\n",
      "[360448 360448 360448 360448 360448 360448 360448 360448 360448 360448\n",
      " 360448 360448 360448 360448 360448 360448 360448 360448 360448 360448\n",
      "     10     10     10     10     10     10     10     10     10     10\n",
      "     10     10     10     10     10     10     10     10     10     10\n",
      "     10     10     10     10     10     10     10     10     10     10]\n",
      "[5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5, 5.5]\n",
      "00000000000001011000000000000000\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/usr/local/lib/python3.6/dist-packages/fxpmath/objects.py:579: FutureWarning: Conversion of the second argument of issubdtype from `complex` to `np.complexfloating` is deprecated. In future, it will be treated as `np.complex128 == np.dtype(complex).type`.\n",
      "  if original_vdtype != complex and not np.issubdtype(original_vdtype, complex):\n"
     ]
    }
   ],
   "source": [
    "y = [1]\n",
    "inputs = [1]\n",
    "for i in range(50):\n",
    "    inputs.append(5.5)\n",
    "    in_buffer[i] = 10.5\n",
    "inputs.pop(0)\n",
    "for i in range(20):\n",
    "    y.append(int((Fxp(listdata[1][i+2], signed=True, n_word=32, n_frac=16)).bin(),2))\n",
    "    in_buffer[i] = int((Fxp(inputs[i], signed=True, n_word=32, n_frac=16)).bin(),2)\n",
    "#     print(listdata[1][i+2])\n",
    "#     print((Fxp(listdata[1][i+2], signed=True, n_word=32, n_frac=16)).bin(frac_dot = True))\n",
    "#     print(int((Fxp(listdata[1][i+2], signed=True, n_word=32, n_frac=16)).bin(),2))\n",
    "y.pop(0)\n",
    "\n",
    "print(y)\n",
    "# print(bin(in_buffer[1]))\n",
    "print(in_buffer)\n",
    "print(inputs)\n",
    "print((Fxp(inputs[1], signed=True, n_word=32, n_frac=16)).bin())\n",
    "# p = (bytes(in_buffer[1]))\n",
    "# print(int.from_bytes(p, byteorder='little'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49]\n",
      "[380108, 148111, 346685, 168427, 300154, 98304, 4915200, 4980736, 5242880, 4915200, 5636096, 5701632, 31457, 0, 0, 0, 0, 0, 0, 1553203, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]\n"
     ]
    }
   ],
   "source": [
    "addr = []\n",
    "for i in range(50):\n",
    "    addr.append(i) #address locations of BRAM\n",
    "print(addr)\n",
    "write32_list(dpram1,addr[0:20],y) # writing an array into BRAM_1\n",
    "print(read32_list(dpram1,addr))\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "start.write(1,0x1) # starting IP by activating ap_start pin \n",
    "dma_transfer()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[380108, 148111, 346685, 168427, 300154, 98304, 4915200, 4980736, 5242880, 4915200, 5636096, 5701632, 31457, 0, 0, 0, 0, 0, 0, 1553203, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]\n",
      "['5.8', '2.26', 5.29, 2.57, 4.58, 1.5, 75, 76, 80, 75]\n",
      "[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49]\n",
      "[65536, 65536, 65536, 65536, 65536, 65536, 65536, 65536, 65536, 65536, 65536, 65536, 65536, 0, 0, 0, 0, 0, 0, 65536, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]\n"
     ]
    }
   ],
   "source": [
    "print(read32_list(dpram1,addr))\n",
    "print(listdata[1][2:12])\n",
    "print(addr)\n",
    "print(read32_list(dpram2,addr)) # reading output "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[65536, 65536, 65536, 65536, 65536, 65536, 65536, 65536, 65536, 65536, 65536, 65536, 65536, 0, 0, 0, 0, 0, 0, 65536, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]\n",
      "[360448 360448 360448 360448 360448 360448 360448 360448 360448 360448\n",
      " 360448 360448 360448 360448 360448 360448 360448 360448 360448 360448\n",
      "     10     10     10     10     10     10     10     10     10     10\n",
      "     10     10     10     10     10     10     10     10     10     10\n",
      "     10     10     10     10     10     10     10     10     10     10]\n",
      "[380108, 148111, 346685, 168427, 300154, 98304, 4915200, 4980736, 5242880, 4915200, 5636096, 5701632, 31457, 0, 0, 0, 0, 0, 0, 1553203]\n",
      "[1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 1.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]\n",
      "[380108, 148111, 346685, 168427, 300154, 98304, 4915200, 4980736, 5242880, 4915200, 5636096, 5701632, 31457, 0, 0, 0, 0, 0, 0, 1553203, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]\n",
      "[5.79998779296875, 2.2599945068359375, 5.2899932861328125, 2.5699920654296875, 4.579986572265625, 1.5, 75.0, 76.0, 80.0, 75.0, 86.0, 87.0, 0.4799957275390625, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 23.699996948242188]\n",
      "[360448 360448 360448 360448 360448 360448 360448 360448 360448 360448\n",
      " 360448 360448 360448 360448 360448 360448 360448 360448 360448 360448\n",
      "     10     10     10     10     10     10     10     10     10     10\n",
      "     10     10     10     10     10     10     10     10     10     10\n",
      "     10     10     10     10     10     10     10     10     10     10]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/usr/local/lib/python3.6/dist-packages/fxpmath/objects.py:579: FutureWarning: Conversion of the second argument of issubdtype from `complex` to `np.complexfloating` is deprecated. In future, it will be treated as `np.complex128 == np.dtype(complex).type`.\n",
      "  if original_vdtype != complex and not np.issubdtype(original_vdtype, complex):\n"
     ]
    }
   ],
   "source": [
    "start.write(0,0x1) #stoping the IP \n",
    "print(read32_list(dpram2,addr))\n",
    "print(in_buffer)\n",
    "print(y)\n",
    "x= read32_list(dpram2,addr)\n",
    "b = [1]\n",
    "for i in range(50):\n",
    "#     bin(x[i]).insert(0,2)\n",
    "    m = bin(x[i])\n",
    "    n = m[2:len(bin(x[i]))]\n",
    "    n = n.zfill(32)\n",
    "    n = '0b' + n\n",
    "#     print(x[i])\n",
    "#     print(n)\n",
    "    b.append((Fxp(n, signed=True, n_word=32, n_frac=16)).get_val())\n",
    "b.pop(0)\n",
    "print(b)\n",
    "\n",
    "print(read32_list(dpram1,addr))\n",
    "z = read32_list(dpram1,addr)\n",
    "b = [1]\n",
    "for i in range(20):\n",
    "#     bin(x[i]).insert(0,2)\n",
    "    m = bin(z[i])\n",
    "    n = m[2:len(bin(z[i]))]\n",
    "    n = n.zfill(32)\n",
    "    n = '0b' + n\n",
    "#     print(z[i])\n",
    "#     print(n)\n",
    "    b.append((Fxp(n, signed=True, n_word=32, n_frac=16)).get_val())\n",
    "b.pop(0)\n",
    "print(b)\n",
    "#print the output stream\n",
    "print(out_buffer)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "done.read()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "start.read()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
