Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\sdimo_000\OneDrive\Documents\ECE_385\Lab7\lab7soc.qsys --block-symbol-file --output-directory=C:\Users\sdimo_000\OneDrive\Documents\ECE_385\Lab7\lab7soc --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Lab7/lab7soc.qsys
Progress: Reading input file
Progress: Adding VGA_text_mode_controller_0 [VGA_text_mode_controller 1.0]
Progress: Parameterizing module VGA_text_mode_controller_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hex_digits_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_digits_pio
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding keycode [altera_avalon_pio 18.1]
Progress: Parameterizing module keycode
Progress: Adding leds_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.1]
Progress: Parameterizing module sdram_pll
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding usb_gpx [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_gpx
Progress: Adding usb_irq [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_irq
Progress: Adding usb_rst [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_rst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab7soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab7soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab7soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab7soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab7soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: lab7soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab7soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\sdimo_000\OneDrive\Documents\ECE_385\Lab7\lab7soc.qsys --synthesis=VERILOG --output-directory=C:\Users\sdimo_000\OneDrive\Documents\ECE_385\Lab7\lab7soc\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Lab7/lab7soc.qsys
Progress: Reading input file
Progress: Adding VGA_text_mode_controller_0 [VGA_text_mode_controller 1.0]
Progress: Parameterizing module VGA_text_mode_controller_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hex_digits_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_digits_pio
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding keycode [altera_avalon_pio 18.1]
Progress: Parameterizing module keycode
Progress: Adding leds_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.1]
Progress: Parameterizing module sdram_pll
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding usb_gpx [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_gpx
Progress: Adding usb_irq [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_irq
Progress: Adding usb_rst [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_rst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab7soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab7soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab7soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab7soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab7soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: lab7soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab7soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab7soc: Generating lab7soc "lab7soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_006.sink1
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink4
Info: lab7soc: Done "lab7soc" with 1 modules, 0 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
