#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 15;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55d02cd2c9c0 .scope module, "redux_v_TB" "redux_v_TB" 2 3;
 .timescale -15 -15;
v0x55d02cd69820_0 .var "clk", 0 0;
v0x55d02cd698c0 .array "irom", 255 0, 7 0;
v0x55d02cd69980_0 .var/i "pc_cnt", 31 0;
E_0x55d02cd1b030 .event edge, v0x55d02cd38090_0;
S_0x55d02cd29940 .scope module, "DUT" "redux_v" 2 8, 3 3 0, S_0x55d02cd2c9c0;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "clk";
P_0x55d02ccb9c40 .param/l "BITS" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x55d02ccb9c80 .param/l "MEMORY_BITS" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x55d02ccb9cc0 .param/l "MEMORY_SIZE" 0 3 10, +C4<00000000000000000000000100000000>;
P_0x55d02ccb9d00 .param/l "OP" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x55d02ccb9d40 .param/l "REG_BITS" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x55d02ccb9d80 .param/l "REG_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x55d02ccb9dc0 .param/l "ULA_OP" 0 3 6, +C4<00000000000000000000000000000011>;
L_0x7fca1c8350a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d02cd3e570 .functor XNOR 1, L_0x55d02cd6a190, L_0x7fca1c8350a8, C4<0>, C4<0>;
L_0x7fca1c835138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d02cd39f80 .functor XNOR 1, L_0x55d02cd6a5d0, L_0x7fca1c835138, C4<0>, C4<0>;
L_0x55d02cd6a9d0 .functor OR 1, v0x55d02cd694c0_0, L_0x55d02cd6b250, C4<0>, C4<0>;
L_0x7fca1c835258 .functor BUFT 1, C4<000000011>, C4<0>, C4<0>, C4<0>;
L_0x55d02cd36d50 .functor AND 9, v0x55d02cd68630_0, L_0x7fca1c835258, C4<111111111>, C4<111111111>;
L_0x7fca1c8353c0 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
L_0x55d02cd38ff0 .functor AND 9, v0x55d02cd68630_0, L_0x7fca1c8353c0, C4<111111111>, C4<111111111>;
L_0x55d02cd7d9a0 .functor AND 1, L_0x55d02cd7d700, L_0x55d02cd7d7a0, C4<1>, C4<1>;
L_0x7fca1c835018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd64480_0 .net/2u *"_ivl_0", 7 0, L_0x7fca1c835018;  1 drivers
v0x55d02cd64580_0 .net *"_ivl_100", 8 0, L_0x55d02cd38ff0;  1 drivers
v0x55d02cd64660_0 .net *"_ivl_103", 0 0, L_0x55d02cd7ca00;  1 drivers
v0x55d02cd64720_0 .net *"_ivl_104", 31 0, L_0x55d02cd7caa0;  1 drivers
L_0x7fca1c835408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd64800_0 .net *"_ivl_107", 30 0, L_0x7fca1c835408;  1 drivers
L_0x7fca1c835450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d02cd64930_0 .net/2u *"_ivl_108", 31 0, L_0x7fca1c835450;  1 drivers
v0x55d02cd64a10_0 .net *"_ivl_110", 0 0, L_0x55d02cd7cd00;  1 drivers
v0x55d02cd64ad0_0 .net *"_ivl_112", 8 0, L_0x55d02cd7ce40;  1 drivers
L_0x7fca1c835498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d02cd64bb0_0 .net *"_ivl_115", 0 0, L_0x7fca1c835498;  1 drivers
v0x55d02cd64c90_0 .net *"_ivl_116", 8 0, L_0x55d02cd7cbe0;  1 drivers
L_0x7fca1c8354e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d02cd64d70_0 .net *"_ivl_119", 0 0, L_0x7fca1c8354e0;  1 drivers
v0x55d02cd64e50_0 .net *"_ivl_120", 8 0, L_0x55d02cd7d060;  1 drivers
v0x55d02cd64f30_0 .net *"_ivl_122", 8 0, L_0x55d02cd7d330;  1 drivers
v0x55d02cd65010_0 .net *"_ivl_127", 0 0, L_0x55d02cd7d700;  1 drivers
v0x55d02cd650f0_0 .net *"_ivl_129", 0 0, L_0x55d02cd7d7a0;  1 drivers
L_0x7fca1c835528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd651b0_0 .net/2u *"_ivl_136", 7 0, L_0x7fca1c835528;  1 drivers
L_0x7fca1c835570 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55d02cd65290_0 .net/2u *"_ivl_138", 7 0, L_0x7fca1c835570;  1 drivers
L_0x7fca1c835060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd65370_0 .net/2u *"_ivl_14", 7 0, L_0x7fca1c835060;  1 drivers
v0x55d02cd65450_0 .net *"_ivl_140", 7 0, L_0x55d02cd7ddc0;  1 drivers
L_0x7fca1c835a38 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd65530_0 .net/2u *"_ivl_154", 9 0, L_0x7fca1c835a38;  1 drivers
v0x55d02cd65610_0 .net *"_ivl_156", 31 0, L_0x55d02cd7e950;  1 drivers
L_0x7fca1c835a80 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd656f0_0 .net *"_ivl_159", 22 0, L_0x7fca1c835a80;  1 drivers
L_0x7fca1c835ac8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd657d0_0 .net/2u *"_ivl_160", 31 0, L_0x7fca1c835ac8;  1 drivers
v0x55d02cd658b0_0 .net *"_ivl_162", 0 0, L_0x55d02cd7ec50;  1 drivers
L_0x7fca1c835b10 .functor BUFT 1, C4<0000001000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd65970_0 .net/2u *"_ivl_164", 9 0, L_0x7fca1c835b10;  1 drivers
L_0x7fca1c835b58 .functor BUFT 1, C4<0000001100>, C4<0>, C4<0>, C4<0>;
v0x55d02cd65a50_0 .net/2u *"_ivl_166", 9 0, L_0x7fca1c835b58;  1 drivers
v0x55d02cd65b30_0 .net *"_ivl_168", 9 0, L_0x55d02cd7edc0;  1 drivers
v0x55d02cd65c10_0 .net *"_ivl_17", 0 0, L_0x55d02cd6a190;  1 drivers
v0x55d02cd65cf0_0 .net/2u *"_ivl_18", 0 0, L_0x7fca1c8350a8;  1 drivers
v0x55d02cd65dd0_0 .net *"_ivl_20", 0 0, L_0x55d02cd3e570;  1 drivers
v0x55d02cd65e90_0 .net *"_ivl_22", 7 0, L_0x55d02cd6a350;  1 drivers
L_0x7fca1c8350f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd65f70_0 .net/2u *"_ivl_26", 7 0, L_0x7fca1c8350f0;  1 drivers
v0x55d02cd66050_0 .net *"_ivl_29", 0 0, L_0x55d02cd6a5d0;  1 drivers
v0x55d02cd66340_0 .net *"_ivl_3", 0 0, L_0x55d02cd69aa0;  1 drivers
v0x55d02cd66420_0 .net/2u *"_ivl_30", 0 0, L_0x7fca1c835138;  1 drivers
v0x55d02cd66500_0 .net *"_ivl_32", 0 0, L_0x55d02cd39f80;  1 drivers
v0x55d02cd665c0_0 .net *"_ivl_34", 7 0, L_0x55d02cd6a7a0;  1 drivers
L_0x7fca1c835180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd666a0_0 .net/2u *"_ivl_38", 7 0, L_0x7fca1c835180;  1 drivers
v0x55d02cd66780_0 .net *"_ivl_4", 3 0, L_0x55d02cd69bc0;  1 drivers
v0x55d02cd66860_0 .net *"_ivl_41", 1 0, L_0x55d02cd6ab70;  1 drivers
v0x55d02cd66940_0 .net *"_ivl_42", 7 0, L_0x55d02cd6aca0;  1 drivers
L_0x7fca1c8351c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd66a20_0 .net *"_ivl_45", 5 0, L_0x7fca1c8351c8;  1 drivers
v0x55d02cd66b00_0 .net *"_ivl_46", 7 0, L_0x55d02cd6ae10;  1 drivers
v0x55d02cd66be0_0 .net *"_ivl_51", 0 0, L_0x55d02cd6b120;  1 drivers
v0x55d02cd66cc0_0 .net *"_ivl_53", 0 0, L_0x55d02cd6b250;  1 drivers
v0x55d02cd66d80_0 .net *"_ivl_55", 0 0, L_0x55d02cd6a9d0;  1 drivers
L_0x7fca1c835210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d02cd66e40_0 .net/2u *"_ivl_56", 1 0, L_0x7fca1c835210;  1 drivers
v0x55d02cd66f20_0 .net *"_ivl_59", 1 0, L_0x55d02cd6b3e0;  1 drivers
v0x55d02cd67000_0 .net/2u *"_ivl_62", 8 0, L_0x7fca1c835258;  1 drivers
v0x55d02cd670e0_0 .net *"_ivl_64", 8 0, L_0x55d02cd36d50;  1 drivers
v0x55d02cd671c0_0 .net *"_ivl_67", 0 0, L_0x55d02cd6b2f0;  1 drivers
v0x55d02cd672a0_0 .net *"_ivl_68", 8 0, L_0x55d02cd7b720;  1 drivers
v0x55d02cd67380_0 .net *"_ivl_7", 3 0, L_0x55d02cd69ce0;  1 drivers
L_0x7fca1c8352a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd67460_0 .net *"_ivl_71", 6 0, L_0x7fca1c8352a0;  1 drivers
v0x55d02cd67540_0 .net *"_ivl_72", 8 0, L_0x55d02cd7b8d0;  1 drivers
L_0x7fca1c8352e8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd67620_0 .net *"_ivl_75", 6 0, L_0x7fca1c8352e8;  1 drivers
v0x55d02cd67700_0 .net *"_ivl_76", 8 0, L_0x55d02cd7b9c0;  1 drivers
v0x55d02cd677e0_0 .net *"_ivl_78", 8 0, L_0x55d02cd7bc20;  1 drivers
v0x55d02cd678c0_0 .net *"_ivl_8", 7 0, L_0x55d02cd69d80;  1 drivers
L_0x7fca1c835330 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd679a0_0 .net/2u *"_ivl_82", 7 0, L_0x7fca1c835330;  1 drivers
v0x55d02cd67a80_0 .net *"_ivl_85", 0 0, L_0x55d02cd7bf80;  1 drivers
v0x55d02cd67b60_0 .net *"_ivl_86", 7 0, L_0x55d02cd7c020;  1 drivers
L_0x7fca1c835378 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd67c40_0 .net/2u *"_ivl_90", 7 0, L_0x7fca1c835378;  1 drivers
v0x55d02cd67d20_0 .net *"_ivl_93", 0 0, L_0x55d02cd7c430;  1 drivers
v0x55d02cd67e00_0 .net *"_ivl_94", 7 0, L_0x55d02cd7c5d0;  1 drivers
v0x55d02cd682f0_0 .net/2u *"_ivl_98", 8 0, L_0x7fca1c8353c0;  1 drivers
v0x55d02cd683d0_0 .net "address_a_reg", 1 0, L_0x55d02cd6b480;  1 drivers
v0x55d02cd68490_0 .net "address_b_reg", 1 0, L_0x55d02cd6af50;  1 drivers
v0x55d02cd68560_0 .net "address_dm", 7 0, L_0x55d02cd7d470;  1 drivers
v0x55d02cd68630_0 .var "address_s", 0 8;
v0x55d02cd686f0_0 .net "b_in_ula", 7 0, L_0x55d02cd7c6c0;  1 drivers
v0x55d02cd687e0_0 .net "clk", 0 0, v0x55d02cd69820_0;  1 drivers
v0x55d02cd68880_0 .net "data_a_reg", 7 0, v0x55d02cd62d70_0;  1 drivers
v0x55d02cd68920_0 .net "data_b_reg", 7 0, v0x55d02cd62e40_0;  1 drivers
v0x55d02cd689e0_0 .net "data_out_dm", 7 0, v0x55d02cd60ae0_0;  1 drivers
v0x55d02cd68aa0_0 .var "finish", 0 0;
v0x55d02cd68b40_0 .net "instruction", 7 0, v0x55d02cd612e0_0;  1 drivers
v0x55d02cd68c30_0 .net "mux_dm", 7 0, L_0x55d02cd6a930;  1 drivers
v0x55d02cd68cf0_0 .net "mux_rd", 7 0, L_0x55d02cd6a490;  1 drivers
v0x55d02cd68dd0_0 .net "next_pc", 7 0, v0x55d02cd61af0_0;  1 drivers
v0x55d02cd68ee0_0 .net "pc", 7 0, v0x55d02cd624e0_0;  1 drivers
v0x55d02cd68ff0_0 .net "result_out_ula", 7 0, v0x55d02cd64240_0;  1 drivers
v0x55d02cd690b0_0 .net "sign_ext", 7 0, L_0x55d02cd69ed0;  1 drivers
v0x55d02cd69170_0 .net "signals", 9 0, L_0x55d02cd6a010;  1 drivers
v0x55d02cd69250_0 .net "signals_cu", 9 0, v0x55d02cd3dab0_0;  1 drivers
v0x55d02cd69310_0 .net "signals_s", 9 0, L_0x55d02cd7f140;  1 drivers
v0x55d02cd693d0_0 .net "sp", 7 0, v0x55d02cd63990_0;  1 drivers
v0x55d02cd694c0_0 .var "start_up", 0 0;
v0x55d02cd69560_0 .net "ula_op", 2 0, v0x55d02cd3e710_0;  1 drivers
v0x55d02cd69670_0 .net "write_address_reg", 1 0, L_0x55d02cd7bd60;  1 drivers
v0x55d02cd69730_0 .net "write_data_reg", 7 0, L_0x55d02cd7c2a0;  1 drivers
L_0x55d02cd69aa0 .part v0x55d02cd612e0_0, 3, 1;
L_0x55d02cd69bc0 .concat [ 1 1 1 1], L_0x55d02cd69aa0, L_0x55d02cd69aa0, L_0x55d02cd69aa0, L_0x55d02cd69aa0;
L_0x55d02cd69ce0 .part v0x55d02cd612e0_0, 0, 4;
L_0x55d02cd69d80 .concat [ 4 4 0 0], L_0x55d02cd69ce0, L_0x55d02cd69bc0;
L_0x55d02cd69ed0 .functor MUXZ 8, L_0x55d02cd69d80, L_0x7fca1c835018, v0x55d02cd694c0_0, C4<>;
L_0x55d02cd6a010 .functor MUXZ 10, v0x55d02cd3dab0_0, L_0x55d02cd7f140, v0x55d02cd694c0_0, C4<>;
L_0x55d02cd6a190 .part L_0x55d02cd6a010, 7, 1;
L_0x55d02cd6a350 .functor MUXZ 8, L_0x55d02cd6a930, v0x55d02cd62e40_0, L_0x55d02cd3e570, C4<>;
L_0x55d02cd6a490 .functor MUXZ 8, L_0x55d02cd6a350, L_0x7fca1c835060, v0x55d02cd694c0_0, C4<>;
L_0x55d02cd6a5d0 .part L_0x55d02cd6a010, 6, 1;
L_0x55d02cd6a7a0 .functor MUXZ 8, v0x55d02cd64240_0, v0x55d02cd60ae0_0, L_0x55d02cd39f80, C4<>;
L_0x55d02cd6a930 .functor MUXZ 8, L_0x55d02cd6a7a0, L_0x7fca1c8350f0, v0x55d02cd694c0_0, C4<>;
L_0x55d02cd6ab70 .part v0x55d02cd612e0_0, 0, 2;
L_0x55d02cd6aca0 .concat [ 2 6 0 0], L_0x55d02cd6ab70, L_0x7fca1c8351c8;
L_0x55d02cd6ae10 .functor MUXZ 8, L_0x55d02cd6aca0, L_0x7fca1c835180, v0x55d02cd694c0_0, C4<>;
L_0x55d02cd6af50 .part L_0x55d02cd6ae10, 0, 2;
L_0x55d02cd6b120 .part L_0x55d02cd6a010, 0, 1;
L_0x55d02cd6b250 .reduce/nor L_0x55d02cd6b120;
L_0x55d02cd6b3e0 .part v0x55d02cd612e0_0, 2, 2;
L_0x55d02cd6b480 .functor MUXZ 2, L_0x55d02cd6b3e0, L_0x7fca1c835210, L_0x55d02cd6a9d0, C4<>;
L_0x55d02cd6b2f0 .part L_0x55d02cd6a010, 9, 1;
L_0x55d02cd7b720 .concat [ 2 7 0 0], L_0x55d02cd6af50, L_0x7fca1c8352a0;
L_0x55d02cd7b8d0 .concat [ 2 7 0 0], L_0x55d02cd6b480, L_0x7fca1c8352e8;
L_0x55d02cd7b9c0 .functor MUXZ 9, L_0x55d02cd7b8d0, L_0x55d02cd7b720, L_0x55d02cd6b2f0, C4<>;
L_0x55d02cd7bc20 .functor MUXZ 9, L_0x55d02cd7b9c0, L_0x55d02cd36d50, v0x55d02cd694c0_0, C4<>;
L_0x55d02cd7bd60 .part L_0x55d02cd7bc20, 0, 2;
L_0x55d02cd7bf80 .part L_0x55d02cd6a010, 9, 1;
L_0x55d02cd7c020 .functor MUXZ 8, L_0x55d02cd6a490, v0x55d02cd63990_0, L_0x55d02cd7bf80, C4<>;
L_0x55d02cd7c2a0 .functor MUXZ 8, L_0x55d02cd7c020, L_0x7fca1c835330, v0x55d02cd694c0_0, C4<>;
L_0x55d02cd7c430 .part L_0x55d02cd6a010, 1, 1;
L_0x55d02cd7c5d0 .functor MUXZ 8, v0x55d02cd62e40_0, L_0x55d02cd69ed0, L_0x55d02cd7c430, C4<>;
L_0x55d02cd7c6c0 .functor MUXZ 8, L_0x55d02cd7c5d0, L_0x7fca1c835378, v0x55d02cd694c0_0, C4<>;
L_0x55d02cd7ca00 .part L_0x55d02cd6a010, 8, 1;
L_0x55d02cd7caa0 .concat [ 1 31 0 0], L_0x55d02cd7ca00, L_0x7fca1c835408;
L_0x55d02cd7cd00 .cmp/eq 32, L_0x55d02cd7caa0, L_0x7fca1c835450;
L_0x55d02cd7ce40 .concat [ 8 1 0 0], v0x55d02cd63990_0, L_0x7fca1c835498;
L_0x55d02cd7cbe0 .concat [ 8 1 0 0], v0x55d02cd62e40_0, L_0x7fca1c8354e0;
L_0x55d02cd7d060 .functor MUXZ 9, L_0x55d02cd7cbe0, L_0x55d02cd7ce40, L_0x55d02cd7cd00, C4<>;
L_0x55d02cd7d330 .functor MUXZ 9, L_0x55d02cd7d060, L_0x55d02cd38ff0, v0x55d02cd694c0_0, C4<>;
L_0x55d02cd7d470 .part L_0x55d02cd7d330, 0, 8;
L_0x55d02cd7d700 .part L_0x55d02cd6a010, 5, 1;
L_0x55d02cd7d7a0 .reduce/nor v0x55d02cd62d70_0;
L_0x55d02cd7daa0 .part L_0x55d02cd6a010, 4, 1;
L_0x55d02cd7db40 .arith/sum 8, v0x55d02cd624e0_0, L_0x55d02cd69ed0;
L_0x55d02cd7ddc0 .arith/sum 8, v0x55d02cd624e0_0, L_0x7fca1c835570;
L_0x55d02cd7de60 .functor MUXZ 8, L_0x55d02cd7ddc0, L_0x7fca1c835528, v0x55d02cd694c0_0, C4<>;
L_0x55d02cd7e120 .part L_0x55d02cd6a010, 2, 1;
L_0x55d02cd7e1c0 .part L_0x55d02cd6a010, 3, 1;
L_0x55d02cd7e3f0 .part v0x55d02cd612e0_0, 4, 1;
L_0x55d02cd7e490 .part L_0x55d02cd6a010, 8, 1;
L_0x55d02cd7e850 .part v0x55d02cd612e0_0, 4, 4;
L_0x55d02cd7e950 .concat [ 9 23 0 0], v0x55d02cd68630_0, L_0x7fca1c835a80;
L_0x55d02cd7ec50 .cmp/gt 32, L_0x55d02cd7e950, L_0x7fca1c835ac8;
L_0x55d02cd7edc0 .functor MUXZ 10, L_0x7fca1c835b58, L_0x7fca1c835b10, L_0x55d02cd7ec50, C4<>;
L_0x55d02cd7f140 .functor MUXZ 10, L_0x55d02cd7edc0, L_0x7fca1c835a38, v0x55d02cd68aa0_0, C4<>;
S_0x55d02cceea60 .scope module, "CU" "control_unit" 3 56, 4 3 0, S_0x55d02cd29940;
 .timescale -15 -15;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /OUTPUT 10 "signals";
    .port_info 2 /OUTPUT 3 "ula_op";
P_0x55d02cd48930 .param/l "OP" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x55d02cd48970 .param/l "ULA_OP" 0 4 5, +C4<00000000000000000000000000000011>;
v0x55d02cd0a6e0_0 .net "op", 3 0, L_0x55d02cd7e850;  1 drivers
L_0x7fca1c8355b8 .functor BUFT 1, C4<0000100001>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0 .array "op_signals", 16 0;
v0x55d02cd479e0_0 .net v0x55d02cd479e0 0, 9 0, L_0x7fca1c8355b8; 1 drivers
L_0x7fca1c835600 .functor BUFT 1, C4<0000010000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_1 .net v0x55d02cd479e0 1, 9 0, L_0x7fca1c835600; 1 drivers
L_0x7fca1c835648 .functor BUFT 1, C4<0001000101>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_2 .net v0x55d02cd479e0 2, 9 0, L_0x7fca1c835648; 1 drivers
L_0x7fca1c835690 .functor BUFT 1, C4<0000001000>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_3 .net v0x55d02cd479e0 3, 9 0, L_0x7fca1c835690; 1 drivers
L_0x7fca1c8356d8 .functor BUFT 1, C4<0000000110>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_4 .net v0x55d02cd479e0 4, 9 0, L_0x7fca1c8356d8; 1 drivers
L_0x7fca1c835720 .functor BUFT 1, C4<1101001101>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_5 .net v0x55d02cd479e0 5, 9 0, L_0x7fca1c835720; 1 drivers
L_0x7fca1c835768 .functor BUFT 1, C4<0101000101>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_6 .net v0x55d02cd479e0 6, 9 0, L_0x7fca1c835768; 1 drivers
L_0x7fca1c8357b0 .functor BUFT 1, C4<0010000101>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_7 .net v0x55d02cd479e0 7, 9 0, L_0x7fca1c8357b0; 1 drivers
L_0x7fca1c8357f8 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_8 .net v0x55d02cd479e0 8, 9 0, L_0x7fca1c8357f8; 1 drivers
L_0x7fca1c835840 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_9 .net v0x55d02cd479e0 9, 9 0, L_0x7fca1c835840; 1 drivers
L_0x7fca1c835888 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_10 .net v0x55d02cd479e0 10, 9 0, L_0x7fca1c835888; 1 drivers
L_0x7fca1c8358d0 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_11 .net v0x55d02cd479e0 11, 9 0, L_0x7fca1c8358d0; 1 drivers
L_0x7fca1c835918 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_12 .net v0x55d02cd479e0 12, 9 0, L_0x7fca1c835918; 1 drivers
L_0x7fca1c835960 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_13 .net v0x55d02cd479e0 13, 9 0, L_0x7fca1c835960; 1 drivers
L_0x7fca1c8359a8 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_14 .net v0x55d02cd479e0 14, 9 0, L_0x7fca1c8359a8; 1 drivers
L_0x7fca1c8359f0 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55d02cd479e0_15 .net v0x55d02cd479e0 15, 9 0, L_0x7fca1c8359f0; 1 drivers
o0x7fca1c87e348 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55d02cd479e0_16 .net v0x55d02cd479e0 16, 9 0, o0x7fca1c87e348; 0 drivers
v0x55d02cd3dab0_0 .var "signals", 9 0;
v0x55d02cd3e710_0 .var "ula_op", 2 0;
E_0x55d02cd1b580/0 .event edge, v0x55d02cd0a6e0_0, v0x55d02cd479e0_0, v0x55d02cd479e0_1, v0x55d02cd479e0_2;
E_0x55d02cd1b580/1 .event edge, v0x55d02cd479e0_3, v0x55d02cd479e0_4, v0x55d02cd479e0_5, v0x55d02cd479e0_6;
E_0x55d02cd1b580/2 .event edge, v0x55d02cd479e0_7, v0x55d02cd479e0_8, v0x55d02cd479e0_9, v0x55d02cd479e0_10;
E_0x55d02cd1b580/3 .event edge, v0x55d02cd479e0_11, v0x55d02cd479e0_12, v0x55d02cd479e0_13, v0x55d02cd479e0_14;
E_0x55d02cd1b580/4 .event edge, v0x55d02cd479e0_15, v0x55d02cd479e0_16;
E_0x55d02cd1b580 .event/or E_0x55d02cd1b580/0, E_0x55d02cd1b580/1, E_0x55d02cd1b580/2, E_0x55d02cd1b580/3, E_0x55d02cd1b580/4;
S_0x55d02cd606d0 .scope module, "DM" "data_memory" 3 54, 5 1 0, S_0x55d02cd29940;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x55d02cd48a50 .param/l "MEMORY_BITS" 0 5 2, +C4<00000000000000000000000000001000>;
P_0x55d02cd48a90 .param/l "MEMORY_SIZE" 0 5 3, +C4<00000000000000000000000100000000>;
v0x55d02cd3a0a0_0 .net "address", 7 0, L_0x55d02cd7d470;  alias, 1 drivers
v0x55d02cd38090_0 .net "clk", 0 0, v0x55d02cd69820_0;  alias, 1 drivers
v0x55d02cd39110_0 .net "data_in", 7 0, v0x55d02cd62d70_0;  alias, 1 drivers
v0x55d02cd60ae0_0 .var "data_out", 7 0;
v0x55d02cd60bc0 .array "dram", 255 0, 7 0;
v0x55d02cd60cd0_0 .net "write_enable", 0 0, L_0x55d02cd7e1c0;  1 drivers
E_0x55d02ccdbb90 .event posedge, v0x55d02cd38090_0;
E_0x55d02cd48cf0 .event negedge, v0x55d02cd38090_0;
S_0x55d02cd60e30 .scope module, "IM" "instruction_memory" 3 51, 6 1 0, S_0x55d02cd29940;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "pc";
    .port_info 2 /OUTPUT 8 "instruction";
P_0x55d02cd48ae0 .param/l "MEMORY_BITS" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x55d02cd48b20 .param/l "MEMORY_SIZE" 0 6 3, +C4<00000000000000000000000100000000>;
v0x55d02cd611f0_0 .net "clk", 0 0, v0x55d02cd69820_0;  alias, 1 drivers
v0x55d02cd612e0_0 .var "instruction", 7 0;
v0x55d02cd613a0 .array "irom", 255 0, 7 0;
v0x55d02cd61470_0 .net "pc", 7 0, v0x55d02cd624e0_0;  alias, 1 drivers
S_0x55d02cd615d0 .scope module, "NEXT_PC" "next_pc" 3 49, 7 1 0, S_0x55d02cd29940;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "brzr_sel";
    .port_info 1 /INPUT 1 "jmp_sel";
    .port_info 2 /INPUT 8 "pc_brzr";
    .port_info 3 /INPUT 8 "pc_jmp";
    .port_info 4 /INPUT 8 "pc";
    .port_info 5 /OUTPUT 8 "next_pc";
P_0x55d02cd617b0 .param/l "BITS" 0 7 2, +C4<00000000000000000000000000001000>;
v0x55d02cd61950_0 .net "brzr_sel", 0 0, L_0x55d02cd7d9a0;  1 drivers
v0x55d02cd61a30_0 .net "jmp_sel", 0 0, L_0x55d02cd7daa0;  1 drivers
v0x55d02cd61af0_0 .var "next_pc", 7 0;
v0x55d02cd61be0_0 .net "pc", 7 0, L_0x55d02cd7de60;  1 drivers
v0x55d02cd61cc0_0 .net "pc_brzr", 7 0, v0x55d02cd62e40_0;  alias, 1 drivers
v0x55d02cd61df0_0 .net "pc_jmp", 7 0, L_0x55d02cd7db40;  1 drivers
E_0x55d02cd48f80/0 .event edge, v0x55d02cd61950_0, v0x55d02cd61a30_0, v0x55d02cd61cc0_0, v0x55d02cd61df0_0;
E_0x55d02cd48f80/1 .event edge, v0x55d02cd61be0_0;
E_0x55d02cd48f80 .event/or E_0x55d02cd48f80/0, E_0x55d02cd48f80/1;
S_0x55d02cd61fd0 .scope module, "PC" "pc" 3 50, 8 1 0, S_0x55d02cd29940;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "next_pc";
    .port_info 2 /OUTPUT 8 "pc";
P_0x55d02cd62200 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000001000>;
v0x55d02cd62310_0 .net "clk", 0 0, v0x55d02cd69820_0;  alias, 1 drivers
v0x55d02cd62420_0 .net "next_pc", 7 0, v0x55d02cd61af0_0;  alias, 1 drivers
v0x55d02cd624e0_0 .var "pc", 7 0;
S_0x55d02cd625f0 .scope module, "RB" "reg_bank" 3 52, 9 1 0, S_0x55d02cd29940;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 2 "address_a";
    .port_info 3 /INPUT 2 "address_b";
    .port_info 4 /INPUT 2 "write_address";
    .port_info 5 /INPUT 8 "write_data";
    .port_info 6 /OUTPUT 8 "data_a";
    .port_info 7 /OUTPUT 8 "data_b";
P_0x55d02cd61060 .param/l "BITS" 0 9 2, +C4<00000000000000000000000000001000>;
P_0x55d02cd610a0 .param/l "REG_SIZE" 0 9 3, +C4<00000000000000000000000000000100>;
v0x55d02cd62ac0_0 .net "address_a", 0 1, L_0x55d02cd6b480;  alias, 1 drivers
v0x55d02cd62bc0_0 .net "address_b", 0 1, L_0x55d02cd6af50;  alias, 1 drivers
v0x55d02cd62ca0_0 .net "clk", 0 0, v0x55d02cd69820_0;  alias, 1 drivers
v0x55d02cd62d70_0 .var "data_a", 7 0;
v0x55d02cd62e40_0 .var "data_b", 7 0;
v0x55d02cd62f30 .array "reg_bank", 3 0, 7 0;
v0x55d02cd63080_0 .net "write_address", 0 1, L_0x55d02cd7bd60;  alias, 1 drivers
v0x55d02cd63160_0 .net "write_data", 7 0, L_0x55d02cd7c2a0;  alias, 1 drivers
v0x55d02cd63240_0 .net "write_enable", 0 0, L_0x55d02cd7e120;  1 drivers
v0x55d02cd62f30_0 .array/port v0x55d02cd62f30, 0;
v0x55d02cd62f30_1 .array/port v0x55d02cd62f30, 1;
v0x55d02cd62f30_2 .array/port v0x55d02cd62f30, 2;
E_0x55d02cd48f40/0 .event edge, v0x55d02cd62ac0_0, v0x55d02cd62f30_0, v0x55d02cd62f30_1, v0x55d02cd62f30_2;
v0x55d02cd62f30_3 .array/port v0x55d02cd62f30, 3;
E_0x55d02cd48f40/1 .event edge, v0x55d02cd62f30_3, v0x55d02cd62bc0_0;
E_0x55d02cd48f40 .event/or E_0x55d02cd48f40/0, E_0x55d02cd48f40/1;
S_0x55d02cd63400 .scope module, "SP" "sp" 3 55, 10 1 0, S_0x55d02cd29940;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "op";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /OUTPUT 8 "sp";
P_0x55d02cd63590 .param/l "BITS" 0 10 2, +C4<00000000000000000000000000001000>;
v0x55d02cd63720_0 .net "clk", 0 0, v0x55d02cd69820_0;  alias, 1 drivers
v0x55d02cd637e0_0 .net "op", 0 0, L_0x55d02cd7e3f0;  1 drivers
v0x55d02cd638a0_0 .var "reg_sp", 8 0;
v0x55d02cd63990_0 .var "sp", 7 0;
v0x55d02cd63a70_0 .net "write_enable", 0 0, L_0x55d02cd7e490;  1 drivers
S_0x55d02cd63bb0 .scope module, "ULA" "ula" 3 53, 11 1 0, S_0x55d02cd29940;
 .timescale -15 -15;
    .port_info 0 /INPUT 3 "ula_op_in";
    .port_info 1 /INPUT 8 "a_in";
    .port_info 2 /INPUT 8 "b_in";
    .port_info 3 /OUTPUT 8 "result_out";
P_0x55d02cd63d90 .param/l "BITS" 0 11 3, +C4<00000000000000000000000000001000>;
P_0x55d02cd63dd0 .param/l "ULA_OP" 0 11 2, +C4<00000000000000000000000000000011>;
v0x55d02cd64030_0 .net "a_in", 7 0, v0x55d02cd62d70_0;  alias, 1 drivers
v0x55d02cd64160_0 .net "b_in", 7 0, L_0x55d02cd7c6c0;  alias, 1 drivers
v0x55d02cd64240_0 .var "result_out", 7 0;
v0x55d02cd64300_0 .net "ula_op_in", 2 0, v0x55d02cd3e710_0;  alias, 1 drivers
E_0x55d02cd63fb0 .event edge, v0x55d02cd64160_0, v0x55d02cd39110_0, v0x55d02cd3e710_0;
    .scope S_0x55d02cd615d0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d02cd61af0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x55d02cd615d0;
T_1 ;
    %wait E_0x55d02cd48f80;
    %load/vec4 v0x55d02cd61950_0;
    %load/vec4 v0x55d02cd61a30_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x55d02cd61be0_0;
    %store/vec4 v0x55d02cd61af0_0, 0, 8;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x55d02cd61cc0_0;
    %store/vec4 v0x55d02cd61af0_0, 0, 8;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x55d02cd61df0_0;
    %store/vec4 v0x55d02cd61af0_0, 0, 8;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55d02cd61fd0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d02cd624e0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x55d02cd61fd0;
T_3 ;
    %wait E_0x55d02cd48cf0;
    %load/vec4 v0x55d02cd62420_0;
    %assign/vec4 v0x55d02cd624e0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d02cd60e30;
T_4 ;
    %vpi_call 6 13 "$readmemh", "instruction_memory.rom", v0x55d02cd613a0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55d02cd60e30;
T_5 ;
    %wait E_0x55d02ccdbb90;
    %load/vec4 v0x55d02cd61470_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55d02cd613a0, 4;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_5.0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d02cd612e0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d02cd61470_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55d02cd613a0, 4;
    %store/vec4 v0x55d02cd612e0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d02cd625f0;
T_6 ;
    %wait E_0x55d02cd48f40;
    %load/vec4 v0x55d02cd62ac0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55d02cd62f30, 4;
    %store/vec4 v0x55d02cd62d70_0, 0, 8;
    %load/vec4 v0x55d02cd62bc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55d02cd62f30, 4;
    %store/vec4 v0x55d02cd62e40_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55d02cd625f0;
T_7 ;
    %wait E_0x55d02ccdbb90;
    %load/vec4 v0x55d02cd63240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55d02cd63160_0;
    %load/vec4 v0x55d02cd63080_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x55d02cd62f30, 4, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55d02cd63bb0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d02cd64240_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x55d02cd63bb0;
T_9 ;
    %wait E_0x55d02cd63fb0;
    %load/vec4 v0x55d02cd64300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d02cd64240_0, 0, 8;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x55d02cd64160_0;
    %inv;
    %store/vec4 v0x55d02cd64240_0, 0, 8;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x55d02cd64030_0;
    %load/vec4 v0x55d02cd64160_0;
    %and;
    %store/vec4 v0x55d02cd64240_0, 0, 8;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x55d02cd64030_0;
    %load/vec4 v0x55d02cd64160_0;
    %or;
    %store/vec4 v0x55d02cd64240_0, 0, 8;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x55d02cd64030_0;
    %load/vec4 v0x55d02cd64160_0;
    %xor;
    %store/vec4 v0x55d02cd64240_0, 0, 8;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x55d02cd64030_0;
    %load/vec4 v0x55d02cd64160_0;
    %add;
    %store/vec4 v0x55d02cd64240_0, 0, 8;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x55d02cd64030_0;
    %load/vec4 v0x55d02cd64160_0;
    %sub;
    %store/vec4 v0x55d02cd64240_0, 0, 8;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x55d02cd64030_0;
    %ix/getv 4, v0x55d02cd64160_0;
    %shiftl 4;
    %store/vec4 v0x55d02cd64240_0, 0, 8;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x55d02cd64030_0;
    %ix/getv 4, v0x55d02cd64160_0;
    %shiftr 4;
    %store/vec4 v0x55d02cd64240_0, 0, 8;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55d02cd606d0;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d02cd60ae0_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x55d02cd606d0;
T_11 ;
    %wait E_0x55d02cd48cf0;
    %load/vec4 v0x55d02cd60cd0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x55d02cd3a0a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55d02cd60bc0, 4;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %flag_mov 9, 6;
    %jmp/0 T_11.2, 9;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_11.3, 9;
T_11.2 ; End of true expr.
    %load/vec4 v0x55d02cd3a0a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55d02cd60bc0, 4;
    %jmp/0 T_11.3, 9;
 ; End of false expr.
    %blend;
T_11.3;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x55d02cd60ae0_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x55d02cd60ae0_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55d02cd606d0;
T_12 ;
    %wait E_0x55d02ccdbb90;
    %load/vec4 v0x55d02cd60cd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 6;
    %load/vec4 v0x55d02cd39110_0;
    %load/vec4 v0x55d02cd3a0a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55d02cd60bc0, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55d02cd63400;
T_13 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55d02cd638a0_0, 0, 9;
    %end;
    .thread T_13;
    .scope S_0x55d02cd63400;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d02cd63990_0, 0, 8;
    %end;
    .thread T_14;
    .scope S_0x55d02cd63400;
T_15 ;
    %wait E_0x55d02ccdbb90;
    %load/vec4 v0x55d02cd638a0_0;
    %cmpi/e 0, 0, 9;
    %flag_mov 8, 6;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x55d02cd638a0_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x55d02cd638a0_0;
    %subi 1, 0, 9;
    %pushi/vec4 255, 0, 9;
    %and;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %pad/u 8;
    %store/vec4 v0x55d02cd63990_0, 0, 8;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55d02cd63400;
T_16 ;
    %wait E_0x55d02cd48cf0;
    %load/vec4 v0x55d02cd63a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55d02cd637e0_0;
    %load/vec4 v0x55d02cd638a0_0;
    %cmpi/u 255, 0, 9;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55d02cd638a0_0;
    %addi 1, 0, 9;
    %store/vec4 v0x55d02cd638a0_0, 0, 9;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55d02cd637e0_0;
    %nor/r;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x55d02cd638a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x55d02cd638a0_0;
    %subi 1, 0, 9;
    %store/vec4 v0x55d02cd638a0_0, 0, 9;
T_16.4 ;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55d02cceea60;
T_17 ;
    %wait E_0x55d02cd1b580;
    %load/vec4 v0x55d02cd0a6e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55d02cd479e0, 4;
    %store/vec4 v0x55d02cd3dab0_0, 0, 10;
    %load/vec4 v0x55d02cd0a6e0_0;
    %pushi/vec4 7, 0, 4;
    %and;
    %pad/u 3;
    %store/vec4 v0x55d02cd3e710_0, 0, 3;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55d02cd29940;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d02cd68aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d02cd694c0_0, 0, 1;
    %pushi/vec4 511, 0, 9;
    %store/vec4 v0x55d02cd68630_0, 0, 9;
    %end;
    .thread T_18;
    .scope S_0x55d02cd29940;
T_19 ;
    %wait E_0x55d02ccdbb90;
    %load/vec4 v0x55d02cd68630_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 6;
    %jmp/0 T_19.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x55d02cd68630_0;
    %addi 1, 0, 9;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0x55d02cd68630_0, 0, 9;
    %load/vec4 v0x55d02cd68aa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.3, 8;
T_19.2 ; End of true expr.
    %load/vec4 v0x55d02cd68630_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_19.3, 8;
 ; End of false expr.
    %blend;
T_19.3;
    %store/vec4 v0x55d02cd68aa0_0, 0, 1;
    %load/vec4 v0x55d02cd694c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_19.4, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.5, 8;
T_19.4 ; End of true expr.
    %load/vec4 v0x55d02cd68aa0_0;
    %flag_set/vec4 9;
    %jmp/0 T_19.6, 9;
    %load/vec4 v0x55d02cd68630_0;
    %pushi/vec4 7, 0, 9;
    %cmp/ne;
    %flag_get/vec4 6;
    %jmp/1 T_19.7, 9;
T_19.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_19.7, 9;
 ; End of false expr.
    %blend;
T_19.7;
    %jmp/0 T_19.5, 8;
 ; End of false expr.
    %blend;
T_19.5;
    %store/vec4 v0x55d02cd694c0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55d02cd2c9c0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d02cd69980_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_0x55d02cd2c9c0;
T_21 ;
    %vpi_call 2 13 "$readmemh", "instruction_memory.rom", v0x55d02cd698c0 {0 0 0};
    %vpi_call 2 14 "$dumpfile", "redux_v_TB.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000011, S_0x55d02cd2c9c0 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x55d02cd2c9c0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d02cd69820_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x55d02cd2c9c0;
T_23 ;
    %delay 4, 0;
    %load/vec4 v0x55d02cd69820_0;
    %nor/r;
    %store/vec4 v0x55d02cd69820_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55d02cd2c9c0;
T_24 ;
    %wait E_0x55d02cd1b030;
    %load/vec4 v0x55d02cd69820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x55d02cd69980_0;
    %cmpi/e 5120, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %vpi_call 2 25 "$finish" {0 0 0};
T_24.2 ;
    %load/vec4 v0x55d02cd69980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d02cd69980_0, 0, 32;
T_24.0 ;
    %jmp T_24;
    .thread T_24, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "../redux_v/redux_v_TB.v";
    "../redux_v/redux_v.v";
    "../control_unit/control_unit.v";
    "../data_memory/data_memory.v";
    "../instruction_memory/instruction_memory.v";
    "../next_pc/next_pc.v";
    "../pc/pc.v";
    "../reg_bank/reg_bank.v";
    "../sp/sp.v";
    "../ula/ula.v";
