<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Drivers/clocks_and_modes.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="s32k1xx_cookbook_logo.jpg"/></td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">clocks_and_modes.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="clocks__and__modes_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * clocks_and_modes.c              Copyright NXP 2016</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Description: Example clock and mode functions</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * 2015 Feb 22 S Mihalik/ O Romero - initial version</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * 2016 Oct 15 S.M. / O.R. - Updated PLL per S32K1XX data sheet rev 1</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * 2016 Dec 06 S.M. et al - NormalRUNmode_80MHz changed &quot;if&quot; to &quot;while&quot;</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * 2016 Jan 05 S.M. - NormalRUNmode_80MHz: added () in while expression</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;device_registers.h&quot;</span>   <span class="comment">/* include peripheral declarations S32K144 */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="clocks__and__modes_8h.html">clocks_and_modes.h</a>&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="clocks__and__modes_8h.html#a2f05a0e5aa290fba55984156198f14a2">   13</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="clocks__and__modes_8c.html#a2f05a0e5aa290fba55984156198f14a2">SOSC_init_8MHz</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;{</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;    SCG-&gt;SOSCDIV = SCG_SOSCDIV_SOSCDIV1(1)|</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;                   SCG_SOSCDIV_SOSCDIV2(1);     <span class="comment">/* SOSCDIV1 &amp; SOSCDIV2 =1: divide by 1      */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    SCG-&gt;SOSCCFG  = SCG_SOSCCFG_RANGE(2)|       <span class="comment">/* Range=2: Medium freq (SOSC betw 1MHz-8MHz)   */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;                    SCG_SOSCCFG_EREFS_MASK;     <span class="comment">/* HGO=0:   Config xtal osc for low power       */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;                                                <span class="comment">/* EREFS=1: Input is external XTAL          */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keywordflow">while</span>(SCG-&gt;SOSCCSR &amp; SCG_SOSCCSR_LK_MASK);    <span class="comment">/* Ensure SOSCCSR unlocked                          */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  SCG-&gt;SOSCCSR = SCG_SOSCCSR_SOSCEN_MASK;       <span class="comment">/* LK=0:          SOSCCSR can be written                */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                                                <span class="comment">/* SOSCCMRE=0:    OSC CLK monitor IRQ if enabled        */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;                                                <span class="comment">/* SOSCCM=0:      OSC CLK monitor disabled          */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;                                                <span class="comment">/* SOSCERCLKEN=0: Sys OSC 3V ERCLK output clk disabled */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                                                <span class="comment">/* SOSCLPEN=0:    Sys OSC disabled in VLP modes         */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;                                                <span class="comment">/* SOSCSTEN=0:    Sys OSC disabled in Stop modes        */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;                                                <span class="comment">/* SOSCEN=1:      Enable oscillator                     */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keywordflow">while</span>(!(SCG-&gt;SOSCCSR &amp; SCG_SOSCCSR_SOSCVLD_MASK));  <span class="comment">/* Wait for sys OSC clk valid */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;}</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="clocks__and__modes_8h.html#a5b337515ef6255432800f7793441527c">   40</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="clocks__and__modes_8c.html#a5b337515ef6255432800f7793441527c">SPLL_init_160MHz</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;{</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordflow">while</span>(SCG-&gt;SPLLCSR &amp; SCG_SPLLCSR_LK_MASK);    <span class="comment">/* Ensure SPLLCSR unlocked              */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  SCG-&gt;SPLLCSR &amp;= ~SCG_SPLLCSR_SPLLEN_MASK;     <span class="comment">/* SPLLEN=0: SPLL is disabled (default)     */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  SCG-&gt;SPLLDIV |=   SCG_SPLLDIV_SPLLDIV1(2)|    <span class="comment">/* SPLLDIV1 divide by 2 */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                    SCG_SPLLDIV_SPLLDIV2(3);    <span class="comment">/* SPLLDIV2 divide by 4 */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  SCG-&gt;SPLLCFG = SCG_SPLLCFG_MULT(24);          <span class="comment">/* PREDIV=0: Divide SOSC_CLK by 0+1=1       */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                                <span class="comment">/* MULT=24:  Multiply sys pll by 4+24=40    */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                                <span class="comment">/* SPLL_CLK = 8MHz / 1 * 40 / 2 = 160 MHz   */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordflow">while</span>(SCG-&gt;SPLLCSR &amp; SCG_SPLLCSR_LK_MASK);    <span class="comment">/* Ensure SPLLCSR unlocked                      */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  SCG-&gt;SPLLCSR |= SCG_SPLLCSR_SPLLEN_MASK;      <span class="comment">/* LK=0:        SPLLCSR can be written          */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                                <span class="comment">/* SPLLCMRE=0:  SPLL CLK monitor IRQ if enabled     */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                                <span class="comment">/* SPLLCM=0:    SPLL CLK monitor disabled           */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                                <span class="comment">/* SPLLSTEN=0:  SPLL disabled in Stop modes         */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                                <span class="comment">/* SPLLEN=1:    Enable SPLL                         */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">while</span>(!(SCG-&gt;SPLLCSR &amp; SCG_SPLLCSR_SPLLVLD_MASK)); <span class="comment">/* Wait for SPLL valid */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="clocks__and__modes_8h.html#aa234261bbd2c76d65303e209757dc19b">   71</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="clocks__and__modes_8c.html#aa234261bbd2c76d65303e209757dc19b">NormalRUNmode_80MHz</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;{</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  SCG-&gt;RCCR=SCG_RCCR_SCS(6)      <span class="comment">/* Select PLL as clock source                              */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    |SCG_RCCR_DIVCORE(0b01)      <span class="comment">/* DIVCORE=1, div. by 2: Core clock = 160/2 MHz = 80 MHz       */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    |SCG_RCCR_DIVBUS(0b01)       <span class="comment">/* DIVBUS=1, div. by 2: bus clock = 40 MHz                     */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    |SCG_RCCR_DIVSLOW(0b10);     <span class="comment">/* DIVSLOW=2, div. by 2: SCG slow, flash clock= 26 2/3 MHz */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">while</span> (((SCG-&gt;CSR &amp; SCG_CSR_SCS_MASK) &gt;&gt; SCG_CSR_SCS_SHIFT ) != 6) {} <span class="comment">/* Wait for sys clk src = SPLL */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;}</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="ttc" id="clocks__and__modes_8c_html_aa234261bbd2c76d65303e209757dc19b"><div class="ttname"><a href="clocks__and__modes_8c.html#aa234261bbd2c76d65303e209757dc19b">NormalRUNmode_80MHz</a></div><div class="ttdeci">void NormalRUNmode_80MHz(void)</div><div class="ttdef"><b>Definition:</b> <a href="clocks__and__modes_8c_source.html#l00071">clocks_and_modes.c:71</a></div></div>
<div class="ttc" id="clocks__and__modes_8c_html_a5b337515ef6255432800f7793441527c"><div class="ttname"><a href="clocks__and__modes_8c.html#a5b337515ef6255432800f7793441527c">SPLL_init_160MHz</a></div><div class="ttdeci">void SPLL_init_160MHz(void)</div><div class="ttdef"><b>Definition:</b> <a href="clocks__and__modes_8c_source.html#l00040">clocks_and_modes.c:40</a></div></div>
<div class="ttc" id="clocks__and__modes_8c_html_a2f05a0e5aa290fba55984156198f14a2"><div class="ttname"><a href="clocks__and__modes_8c.html#a2f05a0e5aa290fba55984156198f14a2">SOSC_init_8MHz</a></div><div class="ttdeci">void SOSC_init_8MHz(void)</div><div class="ttdef"><b>Definition:</b> <a href="clocks__and__modes_8c_source.html#l00013">clocks_and_modes.c:13</a></div></div>
<div class="ttc" id="clocks__and__modes_8h_html"><div class="ttname"><a href="clocks__and__modes_8h.html">clocks_and_modes.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
