library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_unsigned.all;
use work.HermesTBPackage.all;




entity SwitchControl is
port(
    clock       : in  std_logic;
    reset       : in  std_logic;
    h           : in  regNport;
    ack_h       : out regNport;
    address     : in  regmetadeflit;
    data        : in  arrayNport_regflit;
    sender      : in  regNport;
    free        : out regNport;
    mux_in      : out arrayNport_reg3;
    mux_out     : out arrayNport_reg3);
end SwitchControl;

-- West-First Non-Minimal for Torus NoCs
architecture AlgorithmWFNM of SwitchControl is

type state is (S0,S1,S2,S3,S4,S_LOCAL,S_EAST,S_WEST,S_SOUTH,S_NORTH);
signal ES, PES: state;

-- arbiter signals
signal ask : std_logic := '0';
signal sel, prox : integer range 0 to (NPORT-1) := 0;
signal incoming: reg3 := (others=> '0');
signal header : regflit := (others=> '0');

-- control signals
signal lx, ly, tx, ty : regquartoflit := (others=> '0');
signal auxfree : regNport := (others=> '0');
signal source : arrayNport_reg3 := (others=> (others=> '0'));
signal sender_ant : regNport := (others=> '0');



--variable lxInt : integer := 0;
--variable txInt : integer := 0;

begin

    ask <= '1' when h(LOCAL)='1' or h(EAST)='1' or h(WEST)='1' or h(NORTH)='1' or h(SOUTH)='1' else '0';
    incoming <= CONV_VECTOR(sel);
    header <= data(CONV_INTEGER(incoming));

    process(sel,h)
    begin
        case sel is
            when LOCAL=>
                if h(EAST)='1' then prox<=EAST;
                elsif h(WEST)='1' then  prox<=WEST;
                elsif h(NORTH)='1' then prox<=NORTH;
                elsif h(SOUTH)='1' then prox<=SOUTH;
                else prox<=LOCAL; end if;
            when EAST=>
                if h(WEST)='1' then     prox<=WEST;
                elsif h(NORTH)='1' then prox<=NORTH;
                elsif h(SOUTH)='1' then prox<=SOUTH;
                elsif h(LOCAL)='1' then prox<=LOCAL;
                else prox<=EAST; end if;
            when WEST=>
                if h(NORTH)='1' then prox<=NORTH;
                elsif h(SOUTH)='1' then prox<=SOUTH;
                elsif h(LOCAL)='1' then prox<=LOCAL;
                elsif h(EAST)='1' then prox<=EAST;
                else prox<=WEST; end if;
            when NORTH=>
                if h(SOUTH)='1' then prox<=SOUTH;
                elsif h(LOCAL)='1' then prox<=LOCAL;
                elsif h(EAST)='1' then prox<=EAST;
                elsif h(WEST)='1' then prox<=WEST;
                else prox<=NORTH; end if;
            when SOUTH=>
                if h(LOCAL)='1' then prox<=LOCAL;
                elsif h(EAST)='1' then prox<=EAST;
                elsif h(WEST)='1' then prox<=WEST;
                elsif h(NORTH)='1' then prox<=NORTH;
                else prox<=SOUTH; end if;
        end case;
    end process;

    lx <= address((METADEFLIT - 1) downto QUARTOFLIT);
    ly <= address((QUARTOFLIT - 1) downto 0);

    tx <= header((METADEFLIT - 1) downto QUARTOFLIT);
    ty <= header((QUARTOFLIT - 1) downto 0);

    process(reset,clock)
    begin
        if reset='1' then
            ES<=S0;
        elsif clock'event and clock='1' then
            ES<=PES;
        end if;
    end process;

    ------------------------------------------------------------------------------------------------------
    -- PARTE COMBINACIONAL PARA DEFINIR O PRÓXIMO ESTADO DA MÁQUINA.
    --
    -- SO -> O estado S0 é o estado de inicialização da máquina. Este estado somente é
    --       atingido quando o sinal reset é ativado.
    -- S1 -> O estado S1 é o estado de espera por requisição de chaveamento. Quando o
    --       árbitro recebe uma ou mais requisições o sinal ask é ativado fazendo a
    --       máquina avançar para o estado S2.
    -- S2 -> No estado S2 a porta de entrada que solicitou chaveamento é selecionada. Se
    --       houver mais de uma, aquela com maior prioridade é a selecionada.
    -- S3 -> No estado S3 é realizado algoritmo de chaveamento West First Non Minimal.
    -- S_LOCAL,S_EAST,S_WEST,S_NORTH e S_SOUTH -> Nestes estados é estabelecida a conexão
    --       da porta de entrada com a de saída através do preenchimento dos sinais mux_in
    --       e mux_out.
    -- S4 -> O estado S4 é necessário para que a porta selecionada para roteamento baixe
    --       o sinal h.
    --
    
    -- xoffset = tx - lx; -- tx is the target router x coordinate. lx is the current router x coordinate
    -- yoffset = ty - ly; -- ty is the target router y coordinate. ly is the current router y coordinate
    
    process(ES,ask,h,lx,ly,tx,ty,auxfree,incoming)
    begin
        case ES is
            when S0 => PES <= S1;
            when S1 => if ask='1' then PES <= S2; else PES <= S1; end if;
            when S2 => PES <= S3;
            when S3 => 
				-- xoffset = 0 and yoffset = 0
				if lx = tx and ly = ty and auxfree(LOCAL)='1' then PES<=S_LOCAL;
				-- packet coming from borders of net and in = LOCAL
				-- ... and lx = NET_LIMIT_X and ( tx = 0 or tx < NET_LIMIT_X/2 ) // encaminhando da borda direita p/ borda esquerda
				elsif lx = CONV_VECTOR(MAX_X) and ( tx = CONV_VECTOR(MIN_X) or tx < $net_limit_x_by_2$ ) and incoming = LOCAL and auxfree(EAST)='1' then PES<=S_EAST;
				-- ... and lx = 0 and tx = NET_LIMIT_X // encaminhando da borda esquerda p/ borda direita
				elsif lx = CONV_VECTOR(MIN_X) and tx = CONV_VECTOR(MAX_X) and incoming = LOCAL and auxfree(WEST)='1' then PES<=S_WEST;
				-- ... and ly = NET_LIMIT_Y and tx >= lx and ( ty = 0 or ty < NET_LIMIT_Y/2 ) // encaminhando da borda superior p/ borda inferior
				elsif ly = CONV_VECTOR(MAX_Y) and tx >= lx and ( ty = CONV_VECTOR(MIN_Y) or ty < $net_limit_y_by_2$ ) and incoming = LOCAL and auxfree(NORTH)='1' then PES<=S_NORTH;
				-- ... and ly = 0 and tx >= lx and ( ty = NET_LIMIT_Y or ty > NET_LIMIT_Y/2 ) // encaminhando da borda inferior p/ borda superior
				elsif ly = CONV_VECTOR(MIN_Y) and tx >= lx and ( ty = CONV_VECTOR(MAX_Y) or ty > $net_limit_y_by_2$ ) and incoming = LOCAL and auxfree(SOUTH)='1' then PES<=S_SOUTH;

				-- packet coming from middle of net and in = LOCAL or in /= LOCAL (coming from any port)
				elsif ( ( lx > CONV_VECTOR(MIN_X) or lx < CONV_VECTOR(MAX_X) ) and ( ly > CONV_VECTOR(MIN_Y) or ly < CONV_VECTOR(MAX_Y) ) and incoming = LOCAL ) or ( incoming /= LOCAL ) then
					-- ... and xoffset < 0
					if lx > tx and auxfree(WEST)='1' then PES<=S_WEST;
					-- ... and xoffset > 0 and yoffset < 0
					elsif lx < tx and ly > ty and auxfree(EAST)='1' then PES<=S_EAST;
					elsif lx < tx and ly > ty and auxfree(SOUTH)='1' then PES<=S_SOUTH;
					-- ... and xoffset > 0 and yoffset > 0
					elsif lx < tx and ly < ty and auxfree(EAST)='1' then PES<=S_EAST;
					elsif lx < tx and ly < ty and auxfree(NORTH)='1' then PES<=S_NORTH;
					-- ... and xoffset > 0 and yoffset = 0
					elsif lx < tx and ly = ty and auxfree(EAST)='1' then PES<=S_EAST;
					-- ... and xoffset = 0 and yoffset < 0
					elsif lx = tx and ly > ty and auxfree(SOUTH)='1' then PES<=S_SOUTH;
					-- ... and xoffset = 0 and yoffset > 0
					elsif lx = tx and ly < ty and auxfree(NORTH)='1' then PES<=S_NORTH;
					else PES <= S1; end if;
				else PES <= S1; end if;
            when S_LOCAL | S_EAST | S_WEST | S_NORTH | S_SOUTH => PES<=S4;
            when S4 => PES<=S1;
        end case;
        end process;

    ------------------------------------------------------------------------------------------------------
    -- Executes the actions corresponding to the current state of state machine
    ------------------------------------------------------------------------------------------------------
    process (clock)
    begin
        if clock'event and clock='1' then
            case ES is
                -- Init variables
                when S0 =>
                    sel <= 0;
                    ack_h <= (others => '0');
                    auxfree <= (others=> '1');
                    sender_ant <= (others=> '0');

                    mux_out <= (others=>(others=>'0'));
                    source <= (others=>(others=>'0'));
                -- A header has arrived
                when S1=>
                    ack_h <= (others => '0');
                -- Selects which will have rights to request routing
                when S2=>
                    sel <= prox;
                when S_LOCAL =>
                    source(CONV_INTEGER(incoming)) <= CONV_VECTOR(LOCAL);
                    mux_out(LOCAL) <= incoming;
                    auxfree(LOCAL) <= '0';
                    ack_h(sel)<='1';
                when S_EAST =>
                    source(CONV_INTEGER(incoming)) <= CONV_VECTOR(EAST);
                    mux_out(EAST) <= incoming;
                    auxfree(EAST) <= '0';
                    ack_h(sel)<='1';
                when S_WEST =>
                    source(CONV_INTEGER(incoming)) <= CONV_VECTOR(WEST);
                    mux_out(WEST) <= incoming;
                    auxfree(WEST) <= '0';
                    ack_h(sel)<='1';
                when S_NORTH =>
                    source(CONV_INTEGER(incoming)) <= CONV_VECTOR(NORTH);
                    mux_out(NORTH) <= incoming;
                    auxfree(NORTH) <= '0';
                    ack_h(sel)<='1';
                when S_SOUTH =>
                    source(CONV_INTEGER(incoming)) <= CONV_VECTOR(SOUTH);
                    mux_out(SOUTH) <= incoming;
                    auxfree(SOUTH) <= '0';
                    ack_h(sel)<='1';
                when others => ack_h(sel)<='0';
            end case;

            sender_ant(LOCAL) <= sender(LOCAL);
            sender_ant(EAST)  <= sender(EAST);
            sender_ant(WEST)  <= sender(WEST);
            sender_ant(NORTH) <= sender(NORTH);
            sender_ant(SOUTH) <= sender(SOUTH);

            if sender(LOCAL)='0' and  sender_ant(LOCAL)='1' then auxfree(CONV_INTEGER(source(LOCAL))) <='1'; end if;
            if sender(EAST) ='0' and  sender_ant(EAST)='1'  then auxfree(CONV_INTEGER(source(EAST)))  <='1'; end if;
            if sender(WEST) ='0' and  sender_ant(WEST)='1'  then auxfree(CONV_INTEGER(source(WEST)))  <='1'; end if;
            if sender(NORTH)='0' and  sender_ant(NORTH)='1' then auxfree(CONV_INTEGER(source(NORTH))) <='1'; end if;
            if sender(SOUTH)='0' and  sender_ant(SOUTH)='1' then auxfree(CONV_INTEGER(source(SOUTH))) <='1'; end if;

        end if;
    end process;

    mux_in <= source;
    free <= auxfree;

end AlgorithmWFNM;

architecture AlgorithmT of SwitchControl is

type state is (S0,S1,S2,S3,S4,S_LOCAL,S_EAST,S_WEST,S_SOUTH,S_NORTH);
signal ES, PES: state;

-- arbiter signals
signal ask : std_logic := '0';
signal sel, prox : integer range 0 to (NPORT-1) := 0;
signal incoming: reg3 := (others=> '0');
signal header : regflit := (others=> '0');

-- control signals
signal lx, ly, tx, ty : regquartoflit := (others=> '0');
signal auxfree : regNport := (others=> '0');
signal source : arrayNport_reg3 := (others=> (others=> '0'));
signal sender_ant : regNport := (others=> '0');

begin

    ask <= '1' when h(LOCAL)='1' or h(EAST)='1' or h(WEST)='1' or h(NORTH)='1' or h(SOUTH)='1' else '0';

    incoming <= CONV_VECTOR(sel);
    header <= data(CONV_INTEGER(incoming));

    process(sel,h)
    begin
        case sel is
            when LOCAL=>
                if h(EAST)='1' then prox<=EAST;
                elsif h(WEST)='1' then  prox<=WEST;
                elsif h(NORTH)='1' then prox<=NORTH;
                elsif h(SOUTH)='1' then prox<=SOUTH;
                else prox<=LOCAL; end if;
            when EAST=>
                if h(WEST)='1' then     prox<=WEST;
                elsif h(NORTH)='1' then prox<=NORTH;
                elsif h(SOUTH)='1' then prox<=SOUTH;
                elsif h(LOCAL)='1' then prox<=LOCAL;
                else prox<=EAST; end if;
            when WEST=>
                if h(NORTH)='1' then prox<=NORTH;
                elsif h(SOUTH)='1' then prox<=SOUTH;
                elsif h(LOCAL)='1' then prox<=LOCAL;
                elsif h(EAST)='1' then prox<=EAST;
                else prox<=WEST; end if;
            when NORTH=>
                if h(SOUTH)='1' then prox<=SOUTH;
                elsif h(LOCAL)='1' then prox<=LOCAL;
                elsif h(EAST)='1' then prox<=EAST;
                elsif h(WEST)='1' then prox<=WEST;
                else prox<=NORTH; end if;
            when SOUTH=>
                if h(LOCAL)='1' then prox<=LOCAL;
                elsif h(EAST)='1' then prox<=EAST;
                elsif h(WEST)='1' then prox<=WEST;
                elsif h(NORTH)='1' then prox<=NORTH;

                else prox<=SOUTH; end if;
        end case;
    end process;

    lx <= address((METADEFLIT - 1) downto QUARTOFLIT);
    ly <= address((QUARTOFLIT - 1) downto 0);

    tx <= header((METADEFLIT - 1) downto QUARTOFLIT);
    ty <= header((QUARTOFLIT - 1) downto 0);

    process(reset,clock)
    begin
        if reset='1' then
            ES<=S0;
        elsif clock'event and clock='1' then
            ES<=PES;
        end if;
    end process;

    ------------------------------------------------------------------------------------------------------
    -- PARTE COMBINACIONAL PARA DEFINIR O PRÓXIMO ESTADO DA MÁQUINA.
    --
    -- SO -> O estado S0 é o estado de inicialização da máquina. Este estado somente é
    --       atingido quando o sinal reset é ativado.
    -- S1 -> O estado S1 é o estado de espera por requisição de chaveamento. Quando o
    --       árbitro recebe uma ou mais requisições o sinal ask é ativado fazendo a
    --       máquina avançar para o estado S2.
    -- S2 -> No estado S2 a porta de entrada que solicitou chaveamento é selecionada. Se
    --       houver mais de uma, aquela com maior prioridade é a selecionada.
    -- S3 -> No estado S3 é realizado algoritmo de chaveamento West First Non Minimal.
    -- S_LOCAL,S_EAST,S_WEST,S_NORTH e S_SOUTH -> Nestes estados é estabelecida a conexão
    --       da porta de entrada com a de saída através do preenchimento dos sinais mux_in
    --       e mux_out.
    -- S4 -> O estado S4 é necessário para que a porta selecionada para roteamento baixe
    --       o sinal h.
    --
    
       process(ES,ask,h,lx,ly,tx,ty,auxfree,incoming)
    begin
        case ES is
			
            when S0 => 
			--nX <=  ieee.Std_Logic_signed."+" (MAX_X, "0001");
			--nY <=  ieee.Std_Logic_signed."+" (MAX_Y, "0001");
			PES <= S1;
            when S1 => if ask='1' then PES <= S2; else PES <= S1; end if;
            when S2 => PES <= S3;
            when S3 => 	if  ieee.Std_Logic_signed."=" (tx, lx) and (ieee.Std_Logic_signed."=" (ty, ly)) and auxfree(LOCAL)='1' then PES <= S_LOCAL;		
	
			elsif      (ieee.Std_Logic_signed."=" (ieee.Std_Logic_signed."-" (tx, lx), "0001") or 	ieee.Std_Logic_signed."=" (ieee.Std_Logic_signed."-" (tx, lx), ieee.Std_Logic_signed."-" ("0001", ieee.Std_Logic_signed."+" (MAX_X, "0001"))) or
			           (ieee.Std_Logic_signed."=" (lx, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_X, "0001"), "0100")) and ieee.Std_Logic_signed."=" (tx, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_X, "0001"), "0010"))) or
				   (ieee.Std_Logic_signed.">=" (lx, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_X, "0001"), "0010")) and ieee.Std_Logic_signed."<=" (tx, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_X, "0001"), "0100"))) or
			           (ieee.Std_Logic_signed.">" (ieee.Std_Logic_signed."-" (tx, lx), "0000") and ieee.Std_Logic_signed."<=" (tx, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_X, "0001"), "0011")))) and 
				   auxfree(EAST)='1' then PES <= S_EAST;
				
			elsif 	   (ieee.Std_Logic_signed."=" (ieee.Std_Logic_signed."-" (tx, lx), "1111") or ieee.Std_Logic_signed."=" (ieee.Std_Logic_signed."-" (tx, lx), ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_X, "0001"), "0001")) or
				   (ieee.Std_Logic_signed."=" (lx, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_X, "0001"), "0001")) and ieee.Std_Logic_signed."=" (tx, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_X, "0001"), "0011"))) or
				   (ieee.Std_Logic_signed."<="(lx, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_X, "0001"), "0101")) and ieee.Std_Logic_signed.">=" (tx, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_X, "0001"), "0010"))) or
				   (ieee.Std_Logic_signed."<" (ieee.Std_Logic_signed."-" (tx, lx), "0000") and ieee.Std_Logic_signed."<=" (lx, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_X, "0001"), "0011"))) or
				   (ieee.Std_Logic_signed.">" (ieee.Std_Logic_signed."-" (tx, lx), "0001") and ieee.Std_Logic_signed."=" (tx, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_X, "0001"), "0001")))) and
				   auxfree(WEST)='1' then PES <= S_WEST;
				
			elsif      (ieee.Std_Logic_signed."=" (ieee.Std_Logic_signed."-" (ty, ly), "0001") or ieee.Std_Logic_signed."=" (ieee.Std_Logic_signed."-" (ty, ly), ieee.Std_Logic_signed."-" ("0001", ieee.Std_Logic_signed."+" (MAX_Y, "0001"))) or
			           (ieee.Std_Logic_signed."=" (ly, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_Y, "0001"), "0100")) and ieee.Std_Logic_signed."=" (ty, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_Y, "0001"), "0010"))) or
				   (ieee.Std_Logic_signed.">=" (ly, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_Y, "0001"), "0010")) and ieee.Std_Logic_signed."<=" (ty, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_Y, "0001"), "0100"))) or
			           (ieee.Std_Logic_signed.">" (ieee.Std_Logic_signed."-" (ty, ly), "0000") and ieee.Std_Logic_signed."<=" (ty, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_Y, "0001"), "0011")))) and 
				   auxfree(NORTH)='1' then PES <= S_NORTH;
				
			elsif 	   (ieee.Std_Logic_signed."=" (ieee.Std_Logic_signed."-" (ty, ly), "1111") or ieee.Std_Logic_signed."=" (ieee.Std_Logic_signed."-" (ty, ly), ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_Y, "0001"), "0001")) or
				   (ieee.Std_Logic_signed."=" (ly, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_Y, "0001"), "0001")) and ieee.Std_Logic_signed."=" (ty, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_Y, "0001"), "0011"))) or
				   (ieee.Std_Logic_signed."<="(ly, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_Y, "0001"), "0101")) and ieee.Std_Logic_signed.">=" (ty, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_Y, "0001"), "0010"))) or
				   (ieee.Std_Logic_signed."<" (ieee.Std_Logic_signed."-" (ty, ly), "0000") and ieee.Std_Logic_signed."<=" (ly, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_Y, "0001"), "0011"))) or
				   (ieee.Std_Logic_signed.">" (ieee.Std_Logic_signed."-" (ty, ly), "0001") and ieee.Std_Logic_signed."=" (ty, ieee.Std_Logic_signed."-" (ieee.Std_Logic_signed."+" (MAX_Y, "0001"), "0001")))) and
				   auxfree(SOUTH)='1' then PES <= S_SOUTH;	
			else PES <= S1; 	
			end if;	
				
            when S_LOCAL | S_EAST | S_WEST | S_NORTH | S_SOUTH => PES<=S4;
            when S4 => PES<=S1;
        end case;
        end process;


    ------------------------------------------------------------------------------------------------------
    -- Executes the actions corresponding to the current state of state machine
    ------------------------------------------------------------------------------------------------------
    process (clock)
    begin
        if clock'event and clock='1' then
            case ES is
                -- Init variables
                when S0 =>
                    sel <= 0;
                    ack_h <= (others => '0');
                    auxfree <= (others=> '1');
                    sender_ant <= (others=> '0');
                    mux_out <= (others=>(others=>'0'));
                    source <= (others=>(others=>'0'));
                -- A header has arrived
                when S1=>
                    ack_h <= (others => '0');
                -- Selects which will have rights to request routing
                when S2=>
                    sel <= prox;
                when S_LOCAL =>
                    source(CONV_INTEGER(incoming)) <= CONV_VECTOR(LOCAL);
                    mux_out(LOCAL) <= incoming;
                    auxfree(LOCAL) <= '0';
                    ack_h(sel)<='1';
                when S_EAST =>
                    source(CONV_INTEGER(incoming)) <= CONV_VECTOR(EAST);
                    mux_out(EAST) <= incoming;
                    auxfree(EAST) <= '0';
                    ack_h(sel)<='1';
                when S_WEST =>
                    source(CONV_INTEGER(incoming)) <= CONV_VECTOR(WEST);
                    mux_out(WEST) <= incoming;
                    auxfree(WEST) <= '0';
                    ack_h(sel)<='1';
                when S_NORTH =>
                    source(CONV_INTEGER(incoming)) <= CONV_VECTOR(NORTH);
                    mux_out(NORTH) <= incoming;
                    auxfree(NORTH) <= '0';
                    ack_h(sel)<='1';
                when S_SOUTH =>
                    source(CONV_INTEGER(incoming)) <= CONV_VECTOR(SOUTH);
                    mux_out(SOUTH) <= incoming;
                    auxfree(SOUTH) <= '0';
                    ack_h(sel)<='1';
                when others => ack_h(sel)<='0';
            end case;

            sender_ant(LOCAL) <= sender(LOCAL);
            sender_ant(EAST)  <= sender(EAST);
            sender_ant(WEST)  <= sender(WEST);
            sender_ant(NORTH) <= sender(NORTH);
            sender_ant(SOUTH) <= sender(SOUTH);

            if sender(LOCAL)='0' and  sender_ant(LOCAL)='1' then auxfree(CONV_INTEGER(source(LOCAL))) <='1'; end if;
            if sender(EAST) ='0' and  sender_ant(EAST)='1'  then auxfree(CONV_INTEGER(source(EAST)))  <='1'; end if;
            if sender(WEST) ='0' and  sender_ant(WEST)='1'  then auxfree(CONV_INTEGER(source(WEST)))  <='1'; end if;
            if sender(NORTH)='0' and  sender_ant(NORTH)='1' then auxfree(CONV_INTEGER(source(NORTH))) <='1'; end if;
            if sender(SOUTH)='0' and  sender_ant(SOUTH)='1' then auxfree(CONV_INTEGER(source(SOUTH))) <='1'; end if;

        end if;
    end process;

    mux_in <= source;
    free <= auxfree;

end AlgorithmT;
