Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Feb 12 12:14:55 2022
| Host         : DESKTOP-A6N5RC6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_vhdl_timing_summary_routed.rpt -pb top_vhdl_timing_summary_routed.pb -rpx top_vhdl_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vhdl
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 234 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     39.185        0.000                      0                  471        0.011        0.000                      0                  471        3.000        0.000                       0                   240  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0    {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0    {0.000 30.000}     60.000          16.667          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0_1  {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0_1  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         39.185        0.000                      0                  471        0.224        0.000                      0                  471       21.634        0.000                       0                   236  
  clkfbout_clk_wiz_0                                                                                                                                                     40.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       39.194        0.000                      0                  471        0.224        0.000                      0                  471       21.634        0.000                       0                   236  
  clkfbout_clk_wiz_0_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         39.185        0.000                      0                  471        0.011        0.000                      0                  471  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       39.185        0.000                      0                  471        0.011        0.000                      0                  471  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[11]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[19]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[19]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[20]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[20]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[21]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[22]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[19]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_r_reg[19]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[20]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_r_reg[20]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.421ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.766ns (17.382%)  route 3.641ns (82.618%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.425     3.560    m_i2s2/rx_data_l0
    SLICE_X1Y93          FDRE                                         r  m_i2s2/rx_data_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X1Y93          FDRE                                         r  m_i2s2/rx_data_r_reg[22]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X1Y93          FDRE (Setup_fdre_C_CE)      -0.205    42.981    m_i2s2/rx_data_r_reg[22]
  -------------------------------------------------------------------
                         required time                         42.981    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                 39.421    

Slack (MET) :             39.429ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.766ns (17.334%)  route 3.653ns (82.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 42.820 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.437     3.572    m_i2s2/rx_data_l0
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.504    42.820    m_i2s2/axis_clk
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/C
                         clock pessimism              0.564    43.383    
                         clock uncertainty           -0.213    43.170    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.001    m_i2s2/rx_data_l_reg[5]
  -------------------------------------------------------------------
                         required time                         43.001    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 39.429    

Slack (MET) :             39.429ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.766ns (17.334%)  route 3.653ns (82.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 42.820 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.437     3.572    m_i2s2/rx_data_l0
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.504    42.820    m_i2s2/axis_clk
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[6]/C
                         clock pessimism              0.564    43.383    
                         clock uncertainty           -0.213    43.170    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.001    m_i2s2/rx_data_l_reg[6]
  -------------------------------------------------------------------
                         required time                         43.001    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 39.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y90          FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.143    -0.275    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.045    -0.230 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    m_i2s2/p_1_in[16]
    SLICE_X4Y90          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_i2s2/axis_clk
    SLICE_X4Y90          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.250    -0.546    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092    -0.454    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.111%)  route 0.186ns (49.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.591    -0.556    m_i2s2/axis_clk
    SLICE_X1Y93          FDRE                                         r  m_i2s2/rx_data_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  m_i2s2/rx_data_r_reg[22]/Q
                         net (fo=1, routed)           0.186    -0.229    m_i2s2/rx_data_r[22]
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.046    -0.183 r  m_i2s2/m_axis_tdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    m_mc/D[22]
    SLICE_X2Y93          FDRE                                         r  m_mc/m_axis_tdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.793    m_mc/axis_clk
    SLICE_X2Y93          FDRE                                         r  m_mc/m_axis_tdata_reg[22]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.131    -0.409    m_mc/m_axis_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.629%)  route 0.184ns (49.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.589    -0.558    m_i2s2/axis_clk
    SLICE_X1Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  m_i2s2/tx_data_r_reg[11]/Q
                         net (fo=1, routed)           0.184    -0.233    m_i2s2/tx_data_r_reg_n_0_[11]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.048    -0.185 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.860    -0.795    m_i2s2/axis_clk
    SLICE_X2Y89          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.131    -0.411    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y92          FDRE                                         r  m_i2s2/rx_data_l_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[12]/Q
                         net (fo=1, routed)           0.146    -0.272    m_i2s2/rx_data_l_reg_n_0_[12]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.045    -0.227 r  m_i2s2/m_axis_tdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_mc/D[12]
    SLICE_X4Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X4Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[12]/C
                         clock pessimism              0.250    -0.546    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091    -0.455    m_mc/m_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.190ns (50.361%)  route 0.187ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y92          FDRE                                         r  m_i2s2/rx_data_l_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[17]/Q
                         net (fo=1, routed)           0.187    -0.231    m_i2s2/rx_data_l_reg_n_0_[17]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.049    -0.182 r  m_i2s2/m_axis_tdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    m_mc/D[17]
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[17]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.131    -0.412    m_mc/m_axis_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y92          FDRE                                         r  m_i2s2/rx_data_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[10]/Q
                         net (fo=1, routed)           0.186    -0.232    m_i2s2/rx_data_l_reg_n_0_[10]
    SLICE_X6Y92          LUT3 (Prop_lut3_I2_O)        0.045    -0.187 r  m_i2s2/m_axis_tdata[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    m_mc/D[10]
    SLICE_X6Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[10]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120    -0.423    m_mc/m_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.483%)  route 0.190ns (50.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.587    -0.560    m_i2s2/axis_clk
    SLICE_X4Y88          FDRE                                         r  m_i2s2/rx_data_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  m_i2s2/rx_data_l_reg[0]/Q
                         net (fo=1, routed)           0.190    -0.229    m_i2s2/rx_data_l_reg_n_0_[0]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.045    -0.184 r  m_i2s2/m_axis_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    m_mc/D[0]
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[0]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.120    -0.423    m_mc/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.557    m_i2s2/axis_clk
    SLICE_X2Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  m_i2s2/tx_data_l_reg[21]/Q
                         net (fo=1, routed)           0.135    -0.258    m_i2s2/tx_data_l_reg_n_0_[21]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.045    -0.213 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    m_i2s2/p_1_in[21]
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.860    -0.794    m_i2s2/axis_clk
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091    -0.453    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.417%)  route 0.194ns (50.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X7Y90          FDRE                                         r  m_i2s2/rx_data_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[3]/Q
                         net (fo=1, routed)           0.194    -0.224    m_i2s2/rx_data_l_reg_n_0_[3]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.049    -0.175 r  m_i2s2/m_axis_tdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    m_mc/D[3]
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[3]/C
                         clock pessimism              0.250    -0.546    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.131    -0.415    m_mc/m_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.725%)  route 0.141ns (40.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.557    m_i2s2/axis_clk
    SLICE_X2Y90          FDRE                                         r  m_i2s2/tx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  m_i2s2/tx_data_r_reg[0]/Q
                         net (fo=1, routed)           0.141    -0.252    m_i2s2/tx_data_r_reg_n_0_[0]
    SLICE_X0Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.207 r  m_i2s2/tx_data_r_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    m_i2s2/tx_data_r_shift[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.860    -0.794    m_i2s2/axis_clk
    SLICE_X0Y90          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[0]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.091    -0.450    m_i2s2/tx_data_r_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X0Y89      m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X0Y89      m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y87      m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X1Y87      m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X1Y87      m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X0Y87      m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X5Y92      m_i2s2/rx_data_l_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X6Y91      m_i2s2/rx_data_l_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y87      m_i2s2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X1Y87      m_i2s2/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X1Y87      m_i2s2/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X0Y87      m_i2s2/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y92      m_i2s2/rx_data_l_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y91      m_i2s2/rx_data_l_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y90      m_i2s2/rx_data_l_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y91      m_i2s2/rx_data_l_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y92      m_i2s2/rx_data_l_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y90      m_i2s2/rx_data_l_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X0Y89      m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X0Y89      m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y87      m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X1Y87      m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X1Y87      m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X0Y87      m_i2s2/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y92      m_i2s2/rx_data_l_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y91      m_i2s2/rx_data_l_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y90      m_i2s2/rx_data_l_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y91      m_i2s2/rx_data_l_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.194ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.205    43.194    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.025    m_i2s2/rx_data_l_reg[11]
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.194    

Slack (MET) :             39.194ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[19]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.205    43.194    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.025    m_i2s2/rx_data_l_reg[19]
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.194    

Slack (MET) :             39.194ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[20]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.205    43.194    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.025    m_i2s2/rx_data_l_reg[20]
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.194    

Slack (MET) :             39.194ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.205    43.194    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.025    m_i2s2/rx_data_l_reg[21]
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.194    

Slack (MET) :             39.194ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[22]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.205    43.194    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.025    m_i2s2/rx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.194    

Slack (MET) :             39.194ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[19]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.205    43.194    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.025    m_i2s2/rx_data_r_reg[19]
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.194    

Slack (MET) :             39.194ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[20]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.205    43.194    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.025    m_i2s2/rx_data_r_reg[20]
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.194    

Slack (MET) :             39.429ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.766ns (17.382%)  route 3.641ns (82.618%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.425     3.560    m_i2s2/rx_data_l0
    SLICE_X1Y93          FDRE                                         r  m_i2s2/rx_data_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X1Y93          FDRE                                         r  m_i2s2/rx_data_r_reg[22]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.205    43.194    
    SLICE_X1Y93          FDRE (Setup_fdre_C_CE)      -0.205    42.989    m_i2s2/rx_data_r_reg[22]
  -------------------------------------------------------------------
                         required time                         42.989    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                 39.429    

Slack (MET) :             39.437ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.766ns (17.334%)  route 3.653ns (82.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 42.820 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.437     3.572    m_i2s2/rx_data_l0
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.504    42.820    m_i2s2/axis_clk
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/C
                         clock pessimism              0.564    43.383    
                         clock uncertainty           -0.205    43.178    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.009    m_i2s2/rx_data_l_reg[5]
  -------------------------------------------------------------------
                         required time                         43.009    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 39.437    

Slack (MET) :             39.437ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.766ns (17.334%)  route 3.653ns (82.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 42.820 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.437     3.572    m_i2s2/rx_data_l0
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.504    42.820    m_i2s2/axis_clk
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[6]/C
                         clock pessimism              0.564    43.383    
                         clock uncertainty           -0.205    43.178    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.009    m_i2s2/rx_data_l_reg[6]
  -------------------------------------------------------------------
                         required time                         43.009    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 39.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y90          FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.143    -0.275    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.045    -0.230 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    m_i2s2/p_1_in[16]
    SLICE_X4Y90          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_i2s2/axis_clk
    SLICE_X4Y90          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.250    -0.546    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092    -0.454    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.111%)  route 0.186ns (49.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.591    -0.556    m_i2s2/axis_clk
    SLICE_X1Y93          FDRE                                         r  m_i2s2/rx_data_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  m_i2s2/rx_data_r_reg[22]/Q
                         net (fo=1, routed)           0.186    -0.229    m_i2s2/rx_data_r[22]
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.046    -0.183 r  m_i2s2/m_axis_tdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    m_mc/D[22]
    SLICE_X2Y93          FDRE                                         r  m_mc/m_axis_tdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.793    m_mc/axis_clk
    SLICE_X2Y93          FDRE                                         r  m_mc/m_axis_tdata_reg[22]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.131    -0.409    m_mc/m_axis_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.629%)  route 0.184ns (49.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.589    -0.558    m_i2s2/axis_clk
    SLICE_X1Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  m_i2s2/tx_data_r_reg[11]/Q
                         net (fo=1, routed)           0.184    -0.233    m_i2s2/tx_data_r_reg_n_0_[11]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.048    -0.185 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.860    -0.795    m_i2s2/axis_clk
    SLICE_X2Y89          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.131    -0.411    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y92          FDRE                                         r  m_i2s2/rx_data_l_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[12]/Q
                         net (fo=1, routed)           0.146    -0.272    m_i2s2/rx_data_l_reg_n_0_[12]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.045    -0.227 r  m_i2s2/m_axis_tdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_mc/D[12]
    SLICE_X4Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X4Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[12]/C
                         clock pessimism              0.250    -0.546    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091    -0.455    m_mc/m_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.190ns (50.361%)  route 0.187ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y92          FDRE                                         r  m_i2s2/rx_data_l_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[17]/Q
                         net (fo=1, routed)           0.187    -0.231    m_i2s2/rx_data_l_reg_n_0_[17]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.049    -0.182 r  m_i2s2/m_axis_tdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    m_mc/D[17]
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[17]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.131    -0.412    m_mc/m_axis_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y92          FDRE                                         r  m_i2s2/rx_data_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[10]/Q
                         net (fo=1, routed)           0.186    -0.232    m_i2s2/rx_data_l_reg_n_0_[10]
    SLICE_X6Y92          LUT3 (Prop_lut3_I2_O)        0.045    -0.187 r  m_i2s2/m_axis_tdata[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    m_mc/D[10]
    SLICE_X6Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[10]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120    -0.423    m_mc/m_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.483%)  route 0.190ns (50.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.587    -0.560    m_i2s2/axis_clk
    SLICE_X4Y88          FDRE                                         r  m_i2s2/rx_data_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  m_i2s2/rx_data_l_reg[0]/Q
                         net (fo=1, routed)           0.190    -0.229    m_i2s2/rx_data_l_reg_n_0_[0]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.045    -0.184 r  m_i2s2/m_axis_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    m_mc/D[0]
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[0]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.120    -0.423    m_mc/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.557    m_i2s2/axis_clk
    SLICE_X2Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  m_i2s2/tx_data_l_reg[21]/Q
                         net (fo=1, routed)           0.135    -0.258    m_i2s2/tx_data_l_reg_n_0_[21]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.045    -0.213 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    m_i2s2/p_1_in[21]
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.860    -0.794    m_i2s2/axis_clk
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091    -0.453    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.417%)  route 0.194ns (50.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X7Y90          FDRE                                         r  m_i2s2/rx_data_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[3]/Q
                         net (fo=1, routed)           0.194    -0.224    m_i2s2/rx_data_l_reg_n_0_[3]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.049    -0.175 r  m_i2s2/m_axis_tdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    m_mc/D[3]
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[3]/C
                         clock pessimism              0.250    -0.546    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.131    -0.415    m_mc/m_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.725%)  route 0.141ns (40.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.557    m_i2s2/axis_clk
    SLICE_X2Y90          FDRE                                         r  m_i2s2/tx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  m_i2s2/tx_data_r_reg[0]/Q
                         net (fo=1, routed)           0.141    -0.252    m_i2s2/tx_data_r_reg_n_0_[0]
    SLICE_X0Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.207 r  m_i2s2/tx_data_r_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    m_i2s2/tx_data_r_shift[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.860    -0.794    m_i2s2/axis_clk
    SLICE_X0Y90          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[0]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.091    -0.450    m_i2s2/tx_data_r_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X0Y89      m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X0Y89      m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y87      m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X1Y87      m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X1Y87      m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X0Y87      m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X5Y92      m_i2s2/rx_data_l_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X6Y91      m_i2s2/rx_data_l_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y87      m_i2s2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X1Y87      m_i2s2/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X1Y87      m_i2s2/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X0Y87      m_i2s2/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y92      m_i2s2/rx_data_l_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y91      m_i2s2/rx_data_l_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y90      m_i2s2/rx_data_l_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y91      m_i2s2/rx_data_l_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y92      m_i2s2/rx_data_l_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y90      m_i2s2/rx_data_l_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X0Y89      m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X0Y89      m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y87      m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X1Y87      m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X1Y87      m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X0Y87      m_i2s2/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y92      m_i2s2/rx_data_l_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y91      m_i2s2/rx_data_l_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y90      m_i2s2/rx_data_l_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y91      m_i2s2/rx_data_l_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[11]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[19]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[19]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[20]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[20]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[21]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[22]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[19]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_r_reg[19]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[20]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_r_reg[20]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.421ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.766ns (17.382%)  route 3.641ns (82.618%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.425     3.560    m_i2s2/rx_data_l0
    SLICE_X1Y93          FDRE                                         r  m_i2s2/rx_data_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X1Y93          FDRE                                         r  m_i2s2/rx_data_r_reg[22]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X1Y93          FDRE (Setup_fdre_C_CE)      -0.205    42.981    m_i2s2/rx_data_r_reg[22]
  -------------------------------------------------------------------
                         required time                         42.981    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                 39.421    

Slack (MET) :             39.429ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.766ns (17.334%)  route 3.653ns (82.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 42.820 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.437     3.572    m_i2s2/rx_data_l0
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.504    42.820    m_i2s2/axis_clk
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/C
                         clock pessimism              0.564    43.383    
                         clock uncertainty           -0.213    43.170    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.001    m_i2s2/rx_data_l_reg[5]
  -------------------------------------------------------------------
                         required time                         43.001    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 39.429    

Slack (MET) :             39.429ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.766ns (17.334%)  route 3.653ns (82.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 42.820 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.437     3.572    m_i2s2/rx_data_l0
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.504    42.820    m_i2s2/axis_clk
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[6]/C
                         clock pessimism              0.564    43.383    
                         clock uncertainty           -0.213    43.170    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.001    m_i2s2/rx_data_l_reg[6]
  -------------------------------------------------------------------
                         required time                         43.001    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 39.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y90          FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.143    -0.275    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.045    -0.230 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    m_i2s2/p_1_in[16]
    SLICE_X4Y90          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_i2s2/axis_clk
    SLICE_X4Y90          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.250    -0.546    
                         clock uncertainty            0.213    -0.333    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092    -0.241    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.111%)  route 0.186ns (49.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.591    -0.556    m_i2s2/axis_clk
    SLICE_X1Y93          FDRE                                         r  m_i2s2/rx_data_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  m_i2s2/rx_data_r_reg[22]/Q
                         net (fo=1, routed)           0.186    -0.229    m_i2s2/rx_data_r[22]
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.046    -0.183 r  m_i2s2/m_axis_tdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    m_mc/D[22]
    SLICE_X2Y93          FDRE                                         r  m_mc/m_axis_tdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.793    m_mc/axis_clk
    SLICE_X2Y93          FDRE                                         r  m_mc/m_axis_tdata_reg[22]/C
                         clock pessimism              0.253    -0.540    
                         clock uncertainty            0.213    -0.327    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.131    -0.196    m_mc/m_axis_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.629%)  route 0.184ns (49.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.589    -0.558    m_i2s2/axis_clk
    SLICE_X1Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  m_i2s2/tx_data_r_reg[11]/Q
                         net (fo=1, routed)           0.184    -0.233    m_i2s2/tx_data_r_reg_n_0_[11]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.048    -0.185 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.860    -0.795    m_i2s2/axis_clk
    SLICE_X2Y89          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.213    -0.329    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.131    -0.198    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y92          FDRE                                         r  m_i2s2/rx_data_l_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[12]/Q
                         net (fo=1, routed)           0.146    -0.272    m_i2s2/rx_data_l_reg_n_0_[12]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.045    -0.227 r  m_i2s2/m_axis_tdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_mc/D[12]
    SLICE_X4Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X4Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[12]/C
                         clock pessimism              0.250    -0.546    
                         clock uncertainty            0.213    -0.333    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091    -0.242    m_mc/m_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.190ns (50.361%)  route 0.187ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y92          FDRE                                         r  m_i2s2/rx_data_l_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[17]/Q
                         net (fo=1, routed)           0.187    -0.231    m_i2s2/rx_data_l_reg_n_0_[17]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.049    -0.182 r  m_i2s2/m_axis_tdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    m_mc/D[17]
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[17]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.213    -0.330    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.131    -0.199    m_mc/m_axis_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y92          FDRE                                         r  m_i2s2/rx_data_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[10]/Q
                         net (fo=1, routed)           0.186    -0.232    m_i2s2/rx_data_l_reg_n_0_[10]
    SLICE_X6Y92          LUT3 (Prop_lut3_I2_O)        0.045    -0.187 r  m_i2s2/m_axis_tdata[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    m_mc/D[10]
    SLICE_X6Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[10]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.213    -0.330    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120    -0.210    m_mc/m_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.483%)  route 0.190ns (50.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.587    -0.560    m_i2s2/axis_clk
    SLICE_X4Y88          FDRE                                         r  m_i2s2/rx_data_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  m_i2s2/rx_data_l_reg[0]/Q
                         net (fo=1, routed)           0.190    -0.229    m_i2s2/rx_data_l_reg_n_0_[0]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.045    -0.184 r  m_i2s2/m_axis_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    m_mc/D[0]
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[0]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.213    -0.330    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.120    -0.210    m_mc/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.557    m_i2s2/axis_clk
    SLICE_X2Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  m_i2s2/tx_data_l_reg[21]/Q
                         net (fo=1, routed)           0.135    -0.258    m_i2s2/tx_data_l_reg_n_0_[21]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.045    -0.213 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    m_i2s2/p_1_in[21]
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.860    -0.794    m_i2s2/axis_clk
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.213    -0.331    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091    -0.240    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.417%)  route 0.194ns (50.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X7Y90          FDRE                                         r  m_i2s2/rx_data_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[3]/Q
                         net (fo=1, routed)           0.194    -0.224    m_i2s2/rx_data_l_reg_n_0_[3]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.049    -0.175 r  m_i2s2/m_axis_tdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    m_mc/D[3]
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[3]/C
                         clock pessimism              0.250    -0.546    
                         clock uncertainty            0.213    -0.333    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.131    -0.202    m_mc/m_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.725%)  route 0.141ns (40.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.557    m_i2s2/axis_clk
    SLICE_X2Y90          FDRE                                         r  m_i2s2/tx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  m_i2s2/tx_data_r_reg[0]/Q
                         net (fo=1, routed)           0.141    -0.252    m_i2s2/tx_data_r_reg_n_0_[0]
    SLICE_X0Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.207 r  m_i2s2/tx_data_r_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    m_i2s2/tx_data_r_shift[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.860    -0.794    m_i2s2/axis_clk
    SLICE_X0Y90          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[0]/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.213    -0.328    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.091    -0.237    m_i2s2/tx_data_r_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[11]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[19]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[19]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[20]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[20]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[21]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[22]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[19]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_r_reg[19]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.766ns (16.372%)  route 3.913ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.697     3.832    m_i2s2/rx_data_l0
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X2Y94          FDRE                                         r  m_i2s2/rx_data_r_reg[20]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.017    m_i2s2/rx_data_r_reg[20]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.421ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.766ns (17.382%)  route 3.641ns (82.618%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 42.822 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.425     3.560    m_i2s2/rx_data_l0
    SLICE_X1Y93          FDRE                                         r  m_i2s2/rx_data_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.506    42.822    m_i2s2/axis_clk
    SLICE_X1Y93          FDRE                                         r  m_i2s2/rx_data_r_reg[22]/C
                         clock pessimism              0.578    43.399    
                         clock uncertainty           -0.213    43.186    
    SLICE_X1Y93          FDRE (Setup_fdre_C_CE)      -0.205    42.981    m_i2s2/rx_data_r_reg[22]
  -------------------------------------------------------------------
                         required time                         42.981    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                 39.421    

Slack (MET) :             39.429ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.766ns (17.334%)  route 3.653ns (82.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 42.820 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.437     3.572    m_i2s2/rx_data_l0
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.504    42.820    m_i2s2/axis_clk
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/C
                         clock pessimism              0.564    43.383    
                         clock uncertainty           -0.213    43.170    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.001    m_i2s2/rx_data_l_reg[5]
  -------------------------------------------------------------------
                         required time                         43.001    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 39.429    

Slack (MET) :             39.429ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.766ns (17.334%)  route 3.653ns (82.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 42.820 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.620    -0.847    m_i2s2/axis_clk
    SLICE_X2Y87          FDRE                                         r  m_i2s2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  m_i2s2/count_reg[2]/Q
                         net (fo=16, routed)          1.331     1.002    m_i2s2/Q[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.126 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.885     2.011    m_i2s2/rx_data_l[23]_i_3_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     2.135 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.437     3.572    m_i2s2/rx_data_l0
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.504    42.820    m_i2s2/axis_clk
    SLICE_X6Y94          FDRE                                         r  m_i2s2/rx_data_l_reg[6]/C
                         clock pessimism              0.564    43.383    
                         clock uncertainty           -0.213    43.170    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    43.001    m_i2s2/rx_data_l_reg[6]
  -------------------------------------------------------------------
                         required time                         43.001    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 39.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y90          FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.143    -0.275    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.045    -0.230 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    m_i2s2/p_1_in[16]
    SLICE_X4Y90          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_i2s2/axis_clk
    SLICE_X4Y90          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.250    -0.546    
                         clock uncertainty            0.213    -0.333    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092    -0.241    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.111%)  route 0.186ns (49.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.591    -0.556    m_i2s2/axis_clk
    SLICE_X1Y93          FDRE                                         r  m_i2s2/rx_data_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  m_i2s2/rx_data_r_reg[22]/Q
                         net (fo=1, routed)           0.186    -0.229    m_i2s2/rx_data_r[22]
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.046    -0.183 r  m_i2s2/m_axis_tdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    m_mc/D[22]
    SLICE_X2Y93          FDRE                                         r  m_mc/m_axis_tdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.793    m_mc/axis_clk
    SLICE_X2Y93          FDRE                                         r  m_mc/m_axis_tdata_reg[22]/C
                         clock pessimism              0.253    -0.540    
                         clock uncertainty            0.213    -0.327    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.131    -0.196    m_mc/m_axis_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.629%)  route 0.184ns (49.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.589    -0.558    m_i2s2/axis_clk
    SLICE_X1Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  m_i2s2/tx_data_r_reg[11]/Q
                         net (fo=1, routed)           0.184    -0.233    m_i2s2/tx_data_r_reg_n_0_[11]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.048    -0.185 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.860    -0.795    m_i2s2/axis_clk
    SLICE_X2Y89          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.213    -0.329    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.131    -0.198    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y92          FDRE                                         r  m_i2s2/rx_data_l_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[12]/Q
                         net (fo=1, routed)           0.146    -0.272    m_i2s2/rx_data_l_reg_n_0_[12]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.045    -0.227 r  m_i2s2/m_axis_tdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_mc/D[12]
    SLICE_X4Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X4Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[12]/C
                         clock pessimism              0.250    -0.546    
                         clock uncertainty            0.213    -0.333    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091    -0.242    m_mc/m_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.190ns (50.361%)  route 0.187ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y92          FDRE                                         r  m_i2s2/rx_data_l_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[17]/Q
                         net (fo=1, routed)           0.187    -0.231    m_i2s2/rx_data_l_reg_n_0_[17]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.049    -0.182 r  m_i2s2/m_axis_tdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    m_mc/D[17]
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[17]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.213    -0.330    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.131    -0.199    m_mc/m_axis_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X5Y92          FDRE                                         r  m_i2s2/rx_data_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[10]/Q
                         net (fo=1, routed)           0.186    -0.232    m_i2s2/rx_data_l_reg_n_0_[10]
    SLICE_X6Y92          LUT3 (Prop_lut3_I2_O)        0.045    -0.187 r  m_i2s2/m_axis_tdata[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    m_mc/D[10]
    SLICE_X6Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y92          FDRE                                         r  m_mc/m_axis_tdata_reg[10]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.213    -0.330    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120    -0.210    m_mc/m_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.483%)  route 0.190ns (50.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.587    -0.560    m_i2s2/axis_clk
    SLICE_X4Y88          FDRE                                         r  m_i2s2/rx_data_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  m_i2s2/rx_data_l_reg[0]/Q
                         net (fo=1, routed)           0.190    -0.229    m_i2s2/rx_data_l_reg_n_0_[0]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.045    -0.184 r  m_i2s2/m_axis_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    m_mc/D[0]
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[0]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.213    -0.330    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.120    -0.210    m_mc/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.557    m_i2s2/axis_clk
    SLICE_X2Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  m_i2s2/tx_data_l_reg[21]/Q
                         net (fo=1, routed)           0.135    -0.258    m_i2s2/tx_data_l_reg_n_0_[21]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.045    -0.213 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    m_i2s2/p_1_in[21]
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.860    -0.794    m_i2s2/axis_clk
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.213    -0.331    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091    -0.240    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_mc/m_axis_tdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.417%)  route 0.194ns (50.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.588    -0.559    m_i2s2/axis_clk
    SLICE_X7Y90          FDRE                                         r  m_i2s2/rx_data_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/rx_data_l_reg[3]/Q
                         net (fo=1, routed)           0.194    -0.224    m_i2s2/rx_data_l_reg_n_0_[3]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.049    -0.175 r  m_i2s2/m_axis_tdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    m_mc/D[3]
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.796    m_mc/axis_clk
    SLICE_X6Y90          FDRE                                         r  m_mc/m_axis_tdata_reg[3]/C
                         clock pessimism              0.250    -0.546    
                         clock uncertainty            0.213    -0.333    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.131    -0.202    m_mc/m_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.725%)  route 0.141ns (40.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.557    m_i2s2/axis_clk
    SLICE_X2Y90          FDRE                                         r  m_i2s2/tx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  m_i2s2/tx_data_r_reg[0]/Q
                         net (fo=1, routed)           0.141    -0.252    m_i2s2/tx_data_r_reg_n_0_[0]
    SLICE_X0Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.207 r  m_i2s2/tx_data_r_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    m_i2s2/tx_data_r_shift[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.860    -0.794    m_i2s2/axis_clk
    SLICE_X0Y90          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[0]/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.213    -0.328    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.091    -0.237    m_i2s2/tx_data_r_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.030    





