module PB_state (
	input clk,
	input rst_n,
	input PB0,
	input PB1,
	input PB0_read,
	input PB1_read,
	output PB0_flag,
	output PB1_flag
);

logic PB0_old, PB1_old;

always_ff @( posedge clk or negedge rst_n ) begin

	if (!rst_n) begin
		PB0_old <= 0;
		PB1_old <= 0;
		PB0 <= 0;
		PB1 <= 0;
	end else begin
		PB0_old <= KEY[0];
		PB1_old <= KEY[1];

		if(PB0_old == 1 && KEY[0] == 0) begin
			PB0 <= 1;
		end else if (PB0_read == 1) begin
			PB0 <= 0;
		end

		if(PB1_old == 1 && KEY[1] == 0) begin
			PB1 <= 1;
		end else if (PB1_read == 1) begin
			PB1 <= 0;
		end
	end
end
	
endmodule