// Seed: 3841017781
module module_0;
  wire id_1;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1,
    input  logic id_2,
    output uwire id_3
);
  always id_0 = #1 id_2;
  xnor primCall (id_0, id_2, id_5);
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
endmodule
module module_2 (
    output supply0 id_0,
    input wand id_1
    , id_15,
    output supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    input uwire id_5,
    input uwire id_6,
    input wire id_7,
    input supply1 id_8,
    input wor id_9,
    input tri id_10,
    input supply0 id_11,
    input wand id_12,
    output uwire id_13
);
  assign id_4 = id_9;
  module_0 modCall_1 ();
endmodule
