\hypertarget{struct_d_c_m_i___type_def}{}\section{D\+C\+M\+I\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_c_m_i___type_def}\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}


D\+C\+MI.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{R\+I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{I\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}{M\+I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}{E\+S\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}{E\+S\+UR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}{C\+W\+S\+T\+R\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}{C\+W\+S\+I\+Z\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+C\+MI. 

Definition at line 344 of file stm32f407xx.\+h.



\subsection{Field Documentation}
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
D\+C\+MI control register 1, Address offset\+: 0x00 

Definition at line 346 of file stm32f407xx.\+h.

\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!C\+W\+S\+I\+Z\+ER@{C\+W\+S\+I\+Z\+ER}}
\index{C\+W\+S\+I\+Z\+ER@{C\+W\+S\+I\+Z\+ER}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+W\+S\+I\+Z\+ER}{CWSIZER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+W\+S\+I\+Z\+ER}\hypertarget{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}{}\label{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}
D\+C\+MI crop window size, Address offset\+: 0x24 

Definition at line 355 of file stm32f407xx.\+h.

\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!C\+W\+S\+T\+R\+TR@{C\+W\+S\+T\+R\+TR}}
\index{C\+W\+S\+T\+R\+TR@{C\+W\+S\+T\+R\+TR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+W\+S\+T\+R\+TR}{CWSTRTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+W\+S\+T\+R\+TR}\hypertarget{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}{}\label{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}
D\+C\+MI crop window start, Address offset\+: 0x20 

Definition at line 354 of file stm32f407xx.\+h.

\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t DR}\hypertarget{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{}\label{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}
D\+C\+MI data register, Address offset\+: 0x28 

Definition at line 356 of file stm32f407xx.\+h.

\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!E\+S\+CR@{E\+S\+CR}}
\index{E\+S\+CR@{E\+S\+CR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+S\+CR}{ESCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+S\+CR}\hypertarget{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}{}\label{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}
D\+C\+MI embedded synchronization code register, Address offset\+: 0x18 

Definition at line 352 of file stm32f407xx.\+h.

\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!E\+S\+UR@{E\+S\+UR}}
\index{E\+S\+UR@{E\+S\+UR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+S\+UR}{ESUR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+S\+UR}\hypertarget{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}{}\label{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}
D\+C\+MI embedded synchronization unmask register, Address offset\+: 0x1C 

Definition at line 353 of file stm32f407xx.\+h.

\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+CR}{ICR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+CR}\hypertarget{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{}\label{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}
D\+C\+MI interrupt clear register, Address offset\+: 0x14 

Definition at line 351 of file stm32f407xx.\+h.

\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+ER}\hypertarget{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{}\label{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}
D\+C\+MI interrupt enable register, Address offset\+: 0x0C 

Definition at line 349 of file stm32f407xx.\+h.

\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!M\+I\+SR@{M\+I\+SR}}
\index{M\+I\+SR@{M\+I\+SR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{M\+I\+SR}{MISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+I\+SR}\hypertarget{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}{}\label{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}
D\+C\+MI masked interrupt status register, Address offset\+: 0x10 

Definition at line 350 of file stm32f407xx.\+h.

\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!R\+I\+SR@{R\+I\+SR}}
\index{R\+I\+SR@{R\+I\+SR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+I\+SR}{RISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+I\+SR}\hypertarget{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{}\label{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}
D\+C\+MI raw interrupt status register, Address offset\+: 0x08 

Definition at line 348 of file stm32f407xx.\+h.

\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}\hypertarget{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{}\label{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
D\+C\+MI status register, Address offset\+: 0x04 

Definition at line 347 of file stm32f407xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
