0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/Register/Register.sim/sim_1/synth/timing/xsim/regFile_tb_time_synth.v,1556004218,verilog,C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/Register/Register.srcs/sim_1/new/regFile_tb.vhd,,,\RegFile\,,,,,,,,
C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/Register/Register.srcs/sim_1/new/regFile_tb.vhd,1555995052,vhdl,,,,regfile_tb,,,,,,,,
