

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_194_13'
================================================================
* Date:           Wed Sep 14 20:24:07 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.927 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_194_13  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg3 = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg2 = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 9 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_V"   --->   Operation 10 'read' 'i_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 %i_V_read, i4 %lhs"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %reuse_reg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %reuse_reg2"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg3"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.92>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_V_7 = load i4 %lhs"   --->   Operation 17 'load' 'i_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.72ns)   --->   "%icmp_ln1065 = icmp_eq  i4 %i_V_7, i4 0"   --->   Operation 19 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln1065, void %.split69, void %._crit_edge.loopexit.exitStub" [../channel_code/channel_gen.cpp:194]   --->   Operation 20 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.79ns)   --->   "%ret = add i4 %i_V_7, i4 15"   --->   Operation 21 'add' 'ret' <Predicate = (!icmp_ln1065)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln573_3 = zext i4 %ret"   --->   Operation 22 'zext' 'zext_ln573_3' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %i_V_7"   --->   Operation 23 'zext' 'zext_ln573' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_real_9taps_V_addr = getelementptr i22 %x_real_9taps_V, i64 0, i64 %zext_ln573_3" [../channel_code/channel_gen.cpp:195]   --->   Operation 24 'getelementptr' 'x_real_9taps_V_addr' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%reuse_addr_reg3_load = load i64 %reuse_addr_reg3"   --->   Operation 25 'load' 'reuse_addr_reg3_load' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.67ns)   --->   "%x_real_9taps_V_load = load i4 %x_real_9taps_V_addr" [../channel_code/channel_gen.cpp:195]   --->   Operation 26 'load' 'x_real_9taps_V_load' <Predicate = (!icmp_ln1065)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_2 : Operation 27 [1/1] (1.13ns)   --->   "%addr_cmp6 = icmp_eq  i64 %reuse_addr_reg3_load, i64 %zext_ln573_3"   --->   Operation 27 'icmp' 'addr_cmp6' <Predicate = (!icmp_ln1065)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln573 = store i64 %zext_ln573, i64 %reuse_addr_reg3"   --->   Operation 28 'store' 'store_ln573' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%x_imag_9taps_V_addr = getelementptr i22 %x_imag_9taps_V, i64 0, i64 %zext_ln573_3" [../channel_code/channel_gen.cpp:196]   --->   Operation 29 'getelementptr' 'x_imag_9taps_V_addr' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 30 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.67ns)   --->   "%x_imag_9taps_V_load = load i4 %x_imag_9taps_V_addr" [../channel_code/channel_gen.cpp:196]   --->   Operation 31 'load' 'x_imag_9taps_V_load' <Predicate = (!icmp_ln1065)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_2 : Operation 32 [1/1] (1.13ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln573_3"   --->   Operation 32 'icmp' 'addr_cmp' <Predicate = (!icmp_ln1065)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln573 = store i64 %zext_ln573, i64 %reuse_addr_reg"   --->   Operation 33 'store' 'store_ln573' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln1526 = store i4 %ret, i4 %lhs"   --->   Operation 34 'store' 'store_ln1526' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln1065)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.69>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../channel_code/channel_gen.cpp:18]   --->   Operation 35 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%reuse_reg2_load = load i22 %reuse_reg2"   --->   Operation 36 'load' 'reuse_reg2_load' <Predicate = (addr_cmp6)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (0.67ns)   --->   "%x_real_9taps_V_load = load i4 %x_real_9taps_V_addr" [../channel_code/channel_gen.cpp:195]   --->   Operation 37 'load' 'x_real_9taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_3 : Operation 38 [1/1] (0.34ns)   --->   "%reuse_select7 = select i1 %addr_cmp6, i22 %reuse_reg2_load, i22 %x_real_9taps_V_load"   --->   Operation 38 'select' 'reuse_select7' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%x_real_9taps_V_addr_1 = getelementptr i22 %x_real_9taps_V, i64 0, i64 %zext_ln573" [../channel_code/channel_gen.cpp:195]   --->   Operation 39 'getelementptr' 'x_real_9taps_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.67ns)   --->   "%store_ln195 = store i22 %reuse_select7, i4 %x_real_9taps_V_addr_1" [../channel_code/channel_gen.cpp:195]   --->   Operation 40 'store' 'store_ln195' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_3 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln573 = store i22 %reuse_select7, i22 %reuse_reg2"   --->   Operation 41 'store' 'store_ln573' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i22 %reuse_reg"   --->   Operation 42 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (0.67ns)   --->   "%x_imag_9taps_V_load = load i4 %x_imag_9taps_V_addr" [../channel_code/channel_gen.cpp:196]   --->   Operation 43 'load' 'x_imag_9taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_3 : Operation 44 [1/1] (0.34ns)   --->   "%reuse_select = select i1 %addr_cmp, i22 %reuse_reg_load, i22 %x_imag_9taps_V_load"   --->   Operation 44 'select' 'reuse_select' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%x_imag_9taps_V_addr_1 = getelementptr i22 %x_imag_9taps_V, i64 0, i64 %zext_ln573" [../channel_code/channel_gen.cpp:196]   --->   Operation 45 'getelementptr' 'x_imag_9taps_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.67ns)   --->   "%store_ln196 = store i22 %reuse_select, i4 %x_imag_9taps_V_addr_1" [../channel_code/channel_gen.cpp:196]   --->   Operation 46 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_3 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln573 = store i22 %reuse_select, i22 %reuse_reg"   --->   Operation 47 'store' 'store_ln573' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('lhs') [8]  (0 ns)
	'store' operation ('store_ln0') of variable 'i_V_read' on local variable 'lhs' [10]  (0.427 ns)

 <State 2>: 1.93ns
The critical path consists of the following:
	'load' operation ('i.V') on local variable 'lhs' [17]  (0 ns)
	'add' operation ('ret') [23]  (0.797 ns)
	'icmp' operation ('addr_cmp6') [30]  (1.13 ns)

 <State 3>: 1.7ns
The critical path consists of the following:
	'load' operation ('x_real_9taps_V_load', ../channel_code/channel_gen.cpp:195) on array 'x_real_9taps_V' [29]  (0.677 ns)
	'select' operation ('reuse_select7') [31]  (0.342 ns)
	'store' operation ('store_ln195', ../channel_code/channel_gen.cpp:195) of variable 'reuse_select7' on array 'x_real_9taps_V' [33]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
