From 3dc4f31060efde92b4aab988d6fe57be79a371df Mon Sep 17 00:00:00 2001
From: Wenlong Zhuang <daisen.zhuang@rock-chips.com>
Date: Fri, 18 Jan 2019 15:48:20 +0800
Subject: [PATCH] arm64: dts: rockchip: rk1808 add csi host interrupt

Change-Id: Ic56e5052e244ffaa27456be6b8c5564fdbdb945b
Signed-off-by: Wenlong Zhuang <daisen.zhuang@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/rk1808.dtsi | 5 ++++-
 1 file changed, 4 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk1808.dtsi b/arch/arm64/boot/dts/rockchip/rk1808.dtsi
index bdea5a18d3c7..55d42d0f7e09 100644
--- a/arch/arm64/boot/dts/rockchip/rk1808.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk1808.dtsi
@@ -1290,7 +1290,10 @@
 		compatible = "rockchip,rk1808-cif";
 		reg = <0x0 0xffae0000 0x0 0x200>, <0x0 0xffb10000 0x0 0x100>;
 		reg-names = "cif_regs", "csihost_regs";
-		interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
+		interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "cif-intr", "csi-intr1", "csi-intr2";
 		clocks = <&cru ACLK_CIF>, <&cru DCLK_CIF>,
 			 <&cru HCLK_CIF>, <&cru SCLK_CIF_OUT>,
 			 <&cru PCLK_CSI2HOST>;
-- 
2.35.3

