### Mini Project Semester 3 (DDS)

# <b>16 BIT MIPS processor</b>
___
# Usage
___

## Logisim

### [<b>Go through README.pdf in Logisim-145-234 folder</b>](/Logisim-145-234/README.pdf)

___

## Verilog Code

* Behavioural and dataflow models present

### [<b>Go through Verilog-145-234.txt in Verilog-145-234 folder</b>](/Verilog-145-234/Verilog-145-234.txt)

