Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Feb  6 15:23:32 2026
| Host         : design-lab running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
| Design       : fpga
| Device       : 7vx690t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   176       [get_cells {{core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              6.400       0.469      5.931
2   178       [get_cells -quiet {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              6.400       0.410      5.990
3   182       [get_cells {{core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              6.400       0.383      6.017
4   184       [get_cells -quiet {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              6.400       0.525      5.875


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells {{core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 6.400
Requirement: 6.400ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk_p      sfp_mgt_refclk_p      core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                                                            Slow         0.469      5.931


Slack (MET) :             5.931ns  (requirement - actual skew)
  Endpoint Source:        core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Endpoint Destination:   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Reference Source:       core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Reference Destination:  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.400ns
  Endpoint Relative Delay:    0.720ns
  Reference Relative Delay:   0.247ns
  Relative CRPR:              0.004ns
  Actual Bus Skew:            0.469ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.872     6.342    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X162Y451       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y451       FDRE (Prop_fdre_C_Q)         0.232     6.574 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.375     6.949    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X163Y455       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.451     4.887    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X163Y455       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              1.432     6.319    
    SLICE_X163Y455       FDRE (Setup_fdre_C_D)       -0.090     6.229    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           6.949    
                         clock arrival                          6.229    
  -------------------------------------------------------------------
                         relative delay                         0.720    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.451     4.887    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X162Y453       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y453       FDRE (Prop_fdre_C_Q)         0.204     5.091 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.208     5.299    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X162Y455       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.872     6.342    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X162Y455       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism             -1.432     4.910    
    SLICE_X162Y455       FDRE (Hold_fdre_C_D)         0.142     5.052    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           5.299    
                         clock arrival                          5.052    
  -------------------------------------------------------------------
                         relative delay                         0.247    



Id: 2
set_bus_skew -from [get_cells -quiet {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}] 6.400
Requirement: 6.400ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk_p      sfp_mgt_refclk_p      core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                                                                            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                                                                                                            Slow         0.410      5.990


Slack (MET) :             5.990ns  (requirement - actual skew)
  Endpoint Source:        core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Endpoint Destination:   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Reference Source:       core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Reference Destination:  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.400ns
  Endpoint Relative Delay:    0.688ns
  Reference Relative Delay:   0.277ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:            0.410ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.876     6.346    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X167Y456       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y456       FDRE (Prop_fdre_C_Q)         0.216     6.562 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.410     6.972    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[4]
    SLICE_X165Y455       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.453     4.889    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X165Y455       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C
                         clock pessimism              1.407     6.296    
    SLICE_X165Y455       FDRE (Setup_fdre_C_D)       -0.012     6.284    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           6.972    
                         clock arrival                          6.284    
  -------------------------------------------------------------------
                         relative delay                         0.688    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.456     4.892    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X166Y454       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y454       FDRE (Prop_fdre_C_Q)         0.204     5.096 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.215     5.311    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[2]
    SLICE_X166Y453       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.877     6.347    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X166Y453       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C
                         clock pessimism             -1.432     4.915    
    SLICE_X166Y453       FDRE (Hold_fdre_C_D)         0.119     5.034    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           5.311    
                         clock arrival                          5.034    
  -------------------------------------------------------------------
                         relative delay                         0.277    



Id: 3
set_bus_skew -from [get_cells {{core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 6.400
Requirement: 6.400ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk_p      sfp_mgt_refclk_p      core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                                                                                                            Slow         0.383      6.017


Slack (MET) :             6.017ns  (requirement - actual skew)
  Endpoint Source:        core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Endpoint Destination:   core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Reference Source:       core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Reference Destination:  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.400ns
  Endpoint Relative Delay:    0.613ns
  Reference Relative Delay:   0.229ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:            0.383ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.828     6.298    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X204Y435       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y435       FDRE (Prop_fdre_C_Q)         0.254     6.552 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.329     6.880    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X205Y435       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.480     4.916    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X205Y435       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              1.363     6.279    
    SLICE_X205Y435       FDRE (Setup_fdre_C_D)       -0.011     6.268    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           6.880    
                         clock arrival                          6.268    
  -------------------------------------------------------------------
                         relative delay                         0.613    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.481     4.917    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X205Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y436       FDRE (Prop_fdre_C_Q)         0.173     5.090 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.210     5.300    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X201Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.828     6.298    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X201Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
                         clock pessimism             -1.333     4.965    
    SLICE_X201Y436       FDRE (Hold_fdre_C_D)         0.106     5.071    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         data arrival                           5.300    
                         clock arrival                          5.071    
  -------------------------------------------------------------------
                         relative delay                         0.229    



Id: 4
set_bus_skew -from [get_cells -quiet {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}] 6.400
Requirement: 6.400ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk_p      sfp_mgt_refclk_p      core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                                                                            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                                                                                                            Slow         0.525      5.875


Slack (MET) :             5.875ns  (requirement - actual skew)
  Endpoint Source:        core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Endpoint Destination:   core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Reference Source:       core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Reference Destination:  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.400ns
  Endpoint Relative Delay:    0.802ns
  Reference Relative Delay:   0.221ns
  Relative CRPR:              0.055ns
  Actual Bus Skew:            0.525ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.828     6.298    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X197Y437       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y437       FDRE (Prop_fdre_C_Q)         0.198     6.496 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.472     6.967    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]
    SLICE_X198Y435       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.479     4.915    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X198Y435       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/C
                         clock pessimism              1.333     6.248    
    SLICE_X198Y435       FDRE (Setup_fdre_C_D)       -0.082     6.166    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           6.967    
                         clock arrival                          6.166    
  -------------------------------------------------------------------
                         relative delay                         0.802    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.478     4.914    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X197Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y436       FDRE (Prop_fdre_C_Q)         0.173     5.087 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.227     5.314    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X200Y438       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.829     6.299    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X200Y438       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C
                         clock pessimism             -1.333     4.966    
    SLICE_X200Y438       FDRE (Hold_fdre_C_D)         0.127     5.093    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]
  -------------------------------------------------------------------
                         data arrival                           5.314    
                         clock arrival                          5.093    
  -------------------------------------------------------------------
                         relative delay                         0.221    



