// Seed: 1991921101
module module_0 (
    output uwire id_0,
    input  wire  id_1,
    input  wand  id_2,
    input  uwire id_3
);
  wire id_5, id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    output tri id_3,
    input wand id_4,
    input supply1 id_5,
    output wand id_6,
    input wire id_7,
    output supply1 id_8,
    output supply0 id_9,
    inout supply1 id_10,
    input wand id_11,
    input supply1 id_12,
    output supply0 id_13,
    input wor id_14,
    input wire id_15,
    input wand id_16,
    output tri id_17
);
  wire id_19;
  wire id_20;
  module_0(
      id_17, id_11, id_15, id_4
  );
  assign id_8 = 1;
  wire id_21;
endmodule
