Classic Timing Analyzer report for LEDdisp
Sat Aug 31 17:34:13 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CP'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.185 ns                         ; BCD1[0]   ; Seg_in[0] ; --         ; CP       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.108 ns                        ; Seg_in[3] ; Segout[5] ; CP         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.078 ns                        ; BCD2[0]   ; Seg_in[0] ; --         ; CP       ; 0            ;
; Clock Setup: 'CP'            ; N/A   ; None          ; 173.85 MHz ( period = 5.752 ns ) ; Count[1]  ; Seg_in[0] ; CP         ; CP       ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM570T144C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP'                                                                                                                                                                         ;
+-------+------------------------------------------------+----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 173.85 MHz ( period = 5.752 ns )               ; Count[1] ; Seg_in[0] ; CP         ; CP       ; None                        ; None                      ; 5.043 ns                ;
; N/A   ; 201.90 MHz ( period = 4.953 ns )               ; Count[0] ; Seg_in[0] ; CP         ; CP       ; None                        ; None                      ; 4.244 ns                ;
; N/A   ; 220.41 MHz ( period = 4.537 ns )               ; Count[0] ; Seg_in[3] ; CP         ; CP       ; None                        ; None                      ; 3.828 ns                ;
; N/A   ; 220.51 MHz ( period = 4.535 ns )               ; Count[0] ; Seg_in[2] ; CP         ; CP       ; None                        ; None                      ; 3.826 ns                ;
; N/A   ; 220.99 MHz ( period = 4.525 ns )               ; Count[0] ; Seg_in[1] ; CP         ; CP       ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 230.57 MHz ( period = 4.337 ns )               ; Count[1] ; SG3~reg0  ; CP         ; CP       ; None                        ; None                      ; 3.628 ns                ;
; N/A   ; 230.79 MHz ( period = 4.333 ns )               ; Count[1] ; SG2~reg0  ; CP         ; CP       ; None                        ; None                      ; 3.624 ns                ;
; N/A   ; 230.95 MHz ( period = 4.330 ns )               ; Count[1] ; SG4~reg0  ; CP         ; CP       ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 231.21 MHz ( period = 4.325 ns )               ; Count[1] ; SG1~reg0  ; CP         ; CP       ; None                        ; None                      ; 3.616 ns                ;
; N/A   ; 237.14 MHz ( period = 4.217 ns )               ; Count[0] ; Count[1]  ; CP         ; CP       ; None                        ; None                      ; 3.508 ns                ;
; N/A   ; 259.67 MHz ( period = 3.851 ns )               ; Count[1] ; Seg_in[1] ; CP         ; CP       ; None                        ; None                      ; 3.142 ns                ;
; N/A   ; 260.15 MHz ( period = 3.844 ns )               ; Count[1] ; Seg_in[2] ; CP         ; CP       ; None                        ; None                      ; 3.135 ns                ;
; N/A   ; 286.37 MHz ( period = 3.492 ns )               ; Count[1] ; Seg_in[3] ; CP         ; CP       ; None                        ; None                      ; 2.783 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Count[0] ; SG3~reg0  ; CP         ; CP       ; None                        ; None                      ; 2.052 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Count[0] ; SG2~reg0  ; CP         ; CP       ; None                        ; None                      ; 2.047 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Count[0] ; SG4~reg0  ; CP         ; CP       ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Count[0] ; SG1~reg0  ; CP         ; CP       ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Count[0] ; Count[0]  ; CP         ; CP       ; None                        ; None                      ; 2.041 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Count[1] ; Count[1]  ; CP         ; CP       ; None                        ; None                      ; 1.812 ns                ;
+-------+------------------------------------------------+----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+---------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To        ; To Clock ;
+-------+--------------+------------+---------+-----------+----------+
; N/A   ; None         ; 4.185 ns   ; BCD1[0] ; Seg_in[0] ; CP       ;
; N/A   ; None         ; 3.506 ns   ; BCD3[0] ; Seg_in[0] ; CP       ;
; N/A   ; None         ; 2.588 ns   ; BCD1[1] ; Seg_in[1] ; CP       ;
; N/A   ; None         ; 2.400 ns   ; BCD3[3] ; Seg_in[3] ; CP       ;
; N/A   ; None         ; 2.320 ns   ; BCD2[1] ; Seg_in[1] ; CP       ;
; N/A   ; None         ; 2.233 ns   ; BCD3[2] ; Seg_in[2] ; CP       ;
; N/A   ; None         ; 2.219 ns   ; BCD1[2] ; Seg_in[2] ; CP       ;
; N/A   ; None         ; 2.204 ns   ; BCD2[3] ; Seg_in[3] ; CP       ;
; N/A   ; None         ; 2.110 ns   ; BCD4[1] ; Seg_in[1] ; CP       ;
; N/A   ; None         ; 2.051 ns   ; BCD3[1] ; Seg_in[1] ; CP       ;
; N/A   ; None         ; 2.007 ns   ; BCD4[2] ; Seg_in[2] ; CP       ;
; N/A   ; None         ; 1.942 ns   ; BCD2[2] ; Seg_in[2] ; CP       ;
; N/A   ; None         ; 1.935 ns   ; BCD4[0] ; Seg_in[0] ; CP       ;
; N/A   ; None         ; 1.901 ns   ; BCD4[3] ; Seg_in[3] ; CP       ;
; N/A   ; None         ; 1.810 ns   ; BCD1[3] ; Seg_in[3] ; CP       ;
; N/A   ; None         ; 1.632 ns   ; BCD2[0] ; Seg_in[0] ; CP       ;
+-------+--------------+------------+---------+-----------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+-----------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To        ; From Clock ;
+-------+--------------+------------+-----------+-----------+------------+
; N/A   ; None         ; 11.108 ns  ; Seg_in[3] ; Segout[5] ; CP         ;
; N/A   ; None         ; 10.816 ns  ; Seg_in[0] ; Segout[5] ; CP         ;
; N/A   ; None         ; 10.794 ns  ; Seg_in[2] ; Segout[2] ; CP         ;
; N/A   ; None         ; 10.774 ns  ; Seg_in[2] ; Segout[6] ; CP         ;
; N/A   ; None         ; 10.646 ns  ; Seg_in[3] ; Segout[2] ; CP         ;
; N/A   ; None         ; 10.637 ns  ; Seg_in[2] ; Segout[5] ; CP         ;
; N/A   ; None         ; 10.626 ns  ; Seg_in[3] ; Segout[6] ; CP         ;
; N/A   ; None         ; 10.488 ns  ; Seg_in[0] ; Segout[2] ; CP         ;
; N/A   ; None         ; 10.468 ns  ; Seg_in[0] ; Segout[6] ; CP         ;
; N/A   ; None         ; 10.331 ns  ; Seg_in[2] ; Segout[0] ; CP         ;
; N/A   ; None         ; 10.318 ns  ; Seg_in[2] ; Segout[3] ; CP         ;
; N/A   ; None         ; 10.281 ns  ; Seg_in[2] ; Segout[4] ; CP         ;
; N/A   ; None         ; 10.267 ns  ; Seg_in[1] ; Segout[5] ; CP         ;
; N/A   ; None         ; 10.184 ns  ; Seg_in[3] ; Segout[0] ; CP         ;
; N/A   ; None         ; 10.171 ns  ; Seg_in[3] ; Segout[3] ; CP         ;
; N/A   ; None         ; 10.134 ns  ; Seg_in[3] ; Segout[4] ; CP         ;
; N/A   ; None         ; 10.110 ns  ; Seg_in[1] ; Segout[2] ; CP         ;
; N/A   ; None         ; 10.090 ns  ; Seg_in[1] ; Segout[6] ; CP         ;
; N/A   ; None         ; 10.013 ns  ; Seg_in[0] ; Segout[0] ; CP         ;
; N/A   ; None         ; 10.000 ns  ; Seg_in[0] ; Segout[3] ; CP         ;
; N/A   ; None         ; 9.963 ns   ; Seg_in[0] ; Segout[4] ; CP         ;
; N/A   ; None         ; 9.642 ns   ; Seg_in[1] ; Segout[0] ; CP         ;
; N/A   ; None         ; 9.629 ns   ; Seg_in[1] ; Segout[3] ; CP         ;
; N/A   ; None         ; 9.592 ns   ; Seg_in[1] ; Segout[4] ; CP         ;
; N/A   ; None         ; 8.819 ns   ; SG2~reg0  ; SG2       ; CP         ;
; N/A   ; None         ; 8.534 ns   ; SG3~reg0  ; SG3       ; CP         ;
; N/A   ; None         ; 8.488 ns   ; SG1~reg0  ; SG1       ; CP         ;
; N/A   ; None         ; 7.153 ns   ; SG4~reg0  ; SG4       ; CP         ;
+-------+--------------+------------+-----------+-----------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+---------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To        ; To Clock ;
+---------------+-------------+-----------+---------+-----------+----------+
; N/A           ; None        ; -1.078 ns ; BCD2[0] ; Seg_in[0] ; CP       ;
; N/A           ; None        ; -1.256 ns ; BCD1[3] ; Seg_in[3] ; CP       ;
; N/A           ; None        ; -1.347 ns ; BCD4[3] ; Seg_in[3] ; CP       ;
; N/A           ; None        ; -1.381 ns ; BCD4[0] ; Seg_in[0] ; CP       ;
; N/A           ; None        ; -1.388 ns ; BCD2[2] ; Seg_in[2] ; CP       ;
; N/A           ; None        ; -1.453 ns ; BCD4[2] ; Seg_in[2] ; CP       ;
; N/A           ; None        ; -1.497 ns ; BCD3[1] ; Seg_in[1] ; CP       ;
; N/A           ; None        ; -1.556 ns ; BCD4[1] ; Seg_in[1] ; CP       ;
; N/A           ; None        ; -1.650 ns ; BCD2[3] ; Seg_in[3] ; CP       ;
; N/A           ; None        ; -1.665 ns ; BCD1[2] ; Seg_in[2] ; CP       ;
; N/A           ; None        ; -1.679 ns ; BCD3[2] ; Seg_in[2] ; CP       ;
; N/A           ; None        ; -1.766 ns ; BCD2[1] ; Seg_in[1] ; CP       ;
; N/A           ; None        ; -1.846 ns ; BCD3[3] ; Seg_in[3] ; CP       ;
; N/A           ; None        ; -2.034 ns ; BCD1[1] ; Seg_in[1] ; CP       ;
; N/A           ; None        ; -2.952 ns ; BCD3[0] ; Seg_in[0] ; CP       ;
; N/A           ; None        ; -3.631 ns ; BCD1[0] ; Seg_in[0] ; CP       ;
+---------------+-------------+-----------+---------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Aug 31 17:34:12 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LEDdisp -c LEDdisp
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
Info: Clock "CP" has Internal fmax of 173.85 MHz between source register "Count[1]" and destination register "Seg_in[0]" (period= 5.752 ns)
    Info: + Longest register to register delay is 5.043 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N5; Fanout = 11; REG Node = 'Count[1]'
        Info: 2: + IC(2.083 ns) + CELL(0.511 ns) = 2.594 ns; Loc. = LC_X12_Y4_N0; Fanout = 1; COMB Node = 'Mux3~0'
        Info: 3: + IC(1.858 ns) + CELL(0.591 ns) = 5.043 ns; Loc. = LC_X12_Y7_N6; Fanout = 3; REG Node = 'Seg_in[0]'
        Info: Total cell delay = 1.102 ns ( 21.85 % )
        Info: Total interconnect delay = 3.941 ns ( 78.15 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CP" to destination register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 10; CLK Node = 'CP'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y7_N6; Fanout = 3; REG Node = 'Seg_in[0]'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
        Info: - Longest clock path from clock "CP" to source register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 10; CLK Node = 'CP'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y7_N5; Fanout = 11; REG Node = 'Count[1]'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "Seg_in[0]" (data pin = "BCD1[0]", clock pin = "CP") is 4.185 ns
    Info: + Longest pin to register delay is 7.533 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_13; Fanout = 1; PIN Node = 'BCD1[0]'
        Info: 2: + IC(3.752 ns) + CELL(0.200 ns) = 5.084 ns; Loc. = LC_X12_Y4_N0; Fanout = 1; COMB Node = 'Mux3~0'
        Info: 3: + IC(1.858 ns) + CELL(0.591 ns) = 7.533 ns; Loc. = LC_X12_Y7_N6; Fanout = 3; REG Node = 'Seg_in[0]'
        Info: Total cell delay = 1.923 ns ( 25.53 % )
        Info: Total interconnect delay = 5.610 ns ( 74.47 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "CP" to destination register is 3.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 10; CLK Node = 'CP'
        Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y7_N6; Fanout = 3; REG Node = 'Seg_in[0]'
        Info: Total cell delay = 2.081 ns ( 56.53 % )
        Info: Total interconnect delay = 1.600 ns ( 43.47 % )
Info: tco from clock "CP" to destination pin "Segout[5]" through register "Seg_in[3]" is 11.108 ns
    Info: + Longest clock path from clock "CP" to source register is 3.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 10; CLK Node = 'CP'
        Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y7_N1; Fanout = 3; REG Node = 'Seg_in[3]'
        Info: Total cell delay = 2.081 ns ( 56.53 % )
        Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 7.051 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N1; Fanout = 3; REG Node = 'Seg_in[3]'
        Info: 2: + IC(2.124 ns) + CELL(0.914 ns) = 3.038 ns; Loc. = LC_X11_Y5_N6; Fanout = 1; COMB Node = 'Segout~1'
        Info: 3: + IC(1.691 ns) + CELL(2.322 ns) = 7.051 ns; Loc. = PIN_97; Fanout = 0; PIN Node = 'Segout[5]'
        Info: Total cell delay = 3.236 ns ( 45.89 % )
        Info: Total interconnect delay = 3.815 ns ( 54.11 % )
Info: th for register "Seg_in[0]" (data pin = "BCD2[0]", clock pin = "CP") is -1.078 ns
    Info: + Longest clock path from clock "CP" to destination register is 3.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 10; CLK Node = 'CP'
        Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y7_N6; Fanout = 3; REG Node = 'Seg_in[0]'
        Info: Total cell delay = 2.081 ns ( 56.53 % )
        Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 4.980 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_110; Fanout = 1; PIN Node = 'BCD2[0]'
        Info: 2: + IC(2.665 ns) + CELL(1.183 ns) = 4.980 ns; Loc. = LC_X12_Y7_N6; Fanout = 3; REG Node = 'Seg_in[0]'
        Info: Total cell delay = 2.315 ns ( 46.49 % )
        Info: Total interconnect delay = 2.665 ns ( 53.51 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Sat Aug 31 17:34:13 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


