<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: HPCA 1996</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/hpca/hpca1996">2. HPCA 1996:
San Jose, CA, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/hpca/hpca1996">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/hpca/hpca1996">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/hpca/hpca1996">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/hpca/hpca1996">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/hpca/index.html">back to HPCA</a></p>


<ul>
</ul>




<h2>Network of Workstations</h2>


<ul>
<li id="KarlssonS96"><a href="http://dblp.dagstuhl.de/pers/hc/k/Karlsson:Magnus">Magnus Karlsson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stenstr=ouml=m:Per">Per Stenstr&#246;m</a>:<br /><b>Performance Evaluation of a Cluster-Based Multiprocessor Built from ATM Switches and Bus-Based Multiprocessor Servers.</b> 4-13<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501169"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KarlssonS96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KarlssonS96.xml">XML</a></small></small></li>
<li id="IftodeDFL96"><a href="http://dblp.dagstuhl.de/pers/hc/i/Iftode:Liviu">Liviu Iftode</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubnicki:Cezary">Cezary Dubnicki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Felten:Edward_W=">Edward W. Felten</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Kai">Kai Li</a>:<br /><b>Improving Release-Consistent Shared Virtual Memory Using Automatic Update.</b> 14-25<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501170"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/IftodeDFL96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/IftodeDFL96.xml">XML</a></small></small></li>
<li id="AdveCDRZ96"><a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Sarita_V=">Sarita V. Adve</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cox:Alan_L=">Alan L. Cox</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rajamony:Ramakrishnan">Ramakrishnan Rajamony</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zwaenepoel:Willy">Willy Zwaenepoel</a>:<br /><b>A Comparison of Entry Consistency and Lazy Release Consistency Implementations.</b> 26-37<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501171"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AdveCDRZ96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AdveCDRZ96.xml">XML</a></small></small></li>
</ul>



<h2>Instruction Scheduling</h2>
 

<ul>
<li id="FarkasJC96"><a href="http://dblp.dagstuhl.de/pers/hc/f/Farkas:Keith_I=">Keith I. Farkas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chow:Paul">Paul Chow</a>:<br /><b>Register File Design Considerations in Dynamically Scheduled Processors.</b> 40-51<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501172"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/FarkasJC96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/FarkasJC96.xml">XML</a></small></small></li>
<li id="GovindarajanAG96"><a href="http://dblp.dagstuhl.de/pers/hc/g/Govindarajan:Ramaswamy">Ramaswamy Govindarajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Altman:Erik_R=">Erik R. Altman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gao:Guang_R=">Guang R. Gao</a>:<br /><b>Co-Scheduling Hardware and Software Pipelines.</b> 52-61<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501173"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GovindarajanAG96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GovindarajanAG96.xml">XML</a></small></small></li>
<li id="IyengarTB96"><a href="http://dblp.dagstuhl.de/pers/hc/i/Iyengar:Vijay_S=">Vijay S. Iyengar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Trevillyan:Louise">Louise Trevillyan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Pradip">Pradip Bose</a>:<br /><b>Representative Traces for Processor Models with Infinite Cache.</b> 62-72<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501174"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/IyengarTB96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/IyengarTB96.xml">XML</a></small></small></li>
</ul>



<h2>Shared-Memory Multiprocessors</h2>
 

<ul>
<li id="NayfehOS96"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nayfeh:Basem_A=">Basem A. Nayfeh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Olukotun:Kunle">Kunle Olukotun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Singh:Jaswinder_Pal">Jaswinder Pal Singh</a>:<br /><b>The Impact of Shared-Cache Clustering in Small-Scale Shared-Memory Multiprocessors.</b> 74-84<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501175"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/NayfehOS96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/NayfehOS96.xml">XML</a></small></small></li>
<li id="XiaT96"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xia:Chun">Chun Xia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Improving the Data Cache Performance of Multiprocessor Operating Systems.</b> 85-94<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501176"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/XiaT96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/XiaT96.xml">XML</a></small></small></li>
<li id="LandinD96"><a href="http://dblp.dagstuhl.de/pers/hc/l/Landin:Anders">Anders Landin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dahlgren:Fredrik">Fredrik Dahlgren</a>:<br /><b>Bus-Based COMA - Reducing Traffic in Shared-Bus Multiprocessors.</b> 95-105<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/HPCA.1996.501177"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LandinD96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LandinD96.xml">XML</a></small></small></li>
</ul>



<h2>Interconnection Networks</h2>
 

<ul>
<li id="ElGindySSSS96"><a href="http://dblp.dagstuhl.de/pers/hc/e/ElGindy:Hossam_A=">Hossam A. ElGindy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Somani:Arun_K=">Arun K. Somani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schr=ouml=der:Heiko">Heiko Schr&#246;der</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schmeck:Hartmut">Hartmut Schmeck</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Spray:Andrew">Andrew Spray</a>:<br /><b>RMB - A Reconfigurable Multiple Bus Network.</b> 108-117<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501178"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ElGindySSSS96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ElGindySSSS96.xml">XML</a></small></small></li>
<li id="QiaoM96"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qiao:Chunming">Chunming Qiao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mei:Yousong">Yousong Mei</a>:<br /><b>On the Multiplexing Degree Required to Embed Permutations in a Class of Networks with Direct Interconnects.</b> 118-129<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501179"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/QiaoM96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/QiaoM96.xml">XML</a></small></small></li>
<li id="ChenL96"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Guihai">Guihai Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lau:Francis_C=_M=">Francis C. M. Lau</a>:<br /><b>Shuffle-Ring: Overcoming the Increasing Degree of Hypercube.</b> 130-138<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501180"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChenL96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChenL96.xml">XML</a></small></small></li>
</ul>



<h2>Network Interfaces</h2>
 

<ul>
<li id="MarkatosK96"><a href="http://dblp.dagstuhl.de/pers/hc/m/Markatos:Evangelos_P=">Evangelos P. Markatos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Katevenis:Manolis">Manolis Katevenis</a>:<br /><b>Telegraphos: High-Performance Networking for Parallel Processing on Workstation Clusters.</b> 144-153<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501181"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MarkatosK96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MarkatosK96.xml">XML</a></small></small></li>
<li id="BlumrichDFL96"><a href="http://dblp.dagstuhl.de/pers/hc/b/Blumrich:Matthias_A=">Matthias A. Blumrich</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubnicki:Cezary">Cezary Dubnicki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Felten:Edward_W=">Edward W. Felten</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Kai">Kai Li</a>:<br /><b>Protected, User-Level DMA for the SHRIMP Network Interface.</b> 154-165<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501182"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BlumrichDFL96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BlumrichDFL96.xml">XML</a></small></small></li>
<li id="KontothanassisS96"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kontothanassis:Leonidas_I=">Leonidas I. Kontothanassis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Michael_L=">Michael L. Scott</a>:<br /><b>Using Memory-Mapped Network Interfaces to Improve the Performance of Distributed Shared Memory.</b> 166-177<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501183"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KontothanassisS96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KontothanassisS96.xml">XML</a></small></small></li>
</ul>



<h2>Network Routing</h2>
 

<ul>
<li id="Libeskind-HadasWH96"><a href="http://dblp.dagstuhl.de/pers/hc/l/Libeskind=Hadas:Ran">Ran Libeskind-Hadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Watkins:Kevin">Kevin Watkins</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hehre:Thomas">Thomas Hehre</a>:<br /><b>Fault-Tolerant Multicast Routing in the Mesh with No Virtual Channels.</b> 180-190<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501184"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Libeskind-HadasWH96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Libeskind-HadasWH96.xml">XML</a></small></small></li>
<li id="ParkA96"><a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Hyunmin">Hyunmin Park</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agrawal:Dharma_P=">Dharma P. Agrawal</a>:<br /><b>A Topology-Independent Generic Methodology for Deadlock-Free Wormhole Routing.</b> 191-200<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501185"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ParkA96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ParkA96.xml">XML</a></small></small></li>
<li id="ChalasaniB96"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chalasani:Suresh">Suresh Chalasani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Boppana:Rajendra_V=">Rajendra V. Boppana</a>:<br /><b>Fault-Tolerance with Multimodule Routers.</b> 201-210<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501186"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChalasaniB96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChalasaniB96.xml">XML</a></small></small></li>
</ul>



<h2>Multiprocessor Systems</h2>
 

<ul>
<li id="MullerSW96"><a href="http://dblp.dagstuhl.de/pers/hc/m/Muller:Henk_L=">Henk L. Muller</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stallard:Paul_W=_A=">Paul W. A. Stallard</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Warren:David_H=_D=">David H. D. Warren</a>:<br /><b>Multitasking and Multithreading on a Multiprocessor with Virtual Shared Memory.</b> 212-221<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501187"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MullerSW96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MullerSW96.xml">XML</a></small></small></li>
<li id="ReisnerW96"><a href="http://dblp.dagstuhl.de/pers/hc/r/Reisner:John_A=">John A. Reisner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wailes:Tom_S=">Tom S. Wailes</a>:<br /><b>A Cache Coherency Protocol for Optically Connected Parallel Computer Systems.</b> 222-231<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501188"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ReisnerW96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ReisnerW96.xml">XML</a></small></small></li>
<li id="YangSD96"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Wen=jann">Wen-jann Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sridhar:Ramalingam">Ramalingam Sridhar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Demjanenko:Victor">Victor Demjanenko</a>:<br /><b>Parallel Intersecting Compressed Bit Vectors in a High Speed Query Server for Processing Postal Addresses.</b> 232-241<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501189"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/YangSD96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/YangSD96.xml">XML</a></small></small></li>
</ul>



<h2>Caches</h2>
 

<ul>
<li id="CalderGE96"><a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grunwald:Dirk">Dirk Grunwald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>:<br /><b>Predictive Sequential Associative Cache.</b> 244-253<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501190"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CalderGE96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CalderGE96.xml">XML</a></small></small></li>
<li id="AlexanderK96"><a href="http://dblp.dagstuhl.de/pers/hc/a/Alexander:Thomas">Thomas Alexander</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kedem:Gershon">Gershon Kedem</a>:<br /><b>Distributed Prefetch-buffer/Cache Design for High-Performance Memory Systems.</b> 254-263<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501191"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AlexanderK96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AlexanderK96.xml">XML</a></small></small></li>
</ul>



<h2>High-Performance Processors</h2>
 

<ul>
<li id="CvetanovicB96"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cvetanovic:Zarka">Zarka Cvetanovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bhandarkar:Dileep">Dileep Bhandarkar</a>:<br /><b>Performance Characterization of the Alpha 21164 Microprocessor Using TP and SPEC Workloads.</b> 270-280<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501192"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CvetanovicB96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CvetanovicB96.xml">XML</a></small></small></li>
<li id="EspasaV96"><a href="http://dblp.dagstuhl.de/pers/hc/e/Espasa:Roger">Roger Espasa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Decoupled Vector Architectures.</b> 281-290<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501193"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/EspasaV96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/EspasaV96.xml">XML</a></small></small></li>
<li id="GulatiB96"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gulati:Manu">Manu Gulati</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bagherzadeh:Nader">Nader Bagherzadeh</a>:<br /><b>Performance Study of a Multithreaded Superscalar Microprocessor.</b> 291-301<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501194"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GulatiB96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GulatiB96.xml">XML</a></small></small></li>
</ul>



<h2>Cache Protocols</h2>
 

<ul>
<li id="AndersonK96"><a href="http://dblp.dagstuhl.de/pers/hc/a/Anderson:Craig">Craig Anderson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Karlin:Anna_R=">Anna R. Karlin</a>:<br /><b>Two Adaptive Hybrid Cache Coherency Protocols.</b> 303-313<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501195"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AndersonK96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AndersonK96.xml">XML</a></small></small></li>
<li id="TakahashiTKS96"><a href="http://dblp.dagstuhl.de/pers/hc/t/Takahashi:Masafumi">Masafumi Takahashi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Takano:Hiroyuki">Hiroyuki Takano</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kaneko:Emi">Emi Kaneko</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Suzuki:Seigo">Seigo Suzuki</a>:<br /><b>A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor.</b> 314-322<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501196"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/TakahashiTKS96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/TakahashiTKS96.xml">XML</a></small></small></li>
<li id="RaynaudZT96"><a href="http://dblp.dagstuhl.de/pers/hc/r/Raynaud:Alain">Alain Raynaud</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Zheng">Zheng Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Distance-Adaptive Update Protocols for Scalable Shared-Memory Multiprocessors.</b> 323-334<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1996.501197"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/RaynaudZT96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/RaynaudZT96.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
