<?xml version="1.0" encoding="UTF-8" standalone="no" ?><toolSetting xmlns="http://actel.com/sweng/afi" component="tow_AND_entop" xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1"><device VendorTechnology_Die="PA5M300TS" VendorTechnology_DieVoltage="1.0" VendorTechnology_Family="PolarFire" VendorTechnology_PART_RANGE="IND" VendorTechnology_Package="fcg1152" VendorTechnology_Speed="-1"><advancedoptions IO_DEFT_STD="LVCMOS18" RESERVEMIGRATIONPINS="1" RESTRICTPROBEPINS="1" RESTRICTSPIPINS="0" SYSTEM_CONTROLLER_SUSPEND_MODE="0" TARGETDEVICESFORMIGRATION="PA5M300TS" TEMPR="IND" UNUSED_MSS_IO_RESISTOR_PULL="None" VCCI_1.2_VOLTR="IND" VCCI_1.5_VOLTR="IND" VCCI_1.8_VOLTR="IND" VCCI_2.5_VOLTR="IND" VCCI_3.3_VOLTR="IND" VOLTR="IND"/></device><global_include_path path=""/><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="TUNEPOSTLAYOUT" library="Tool" name="TunePostLayout" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SYNTHESIZE_PS" library="Tool" name="Precision" state="0" vendor="Mentor" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SYNTHESIZE" library="Tool" name="Synthesize" state="0" vendor="Synopsys" version="1.2.106"><configuration><spirit:hwParameter spirit:name="ACTIVE_IMPLEMENTATION">synthesis</spirit:hwParameter><spirit:hwParameter spirit:name="AUTO_COMPILE_POINT">true</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_MODE">false</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_PLACEMENT_CONFLICTS">ERROR</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_ROUTING_CONFLICTS">LOCK</spirit:hwParameter><spirit:hwParameter spirit:name="CDC_MIN_NUM_SYNC_REGS">2</spirit:hwParameter><spirit:hwParameter spirit:name="CDC_REPORT">true</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_ASYNC">800</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_DATA">5000</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_GATE_ENABLE">false</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_GATE_ENABLE_THRESHOLD_GLOBAL">1000</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_GATE_ENABLE_THRESHOLD_ROW">100</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_GLOBAL">2</spirit:hwParameter><spirit:hwParameter spirit:name="CREATE_IMPLEMENTATION_IDENTIFY"/><spirit:hwParameter spirit:name="CREATE_IMPLEMENTATION_SYNTHESIS"/><spirit:hwParameter spirit:name="PA4_GB_COUNT">36</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MAX_RCLKINT_INSERTION">16</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT">1000</spirit:hwParameter><spirit:hwParameter spirit:name="RAM_OPTIMIZED_FOR_POWER">false</spirit:hwParameter><spirit:hwParameter spirit:name="RETIMING">false</spirit:hwParameter><spirit:hwParameter spirit:name="ROM_TO_LOGIC">true</spirit:hwParameter><spirit:hwParameter spirit:name="SEQSHIFT_TO_URAM">1</spirit:hwParameter><spirit:hwParameter spirit:name="SYNPLIFY_OPTIONS"/><spirit:hwParameter spirit:name="SYNPLIFY_TCL_FILE"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SPM_OTP" library="Tool" name="SPMG5OTP" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="permanently_disable_debugging">false</spirit:hwParameter><spirit:hwParameter spirit:name="permanently_disable_dpk">false</spirit:hwParameter><spirit:hwParameter spirit:name="permanently_disable_factory_access">false</spirit:hwParameter><spirit:hwParameter spirit:name="permanently_disable_prog_interfaces">false</spirit:hwParameter><spirit:hwParameter spirit:name="permanently_disable_upk1">false</spirit:hwParameter><spirit:hwParameter spirit:name="permanently_disable_upk2">false</spirit:hwParameter><spirit:hwParameter spirit:name="permanently_write_protect_fabric">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SPM" library="Tool" name="SPMG5" state="0" vendor="Actel" version="1.0.102"><configuration><spirit:hwParameter spirit:name="back_level_protection">true</spirit:hwParameter><spirit:hwParameter spirit:name="debug_passkey"/><spirit:hwParameter spirit:name="disable_authenticate_action">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_autoprog_iap_services">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_debug_jtag_boundary_scan">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_debug_read_temp_volt">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_debug_ujtag">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_external_digest_check">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_ext_zeroization">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_jtag">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_program_action">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_puf_emulation">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_smartdebug_debug">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_smartdebug_live_probe">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_smartdebug_snvm">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_spi_slave">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_user_encryption_key_1">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_user_encryption_key_2">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_verify_action">false</spirit:hwParameter><spirit:hwParameter spirit:name="fabric_update_protection">open</spirit:hwParameter><spirit:hwParameter spirit:name="security_factory_access">open</spirit:hwParameter><spirit:hwParameter spirit:name="security_key_mode">default</spirit:hwParameter><spirit:hwParameter spirit:name="snvm_update_protection">open</spirit:hwParameter><spirit:hwParameter spirit:name="user_encryption_key_1"/><spirit:hwParameter spirit:name="user_encryption_key_2"/><spirit:hwParameter spirit:name="user_passkey_1"/><spirit:hwParameter spirit:name="user_passkey_2"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SMARTDESIGNCONFIGURATOR" library="Tool" name="SmartDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SMARTDEBUG" library="Tool" name="SmartDebug" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="false" force_pass="false" internal_name="SIM_PRESYNTH" library="Tool" name="RTLSimulation" state="6" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SIM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SYN.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_no_training.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DELAY_CTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\FIFO_BLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_CTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\OE_GLUE_LOGIC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\register_bank.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726029</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vhdl\core\fifo_pkg.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1707301522</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1704726058</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1708081446</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C0\COREAXI4SRAM_C0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707133094</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C0\COREAXI4SRAM_C0_0\rtl\vlog\core\CoreAXI4SRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707133094</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C0\COREAXI4SRAM_C0_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707133094</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C0\COREAXI4SRAM_C0_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL_ECC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707133094</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C0\COREAXI4SRAM_C0_0\rtl\vlog\core\CoreAXI4SRAM_SLVIF.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707133094</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C1\COREAXI4SRAM_C1.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707400721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C1\COREAXI4SRAM_C1_0\rtl\vhdl\core\CoreAXI4SRAM.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707400721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C1\COREAXI4SRAM_C1_0\rtl\vhdl\core\CoreAXI4SRAM_MAINCTRL.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707400721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C1\COREAXI4SRAM_C1_0\rtl\vhdl\core\CoreAXI4SRAM_MEMIF.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707400721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C1\COREAXI4SRAM_C1_0\rtl\vhdl\core\CoreAXI4SRAM_SLVIF.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707400721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C1\COREAXI4SRAM_C1_0\rtl\vhdl\core\misc_pkg.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1707400721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C1\COREAXI4SRAM_C1_0\rtl\vhdl\core\XHDL_misc.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1707400721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C1\COREAXI4SRAM_C1_0\rtl\vhdl\core\XHDL_std_logic.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1707400721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C2\COREAXI4SRAM_C2.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707401407</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C2\COREAXI4SRAM_C2_0\rtl\vhdl\core\CoreAXI4SRAM.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707401406</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C2\COREAXI4SRAM_C2_0\rtl\vhdl\core\CoreAXI4SRAM_MAINCTRL.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707401406</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C2\COREAXI4SRAM_C2_0\rtl\vhdl\core\CoreAXI4SRAM_MEMIF.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707401406</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C2\COREAXI4SRAM_C2_0\rtl\vhdl\core\CoreAXI4SRAM_SLVIF.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707401406</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C2\COREAXI4SRAM_C2_0\rtl\vhdl\core\misc_pkg.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1707401406</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C2\COREAXI4SRAM_C2_0\rtl\vhdl\core\XHDL_misc.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1707401406</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C2\COREAXI4SRAM_C2_0\rtl\vhdl\core\XHDL_std_logic.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1707401406</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREFIFO_C0\COREFIFO_C0.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707314008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707314008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707314008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_fwft.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707314008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707314008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_NstagesSync.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707314008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_sync.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707314008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_sync_scntr.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707314008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0\CCC_0\PF_DDR4_C0_CCC_0_PF_CCC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734738</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0\DDRCTRL_0\CoreDDRMemCtrlr_0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734738</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0\DDRCTRL_0\sdram_lb_defines_0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734738</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0\DLL_0\PF_DDR4_C0_DLL_0_PF_CCC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734739</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0\PF_DDR4_C0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734739</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_C0_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734705</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_C0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734703</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_A_12\PF_DDR4_C0_DDRPHY_BLK_IOD_A_12_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734704</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_A_13\PF_DDR4_C0_DDRPHY_BLK_IOD_A_13_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734704</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_BA\PF_DDR4_C0_DDRPHY_BLK_IOD_BA_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734706</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_BCLK_TRAINING\PF_DDR4_C0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734706</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_BG\PF_DDR4_C0_DDRPHY_BLK_IOD_BG_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734707</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_C0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734708</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_CKE\PF_DDR4_C0_DDRPHY_BLK_IOD_CKE_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734708</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_CS_N\PF_DDR4_C0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734709</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_ODT\PF_DDR4_C0_DDRPHY_BLK_IOD_ODT_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734710</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_RAS_N\PF_DDR4_C0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734710</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\PF_DDR4_C0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734711</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_RESET_N\PF_DDR4_C0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734712</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\IOD_WE_N\PF_DDR4_C0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734712</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_DDR4_C0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734729</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734729</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_0_CTRL\PF_DDR4_C0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734713</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734713</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_0_IOD_DM\PF_DDR4_C0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734714</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\PF_DDR4_C0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734716</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_0_IOD_DQS\PF_DDR4_C0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734715</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_0_IOD_DQ\PF_DDR4_C0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734714</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\PF_DDR4_C0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734716</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_1_CTRL\PF_DDR4_C0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_1_IOD_DM\PF_DDR4_C0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734718</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\PF_DDR4_C0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734720</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_1_IOD_DQS\PF_DDR4_C0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734719</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_1_IOD_DQ\PF_DDR4_C0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734718</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\PF_DDR4_C0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734720</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_2_CTRL\PF_DDR4_C0_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_2_CTRL\PF_LANECTRL_PAUSE_SYNC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_2_IOD_DM\PF_DDR4_C0_DDRPHY_BLK_LANE_2_IOD_DM_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734722</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_2_IOD_DQSW_TRAINING\PF_DDR4_C0_DDRPHY_BLK_LANE_2_IOD_DQSW_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734724</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_2_IOD_DQS\PF_DDR4_C0_DDRPHY_BLK_LANE_2_IOD_DQS_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734723</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_2_IOD_DQ\PF_DDR4_C0_DDRPHY_BLK_LANE_2_IOD_DQ_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734722</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_2_IOD_READ_TRAINING\PF_DDR4_C0_DDRPHY_BLK_LANE_2_IOD_READ_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734724</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_3_CTRL\PF_DDR4_C0_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734725</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_3_CTRL\PF_LANECTRL_PAUSE_SYNC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734725</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_3_IOD_DM\PF_DDR4_C0_DDRPHY_BLK_LANE_3_IOD_DM_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734725</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_3_IOD_DQSW_TRAINING\PF_DDR4_C0_DDRPHY_BLK_LANE_3_IOD_DQSW_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734727</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_3_IOD_DQS\PF_DDR4_C0_DDRPHY_BLK_LANE_3_IOD_DQS_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734727</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_3_IOD_DQ\PF_DDR4_C0_DDRPHY_BLK_LANE_3_IOD_DQ_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734726</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\LANE_3_IOD_READ_TRAINING\PF_DDR4_C0_DDRPHY_BLK_LANE_3_IOD_READ_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734728</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_C0_DDRPHY_BLK\PF_DDR4_C0_DDRPHY_BLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734730</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_SRAM_AHBL_AXI_C0\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734626</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_SRAM_AHBL_AXI_C0\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734626</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_SRAM_AHBL_AXI_C0\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL_ECC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734626</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_SRAM_AHBL_AXI_C0\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_SLVIF.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734626</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_SRAM_AHBL_AXI_C0\PF_DPSRAM_AHB_AXI_0\PF_SRAM_AHBL_AXI_C0_PF_DPSRAM_AHB_AXI_0_PF_DPSRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734634</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_SRAM_AHBL_AXI_C0\PF_SRAM_AHBL_AXI_C0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709734634</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tow_AND_entop\tow_AND_entop.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1710161837</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\3840counter.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1702474561</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\allignedFSM.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707062501</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\arbiter_clked_mus.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1708440091</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\axi4_master_github.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707757209</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\axi4_reader.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707757200</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\axi4_writer.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707758608</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\axiM_fl64_burst.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707829095</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\axiM_fl64_forarbiter.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707904154</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\axiM_github_revised.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709652786</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\axi_arbiter.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1708423755</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\axi_arbiter_mux.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1708429859</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\axi_master_florian.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707395174</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\axi_master_florian_64bits.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707829084</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\clock_giving.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1708086979</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\combine.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1702481122</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\datapacker.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707385583</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\displacedFSM.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707123050</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\dummyPacker.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707465069</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\enable_block.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1702481199</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\limited_counter.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707385410</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\limited_counter_valid.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1708178780</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\logictest.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707467400</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\test_AXI_write_displacedFSM.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707299417</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\test_wready.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707819827</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\turn_on_writer_block.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1702904613</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1686145717</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\Simulation\CLK_GEN\1.0.1\CLK_GEN.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1702477299</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\Simulation\PULSE_GEN\1.0.1\PULSE_GEN.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1702477315</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\Simulation\RESET_GEN\1.0.1\RESET_GEN.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1702486793</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CLK_GEN_C0\CLK_GEN_C0.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1707830371</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CLK_GEN_C1\CLK_GEN_C1.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1702486551</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CLK_GEN_C2\CLK_GEN_C2.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707929141</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CLK_GEN_C3\CLK_GEN_C3.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707929203</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C1\COREAXI4SRAM_C1_0\coreparameters.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707400721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C1\COREAXI4SRAM_C1_0\rtl\vhdl\test\user\axi_master.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707400721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C1\COREAXI4SRAM_C1_0\rtl\vhdl\test\user\misc_pkg.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707400721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C1\COREAXI4SRAM_C1_0\rtl\vhdl\test\user\testbench.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707400721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C1\COREAXI4SRAM_C1_0\rtl\vhdl\test\user\XHDL_misc.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707400721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C1\COREAXI4SRAM_C1_0\rtl\vhdl\test\user\XHDL_std_logic.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707400721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C2\COREAXI4SRAM_C2_0\coreparameters.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707401407</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C2\COREAXI4SRAM_C2_0\rtl\vhdl\test\user\axi_master.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707401406</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C2\COREAXI4SRAM_C2_0\rtl\vhdl\test\user\misc_pkg.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707401406</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C2\COREAXI4SRAM_C2_0\rtl\vhdl\test\user\testbench.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707401406</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C2\COREAXI4SRAM_C2_0\rtl\vhdl\test\user\XHDL_misc.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707401406</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREAXI4SRAM_C2\COREAXI4SRAM_C2_0\rtl\vhdl\test\user\XHDL_std_logic.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707401406</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREFIFO_C0\COREFIFO_C0_0\coreparameters.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707314008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\test\user\g4_dp_ext_mem.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707314008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\test\user\TB.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707314008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\test\user\XHDL_misc.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707314008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\test\user\XHDL_std_logic.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707314008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PULSE_GEN_C0\PULSE_GEN_C0.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707409978</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PULSE_GEN_C1\PULSE_GEN_C1.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1702478097</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PULSE_GEN_C2\PULSE_GEN_C2.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1702478754</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PULSE_GEN_C3\PULSE_GEN_C3.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1708084989</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PULSE_GEN_C4\PULSE_GEN_C4.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1710169823</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\RESET_GEN_C0\RESET_GEN_C0.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1702486793</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\RESET_GEN_C1\RESET_GEN_C1.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1708431259</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_allignedFSM\tb_allignedFSM.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707062966</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_andofthree\tb_andofthree.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707467167</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_axim_fl64_burst\tb_axim_fl64_burst.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707814840</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_axiM_github_revised\tb_axiM_github_revised.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709653090</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_axi_arbiter\tb_axi_arbiter.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1708431263</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_axi_arbiter_mux\tb_axi_arbiter_mux.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1708431318</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_axi_florian\tb_axi_florian.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707392379</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_axi_florian_2\tb_axi_florian_2.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707401229</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_axi_florian_64bits\tb_axi_florian_64bits.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1710415511</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_clk_giving\tb_clk_giving.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1708086981</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_combine\tb_combine.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1702480642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_diffclk\tb_diffclk.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707929399</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_displacedFSM\tb_displacedFSM.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707062988</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_dp\tb_dp.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707410132</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_fifo\tb_fifo.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707385591</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_limited_counter\tb_limited_counter.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707921314</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_limited_counter_valid\tb_limited_counter_valid.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1708436376</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_SR13\tb_SR13.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1710169831</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_tow_AND_entop\tb_tow_AND_entop.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1702481288</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_tow_block\tb_tow_block.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1702478215</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_wready\tb_wready.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1707818600</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tb_write_en\tb_write_en.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1702481208</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\SR13.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1710169608</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\32bit_counter.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1702477389</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></input_files><output_files/><report_files><file><path>simulation\tb_tow_AND_entop_presynth_simulation.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>simulation\tb_SR13_presynth_simulation.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SELECT_PROGRAMMER" library="Tool" name="SelectProgrammer" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SDTB" library="Tool" name="SDTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PROGRAMMER_INFO" library="Tool" name="ProgrammerInfo" state="0" vendor="Actel" version="1.0.106"><configuration><spirit:hwParameter spirit:name="flashpro3_clk_mode">free_running_clk</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro3_force_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro3_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro3_vpump">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_clk_mode">free_running_clk</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_force_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_vpump">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_clk_mode">discrete_clk</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_force_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_vpump">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_force_sck_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_force_tck_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_sck_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_tck_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_vpump">OFF</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="NLVIEW" library="Tool" name="NetlistViewer" state="0" vendor="Actel" version="1.0.0"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="IO_PROGRAMMING_STATE" library="Tool" name="IoProgramState" state="0" vendor="Actel" version="1.0.103"><configuration><spirit:hwParameter spirit:name="ios_file"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="INIT_LOCK_G5" library="Tool" name="g5lock" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="CONFIGURATION_OVERRIDE_FILE"/><spirit:hwParameter spirit:name="INIT_LOCK_FILE"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="HDLTB" library="Tool" name="HDLTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="HDLEDITOR" library="Tool" name="HDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="GENERATE_SPI_FLASH_IMAGE" library="Tool" name="GenerateSpiFlashImage" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PROGRAM_SPI_FLASH_IMAGE" library="Tool" name="ProgramSpiFlashG5" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="spi_flash_prog_action"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORT_SPIFLASH" library="Tool" name="ExportSpiFlashImage" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTNETLIST" library="Tool" name="netlist_export" state="0" vendor="Actel" version="1.0.0"><configuration><spirit:hwParameter spirit:name="EXPORT_HDL_TYPE">VHDL</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="false" force_pass="false" internal_name="SIM_POSTSYNTH" library="Tool" name="PostSynthesisSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTDEVMEMINIT" library="Tool" name="ExportDevMemInit" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITTIMING_PRESYNTH" library="Tool" name="st_constraints" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITTIMING_POSTCOMPILE" library="Tool" name="st_constraints" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITIO_PRESYNTH" library="Tool" name="mvn_io" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITIO_POSTCOMPILE" library="Tool" name="mvn_io" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITFLOORPLAN_PRECOMPILE" library="Tool" name="mvn_fp" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITFLOORPLAN_POSTCOMPILE" library="Tool" name="mvn_fp" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITCP_POSTCOMPILE" library="Tool" name="ChipPlanner" state="0" vendor="Actel" version="1.0.102"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="DEV_MEM_INIT" library="Tool" name="DeviceAndMemoryInitialization" state="0" vendor="Actel" version="1.0.29"><configuration><spirit:hwParameter spirit:name="DEV_MEM_INIT_AUTO_CALIB_TIMEOUT">3000</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_FIRST_STAGE_START_ADDRESS">00000000</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_OVERRIDE_FILE"/><spirit:hwParameter spirit:name="DEV_MEM_INIT_RAMS_BROADCAST_OPTION">1</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_SECOND_STAGE_MEMORY_TYPE_REPLACE_FLOW"/><spirit:hwParameter spirit:name="DEV_MEM_INIT_SNVM_SECOND_STAGE_START_ADDRESS">00000000</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_SPI_BINDING">SPIFLASH_NO_BINDING_PLAINTEXT</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_SPI_CLOCK_DIVIDER">2</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_SPI_SECOND_STAGE_START_ADDRESS">00000400</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_STANDALONE_INITIALIZATION_OPTION">0</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_TIMEOUT">255</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_UPROM_SECOND_STAGE_START_ADDRESS">00000000</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="CORES_MANAGEMENT" library="Tool" name="Viewandgeneratecores" state="0" vendor="Actel" version="1.0.10"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="CONSTRAINT_MANAGEMENT" library="Tool" name="Constraintmanagement" state="0" vendor="Actel" version="1.0.10"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="CONFIGURE_PROG_OPTIONS" library="Tool" name="ConfigureProgOptionsG5Tool" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="back_level_version">0</spirit:hwParameter><spirit:hwParameter spirit:name="design_version">0</spirit:hwParameter><spirit:hwParameter spirit:name="silicon_signature"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="CONFIGURE_CHAIN" library="Tool" name="ConfigureChain" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="CONFIGURE_ACTION_PROCEDURES" library="Tool" name="ConfigureActionProcedures" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="prog_optional_procedures">""</spirit:hwParameter><spirit:hwParameter spirit:name="skip_recommended_procedures">""</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="COMPILE" library="Tool" name="g4compile" state="0" vendor="Actel" version="1.0.51"><configuration><spirit:hwParameter spirit:name="BLOCK_MODE">false</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_PLACEMENT_CONFLICTS">ERROR</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_ROUTING_CONFLICTS">LOCK</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_COUNT">36</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MAX_FANOUT_DATA_MOVE">5000</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MAX_RCLKINT_INSERTION">16</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT">1000</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PUBLISHBLOCK" library="Tool" name="PublishDesignerBlock" state="0" vendor="Actel" version="1.0.106"><configuration><spirit:hwParameter spirit:name="LANGUAGE">verilog</spirit:hwParameter><spirit:hwParameter spirit:name="LIB">UserBlock</spirit:hwParameter><spirit:hwParameter spirit:name="NAME">Block</spirit:hwParameter><spirit:hwParameter spirit:name="PLACEMENT">true</spirit:hwParameter><spirit:hwParameter spirit:name="REGION">true</spirit:hwParameter><spirit:hwParameter spirit:name="ROUTING">true</spirit:hwParameter><spirit:hwParameter spirit:name="VENDOR">Company</spirit:hwParameter><spirit:hwParameter spirit:name="VERSION">1.0</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PLACEROUTE" library="Tool" name="g5layout_placer" state="0" vendor="Actel" version="1.0.0"><configuration><spirit:hwParameter spirit:name="DELAY_ANALYSIS">MAX</spirit:hwParameter><spirit:hwParameter spirit:name="EFFORT_LEVEL">false</spirit:hwParameter><spirit:hwParameter spirit:name="GB_DEMOTION">true</spirit:hwParameter><spirit:hwParameter spirit:name="INCRPLACEANDROUTE">false</spirit:hwParameter><spirit:hwParameter spirit:name="IOREG_COMBINING">false</spirit:hwParameter><spirit:hwParameter spirit:name="MULTI_PASS_CRITERIA">VIOLATIONS</spirit:hwParameter><spirit:hwParameter spirit:name="MULTI_PASS_LAYOUT">false</spirit:hwParameter><spirit:hwParameter spirit:name="NUM_MULTI_PASSES">5</spirit:hwParameter><spirit:hwParameter spirit:name="PDPR">false</spirit:hwParameter><spirit:hwParameter spirit:name="RANDOM_SEED">0</spirit:hwParameter><spirit:hwParameter spirit:name="REPAIR_MIN_DELAY">false</spirit:hwParameter><spirit:hwParameter spirit:name="REPLICATION">false</spirit:hwParameter><spirit:hwParameter spirit:name="RGB_COUNT">18</spirit:hwParameter><spirit:hwParameter spirit:name="SLACK_CRITERIA">WORST_SLACK</spirit:hwParameter><spirit:hwParameter spirit:name="SPECIFIC_CLOCK"/><spirit:hwParameter spirit:name="START_SEED_INDEX">1</spirit:hwParameter><spirit:hwParameter spirit:name="STOP_ON_FIRST_PASS">false</spirit:hwParameter><spirit:hwParameter spirit:name="TDPR">true</spirit:hwParameter><spirit:hwParameter spirit:name="USE_RAM_MATH_INTERFACE_LOGIC">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="GENERATEDEBUGDATA" library="Tool" name="g4layout_mapper" state="0" vendor="Actel" version="1.0.2"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="GENERATEPROGRAMMINGDATA" library="Tool" name="g4layout_mapper" state="0" vendor="Actel" version="1.0.2"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="GENERATE_INIT_DATA" library="Tool" name="GenerateInitializationData" state="0" vendor="Actel" version="1.0.20"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTSMARTDEBUGDATA" library="Tool" name="ExportSmartDebugDataG5" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTJOBDATA" library="Tool" name="ExportJobDataG5" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTPROGRAMMINGJOB" library="Tool" name="ExportProgJobG5" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTPROGRAMMINGFILE" library="Tool" name="ExportProgFileG5" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="GENERATEPROGRAMMINGFILE" library="Tool" name="GenerateBitstreamG5" state="0" vendor="Actel" version="1.0.102"><configuration><spirit:hwParameter spirit:name="program_fabric">true</spirit:hwParameter><spirit:hwParameter spirit:name="program_security">false</spirit:hwParameter><spirit:hwParameter spirit:name="program_snvm">true</spirit:hwParameter><spirit:hwParameter spirit:name="sanitize_snvm">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PROGRAMDEVICE" library="Tool" name="ProgramDeviceG5" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="prog_action"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="INSTRUMENTDESIGN" library="Tool" name="InstrumentDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTSDF" library="Tool" name="g4ba" state="0" vendor="Actel" version="1.0.13"><configuration><spirit:hwParameter spirit:name="DELAY_TYPE">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="false" force_pass="false" internal_name="SIM_POSTLAYOUT" library="Tool" name="BackAnnotatedSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTG5IBIS" library="Tool" name="ExportG5IBIS" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTBSDL" library="Tool" name="ExportBSDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTPIN" library="Tool" name="pinrpt" state="0" vendor="Actel" version="1.0.12"><configuration><spirit:hwParameter spirit:name="PINRPT_BY_NAME">true</spirit:hwParameter><spirit:hwParameter spirit:name="PINRPT_BY_NUMBER">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SSNANALYZER" library="Tool" name="SSNAnalyzer" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="VERIFYPOWER" library="Tool" name="SmartPower" state="0" vendor="Actel" version="1.0.102"><configuration><spirit:hwParameter spirit:name="SP_VDDAUX_POWER_25_33">false</spirit:hwParameter><spirit:hwParameter spirit:name="SP_VPP_POWER_25_33">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="VERIFYTIMING_ST" library="Tool" name="st_analysis_st" state="0" vendor="Actel" version="1.0.0"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="VERIFYTIMING" library="Tool" name="st_analysis" state="0" vendor="Actel" version="1.0.18"><configuration><spirit:hwParameter spirit:name="CONSTRAINTS_COVERAGE">true</spirit:hwParameter><spirit:hwParameter spirit:name="FORMAT">XML</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_EXPANDED_PATHS_TIMING">1</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_EXPANDED_PATHS_VIOLATION">0</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PARALLEL_PATHS_TIMING">1</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PARALLEL_PATHS_VIOLATION">1</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PATHS_INTERACTIVE_REPORT">1000</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PATHS_TIMING">5</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PATHS_VIOLATION">20</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_FAST_HV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_MULTI_CORNER">true</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_SLOW_LV_HT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_SLOW_LV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_VIOLATIONS_FAST_HV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_VIOLATIONS_MULTI_CORNER">true</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_VIOLATIONS_SLOW_LV_HT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_VIOLATIONS_SLOW_LV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_FAST_HV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_MULTI_CORNER">true</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_SLOW_LV_HT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_SLOW_LV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_VIOLATIONS_FAST_HV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_VIOLATIONS_MULTI_CORNER">true</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_VIOLATIONS_SLOW_LV_HT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_VIOLATIONS_SLOW_LV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="SLACK_THRESHOLD_VIOLATION">0.0</spirit:hwParameter><spirit:hwParameter spirit:name="SMART_INTERACTIVE">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool></toolSetting>