{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644442151276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644442151276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 09 15:29:11 2022 " "Processing started: Wed Feb 09 15:29:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644442151276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644442151276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw08_vhdl -c hw08_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw08_vhdl -c hw08_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644442151276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644442151624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644442151624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orbha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orbha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORBHA-DATAFLOW " "Found design unit 1: ORBHA-DATAFLOW" {  } { { "ORBHA.vhd" "" { Text "C:/ce1901/vhdl/hw08/ORBHA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644442159682 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORBHA " "Found entity 1: ORBHA" {  } { { "ORBHA.vhd" "" { Text "C:/ce1901/vhdl/hw08/ORBHA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644442159682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644442159682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orbfa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orbfa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORBFA-MULTIPLEXER " "Found design unit 1: ORBFA-MULTIPLEXER" {  } { { "ORBFA.vhd" "" { Text "C:/ce1901/vhdl/hw08/ORBFA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644442159683 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORBFA " "Found entity 1: ORBFA" {  } { { "ORBFA.vhd" "" { Text "C:/ce1901/vhdl/hw08/ORBFA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644442159683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644442159683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orbrca8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file orbrca8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ORBRCA8 " "Found entity 1: ORBRCA8" {  } { { "ORBRCA8.bdf" "" { Schematic "C:/ce1901/vhdl/hw08/ORBRCA8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644442159684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644442159684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orbpe8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orbpe8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORBPE8TO1-ENCODER " "Found design unit 1: ORBPE8TO1-ENCODER" {  } { { "ORBPE8TO1.vhd" "" { Text "C:/ce1901/vhdl/hw08/ORBPE8TO1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644442159686 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORBPE8TO1 " "Found entity 1: ORBPE8TO1" {  } { { "ORBPE8TO1.vhd" "" { Text "C:/ce1901/vhdl/hw08/ORBPE8TO1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644442159686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644442159686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ORBPE8TO1 " "Elaborating entity \"ORBPE8TO1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644442159709 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] ORBPE8TO1.vhd(23) " "Inferred latch for \"Y\[0\]\" at ORBPE8TO1.vhd(23)" {  } { { "ORBPE8TO1.vhd" "" { Text "C:/ce1901/vhdl/hw08/ORBPE8TO1.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644442159727 "|ORBPE8TO1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] ORBPE8TO1.vhd(23) " "Inferred latch for \"Y\[1\]\" at ORBPE8TO1.vhd(23)" {  } { { "ORBPE8TO1.vhd" "" { Text "C:/ce1901/vhdl/hw08/ORBPE8TO1.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644442159727 "|ORBPE8TO1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] ORBPE8TO1.vhd(23) " "Inferred latch for \"Y\[2\]\" at ORBPE8TO1.vhd(23)" {  } { { "ORBPE8TO1.vhd" "" { Text "C:/ce1901/vhdl/hw08/ORBPE8TO1.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644442159727 "|ORBPE8TO1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644442160116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644442160308 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644442160308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644442160330 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644442160330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644442160330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644442160330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644442160340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 09 15:29:20 2022 " "Processing ended: Wed Feb 09 15:29:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644442160340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644442160340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644442160340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644442160340 ""}
