

================================================================
== Vivado HLS Report for 'example_axi_stream_pass_alt'
================================================================
* Date:           Thu Sep 05 20:34:07 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        example_hls
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku060-ffva1156-1l-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.60|      0.00|        0.57|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i256* %In_V_data_V, i32* %In_V_keep_V, i1* %In_V_last_V, i3* %In_V_id_V, i12* %In_V_user_V, [5 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i256* %Out_V_data_V, i32* %Out_V_keep_V, i1* %Out_V_last_V, i3* %Out_V_id_V, i12* %Out_V_user_V, [5 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_1: tmp [1/1] 0.00ns
:2  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %In_V_data_V, i32* %In_V_keep_V, i1* %In_V_last_V, i3* %In_V_id_V, i12* %In_V_user_V, i32 1)

ST_1: stg_5 [1/1] 0.00ns
:3  br i1 %tmp, label %1, label %._crit_edge

ST_1: empty [1/1] 0.00ns
:0  %empty = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %In_V_data_V, i32* %In_V_keep_V, i1* %In_V_last_V, i3* %In_V_id_V, i12* %In_V_user_V)

ST_1: tmp_data_V [1/1] 0.00ns
:1  %tmp_data_V = extractvalue { i256, i32, i1, i3, i12 } %empty, 0

ST_1: tmp_keep_V [1/1] 0.00ns
:2  %tmp_keep_V = extractvalue { i256, i32, i1, i3, i12 } %empty, 1

ST_1: tmp_last_V [1/1] 0.00ns
:3  %tmp_last_V = extractvalue { i256, i32, i1, i3, i12 } %empty, 2

ST_1: tmp_id_V [1/1] 0.00ns
:4  %tmp_id_V = extractvalue { i256, i32, i1, i3, i12 } %empty, 3

ST_1: tmp_user_V [1/1] 0.00ns
:5  %tmp_user_V = extractvalue { i256, i32, i1, i3, i12 } %empty, 4

ST_1: stg_12 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %Out_V_data_V, i32* %Out_V_keep_V, i1* %Out_V_last_V, i3* %Out_V_id_V, i12* %Out_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

ST_1: stg_13 [1/1] 0.00ns
:7  br label %._crit_edge

ST_1: stg_14 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ In_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ In_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ In_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ In_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ In_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2      (specinterface) [ 00]
stg_3      (specinterface) [ 00]
tmp        (nbreadreq    ) [ 01]
stg_5      (br           ) [ 00]
empty      (read         ) [ 00]
tmp_data_V (extractvalue ) [ 00]
tmp_keep_V (extractvalue ) [ 00]
tmp_last_V (extractvalue ) [ 00]
tmp_id_V   (extractvalue ) [ 00]
tmp_user_V (extractvalue ) [ 00]
stg_12     (write        ) [ 00]
stg_13     (br           ) [ 00]
stg_14     (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="In_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="In_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="In_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="In_V_id_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="In_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Out_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Out_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Out_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Out_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Out_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="tmp_nbreadreq_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="0" index="1" bw="256" slack="0"/>
<pin id="39" dir="0" index="2" bw="32" slack="0"/>
<pin id="40" dir="0" index="3" bw="1" slack="0"/>
<pin id="41" dir="0" index="4" bw="3" slack="0"/>
<pin id="42" dir="0" index="5" bw="12" slack="0"/>
<pin id="43" dir="0" index="6" bw="1" slack="0"/>
<pin id="44" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="empty_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="304" slack="0"/>
<pin id="54" dir="0" index="1" bw="256" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="0" index="3" bw="1" slack="0"/>
<pin id="57" dir="0" index="4" bw="3" slack="0"/>
<pin id="58" dir="0" index="5" bw="12" slack="0"/>
<pin id="59" dir="1" index="6" bw="304" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="stg_12_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="256" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="0" index="3" bw="1" slack="0"/>
<pin id="71" dir="0" index="4" bw="3" slack="0"/>
<pin id="72" dir="0" index="5" bw="12" slack="0"/>
<pin id="73" dir="0" index="6" bw="256" slack="0"/>
<pin id="74" dir="0" index="7" bw="32" slack="0"/>
<pin id="75" dir="0" index="8" bw="1" slack="0"/>
<pin id="76" dir="0" index="9" bw="3" slack="0"/>
<pin id="77" dir="0" index="10" bw="12" slack="0"/>
<pin id="78" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_12/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_data_V_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="304" slack="0"/>
<pin id="87" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_keep_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="304" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_last_V_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="304" slack="0"/>
<pin id="97" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_id_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="304" slack="0"/>
<pin id="102" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_user_V_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="304" slack="0"/>
<pin id="107" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="28" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="36" pin=3"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="36" pin=4"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="36" pin=5"/></net>

<net id="51"><net_src comp="30" pin="0"/><net_sink comp="36" pin=6"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="52" pin=4"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="52" pin=5"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="66" pin=5"/></net>

<net id="88"><net_src comp="52" pin="6"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="66" pin=6"/></net>

<net id="93"><net_src comp="52" pin="6"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="66" pin=7"/></net>

<net id="98"><net_src comp="52" pin="6"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="66" pin=8"/></net>

<net id="103"><net_src comp="52" pin="6"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="66" pin=9"/></net>

<net id="108"><net_src comp="52" pin="6"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="66" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_V_data_V | {1 }
	Port: Out_V_keep_V | {1 }
	Port: Out_V_last_V | {1 }
	Port: Out_V_id_V | {1 }
	Port: Out_V_user_V | {1 }
 - Input state : 
	Port: example_axi_stream_pass_alt : In_V_data_V | {1 }
	Port: example_axi_stream_pass_alt : In_V_keep_V | {1 }
	Port: example_axi_stream_pass_alt : In_V_last_V | {1 }
	Port: example_axi_stream_pass_alt : In_V_id_V | {1 }
	Port: example_axi_stream_pass_alt : In_V_user_V | {1 }
  - Chain level:
	State 1
		stg_12 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|
| Operation|   Functional Unit   |
|----------|---------------------|
| nbreadreq| tmp_nbreadreq_fu_36 |
|----------|---------------------|
|   read   |   empty_read_fu_52  |
|----------|---------------------|
|   write  |  stg_12_write_fu_66 |
|----------|---------------------|
|          |   tmp_data_V_fu_85  |
|          |   tmp_keep_V_fu_90  |
|extractvalue|   tmp_last_V_fu_95  |
|          |   tmp_id_V_fu_100   |
|          |  tmp_user_V_fu_105  |
|----------|---------------------|
|   Total  |                     |
|----------|---------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
