cordic_0.vhd,vhdl,xil_defaultlib,../../../../CORDIC_TEST.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd,incdir="../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
