tr t1 -> p1
tr t2 -> p1
tr t3 p1 ->
tr t4 p1 -> p2
tr t5 p2 ->
net buffer

