
BOOTLOADER1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .shared_api_section 00000014  08000200  08000200  00001200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         000036cc  08000214  08000214  00001214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000002ac  080038e0  080038e0  000048e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08003b8c  08003b8c  0000500c  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  08003b8c  08003b8c  00004b8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08003b94  08003b94  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08003b94  08003b94  00004b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  08003b98  08003b98  00004b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         0000000c  20000000  08003b9c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000000e8  2000000c  08003ba8  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000f4  08003ba8  000050f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b53a  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fc9  00000000  00000000  00010576  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008a8  00000000  00000000  00012540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000693  00000000  00000000  00012de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025475  00000000  00000000  0001347b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c262  00000000  00000000  000388f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5dd8  00000000  00000000  00044b52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012a92a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000021b0  00000000  00000000  0012a970  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000099  00000000  00000000  0012cb20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000214 <__do_global_dtors_aux>:
 8000214:	b510      	push	{r4, lr}
 8000216:	4c05      	ldr	r4, [pc, #20]	@ (800022c <__do_global_dtors_aux+0x18>)
 8000218:	7823      	ldrb	r3, [r4, #0]
 800021a:	b933      	cbnz	r3, 800022a <__do_global_dtors_aux+0x16>
 800021c:	4b04      	ldr	r3, [pc, #16]	@ (8000230 <__do_global_dtors_aux+0x1c>)
 800021e:	b113      	cbz	r3, 8000226 <__do_global_dtors_aux+0x12>
 8000220:	4804      	ldr	r0, [pc, #16]	@ (8000234 <__do_global_dtors_aux+0x20>)
 8000222:	f3af 8000 	nop.w
 8000226:	2301      	movs	r3, #1
 8000228:	7023      	strb	r3, [r4, #0]
 800022a:	bd10      	pop	{r4, pc}
 800022c:	2000000c 	.word	0x2000000c
 8000230:	00000000 	.word	0x00000000
 8000234:	080038c8 	.word	0x080038c8

08000238 <frame_dummy>:
 8000238:	b508      	push	{r3, lr}
 800023a:	4b03      	ldr	r3, [pc, #12]	@ (8000248 <frame_dummy+0x10>)
 800023c:	b11b      	cbz	r3, 8000246 <frame_dummy+0xe>
 800023e:	4903      	ldr	r1, [pc, #12]	@ (800024c <frame_dummy+0x14>)
 8000240:	4803      	ldr	r0, [pc, #12]	@ (8000250 <frame_dummy+0x18>)
 8000242:	f3af 8000 	nop.w
 8000246:	bd08      	pop	{r3, pc}
 8000248:	00000000 	.word	0x00000000
 800024c:	20000010 	.word	0x20000010
 8000250:	080038c8 	.word	0x080038c8

08000254 <__aeabi_uldivmod>:
 8000254:	b953      	cbnz	r3, 800026c <__aeabi_uldivmod+0x18>
 8000256:	b94a      	cbnz	r2, 800026c <__aeabi_uldivmod+0x18>
 8000258:	2900      	cmp	r1, #0
 800025a:	bf08      	it	eq
 800025c:	2800      	cmpeq	r0, #0
 800025e:	bf1c      	itt	ne
 8000260:	f04f 31ff 	movne.w	r1, #4294967295
 8000264:	f04f 30ff 	movne.w	r0, #4294967295
 8000268:	f000 b988 	b.w	800057c <__aeabi_idiv0>
 800026c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000270:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000274:	f000 f806 	bl	8000284 <__udivmoddi4>
 8000278:	f8dd e004 	ldr.w	lr, [sp, #4]
 800027c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000280:	b004      	add	sp, #16
 8000282:	4770      	bx	lr

08000284 <__udivmoddi4>:
 8000284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000288:	9d08      	ldr	r5, [sp, #32]
 800028a:	468e      	mov	lr, r1
 800028c:	4604      	mov	r4, r0
 800028e:	4688      	mov	r8, r1
 8000290:	2b00      	cmp	r3, #0
 8000292:	d14a      	bne.n	800032a <__udivmoddi4+0xa6>
 8000294:	428a      	cmp	r2, r1
 8000296:	4617      	mov	r7, r2
 8000298:	d962      	bls.n	8000360 <__udivmoddi4+0xdc>
 800029a:	fab2 f682 	clz	r6, r2
 800029e:	b14e      	cbz	r6, 80002b4 <__udivmoddi4+0x30>
 80002a0:	f1c6 0320 	rsb	r3, r6, #32
 80002a4:	fa01 f806 	lsl.w	r8, r1, r6
 80002a8:	fa20 f303 	lsr.w	r3, r0, r3
 80002ac:	40b7      	lsls	r7, r6
 80002ae:	ea43 0808 	orr.w	r8, r3, r8
 80002b2:	40b4      	lsls	r4, r6
 80002b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b8:	fa1f fc87 	uxth.w	ip, r7
 80002bc:	fbb8 f1fe 	udiv	r1, r8, lr
 80002c0:	0c23      	lsrs	r3, r4, #16
 80002c2:	fb0e 8811 	mls	r8, lr, r1, r8
 80002c6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002ca:	fb01 f20c 	mul.w	r2, r1, ip
 80002ce:	429a      	cmp	r2, r3
 80002d0:	d909      	bls.n	80002e6 <__udivmoddi4+0x62>
 80002d2:	18fb      	adds	r3, r7, r3
 80002d4:	f101 30ff 	add.w	r0, r1, #4294967295
 80002d8:	f080 80ea 	bcs.w	80004b0 <__udivmoddi4+0x22c>
 80002dc:	429a      	cmp	r2, r3
 80002de:	f240 80e7 	bls.w	80004b0 <__udivmoddi4+0x22c>
 80002e2:	3902      	subs	r1, #2
 80002e4:	443b      	add	r3, r7
 80002e6:	1a9a      	subs	r2, r3, r2
 80002e8:	b2a3      	uxth	r3, r4
 80002ea:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ee:	fb0e 2210 	mls	r2, lr, r0, r2
 80002f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002f6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002fa:	459c      	cmp	ip, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x8e>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f100 32ff 	add.w	r2, r0, #4294967295
 8000304:	f080 80d6 	bcs.w	80004b4 <__udivmoddi4+0x230>
 8000308:	459c      	cmp	ip, r3
 800030a:	f240 80d3 	bls.w	80004b4 <__udivmoddi4+0x230>
 800030e:	443b      	add	r3, r7
 8000310:	3802      	subs	r0, #2
 8000312:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000316:	eba3 030c 	sub.w	r3, r3, ip
 800031a:	2100      	movs	r1, #0
 800031c:	b11d      	cbz	r5, 8000326 <__udivmoddi4+0xa2>
 800031e:	40f3      	lsrs	r3, r6
 8000320:	2200      	movs	r2, #0
 8000322:	e9c5 3200 	strd	r3, r2, [r5]
 8000326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800032a:	428b      	cmp	r3, r1
 800032c:	d905      	bls.n	800033a <__udivmoddi4+0xb6>
 800032e:	b10d      	cbz	r5, 8000334 <__udivmoddi4+0xb0>
 8000330:	e9c5 0100 	strd	r0, r1, [r5]
 8000334:	2100      	movs	r1, #0
 8000336:	4608      	mov	r0, r1
 8000338:	e7f5      	b.n	8000326 <__udivmoddi4+0xa2>
 800033a:	fab3 f183 	clz	r1, r3
 800033e:	2900      	cmp	r1, #0
 8000340:	d146      	bne.n	80003d0 <__udivmoddi4+0x14c>
 8000342:	4573      	cmp	r3, lr
 8000344:	d302      	bcc.n	800034c <__udivmoddi4+0xc8>
 8000346:	4282      	cmp	r2, r0
 8000348:	f200 8105 	bhi.w	8000556 <__udivmoddi4+0x2d2>
 800034c:	1a84      	subs	r4, r0, r2
 800034e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000352:	2001      	movs	r0, #1
 8000354:	4690      	mov	r8, r2
 8000356:	2d00      	cmp	r5, #0
 8000358:	d0e5      	beq.n	8000326 <__udivmoddi4+0xa2>
 800035a:	e9c5 4800 	strd	r4, r8, [r5]
 800035e:	e7e2      	b.n	8000326 <__udivmoddi4+0xa2>
 8000360:	2a00      	cmp	r2, #0
 8000362:	f000 8090 	beq.w	8000486 <__udivmoddi4+0x202>
 8000366:	fab2 f682 	clz	r6, r2
 800036a:	2e00      	cmp	r6, #0
 800036c:	f040 80a4 	bne.w	80004b8 <__udivmoddi4+0x234>
 8000370:	1a8a      	subs	r2, r1, r2
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	b280      	uxth	r0, r0
 800037a:	b2bc      	uxth	r4, r7
 800037c:	2101      	movs	r1, #1
 800037e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000382:	fb0e 221c 	mls	r2, lr, ip, r2
 8000386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800038a:	fb04 f20c 	mul.w	r2, r4, ip
 800038e:	429a      	cmp	r2, r3
 8000390:	d907      	bls.n	80003a2 <__udivmoddi4+0x11e>
 8000392:	18fb      	adds	r3, r7, r3
 8000394:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000398:	d202      	bcs.n	80003a0 <__udivmoddi4+0x11c>
 800039a:	429a      	cmp	r2, r3
 800039c:	f200 80e0 	bhi.w	8000560 <__udivmoddi4+0x2dc>
 80003a0:	46c4      	mov	ip, r8
 80003a2:	1a9b      	subs	r3, r3, r2
 80003a4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003a8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003ac:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003b0:	fb02 f404 	mul.w	r4, r2, r4
 80003b4:	429c      	cmp	r4, r3
 80003b6:	d907      	bls.n	80003c8 <__udivmoddi4+0x144>
 80003b8:	18fb      	adds	r3, r7, r3
 80003ba:	f102 30ff 	add.w	r0, r2, #4294967295
 80003be:	d202      	bcs.n	80003c6 <__udivmoddi4+0x142>
 80003c0:	429c      	cmp	r4, r3
 80003c2:	f200 80ca 	bhi.w	800055a <__udivmoddi4+0x2d6>
 80003c6:	4602      	mov	r2, r0
 80003c8:	1b1b      	subs	r3, r3, r4
 80003ca:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ce:	e7a5      	b.n	800031c <__udivmoddi4+0x98>
 80003d0:	f1c1 0620 	rsb	r6, r1, #32
 80003d4:	408b      	lsls	r3, r1
 80003d6:	fa22 f706 	lsr.w	r7, r2, r6
 80003da:	431f      	orrs	r7, r3
 80003dc:	fa0e f401 	lsl.w	r4, lr, r1
 80003e0:	fa20 f306 	lsr.w	r3, r0, r6
 80003e4:	fa2e fe06 	lsr.w	lr, lr, r6
 80003e8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003ec:	4323      	orrs	r3, r4
 80003ee:	fa00 f801 	lsl.w	r8, r0, r1
 80003f2:	fa1f fc87 	uxth.w	ip, r7
 80003f6:	fbbe f0f9 	udiv	r0, lr, r9
 80003fa:	0c1c      	lsrs	r4, r3, #16
 80003fc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000400:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000404:	fb00 fe0c 	mul.w	lr, r0, ip
 8000408:	45a6      	cmp	lr, r4
 800040a:	fa02 f201 	lsl.w	r2, r2, r1
 800040e:	d909      	bls.n	8000424 <__udivmoddi4+0x1a0>
 8000410:	193c      	adds	r4, r7, r4
 8000412:	f100 3aff 	add.w	sl, r0, #4294967295
 8000416:	f080 809c 	bcs.w	8000552 <__udivmoddi4+0x2ce>
 800041a:	45a6      	cmp	lr, r4
 800041c:	f240 8099 	bls.w	8000552 <__udivmoddi4+0x2ce>
 8000420:	3802      	subs	r0, #2
 8000422:	443c      	add	r4, r7
 8000424:	eba4 040e 	sub.w	r4, r4, lr
 8000428:	fa1f fe83 	uxth.w	lr, r3
 800042c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000430:	fb09 4413 	mls	r4, r9, r3, r4
 8000434:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000438:	fb03 fc0c 	mul.w	ip, r3, ip
 800043c:	45a4      	cmp	ip, r4
 800043e:	d908      	bls.n	8000452 <__udivmoddi4+0x1ce>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f103 3eff 	add.w	lr, r3, #4294967295
 8000446:	f080 8082 	bcs.w	800054e <__udivmoddi4+0x2ca>
 800044a:	45a4      	cmp	ip, r4
 800044c:	d97f      	bls.n	800054e <__udivmoddi4+0x2ca>
 800044e:	3b02      	subs	r3, #2
 8000450:	443c      	add	r4, r7
 8000452:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000456:	eba4 040c 	sub.w	r4, r4, ip
 800045a:	fba0 ec02 	umull	lr, ip, r0, r2
 800045e:	4564      	cmp	r4, ip
 8000460:	4673      	mov	r3, lr
 8000462:	46e1      	mov	r9, ip
 8000464:	d362      	bcc.n	800052c <__udivmoddi4+0x2a8>
 8000466:	d05f      	beq.n	8000528 <__udivmoddi4+0x2a4>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x1fe>
 800046a:	ebb8 0203 	subs.w	r2, r8, r3
 800046e:	eb64 0409 	sbc.w	r4, r4, r9
 8000472:	fa04 f606 	lsl.w	r6, r4, r6
 8000476:	fa22 f301 	lsr.w	r3, r2, r1
 800047a:	431e      	orrs	r6, r3
 800047c:	40cc      	lsrs	r4, r1
 800047e:	e9c5 6400 	strd	r6, r4, [r5]
 8000482:	2100      	movs	r1, #0
 8000484:	e74f      	b.n	8000326 <__udivmoddi4+0xa2>
 8000486:	fbb1 fcf2 	udiv	ip, r1, r2
 800048a:	0c01      	lsrs	r1, r0, #16
 800048c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000490:	b280      	uxth	r0, r0
 8000492:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000496:	463b      	mov	r3, r7
 8000498:	4638      	mov	r0, r7
 800049a:	463c      	mov	r4, r7
 800049c:	46b8      	mov	r8, r7
 800049e:	46be      	mov	lr, r7
 80004a0:	2620      	movs	r6, #32
 80004a2:	fbb1 f1f7 	udiv	r1, r1, r7
 80004a6:	eba2 0208 	sub.w	r2, r2, r8
 80004aa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ae:	e766      	b.n	800037e <__udivmoddi4+0xfa>
 80004b0:	4601      	mov	r1, r0
 80004b2:	e718      	b.n	80002e6 <__udivmoddi4+0x62>
 80004b4:	4610      	mov	r0, r2
 80004b6:	e72c      	b.n	8000312 <__udivmoddi4+0x8e>
 80004b8:	f1c6 0220 	rsb	r2, r6, #32
 80004bc:	fa2e f302 	lsr.w	r3, lr, r2
 80004c0:	40b7      	lsls	r7, r6
 80004c2:	40b1      	lsls	r1, r6
 80004c4:	fa20 f202 	lsr.w	r2, r0, r2
 80004c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004cc:	430a      	orrs	r2, r1
 80004ce:	fbb3 f8fe 	udiv	r8, r3, lr
 80004d2:	b2bc      	uxth	r4, r7
 80004d4:	fb0e 3318 	mls	r3, lr, r8, r3
 80004d8:	0c11      	lsrs	r1, r2, #16
 80004da:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004de:	fb08 f904 	mul.w	r9, r8, r4
 80004e2:	40b0      	lsls	r0, r6
 80004e4:	4589      	cmp	r9, r1
 80004e6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ea:	b280      	uxth	r0, r0
 80004ec:	d93e      	bls.n	800056c <__udivmoddi4+0x2e8>
 80004ee:	1879      	adds	r1, r7, r1
 80004f0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004f4:	d201      	bcs.n	80004fa <__udivmoddi4+0x276>
 80004f6:	4589      	cmp	r9, r1
 80004f8:	d81f      	bhi.n	800053a <__udivmoddi4+0x2b6>
 80004fa:	eba1 0109 	sub.w	r1, r1, r9
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	fb0e 1119 	mls	r1, lr, r9, r1
 800050a:	b292      	uxth	r2, r2
 800050c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000510:	4542      	cmp	r2, r8
 8000512:	d229      	bcs.n	8000568 <__udivmoddi4+0x2e4>
 8000514:	18ba      	adds	r2, r7, r2
 8000516:	f109 31ff 	add.w	r1, r9, #4294967295
 800051a:	d2c4      	bcs.n	80004a6 <__udivmoddi4+0x222>
 800051c:	4542      	cmp	r2, r8
 800051e:	d2c2      	bcs.n	80004a6 <__udivmoddi4+0x222>
 8000520:	f1a9 0102 	sub.w	r1, r9, #2
 8000524:	443a      	add	r2, r7
 8000526:	e7be      	b.n	80004a6 <__udivmoddi4+0x222>
 8000528:	45f0      	cmp	r8, lr
 800052a:	d29d      	bcs.n	8000468 <__udivmoddi4+0x1e4>
 800052c:	ebbe 0302 	subs.w	r3, lr, r2
 8000530:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000534:	3801      	subs	r0, #1
 8000536:	46e1      	mov	r9, ip
 8000538:	e796      	b.n	8000468 <__udivmoddi4+0x1e4>
 800053a:	eba7 0909 	sub.w	r9, r7, r9
 800053e:	4449      	add	r1, r9
 8000540:	f1a8 0c02 	sub.w	ip, r8, #2
 8000544:	fbb1 f9fe 	udiv	r9, r1, lr
 8000548:	fb09 f804 	mul.w	r8, r9, r4
 800054c:	e7db      	b.n	8000506 <__udivmoddi4+0x282>
 800054e:	4673      	mov	r3, lr
 8000550:	e77f      	b.n	8000452 <__udivmoddi4+0x1ce>
 8000552:	4650      	mov	r0, sl
 8000554:	e766      	b.n	8000424 <__udivmoddi4+0x1a0>
 8000556:	4608      	mov	r0, r1
 8000558:	e6fd      	b.n	8000356 <__udivmoddi4+0xd2>
 800055a:	443b      	add	r3, r7
 800055c:	3a02      	subs	r2, #2
 800055e:	e733      	b.n	80003c8 <__udivmoddi4+0x144>
 8000560:	f1ac 0c02 	sub.w	ip, ip, #2
 8000564:	443b      	add	r3, r7
 8000566:	e71c      	b.n	80003a2 <__udivmoddi4+0x11e>
 8000568:	4649      	mov	r1, r9
 800056a:	e79c      	b.n	80004a6 <__udivmoddi4+0x222>
 800056c:	eba1 0109 	sub.w	r1, r1, r9
 8000570:	46c4      	mov	ip, r8
 8000572:	fbb1 f9fe 	udiv	r9, r1, lr
 8000576:	fb09 f804 	mul.w	r8, r9, r4
 800057a:	e7c4      	b.n	8000506 <__udivmoddi4+0x282>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <BL_ReadConfig>:
 * @param[out] cfg  Pointer to BootConfig_t structure to be filled.
 *
 * @retval 1  Configuration was empty or invalid and defaults were applied.
 * @retval 0  Configuration was valid and read successfully.
 */
uint8_t BL_ReadConfig(BootConfig_t *cfg) {
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
	uint8_t config_was_empty = 0;
 8000588:	2300      	movs	r3, #0
 800058a:	73fb      	strb	r3, [r7, #15]
    // Direct memory read
    memcpy(cfg, CONFIG_FLASH_PTR, sizeof(BootConfig_t));
 800058c:	2220      	movs	r2, #32
 800058e:	490f      	ldr	r1, [pc, #60]	@ (80005cc <BL_ReadConfig+0x4c>)
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f003 f98b 	bl	80038ac <memcpy>

    // If config is empty (0xFFFFFFFF) or invalid, set defaults
    if (cfg->magic_number != 0xCAFEFEED) {
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4a0d      	ldr	r2, [pc, #52]	@ (80005d0 <BL_ReadConfig+0x50>)
 800059c:	4293      	cmp	r3, r2
 800059e:	d010      	beq.n	80005c2 <BL_ReadConfig+0x42>
        cfg->magic_number = 0xCAFEFEED;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	4a0b      	ldr	r2, [pc, #44]	@ (80005d0 <BL_ReadConfig+0x50>)
 80005a4:	601a      	str	r2, [r3, #0]
        cfg->system_status = STATE_NORMAL;
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	2201      	movs	r2, #1
 80005aa:	605a      	str	r2, [r3, #4]
        cfg->boot_failure_count = 0;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	2200      	movs	r2, #0
 80005b0:	609a      	str	r2, [r3, #8]
        cfg->active_slot = 1;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	2201      	movs	r2, #1
 80005b6:	60da      	str	r2, [r3, #12]
        cfg->current_version = 0;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	2200      	movs	r2, #0
 80005bc:	611a      	str	r2, [r3, #16]

        config_was_empty = 1;
 80005be:	2301      	movs	r3, #1
 80005c0:	73fb      	strb	r3, [r7, #15]
    }
    return config_was_empty;
 80005c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3710      	adds	r7, #16
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	08010000 	.word	0x08010000
 80005d0:	cafefeed 	.word	0xcafefeed

080005d4 <BL_WriteConfig>:
 * @param[in] cfg  Pointer to the configuration structure to be written.
 *
 * @retval 1  Configuration written successfully.
 * @retval 0  Flash erase or programming failed.
 */
uint8_t BL_WriteConfig(BootConfig_t *cfg) {
 80005d4:	b590      	push	{r4, r7, lr}
 80005d6:	b08b      	sub	sp, #44	@ 0x2c
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]

    uint32_t SectorError;
    uint64_t *data_ptr = (uint64_t *)cfg;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	623b      	str	r3, [r7, #32]
    int num_double_words = sizeof(BootConfig_t) / 8;
 80005e0:	2304      	movs	r3, #4
 80005e2:	61fb      	str	r3, [r7, #28]

    HAL_FLASH_Unlock();
 80005e4:	f000 ffa8 	bl	8001538 <HAL_FLASH_Unlock>
    // -- Step A: Erase Sector 2 --
    FLASH_EraseInitTypeDef erase_init =
 80005e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000658 <BL_WriteConfig+0x84>)
 80005ea:	f107 0408 	add.w	r4, r7, #8
 80005ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.VoltageRange = FLASH_VOLTAGE_RANGE_3,
		.Sector = CONFIG_SECTOR_ADDR,
		.NbSectors = 1
	};

    if (HAL_FLASHEx_Erase(&erase_init, &SectorError) != HAL_OK) {
 80005f4:	f107 0218 	add.w	r2, r7, #24
 80005f8:	f107 0308 	add.w	r3, r7, #8
 80005fc:	4611      	mov	r1, r2
 80005fe:	4618      	mov	r0, r3
 8000600:	f001 f8fc 	bl	80017fc <HAL_FLASHEx_Erase>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d002      	beq.n	8000610 <BL_WriteConfig+0x3c>
        // Handle Error (Blink LED?)
        HAL_FLASH_Lock();
 800060a:	f000 ffb7 	bl	800157c <HAL_FLASH_Lock>
        return;
 800060e:	e01f      	b.n	8000650 <BL_WriteConfig+0x7c>
    }

    // -- Step B: Write New Struct --
    for (int i = 0; i < num_double_words + 1; i++) {
 8000610:	2300      	movs	r3, #0
 8000612:	627b      	str	r3, [r7, #36]	@ 0x24
 8000614:	e013      	b.n	800063e <BL_WriteConfig+0x6a>
        // We write 64 bits (Double Word) at a time
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
                              CONFIG_SECTOR_ADDR + (i * 8),
 8000616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000618:	4b10      	ldr	r3, [pc, #64]	@ (800065c <BL_WriteConfig+0x88>)
 800061a:	4413      	add	r3, r2
 800061c:	00db      	lsls	r3, r3, #3
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 800061e:	4619      	mov	r1, r3
                              data_ptr[i]) != HAL_OK) {
 8000620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000622:	00db      	lsls	r3, r3, #3
 8000624:	6a3a      	ldr	r2, [r7, #32]
 8000626:	4413      	add	r3, r2
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 8000628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800062c:	2003      	movs	r0, #3
 800062e:	f000 ff29 	bl	8001484 <HAL_FLASH_Program>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d107      	bne.n	8000648 <BL_WriteConfig+0x74>
    for (int i = 0; i < num_double_words + 1; i++) {
 8000638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800063a:	3301      	adds	r3, #1
 800063c:	627b      	str	r3, [r7, #36]	@ 0x24
 800063e:	69fa      	ldr	r2, [r7, #28]
 8000640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000642:	429a      	cmp	r2, r3
 8000644:	dae7      	bge.n	8000616 <BL_WriteConfig+0x42>
 8000646:	e000      	b.n	800064a <BL_WriteConfig+0x76>
            // Write Error
            break;
 8000648:	bf00      	nop
        }
    }

    HAL_FLASH_Lock();
 800064a:	f000 ff97 	bl	800157c <HAL_FLASH_Lock>
    return 1;
 800064e:	2301      	movs	r3, #1
}
 8000650:	4618      	mov	r0, r3
 8000652:	372c      	adds	r7, #44	@ 0x2c
 8000654:	46bd      	mov	sp, r7
 8000656:	bd90      	pop	{r4, r7, pc}
 8000658:	080038e0 	.word	0x080038e0
 800065c:	01002000 	.word	0x01002000

08000660 <BL_Direct_Copy>:

// --- Helper: Copy One Sector to Another (No RAM Buffer) ---
static uint8_t BL_Direct_Copy(uint32_t src_addr, uint32_t dest_addr) {
 8000660:	b580      	push	{r7, lr}
 8000662:	b08c      	sub	sp, #48	@ 0x30
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
 8000668:	6039      	str	r1, [r7, #0]
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    // Determine which sector number corresponds to the address
    // (Simplification based on your layout)
    if (dest_addr == APP_ACTIVE_START_ADDR) erase.Sector = FLASH_SECTOR_5;
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	4a22      	ldr	r2, [pc, #136]	@ (80006f8 <BL_Direct_Copy+0x98>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d102      	bne.n	8000678 <BL_Direct_Copy+0x18>
 8000672:	2305      	movs	r3, #5
 8000674:	617b      	str	r3, [r7, #20]
 8000676:	e008      	b.n	800068a <BL_Direct_Copy+0x2a>
    else if (dest_addr == APP_DOWNLOAD_START_ADDR) erase.Sector = FLASH_SECTOR_6;
 8000678:	683b      	ldr	r3, [r7, #0]
 800067a:	4a20      	ldr	r2, [pc, #128]	@ (80006fc <BL_Direct_Copy+0x9c>)
 800067c:	4293      	cmp	r3, r2
 800067e:	d102      	bne.n	8000686 <BL_Direct_Copy+0x26>
 8000680:	2306      	movs	r3, #6
 8000682:	617b      	str	r3, [r7, #20]
 8000684:	e001      	b.n	800068a <BL_Direct_Copy+0x2a>
    else erase.Sector = FLASH_SECTOR_7;
 8000686:	2307      	movs	r3, #7
 8000688:	617b      	str	r3, [r7, #20]

    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 800068a:	2300      	movs	r3, #0
 800068c:	613b      	str	r3, [r7, #16]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800068e:	2302      	movs	r3, #2
 8000690:	61fb      	str	r3, [r7, #28]
    erase.NbSectors = 1;
 8000692:	2301      	movs	r3, #1
 8000694:	61bb      	str	r3, [r7, #24]

    // Blink LED to show "Erasing..."
    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) return 0; // Error
 8000696:	f107 020c 	add.w	r2, r7, #12
 800069a:	f107 0310 	add.w	r3, r7, #16
 800069e:	4611      	mov	r1, r2
 80006a0:	4618      	mov	r0, r3
 80006a2:	f001 f8ab 	bl	80017fc <HAL_FLASHEx_Erase>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <BL_Direct_Copy+0x50>
 80006ac:	2300      	movs	r3, #0
 80006ae:	e01e      	b.n	80006ee <BL_Direct_Copy+0x8e>

    // 2. The Loop: Read -> Write directly
    for (uint32_t i = 0; i < SLOT_SIZE; i += 8) {
 80006b0:	2300      	movs	r3, #0
 80006b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006b4:	e016      	b.n	80006e4 <BL_Direct_Copy+0x84>

        // A. Read 64-bit word directly from Source Flash
        uint64_t data = *(uint64_t*)(src_addr + i);
 80006b6:	687a      	ldr	r2, [r7, #4]
 80006b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006ba:	4413      	add	r3, r2
 80006bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80006c0:	e9c7 2308 	strd	r2, r3, [r7, #32]

        // B. Write 64-bit word directly to Destination Flash
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, dest_addr + i, data) != HAL_OK) {
 80006c4:	683a      	ldr	r2, [r7, #0]
 80006c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006c8:	18d1      	adds	r1, r2, r3
 80006ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80006ce:	2003      	movs	r0, #3
 80006d0:	f000 fed8 	bl	8001484 <HAL_FLASH_Program>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <BL_Direct_Copy+0x7e>
            return 0; // Error
 80006da:	2300      	movs	r3, #0
 80006dc:	e007      	b.n	80006ee <BL_Direct_Copy+0x8e>
    for (uint32_t i = 0; i < SLOT_SIZE; i += 8) {
 80006de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006e0:	3308      	adds	r3, #8
 80006e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80006ea:	d3e4      	bcc.n	80006b6 <BL_Direct_Copy+0x56>
        }
    }
    return 1; // Success
 80006ec:	2301      	movs	r3, #1
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	3730      	adds	r7, #48	@ 0x30
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	08040000 	.word	0x08040000
 80006fc:	08080000 	.word	0x08080000

08000700 <BL_Swap_NoBuffer>:

// --- Main Swap Function ---
void BL_Swap_NoBuffer(void) {
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 8000704:	f000 ff18 	bl	8001538 <HAL_FLASH_Unlock>
    printf("Starting Direct Swap (Zero-RAM Mode)...\r\n");
 8000708:	4817      	ldr	r0, [pc, #92]	@ (8000768 <BL_Swap_NoBuffer+0x68>)
 800070a:	f000 fbbd 	bl	8000e88 <tfp_printf>

    // 1. Copy New App (S6) -> Scratchpad (S7)
    if (!BL_Direct_Copy(APP_DOWNLOAD_START_ADDR, SCRATCH_ADDR)) {
 800070e:	4917      	ldr	r1, [pc, #92]	@ (800076c <BL_Swap_NoBuffer+0x6c>)
 8000710:	4817      	ldr	r0, [pc, #92]	@ (8000770 <BL_Swap_NoBuffer+0x70>)
 8000712:	f7ff ffa5 	bl	8000660 <BL_Direct_Copy>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d105      	bne.n	8000728 <BL_Swap_NoBuffer+0x28>
        printf("Fail: Copy S6->S7\r\n");
 800071c:	4815      	ldr	r0, [pc, #84]	@ (8000774 <BL_Swap_NoBuffer+0x74>)
 800071e:	f000 fbb3 	bl	8000e88 <tfp_printf>
        HAL_FLASH_Lock(); return;
 8000722:	f000 ff2b 	bl	800157c <HAL_FLASH_Lock>
 8000726:	e01e      	b.n	8000766 <BL_Swap_NoBuffer+0x66>
    }

    // 2. Copy Old App (S5) -> Backup (S6)
    if (!BL_Direct_Copy(APP_ACTIVE_START_ADDR, APP_DOWNLOAD_START_ADDR)) {
 8000728:	4911      	ldr	r1, [pc, #68]	@ (8000770 <BL_Swap_NoBuffer+0x70>)
 800072a:	4813      	ldr	r0, [pc, #76]	@ (8000778 <BL_Swap_NoBuffer+0x78>)
 800072c:	f7ff ff98 	bl	8000660 <BL_Direct_Copy>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d105      	bne.n	8000742 <BL_Swap_NoBuffer+0x42>
        printf("Fail: Copy S5->S6\r\n");
 8000736:	4811      	ldr	r0, [pc, #68]	@ (800077c <BL_Swap_NoBuffer+0x7c>)
 8000738:	f000 fba6 	bl	8000e88 <tfp_printf>
        HAL_FLASH_Lock(); return;
 800073c:	f000 ff1e 	bl	800157c <HAL_FLASH_Lock>
 8000740:	e011      	b.n	8000766 <BL_Swap_NoBuffer+0x66>
    }

    // 3. Copy New App (S7) -> Active (S5)
    if (!BL_Direct_Copy(SCRATCH_ADDR, APP_ACTIVE_START_ADDR)) {
 8000742:	490d      	ldr	r1, [pc, #52]	@ (8000778 <BL_Swap_NoBuffer+0x78>)
 8000744:	4809      	ldr	r0, [pc, #36]	@ (800076c <BL_Swap_NoBuffer+0x6c>)
 8000746:	f7ff ff8b 	bl	8000660 <BL_Direct_Copy>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d105      	bne.n	800075c <BL_Swap_NoBuffer+0x5c>
        printf("Fail: Copy S7->S5\r\n");
 8000750:	480b      	ldr	r0, [pc, #44]	@ (8000780 <BL_Swap_NoBuffer+0x80>)
 8000752:	f000 fb99 	bl	8000e88 <tfp_printf>
        // CRITICAL: S5 is corrupted. Recovery needed on reboot.
        HAL_FLASH_Lock(); return;
 8000756:	f000 ff11 	bl	800157c <HAL_FLASH_Lock>
 800075a:	e004      	b.n	8000766 <BL_Swap_NoBuffer+0x66>
    }

    HAL_FLASH_Lock();
 800075c:	f000 ff0e 	bl	800157c <HAL_FLASH_Lock>
    printf("Swap Complete.\r\n");
 8000760:	4808      	ldr	r0, [pc, #32]	@ (8000784 <BL_Swap_NoBuffer+0x84>)
 8000762:	f000 fb91 	bl	8000e88 <tfp_printf>
}
 8000766:	bd80      	pop	{r7, pc}
 8000768:	080038f0 	.word	0x080038f0
 800076c:	080c0000 	.word	0x080c0000
 8000770:	08080000 	.word	0x08080000
 8000774:	0800391c 	.word	0x0800391c
 8000778:	08040000 	.word	0x08040000
 800077c:	08003930 	.word	0x08003930
 8000780:	08003944 	.word	0x08003944
 8000784:	08003958 	.word	0x08003958

08000788 <Bootloader_JumpToApp>:


#include "main.h"
#include "jump_to_app.h"
#include "mem_layout.h"
void Bootloader_JumpToApp(void) {
 8000788:	b580      	push	{r7, lr}
 800078a:	b086      	sub	sp, #24
 800078c:	af00      	add	r7, sp, #0
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
 800078e:	4b23      	ldr	r3, [pc, #140]	@ (800081c <Bootloader_JumpToApp+0x94>)
 8000790:	613b      	str	r3, [r7, #16]
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 8000792:	693b      	ldr	r3, [r7, #16]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 8000798:	693b      	ldr	r3, [r7, #16]
 800079a:	3304      	adds	r3, #4
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	60bb      	str	r3, [r7, #8]

    //volatile uint32_t ctrl = __get_CONTROL();

    if ((app_stack_addr & 0x20000000) != 0x20000000) {
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d033      	beq.n	8000812 <Bootloader_JumpToApp+0x8a>
        return;
    }

    // 1. DISABLE MPU (The ONLY new thing you need)
    HAL_MPU_Disable();
 80007aa:	f000 fdf3 	bl	8001394 <HAL_MPU_Disable>

    // 2. DISABLE SYSTICK
    SysTick->CTRL = 0;
 80007ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000820 <Bootloader_JumpToApp+0x98>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 80007b4:	4b1a      	ldr	r3, [pc, #104]	@ (8000820 <Bootloader_JumpToApp+0x98>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 80007ba:	4b19      	ldr	r3, [pc, #100]	@ (8000820 <Bootloader_JumpToApp+0x98>)
 80007bc:	2200      	movs	r2, #0
 80007be:	609a      	str	r2, [r3, #8]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c0:	b672      	cpsid	i
}
 80007c2:	bf00      	nop

    // 4. DISABLE INTERRUPTS
    __disable_irq();


    HAL_DeInit();
 80007c4:	f000 fc50 	bl	8001068 <HAL_DeInit>

    // 5. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
 80007c8:	2300      	movs	r3, #0
 80007ca:	617b      	str	r3, [r7, #20]
 80007cc:	e010      	b.n	80007f0 <Bootloader_JumpToApp+0x68>
        NVIC->ICER[i] = 0xFFFFFFFF;
 80007ce:	4a15      	ldr	r2, [pc, #84]	@ (8000824 <Bootloader_JumpToApp+0x9c>)
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	3320      	adds	r3, #32
 80007d4:	f04f 31ff 	mov.w	r1, #4294967295
 80007d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 80007dc:	4a11      	ldr	r2, [pc, #68]	@ (8000824 <Bootloader_JumpToApp+0x9c>)
 80007de:	697b      	ldr	r3, [r7, #20]
 80007e0:	3360      	adds	r3, #96	@ 0x60
 80007e2:	f04f 31ff 	mov.w	r1, #4294967295
 80007e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 8; i++) {
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	3301      	adds	r3, #1
 80007ee:	617b      	str	r3, [r7, #20]
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	2b07      	cmp	r3, #7
 80007f4:	ddeb      	ble.n	80007ce <Bootloader_JumpToApp+0x46>
    }

    // 6. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 80007f6:	4a0c      	ldr	r2, [pc, #48]	@ (8000828 <Bootloader_JumpToApp+0xa0>)
 80007f8:	693b      	ldr	r3, [r7, #16]
 80007fa:	6093      	str	r3, [r2, #8]
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	f383 8808 	msr	MSP, r3
}
 8000806:	bf00      	nop

    // 7. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	607b      	str	r3, [r7, #4]
    pJump();
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	4798      	blx	r3
 8000810:	e000      	b.n	8000814 <Bootloader_JumpToApp+0x8c>
        return;
 8000812:	bf00      	nop
}
 8000814:	3718      	adds	r7, #24
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	08040000 	.word	0x08040000
 8000820:	e000e010 	.word	0xe000e010
 8000824:	e000e100 	.word	0xe000e100
 8000828:	e000ed00 	.word	0xe000ed00

0800082c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000830:	f3bf 8f4f 	dsb	sy
}
 8000834:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000836:	4b06      	ldr	r3, [pc, #24]	@ (8000850 <__NVIC_SystemReset+0x24>)
 8000838:	68db      	ldr	r3, [r3, #12]
 800083a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800083e:	4904      	ldr	r1, [pc, #16]	@ (8000850 <__NVIC_SystemReset+0x24>)
 8000840:	4b04      	ldr	r3, [pc, #16]	@ (8000854 <__NVIC_SystemReset+0x28>)
 8000842:	4313      	orrs	r3, r2
 8000844:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000846:	f3bf 8f4f 	dsb	sy
}
 800084a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800084c:	bf00      	nop
 800084e:	e7fd      	b.n	800084c <__NVIC_SystemReset+0x20>
 8000850:	e000ed00 	.word	0xe000ed00
 8000854:	05fa0004 	.word	0x05fa0004

08000858 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800085c:	f000 f948 	bl	8000af0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000860:	f000 fbf5 	bl	800104e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000864:	f000 f85e 	bl	8000924 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000868:	f000 f8f4 	bl	8000a54 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800086c:	f000 f8c2 	bl	80009f4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  	tfp_init(&huart1);
 8000870:	4824      	ldr	r0, [pc, #144]	@ (8000904 <main+0xac>)
 8000872:	f000 fa73 	bl	8000d5c <tfp_init>
	printf("\r\n========================================\r\n");
 8000876:	4824      	ldr	r0, [pc, #144]	@ (8000908 <main+0xb0>)
 8000878:	f000 fb06 	bl	8000e88 <tfp_printf>
	printf("Starting Bootloader Version-(%d,%d)\r\n", 1, 5);
 800087c:	2205      	movs	r2, #5
 800087e:	2101      	movs	r1, #1
 8000880:	4822      	ldr	r0, [pc, #136]	@ (800090c <main+0xb4>)
 8000882:	f000 fb01 	bl	8000e88 <tfp_printf>
	printf("API Table Location: %p\r\n", &API_Table); // Debug print
 8000886:	4922      	ldr	r1, [pc, #136]	@ (8000910 <main+0xb8>)
 8000888:	4822      	ldr	r0, [pc, #136]	@ (8000914 <main+0xbc>)
 800088a:	f000 fafd 	bl	8000e88 <tfp_printf>
	printf("========================================\r\n");
 800088e:	4822      	ldr	r0, [pc, #136]	@ (8000918 <main+0xc0>)
 8000890:	f000 fafa 	bl	8000e88 <tfp_printf>

	BL_ReadConfig(&config);
 8000894:	4821      	ldr	r0, [pc, #132]	@ (800091c <main+0xc4>)
 8000896:	f7ff fe73 	bl	8000580 <BL_ReadConfig>

	// 2. Logic Check
	if (config.system_status == STATE_UPDATE_REQ) {
 800089a:	4b20      	ldr	r3, [pc, #128]	@ (800091c <main+0xc4>)
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	2b02      	cmp	r3, #2
 80008a0:	d10c      	bne.n	80008bc <main+0x64>
		// --- UPDATE DETECTED ---
		// Perform Verification & Copy/Swap (Slot 2 -> Slot 1)
		BL_Swap_NoBuffer();
 80008a2:	f7ff ff2d 	bl	8000700 <BL_Swap_NoBuffer>

		// Mark as TESTING so next boot we watch for crashes
		config.system_status = STATE_TESTING;
 80008a6:	4b1d      	ldr	r3, [pc, #116]	@ (800091c <main+0xc4>)
 80008a8:	2203      	movs	r2, #3
 80008aa:	605a      	str	r2, [r3, #4]
		config.boot_failure_count = 0;
 80008ac:	4b1b      	ldr	r3, [pc, #108]	@ (800091c <main+0xc4>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
		BL_WriteConfig(&config);
 80008b2:	481a      	ldr	r0, [pc, #104]	@ (800091c <main+0xc4>)
 80008b4:	f7ff fe8e 	bl	80005d4 <BL_WriteConfig>

		NVIC_SystemReset(); // Reboot into new app
 80008b8:	f7ff ffb8 	bl	800082c <__NVIC_SystemReset>
	}
	else if (config.system_status == STATE_TESTING) {
 80008bc:	4b17      	ldr	r3, [pc, #92]	@ (800091c <main+0xc4>)
 80008be:	685b      	ldr	r3, [r3, #4]
 80008c0:	2b03      	cmp	r3, #3
 80008c2:	d11a      	bne.n	80008fa <main+0xa2>
		// --- ROLLBACK MONITOR ---
		if (config.boot_failure_count >= 3) {
 80008c4:	4b15      	ldr	r3, [pc, #84]	@ (800091c <main+0xc4>)
 80008c6:	689b      	ldr	r3, [r3, #8]
 80008c8:	2b02      	cmp	r3, #2
 80008ca:	d90e      	bls.n	80008ea <main+0x92>
			// STOP! Too many crashes. Revert!
			BL_Swap_NoBuffer();
 80008cc:	f7ff ff18 	bl	8000700 <BL_Swap_NoBuffer>

			config.system_status = STATE_NORMAL;
 80008d0:	4b12      	ldr	r3, [pc, #72]	@ (800091c <main+0xc4>)
 80008d2:	2201      	movs	r2, #1
 80008d4:	605a      	str	r2, [r3, #4]
			config.boot_failure_count = 0;
 80008d6:	4b11      	ldr	r3, [pc, #68]	@ (800091c <main+0xc4>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
			BL_WriteConfig(&config);
 80008dc:	480f      	ldr	r0, [pc, #60]	@ (800091c <main+0xc4>)
 80008de:	f7ff fe79 	bl	80005d4 <BL_WriteConfig>
			printf("New Application could not ne \r\n");
 80008e2:	480f      	ldr	r0, [pc, #60]	@ (8000920 <main+0xc8>)
 80008e4:	f000 fad0 	bl	8000e88 <tfp_printf>
 80008e8:	e007      	b.n	80008fa <main+0xa2>
		} else {
			// Still testing. Increment crash counter.
			config.boot_failure_count++;
 80008ea:	4b0c      	ldr	r3, [pc, #48]	@ (800091c <main+0xc4>)
 80008ec:	689b      	ldr	r3, [r3, #8]
 80008ee:	3301      	adds	r3, #1
 80008f0:	4a0a      	ldr	r2, [pc, #40]	@ (800091c <main+0xc4>)
 80008f2:	6093      	str	r3, [r2, #8]
			BL_WriteConfig(&config);
 80008f4:	4809      	ldr	r0, [pc, #36]	@ (800091c <main+0xc4>)
 80008f6:	f7ff fe6d 	bl	80005d4 <BL_WriteConfig>
			// Enable Watchdog here to catch the crash
			// MX_IWDG_Init();
		}
	}

	Bootloader_JumpToApp();
 80008fa:	f7ff ff45 	bl	8000788 <Bootloader_JumpToApp>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008fe:	bf00      	nop
 8000900:	e7fd      	b.n	80008fe <main+0xa6>
 8000902:	bf00      	nop
 8000904:	20000028 	.word	0x20000028
 8000908:	0800396c 	.word	0x0800396c
 800090c:	0800399c 	.word	0x0800399c
 8000910:	08000200 	.word	0x08000200
 8000914:	080039c4 	.word	0x080039c4
 8000918:	080039e0 	.word	0x080039e0
 800091c:	200000b0 	.word	0x200000b0
 8000920:	08003a0c 	.word	0x08003a0c

08000924 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b094      	sub	sp, #80	@ 0x50
 8000928:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800092a:	f107 0320 	add.w	r3, r7, #32
 800092e:	2230      	movs	r2, #48	@ 0x30
 8000930:	2100      	movs	r1, #0
 8000932:	4618      	mov	r0, r3
 8000934:	f002 ff8e 	bl	8003854 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000938:	f107 030c 	add.w	r3, r7, #12
 800093c:	2200      	movs	r2, #0
 800093e:	601a      	str	r2, [r3, #0]
 8000940:	605a      	str	r2, [r3, #4]
 8000942:	609a      	str	r2, [r3, #8]
 8000944:	60da      	str	r2, [r3, #12]
 8000946:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000948:	4b28      	ldr	r3, [pc, #160]	@ (80009ec <SystemClock_Config+0xc8>)
 800094a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800094c:	4a27      	ldr	r2, [pc, #156]	@ (80009ec <SystemClock_Config+0xc8>)
 800094e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000952:	6413      	str	r3, [r2, #64]	@ 0x40
 8000954:	4b25      	ldr	r3, [pc, #148]	@ (80009ec <SystemClock_Config+0xc8>)
 8000956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000958:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800095c:	60bb      	str	r3, [r7, #8]
 800095e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000960:	4b23      	ldr	r3, [pc, #140]	@ (80009f0 <SystemClock_Config+0xcc>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000968:	4a21      	ldr	r2, [pc, #132]	@ (80009f0 <SystemClock_Config+0xcc>)
 800096a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800096e:	6013      	str	r3, [r2, #0]
 8000970:	4b1f      	ldr	r3, [pc, #124]	@ (80009f0 <SystemClock_Config+0xcc>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000978:	607b      	str	r3, [r7, #4]
 800097a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800097c:	2302      	movs	r3, #2
 800097e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000980:	2301      	movs	r3, #1
 8000982:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000984:	2310      	movs	r3, #16
 8000986:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000988:	2302      	movs	r3, #2
 800098a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800098c:	2300      	movs	r3, #0
 800098e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 10;
 8000990:	230a      	movs	r3, #10
 8000992:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 210;
 8000994:	23d2      	movs	r3, #210	@ 0xd2
 8000996:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000998:	2302      	movs	r3, #2
 800099a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800099c:	2302      	movs	r3, #2
 800099e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009a0:	f107 0320 	add.w	r3, r7, #32
 80009a4:	4618      	mov	r0, r3
 80009a6:	f001 f9d5 	bl	8001d54 <HAL_RCC_OscConfig>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80009b0:	f000 f8de 	bl	8000b70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009b4:	230f      	movs	r3, #15
 80009b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009b8:	2302      	movs	r3, #2
 80009ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009bc:	2300      	movs	r3, #0
 80009be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009c0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80009c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80009cc:	f107 030c 	add.w	r3, r7, #12
 80009d0:	2105      	movs	r1, #5
 80009d2:	4618      	mov	r0, r3
 80009d4:	f001 fc62 	bl	800229c <HAL_RCC_ClockConfig>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80009de:	f000 f8c7 	bl	8000b70 <Error_Handler>
  }
}
 80009e2:	bf00      	nop
 80009e4:	3750      	adds	r7, #80	@ 0x50
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40023800 	.word	0x40023800
 80009f0:	40007000 	.word	0x40007000

080009f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009f8:	4b14      	ldr	r3, [pc, #80]	@ (8000a4c <MX_USART1_UART_Init+0x58>)
 80009fa:	4a15      	ldr	r2, [pc, #84]	@ (8000a50 <MX_USART1_UART_Init+0x5c>)
 80009fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009fe:	4b13      	ldr	r3, [pc, #76]	@ (8000a4c <MX_USART1_UART_Init+0x58>)
 8000a00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a06:	4b11      	ldr	r3, [pc, #68]	@ (8000a4c <MX_USART1_UART_Init+0x58>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a4c <MX_USART1_UART_Init+0x58>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a12:	4b0e      	ldr	r3, [pc, #56]	@ (8000a4c <MX_USART1_UART_Init+0x58>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a18:	4b0c      	ldr	r3, [pc, #48]	@ (8000a4c <MX_USART1_UART_Init+0x58>)
 8000a1a:	220c      	movs	r2, #12
 8000a1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a4c <MX_USART1_UART_Init+0x58>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a24:	4b09      	ldr	r3, [pc, #36]	@ (8000a4c <MX_USART1_UART_Init+0x58>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a2a:	4b08      	ldr	r3, [pc, #32]	@ (8000a4c <MX_USART1_UART_Init+0x58>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a30:	4b06      	ldr	r3, [pc, #24]	@ (8000a4c <MX_USART1_UART_Init+0x58>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a36:	4805      	ldr	r0, [pc, #20]	@ (8000a4c <MX_USART1_UART_Init+0x58>)
 8000a38:	f002 fa06 	bl	8002e48 <HAL_UART_Init>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000a42:	f000 f895 	bl	8000b70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000028 	.word	0x20000028
 8000a50:	40011000 	.word	0x40011000

08000a54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b088      	sub	sp, #32
 8000a58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a5a:	f107 030c 	add.w	r3, r7, #12
 8000a5e:	2200      	movs	r2, #0
 8000a60:	601a      	str	r2, [r3, #0]
 8000a62:	605a      	str	r2, [r3, #4]
 8000a64:	609a      	str	r2, [r3, #8]
 8000a66:	60da      	str	r2, [r3, #12]
 8000a68:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ae8 <MX_GPIO_Init+0x94>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ae8 <MX_GPIO_Init+0x94>)
 8000a70:	f043 0301 	orr.w	r3, r3, #1
 8000a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a76:	4b1c      	ldr	r3, [pc, #112]	@ (8000ae8 <MX_GPIO_Init+0x94>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	60bb      	str	r3, [r7, #8]
 8000a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a82:	4b19      	ldr	r3, [pc, #100]	@ (8000ae8 <MX_GPIO_Init+0x94>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	4a18      	ldr	r2, [pc, #96]	@ (8000ae8 <MX_GPIO_Init+0x94>)
 8000a88:	f043 0302 	orr.w	r3, r3, #2
 8000a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a8e:	4b16      	ldr	r3, [pc, #88]	@ (8000ae8 <MX_GPIO_Init+0x94>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	f003 0302 	and.w	r3, r3, #2
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000a9a:	4b13      	ldr	r3, [pc, #76]	@ (8000ae8 <MX_GPIO_Init+0x94>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9e:	4a12      	ldr	r2, [pc, #72]	@ (8000ae8 <MX_GPIO_Init+0x94>)
 8000aa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aa6:	4b10      	ldr	r3, [pc, #64]	@ (8000ae8 <MX_GPIO_Init+0x94>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000aae:	603b      	str	r3, [r7, #0]
 8000ab0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8000ab2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000ab6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ab8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000abc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8000ac2:	f107 030c 	add.w	r3, r7, #12
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4808      	ldr	r0, [pc, #32]	@ (8000aec <MX_GPIO_Init+0x98>)
 8000aca:	f000 ff73 	bl	80019b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	2028      	movs	r0, #40	@ 0x28
 8000ad4:	f000 fc27 	bl	8001326 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ad8:	2028      	movs	r0, #40	@ 0x28
 8000ada:	f000 fc40 	bl	800135e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ade:	bf00      	nop
 8000ae0:	3720      	adds	r7, #32
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40023800 	.word	0x40023800
 8000aec:	40022000 	.word	0x40022000

08000af0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000af6:	463b      	mov	r3, r7
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
 8000afc:	605a      	str	r2, [r3, #4]
 8000afe:	609a      	str	r2, [r3, #8]
 8000b00:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000b02:	f000 fc47 	bl	8001394 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000b06:	2301      	movs	r3, #1
 8000b08:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x08000000;
 8000b0e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000b12:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8000b14:	230f      	movs	r3, #15
 8000b16:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO_URO;
 8000b20:	2306      	movs	r3, #6
 8000b22:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000b24:	2300      	movs	r3, #0
 8000b26:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000b30:	2300      	movs	r3, #0
 8000b32:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000b34:	463b      	mov	r3, r7
 8000b36:	4618      	mov	r0, r3
 8000b38:	f000 fc64 	bl	8001404 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x08010000;
 8000b40:	4b0a      	ldr	r3, [pc, #40]	@ (8000b6c <MPU_Config+0x7c>)
 8000b42:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8000b44:	230e      	movs	r3, #14
 8000b46:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000b50:	2300      	movs	r3, #0
 8000b52:	73bb      	strb	r3, [r7, #14]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000b54:	463b      	mov	r3, r7
 8000b56:	4618      	mov	r0, r3
 8000b58:	f000 fc54 	bl	8001404 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000b5c:	2004      	movs	r0, #4
 8000b5e:	f000 fc31 	bl	80013c4 <HAL_MPU_Enable>

}
 8000b62:	bf00      	nop
 8000b64:	3710      	adds	r7, #16
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	08010000 	.word	0x08010000

08000b70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b74:	b672      	cpsid	i
}
 8000b76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <Error_Handler+0x8>

08000b7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000b82:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc0 <HAL_MspInit+0x44>)
 8000b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b86:	4a0e      	ldr	r2, [pc, #56]	@ (8000bc0 <HAL_MspInit+0x44>)
 8000b88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc0 <HAL_MspInit+0x44>)
 8000b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b96:	607b      	str	r3, [r7, #4]
 8000b98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9a:	4b09      	ldr	r3, [pc, #36]	@ (8000bc0 <HAL_MspInit+0x44>)
 8000b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b9e:	4a08      	ldr	r2, [pc, #32]	@ (8000bc0 <HAL_MspInit+0x44>)
 8000ba0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ba4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ba6:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <HAL_MspInit+0x44>)
 8000ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000baa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bae:	603b      	str	r3, [r7, #0]
 8000bb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	370c      	adds	r7, #12
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	40023800 	.word	0x40023800

08000bc4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b0ac      	sub	sp, #176	@ 0xb0
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bcc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
 8000bd4:	605a      	str	r2, [r3, #4]
 8000bd6:	609a      	str	r2, [r3, #8]
 8000bd8:	60da      	str	r2, [r3, #12]
 8000bda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bdc:	f107 0318 	add.w	r3, r7, #24
 8000be0:	2284      	movs	r2, #132	@ 0x84
 8000be2:	2100      	movs	r1, #0
 8000be4:	4618      	mov	r0, r3
 8000be6:	f002 fe35 	bl	8003854 <memset>
  if(huart->Instance==USART1)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a32      	ldr	r2, [pc, #200]	@ (8000cb8 <HAL_UART_MspInit+0xf4>)
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d15c      	bne.n	8000cae <HAL_UART_MspInit+0xea>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000bf4:	2340      	movs	r3, #64	@ 0x40
 8000bf6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bfc:	f107 0318 	add.w	r3, r7, #24
 8000c00:	4618      	mov	r0, r3
 8000c02:	f001 fd31 	bl	8002668 <HAL_RCCEx_PeriphCLKConfig>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c0c:	f7ff ffb0 	bl	8000b70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c10:	4b2a      	ldr	r3, [pc, #168]	@ (8000cbc <HAL_UART_MspInit+0xf8>)
 8000c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c14:	4a29      	ldr	r2, [pc, #164]	@ (8000cbc <HAL_UART_MspInit+0xf8>)
 8000c16:	f043 0310 	orr.w	r3, r3, #16
 8000c1a:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c1c:	4b27      	ldr	r3, [pc, #156]	@ (8000cbc <HAL_UART_MspInit+0xf8>)
 8000c1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c20:	f003 0310 	and.w	r3, r3, #16
 8000c24:	617b      	str	r3, [r7, #20]
 8000c26:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c28:	4b24      	ldr	r3, [pc, #144]	@ (8000cbc <HAL_UART_MspInit+0xf8>)
 8000c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2c:	4a23      	ldr	r2, [pc, #140]	@ (8000cbc <HAL_UART_MspInit+0xf8>)
 8000c2e:	f043 0302 	orr.w	r3, r3, #2
 8000c32:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c34:	4b21      	ldr	r3, [pc, #132]	@ (8000cbc <HAL_UART_MspInit+0xf8>)
 8000c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c38:	f003 0302 	and.w	r3, r3, #2
 8000c3c:	613b      	str	r3, [r7, #16]
 8000c3e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c40:	4b1e      	ldr	r3, [pc, #120]	@ (8000cbc <HAL_UART_MspInit+0xf8>)
 8000c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c44:	4a1d      	ldr	r2, [pc, #116]	@ (8000cbc <HAL_UART_MspInit+0xf8>)
 8000c46:	f043 0301 	orr.w	r3, r3, #1
 8000c4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000cbc <HAL_UART_MspInit+0xf8>)
 8000c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c50:	f003 0301 	and.w	r3, r3, #1
 8000c54:	60fb      	str	r3, [r7, #12]
 8000c56:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000c58:	2380      	movs	r3, #128	@ 0x80
 8000c5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5e:	2302      	movs	r3, #2
 8000c60:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c64:	2300      	movs	r3, #0
 8000c66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c6a:	2303      	movs	r3, #3
 8000c6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c70:	2307      	movs	r3, #7
 8000c72:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c76:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4810      	ldr	r0, [pc, #64]	@ (8000cc0 <HAL_UART_MspInit+0xfc>)
 8000c7e:	f000 fe99 	bl	80019b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c82:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c96:	2303      	movs	r3, #3
 8000c98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c9c:	2307      	movs	r3, #7
 8000c9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4806      	ldr	r0, [pc, #24]	@ (8000cc4 <HAL_UART_MspInit+0x100>)
 8000caa:	f000 fe83 	bl	80019b4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000cae:	bf00      	nop
 8000cb0:	37b0      	adds	r7, #176	@ 0xb0
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	40011000 	.word	0x40011000
 8000cbc:	40023800 	.word	0x40023800
 8000cc0:	40020400 	.word	0x40020400
 8000cc4:	40020000 	.word	0x40020000

08000cc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ccc:	bf00      	nop
 8000cce:	e7fd      	b.n	8000ccc <NMI_Handler+0x4>

08000cd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cd4:	bf00      	nop
 8000cd6:	e7fd      	b.n	8000cd4 <HardFault_Handler+0x4>

08000cd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <MemManage_Handler+0x4>

08000ce0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ce4:	bf00      	nop
 8000ce6:	e7fd      	b.n	8000ce4 <BusFault_Handler+0x4>

08000ce8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cec:	bf00      	nop
 8000cee:	e7fd      	b.n	8000cec <UsageFault_Handler+0x4>

08000cf0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cf4:	bf00      	nop
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d02:	bf00      	nop
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d1e:	f000 fa07 	bl	8001130 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d22:	bf00      	nop
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d26:	b580      	push	{r7, lr}
 8000d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_LED_Pin);
 8000d2a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000d2e:	f000 ffed 	bl	8001d0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d3c:	4b06      	ldr	r3, [pc, #24]	@ (8000d58 <SystemInit+0x20>)
 8000d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d42:	4a05      	ldr	r2, [pc, #20]	@ (8000d58 <SystemInit+0x20>)
 8000d44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <tfp_init>:
#include "tiny_printf.h"
#include "stm32f7xx_hal.h" // Change this if using a different series

static UART_HandleTypeDef *g_uart_handle = NULL;

void tfp_init(void* handle) {
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
    g_uart_handle = (UART_HandleTypeDef*)handle;
 8000d64:	4a04      	ldr	r2, [pc, #16]	@ (8000d78 <tfp_init+0x1c>)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6013      	str	r3, [r2, #0]
}
 8000d6a:	bf00      	nop
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	200000d0 	.word	0x200000d0

08000d7c <_tfp_putc>:

static void _tfp_putc(char c) {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	71fb      	strb	r3, [r7, #7]
    if (g_uart_handle) {
 8000d86:	4b07      	ldr	r3, [pc, #28]	@ (8000da4 <_tfp_putc+0x28>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d006      	beq.n	8000d9c <_tfp_putc+0x20>
        HAL_UART_Transmit(g_uart_handle, (uint8_t*)&c, 1, 100);
 8000d8e:	4b05      	ldr	r3, [pc, #20]	@ (8000da4 <_tfp_putc+0x28>)
 8000d90:	6818      	ldr	r0, [r3, #0]
 8000d92:	1df9      	adds	r1, r7, #7
 8000d94:	2364      	movs	r3, #100	@ 0x64
 8000d96:	2201      	movs	r2, #1
 8000d98:	f002 f8a4 	bl	8002ee4 <HAL_UART_Transmit>
    }
}
 8000d9c:	bf00      	nop
 8000d9e:	3708      	adds	r7, #8
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	200000d0 	.word	0x200000d0

08000da8 <_tfp_puts>:

static void _tfp_puts(char *s) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
    while (*s) _tfp_putc(*s++);
 8000db0:	e006      	b.n	8000dc0 <_tfp_puts+0x18>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	1c5a      	adds	r2, r3, #1
 8000db6:	607a      	str	r2, [r7, #4]
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff ffde 	bl	8000d7c <_tfp_putc>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d1f4      	bne.n	8000db2 <_tfp_puts+0xa>
}
 8000dc8:	bf00      	nop
 8000dca:	bf00      	nop
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
	...

08000dd4 <_tfp_print_unsigned>:

static void _tfp_print_unsigned(uint32_t i, int base) {
 8000dd4:	b5b0      	push	{r4, r5, r7, lr}
 8000dd6:	b090      	sub	sp, #64	@ 0x40
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
    const char hex[] = "0123456789ABCDEF";
 8000dde:	4b1e      	ldr	r3, [pc, #120]	@ (8000e58 <_tfp_print_unsigned+0x84>)
 8000de0:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8000de4:	461d      	mov	r5, r3
 8000de6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000de8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dea:	682b      	ldr	r3, [r5, #0]
 8000dec:	7023      	strb	r3, [r4, #0]
    char buf[32];
    int pos = 0;
 8000dee:	2300      	movs	r3, #0
 8000df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (i == 0) {
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d11a      	bne.n	8000e2e <_tfp_print_unsigned+0x5a>
        _tfp_putc('0');
 8000df8:	2030      	movs	r0, #48	@ 0x30
 8000dfa:	f7ff ffbf 	bl	8000d7c <_tfp_putc>
 8000dfe:	e028      	b.n	8000e52 <_tfp_print_unsigned+0x7e>
        return;
    }
    while (i > 0) {
        buf[pos++] = hex[i % base];
 8000e00:	683a      	ldr	r2, [r7, #0]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	fbb3 f1f2 	udiv	r1, r3, r2
 8000e08:	fb01 f202 	mul.w	r2, r1, r2
 8000e0c:	1a9a      	subs	r2, r3, r2
 8000e0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e10:	1c59      	adds	r1, r3, #1
 8000e12:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8000e14:	3240      	adds	r2, #64	@ 0x40
 8000e16:	443a      	add	r2, r7
 8000e18:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8000e1c:	3340      	adds	r3, #64	@ 0x40
 8000e1e:	443b      	add	r3, r7
 8000e20:	f803 2c38 	strb.w	r2, [r3, #-56]
        i /= base;
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	687a      	ldr	r2, [r7, #4]
 8000e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e2c:	607b      	str	r3, [r7, #4]
    while (i > 0) {
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d1e5      	bne.n	8000e00 <_tfp_print_unsigned+0x2c>
    }
    while (pos > 0) _tfp_putc(buf[--pos]);
 8000e34:	e00a      	b.n	8000e4c <_tfp_print_unsigned+0x78>
 8000e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e38:	3b01      	subs	r3, #1
 8000e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000e3c:	f107 0208 	add.w	r2, r7, #8
 8000e40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e42:	4413      	add	r3, r2
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	4618      	mov	r0, r3
 8000e48:	f7ff ff98 	bl	8000d7c <_tfp_putc>
 8000e4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	dcf1      	bgt.n	8000e36 <_tfp_print_unsigned+0x62>
}
 8000e52:	3740      	adds	r7, #64	@ 0x40
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bdb0      	pop	{r4, r5, r7, pc}
 8000e58:	08003b5c 	.word	0x08003b5c

08000e5c <_tfp_print_signed>:

static void _tfp_print_signed(int32_t i) {
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
    if (i < 0) {
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	da05      	bge.n	8000e76 <_tfp_print_signed+0x1a>
        _tfp_putc('-');
 8000e6a:	202d      	movs	r0, #45	@ 0x2d
 8000e6c:	f7ff ff86 	bl	8000d7c <_tfp_putc>
        i = -i;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	425b      	negs	r3, r3
 8000e74:	607b      	str	r3, [r7, #4]
    }
    _tfp_print_unsigned((uint32_t)i, 10);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	210a      	movs	r1, #10
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff ffaa 	bl	8000dd4 <_tfp_print_unsigned>
}
 8000e80:	bf00      	nop
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <tfp_printf>:

void tfp_printf(const char *fmt, ...) {
 8000e88:	b40f      	push	{r0, r1, r2, r3}
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	b082      	sub	sp, #8
 8000e8e:	af00      	add	r7, sp, #0
    va_list va;
    va_start(va, fmt);
 8000e90:	f107 0314 	add.w	r3, r7, #20
 8000e94:	603b      	str	r3, [r7, #0]
    char ch;

    while ((ch = *fmt++) != 0) {
 8000e96:	e09d      	b.n	8000fd4 <tfp_printf+0x14c>
        if (ch != '%') {
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	2b25      	cmp	r3, #37	@ 0x25
 8000e9c:	d004      	beq.n	8000ea8 <tfp_printf+0x20>
            _tfp_putc(ch);
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff ff6b 	bl	8000d7c <_tfp_putc>
            continue;
 8000ea6:	e095      	b.n	8000fd4 <tfp_printf+0x14c>
        }
        ch = *fmt++;
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	1c5a      	adds	r2, r3, #1
 8000eac:	613a      	str	r2, [r7, #16]
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	71fb      	strb	r3, [r7, #7]
        switch (ch) {
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	f000 8097 	beq.w	8000fe8 <tfp_printf+0x160>
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	f2c0 8085 	blt.w	8000fca <tfp_printf+0x142>
 8000ec0:	2b78      	cmp	r3, #120	@ 0x78
 8000ec2:	f300 8082 	bgt.w	8000fca <tfp_printf+0x142>
 8000ec6:	2b58      	cmp	r3, #88	@ 0x58
 8000ec8:	db7f      	blt.n	8000fca <tfp_printf+0x142>
 8000eca:	3b58      	subs	r3, #88	@ 0x58
 8000ecc:	2b20      	cmp	r3, #32
 8000ece:	d87c      	bhi.n	8000fca <tfp_printf+0x142>
 8000ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8000ed8 <tfp_printf+0x50>)
 8000ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ed6:	bf00      	nop
 8000ed8:	08000fa1 	.word	0x08000fa1
 8000edc:	08000fcb 	.word	0x08000fcb
 8000ee0:	08000fcb 	.word	0x08000fcb
 8000ee4:	08000fcb 	.word	0x08000fcb
 8000ee8:	08000fcb 	.word	0x08000fcb
 8000eec:	08000fcb 	.word	0x08000fcb
 8000ef0:	08000fcb 	.word	0x08000fcb
 8000ef4:	08000fcb 	.word	0x08000fcb
 8000ef8:	08000fcb 	.word	0x08000fcb
 8000efc:	08000fcb 	.word	0x08000fcb
 8000f00:	08000fcb 	.word	0x08000fcb
 8000f04:	08000f5d 	.word	0x08000f5d
 8000f08:	08000f7f 	.word	0x08000f7f
 8000f0c:	08000fcb 	.word	0x08000fcb
 8000f10:	08000fcb 	.word	0x08000fcb
 8000f14:	08000fcb 	.word	0x08000fcb
 8000f18:	08000fcb 	.word	0x08000fcb
 8000f1c:	08000fcb 	.word	0x08000fcb
 8000f20:	08000fcb 	.word	0x08000fcb
 8000f24:	08000fcb 	.word	0x08000fcb
 8000f28:	08000fcb 	.word	0x08000fcb
 8000f2c:	08000fcb 	.word	0x08000fcb
 8000f30:	08000fcb 	.word	0x08000fcb
 8000f34:	08000fcb 	.word	0x08000fcb
 8000f38:	08000fb3 	.word	0x08000fb3
 8000f3c:	08000fcb 	.word	0x08000fcb
 8000f40:	08000fcb 	.word	0x08000fcb
 8000f44:	08000f6f 	.word	0x08000f6f
 8000f48:	08000fcb 	.word	0x08000fcb
 8000f4c:	08000f8f 	.word	0x08000f8f
 8000f50:	08000fcb 	.word	0x08000fcb
 8000f54:	08000fcb 	.word	0x08000fcb
 8000f58:	08000fa1 	.word	0x08000fa1
            case 0: goto end;
            case 'c': _tfp_putc((char)va_arg(va, int)); break;
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	1d1a      	adds	r2, r3, #4
 8000f60:	603a      	str	r2, [r7, #0]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff ff08 	bl	8000d7c <_tfp_putc>
 8000f6c:	e032      	b.n	8000fd4 <tfp_printf+0x14c>
            case 's': _tfp_puts(va_arg(va, char*)); break;
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	1d1a      	adds	r2, r3, #4
 8000f72:	603a      	str	r2, [r7, #0]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff ff16 	bl	8000da8 <_tfp_puts>
 8000f7c:	e02a      	b.n	8000fd4 <tfp_printf+0x14c>
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	1d1a      	adds	r2, r3, #4
 8000f82:	603a      	str	r2, [r7, #0]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff ff68 	bl	8000e5c <_tfp_print_signed>
 8000f8c:	e022      	b.n	8000fd4 <tfp_printf+0x14c>
            case 'u': _tfp_print_unsigned(va_arg(va, uint32_t), 10); break;
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	1d1a      	adds	r2, r3, #4
 8000f92:	603a      	str	r2, [r7, #0]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	210a      	movs	r1, #10
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff ff1b 	bl	8000dd4 <_tfp_print_unsigned>
 8000f9e:	e019      	b.n	8000fd4 <tfp_printf+0x14c>
            case 'x':
            case 'X': _tfp_print_unsigned(va_arg(va, uint32_t), 16); break;
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	1d1a      	adds	r2, r3, #4
 8000fa4:	603a      	str	r2, [r7, #0]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2110      	movs	r1, #16
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff ff12 	bl	8000dd4 <_tfp_print_unsigned>
 8000fb0:	e010      	b.n	8000fd4 <tfp_printf+0x14c>
            case 'p':
                _tfp_puts("0x");
 8000fb2:	4811      	ldr	r0, [pc, #68]	@ (8000ff8 <tfp_printf+0x170>)
 8000fb4:	f7ff fef8 	bl	8000da8 <_tfp_puts>
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	1d1a      	adds	r2, r3, #4
 8000fbc:	603a      	str	r2, [r7, #0]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2110      	movs	r1, #16
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff ff06 	bl	8000dd4 <_tfp_print_unsigned>
                break;
 8000fc8:	e004      	b.n	8000fd4 <tfp_printf+0x14c>
            default: _tfp_putc(ch); break;
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fed5 	bl	8000d7c <_tfp_putc>
 8000fd2:	bf00      	nop
    while ((ch = *fmt++) != 0) {
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	1c5a      	adds	r2, r3, #1
 8000fd8:	613a      	str	r2, [r7, #16]
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	71fb      	strb	r3, [r7, #7]
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	f47f af59 	bne.w	8000e98 <tfp_printf+0x10>
        }
    }
end:
 8000fe6:	e000      	b.n	8000fea <tfp_printf+0x162>
            case 0: goto end;
 8000fe8:	bf00      	nop
    va_end(va);
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ff4:	b004      	add	sp, #16
 8000ff6:	4770      	bx	lr
 8000ff8:	08003b70 	.word	0x08003b70

08000ffc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ffc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001034 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001000:	f7ff fe9a 	bl	8000d38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001004:	480c      	ldr	r0, [pc, #48]	@ (8001038 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001006:	490d      	ldr	r1, [pc, #52]	@ (800103c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001008:	4a0d      	ldr	r2, [pc, #52]	@ (8001040 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800100a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800100c:	e002      	b.n	8001014 <LoopCopyDataInit>

0800100e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800100e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001010:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001012:	3304      	adds	r3, #4

08001014 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001014:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001016:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001018:	d3f9      	bcc.n	800100e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800101a:	4a0a      	ldr	r2, [pc, #40]	@ (8001044 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800101c:	4c0a      	ldr	r4, [pc, #40]	@ (8001048 <LoopFillZerobss+0x22>)
  movs r3, #0
 800101e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001020:	e001      	b.n	8001026 <LoopFillZerobss>

08001022 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001022:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001024:	3204      	adds	r2, #4

08001026 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001026:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001028:	d3fb      	bcc.n	8001022 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800102a:	f002 fc1b 	bl	8003864 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800102e:	f7ff fc13 	bl	8000858 <main>
  bx  lr    
 8001032:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001034:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001038:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800103c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001040:	08003b9c 	.word	0x08003b9c
  ldr r2, =_sbss
 8001044:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001048:	200000f4 	.word	0x200000f4

0800104c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800104c:	e7fe      	b.n	800104c <ADC_IRQHandler>

0800104e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001052:	2003      	movs	r0, #3
 8001054:	f000 f95c 	bl	8001310 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001058:	2000      	movs	r0, #0
 800105a:	f000 f839 	bl	80010d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800105e:	f7ff fd8d 	bl	8000b7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001062:	2300      	movs	r3, #0
}
 8001064:	4618      	mov	r0, r3
 8001066:	bd80      	pop	{r7, pc}

08001068 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 800106c:	4b13      	ldr	r3, [pc, #76]	@ (80010bc <HAL_DeInit+0x54>)
 800106e:	f04f 32ff 	mov.w	r2, #4294967295
 8001072:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8001074:	4b11      	ldr	r3, [pc, #68]	@ (80010bc <HAL_DeInit+0x54>)
 8001076:	2200      	movs	r2, #0
 8001078:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 800107a:	4b10      	ldr	r3, [pc, #64]	@ (80010bc <HAL_DeInit+0x54>)
 800107c:	f04f 32ff 	mov.w	r2, #4294967295
 8001080:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8001082:	4b0e      	ldr	r3, [pc, #56]	@ (80010bc <HAL_DeInit+0x54>)
 8001084:	2200      	movs	r2, #0
 8001086:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8001088:	4b0c      	ldr	r3, [pc, #48]	@ (80010bc <HAL_DeInit+0x54>)
 800108a:	f04f 32ff 	mov.w	r2, #4294967295
 800108e:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8001090:	4b0a      	ldr	r3, [pc, #40]	@ (80010bc <HAL_DeInit+0x54>)
 8001092:	2200      	movs	r2, #0
 8001094:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8001096:	4b09      	ldr	r3, [pc, #36]	@ (80010bc <HAL_DeInit+0x54>)
 8001098:	f04f 32ff 	mov.w	r2, #4294967295
 800109c:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 800109e:	4b07      	ldr	r3, [pc, #28]	@ (80010bc <HAL_DeInit+0x54>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80010a4:	4b05      	ldr	r3, [pc, #20]	@ (80010bc <HAL_DeInit+0x54>)
 80010a6:	f04f 32ff 	mov.w	r2, #4294967295
 80010aa:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80010ac:	4b03      	ldr	r3, [pc, #12]	@ (80010bc <HAL_DeInit+0x54>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80010b2:	f000 f805 	bl	80010c0 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80010b6:	2300      	movs	r3, #0
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	40023800 	.word	0x40023800

080010c0 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
	...

080010d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010d8:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <HAL_InitTick+0x54>)
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	4b12      	ldr	r3, [pc, #72]	@ (8001128 <HAL_InitTick+0x58>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	4619      	mov	r1, r3
 80010e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 f943 	bl	800137a <HAL_SYSTICK_Config>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e00e      	b.n	800111c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2b0f      	cmp	r3, #15
 8001102:	d80a      	bhi.n	800111a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001104:	2200      	movs	r2, #0
 8001106:	6879      	ldr	r1, [r7, #4]
 8001108:	f04f 30ff 	mov.w	r0, #4294967295
 800110c:	f000 f90b 	bl	8001326 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001110:	4a06      	ldr	r2, [pc, #24]	@ (800112c <HAL_InitTick+0x5c>)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001116:	2300      	movs	r3, #0
 8001118:	e000      	b.n	800111c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
}
 800111c:	4618      	mov	r0, r3
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000000 	.word	0x20000000
 8001128:	20000008 	.word	0x20000008
 800112c:	20000004 	.word	0x20000004

08001130 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001134:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <HAL_IncTick+0x20>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	461a      	mov	r2, r3
 800113a:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <HAL_IncTick+0x24>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4413      	add	r3, r2
 8001140:	4a04      	ldr	r2, [pc, #16]	@ (8001154 <HAL_IncTick+0x24>)
 8001142:	6013      	str	r3, [r2, #0]
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	20000008 	.word	0x20000008
 8001154:	200000d4 	.word	0x200000d4

08001158 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  return uwTick;
 800115c:	4b03      	ldr	r3, [pc, #12]	@ (800116c <HAL_GetTick+0x14>)
 800115e:	681b      	ldr	r3, [r3, #0]
}
 8001160:	4618      	mov	r0, r3
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	200000d4 	.word	0x200000d4

08001170 <__NVIC_SetPriorityGrouping>:
{
 8001170:	b480      	push	{r7}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f003 0307 	and.w	r3, r3, #7
 800117e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001180:	4b0b      	ldr	r3, [pc, #44]	@ (80011b0 <__NVIC_SetPriorityGrouping+0x40>)
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001186:	68ba      	ldr	r2, [r7, #8]
 8001188:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800118c:	4013      	ands	r3, r2
 800118e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001198:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <__NVIC_SetPriorityGrouping+0x44>)
 800119a:	4313      	orrs	r3, r2
 800119c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800119e:	4a04      	ldr	r2, [pc, #16]	@ (80011b0 <__NVIC_SetPriorityGrouping+0x40>)
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	60d3      	str	r3, [r2, #12]
}
 80011a4:	bf00      	nop
 80011a6:	3714      	adds	r7, #20
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr
 80011b0:	e000ed00 	.word	0xe000ed00
 80011b4:	05fa0000 	.word	0x05fa0000

080011b8 <__NVIC_GetPriorityGrouping>:
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011bc:	4b04      	ldr	r3, [pc, #16]	@ (80011d0 <__NVIC_GetPriorityGrouping+0x18>)
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	0a1b      	lsrs	r3, r3, #8
 80011c2:	f003 0307 	and.w	r3, r3, #7
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	e000ed00 	.word	0xe000ed00

080011d4 <__NVIC_EnableIRQ>:
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	db0b      	blt.n	80011fe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	f003 021f 	and.w	r2, r3, #31
 80011ec:	4907      	ldr	r1, [pc, #28]	@ (800120c <__NVIC_EnableIRQ+0x38>)
 80011ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f2:	095b      	lsrs	r3, r3, #5
 80011f4:	2001      	movs	r0, #1
 80011f6:	fa00 f202 	lsl.w	r2, r0, r2
 80011fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	e000e100 	.word	0xe000e100

08001210 <__NVIC_SetPriority>:
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	6039      	str	r1, [r7, #0]
 800121a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800121c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001220:	2b00      	cmp	r3, #0
 8001222:	db0a      	blt.n	800123a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	b2da      	uxtb	r2, r3
 8001228:	490c      	ldr	r1, [pc, #48]	@ (800125c <__NVIC_SetPriority+0x4c>)
 800122a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122e:	0112      	lsls	r2, r2, #4
 8001230:	b2d2      	uxtb	r2, r2
 8001232:	440b      	add	r3, r1
 8001234:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001238:	e00a      	b.n	8001250 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4908      	ldr	r1, [pc, #32]	@ (8001260 <__NVIC_SetPriority+0x50>)
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	f003 030f 	and.w	r3, r3, #15
 8001246:	3b04      	subs	r3, #4
 8001248:	0112      	lsls	r2, r2, #4
 800124a:	b2d2      	uxtb	r2, r2
 800124c:	440b      	add	r3, r1
 800124e:	761a      	strb	r2, [r3, #24]
}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	e000e100 	.word	0xe000e100
 8001260:	e000ed00 	.word	0xe000ed00

08001264 <NVIC_EncodePriority>:
{
 8001264:	b480      	push	{r7}
 8001266:	b089      	sub	sp, #36	@ 0x24
 8001268:	af00      	add	r7, sp, #0
 800126a:	60f8      	str	r0, [r7, #12]
 800126c:	60b9      	str	r1, [r7, #8]
 800126e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	f003 0307 	and.w	r3, r3, #7
 8001276:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001278:	69fb      	ldr	r3, [r7, #28]
 800127a:	f1c3 0307 	rsb	r3, r3, #7
 800127e:	2b04      	cmp	r3, #4
 8001280:	bf28      	it	cs
 8001282:	2304      	movcs	r3, #4
 8001284:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	3304      	adds	r3, #4
 800128a:	2b06      	cmp	r3, #6
 800128c:	d902      	bls.n	8001294 <NVIC_EncodePriority+0x30>
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	3b03      	subs	r3, #3
 8001292:	e000      	b.n	8001296 <NVIC_EncodePriority+0x32>
 8001294:	2300      	movs	r3, #0
 8001296:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001298:	f04f 32ff 	mov.w	r2, #4294967295
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	43da      	mvns	r2, r3
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	401a      	ands	r2, r3
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012ac:	f04f 31ff 	mov.w	r1, #4294967295
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	fa01 f303 	lsl.w	r3, r1, r3
 80012b6:	43d9      	mvns	r1, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012bc:	4313      	orrs	r3, r2
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3724      	adds	r7, #36	@ 0x24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
	...

080012cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	3b01      	subs	r3, #1
 80012d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012dc:	d301      	bcc.n	80012e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012de:	2301      	movs	r3, #1
 80012e0:	e00f      	b.n	8001302 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012e2:	4a0a      	ldr	r2, [pc, #40]	@ (800130c <SysTick_Config+0x40>)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012ea:	210f      	movs	r1, #15
 80012ec:	f04f 30ff 	mov.w	r0, #4294967295
 80012f0:	f7ff ff8e 	bl	8001210 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012f4:	4b05      	ldr	r3, [pc, #20]	@ (800130c <SysTick_Config+0x40>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012fa:	4b04      	ldr	r3, [pc, #16]	@ (800130c <SysTick_Config+0x40>)
 80012fc:	2207      	movs	r2, #7
 80012fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	e000e010 	.word	0xe000e010

08001310 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f7ff ff29 	bl	8001170 <__NVIC_SetPriorityGrouping>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001326:	b580      	push	{r7, lr}
 8001328:	b086      	sub	sp, #24
 800132a:	af00      	add	r7, sp, #0
 800132c:	4603      	mov	r3, r0
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
 8001332:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001338:	f7ff ff3e 	bl	80011b8 <__NVIC_GetPriorityGrouping>
 800133c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	68b9      	ldr	r1, [r7, #8]
 8001342:	6978      	ldr	r0, [r7, #20]
 8001344:	f7ff ff8e 	bl	8001264 <NVIC_EncodePriority>
 8001348:	4602      	mov	r2, r0
 800134a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134e:	4611      	mov	r1, r2
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff ff5d 	bl	8001210 <__NVIC_SetPriority>
}
 8001356:	bf00      	nop
 8001358:	3718      	adds	r7, #24
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b082      	sub	sp, #8
 8001362:	af00      	add	r7, sp, #0
 8001364:	4603      	mov	r3, r0
 8001366:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ff31 	bl	80011d4 <__NVIC_EnableIRQ>
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff ffa2 	bl	80012cc <SysTick_Config>
 8001388:	4603      	mov	r3, r0
}
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001398:	f3bf 8f5f 	dmb	sy
}
 800139c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800139e:	4b07      	ldr	r3, [pc, #28]	@ (80013bc <HAL_MPU_Disable+0x28>)
 80013a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013a2:	4a06      	ldr	r2, [pc, #24]	@ (80013bc <HAL_MPU_Disable+0x28>)
 80013a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013a8:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80013aa:	4b05      	ldr	r3, [pc, #20]	@ (80013c0 <HAL_MPU_Disable+0x2c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	605a      	str	r2, [r3, #4]
}
 80013b0:	bf00      	nop
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	e000ed00 	.word	0xe000ed00
 80013c0:	e000ed90 	.word	0xe000ed90

080013c4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80013cc:	4a0b      	ldr	r2, [pc, #44]	@ (80013fc <HAL_MPU_Enable+0x38>)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80013d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001400 <HAL_MPU_Enable+0x3c>)
 80013d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013da:	4a09      	ldr	r2, [pc, #36]	@ (8001400 <HAL_MPU_Enable+0x3c>)
 80013dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013e0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80013e2:	f3bf 8f4f 	dsb	sy
}
 80013e6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80013e8:	f3bf 8f6f 	isb	sy
}
 80013ec:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	e000ed90 	.word	0xe000ed90
 8001400:	e000ed00 	.word	0xe000ed00

08001404 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	785a      	ldrb	r2, [r3, #1]
 8001410:	4b1b      	ldr	r3, [pc, #108]	@ (8001480 <HAL_MPU_ConfigRegion+0x7c>)
 8001412:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001414:	4b1a      	ldr	r3, [pc, #104]	@ (8001480 <HAL_MPU_ConfigRegion+0x7c>)
 8001416:	691b      	ldr	r3, [r3, #16]
 8001418:	4a19      	ldr	r2, [pc, #100]	@ (8001480 <HAL_MPU_ConfigRegion+0x7c>)
 800141a:	f023 0301 	bic.w	r3, r3, #1
 800141e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001420:	4a17      	ldr	r2, [pc, #92]	@ (8001480 <HAL_MPU_ConfigRegion+0x7c>)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	7b1b      	ldrb	r3, [r3, #12]
 800142c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	7adb      	ldrb	r3, [r3, #11]
 8001432:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001434:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	7a9b      	ldrb	r3, [r3, #10]
 800143a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800143c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	7b5b      	ldrb	r3, [r3, #13]
 8001442:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001444:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	7b9b      	ldrb	r3, [r3, #14]
 800144a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800144c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	7bdb      	ldrb	r3, [r3, #15]
 8001452:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001454:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	7a5b      	ldrb	r3, [r3, #9]
 800145a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800145c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	7a1b      	ldrb	r3, [r3, #8]
 8001462:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001464:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	7812      	ldrb	r2, [r2, #0]
 800146a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800146c:	4a04      	ldr	r2, [pc, #16]	@ (8001480 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800146e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001470:	6113      	str	r3, [r2, #16]
}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	e000ed90 	.word	0xe000ed90

08001484 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af00      	add	r7, sp, #0
 800148a:	60f8      	str	r0, [r7, #12]
 800148c:	60b9      	str	r1, [r7, #8]
 800148e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001492:	4b27      	ldr	r3, [pc, #156]	@ (8001530 <HAL_FLASH_Program+0xac>)
 8001494:	7d1b      	ldrb	r3, [r3, #20]
 8001496:	2b01      	cmp	r3, #1
 8001498:	d101      	bne.n	800149e <HAL_FLASH_Program+0x1a>
 800149a:	2302      	movs	r3, #2
 800149c:	e043      	b.n	8001526 <HAL_FLASH_Program+0xa2>
 800149e:	4b24      	ldr	r3, [pc, #144]	@ (8001530 <HAL_FLASH_Program+0xac>)
 80014a0:	2201      	movs	r2, #1
 80014a2:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80014a4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80014a8:	f000 f878 	bl	800159c <FLASH_WaitForLastOperation>
 80014ac:	4603      	mov	r3, r0
 80014ae:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80014b0:	7dfb      	ldrb	r3, [r7, #23]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d133      	bne.n	800151e <HAL_FLASH_Program+0x9a>
  {
    switch(TypeProgram)
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	2b03      	cmp	r3, #3
 80014ba:	d823      	bhi.n	8001504 <HAL_FLASH_Program+0x80>
 80014bc:	a201      	add	r2, pc, #4	@ (adr r2, 80014c4 <HAL_FLASH_Program+0x40>)
 80014be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014c2:	bf00      	nop
 80014c4:	080014d5 	.word	0x080014d5
 80014c8:	080014e1 	.word	0x080014e1
 80014cc:	080014ed 	.word	0x080014ed
 80014d0:	080014f9 	.word	0x080014f9
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 80014d4:	783b      	ldrb	r3, [r7, #0]
 80014d6:	4619      	mov	r1, r3
 80014d8:	68b8      	ldr	r0, [r7, #8]
 80014da:	f000 f921 	bl	8001720 <FLASH_Program_Byte>
        break;
 80014de:	e012      	b.n	8001506 <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80014e0:	883b      	ldrh	r3, [r7, #0]
 80014e2:	4619      	mov	r1, r3
 80014e4:	68b8      	ldr	r0, [r7, #8]
 80014e6:	f000 f8f5 	bl	80016d4 <FLASH_Program_HalfWord>
        break;
 80014ea:	e00c      	b.n	8001506 <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	4619      	mov	r1, r3
 80014f0:	68b8      	ldr	r0, [r7, #8]
 80014f2:	f000 f8c9 	bl	8001688 <FLASH_Program_Word>
        break;
 80014f6:	e006      	b.n	8001506 <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 80014f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80014fc:	68b8      	ldr	r0, [r7, #8]
 80014fe:	f000 f88d 	bl	800161c <FLASH_Program_DoubleWord>
        break;
 8001502:	e000      	b.n	8001506 <HAL_FLASH_Program+0x82>
      }
      default :
        break;
 8001504:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001506:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800150a:	f000 f847 	bl	800159c <FLASH_WaitForLastOperation>
 800150e:	4603      	mov	r3, r0
 8001510:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8001512:	4b08      	ldr	r3, [pc, #32]	@ (8001534 <HAL_FLASH_Program+0xb0>)
 8001514:	691b      	ldr	r3, [r3, #16]
 8001516:	4a07      	ldr	r2, [pc, #28]	@ (8001534 <HAL_FLASH_Program+0xb0>)
 8001518:	f023 0301 	bic.w	r3, r3, #1
 800151c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800151e:	4b04      	ldr	r3, [pc, #16]	@ (8001530 <HAL_FLASH_Program+0xac>)
 8001520:	2200      	movs	r2, #0
 8001522:	751a      	strb	r2, [r3, #20]

  return status;
 8001524:	7dfb      	ldrb	r3, [r7, #23]
}
 8001526:	4618      	mov	r0, r3
 8001528:	3718      	adds	r7, #24
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	200000d8 	.word	0x200000d8
 8001534:	40023c00 	.word	0x40023c00

08001538 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800153e:	2300      	movs	r3, #0
 8001540:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001542:	4b0b      	ldr	r3, [pc, #44]	@ (8001570 <HAL_FLASH_Unlock+0x38>)
 8001544:	691b      	ldr	r3, [r3, #16]
 8001546:	2b00      	cmp	r3, #0
 8001548:	da0b      	bge.n	8001562 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800154a:	4b09      	ldr	r3, [pc, #36]	@ (8001570 <HAL_FLASH_Unlock+0x38>)
 800154c:	4a09      	ldr	r2, [pc, #36]	@ (8001574 <HAL_FLASH_Unlock+0x3c>)
 800154e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001550:	4b07      	ldr	r3, [pc, #28]	@ (8001570 <HAL_FLASH_Unlock+0x38>)
 8001552:	4a09      	ldr	r2, [pc, #36]	@ (8001578 <HAL_FLASH_Unlock+0x40>)
 8001554:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001556:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <HAL_FLASH_Unlock+0x38>)
 8001558:	691b      	ldr	r3, [r3, #16]
 800155a:	2b00      	cmp	r3, #0
 800155c:	da01      	bge.n	8001562 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001562:	79fb      	ldrb	r3, [r7, #7]
}
 8001564:	4618      	mov	r0, r3
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr
 8001570:	40023c00 	.word	0x40023c00
 8001574:	45670123 	.word	0x45670123
 8001578:	cdef89ab 	.word	0xcdef89ab

0800157c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001580:	4b05      	ldr	r3, [pc, #20]	@ (8001598 <HAL_FLASH_Lock+0x1c>)
 8001582:	691b      	ldr	r3, [r3, #16]
 8001584:	4a04      	ldr	r2, [pc, #16]	@ (8001598 <HAL_FLASH_Lock+0x1c>)
 8001586:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800158a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800158c:	2300      	movs	r3, #0
}
 800158e:	4618      	mov	r0, r3
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	40023c00 	.word	0x40023c00

0800159c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80015a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001614 <FLASH_WaitForLastOperation+0x78>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80015ae:	f7ff fdd3 	bl	8001158 <HAL_GetTick>
 80015b2:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80015b4:	e010      	b.n	80015d8 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015bc:	d00c      	beq.n	80015d8 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d007      	beq.n	80015d4 <FLASH_WaitForLastOperation+0x38>
 80015c4:	f7ff fdc8 	bl	8001158 <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d201      	bcs.n	80015d8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e019      	b.n	800160c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80015d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001618 <FLASH_WaitForLastOperation+0x7c>)
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d1e8      	bne.n	80015b6 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 80015e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001618 <FLASH_WaitForLastOperation+0x7c>)
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d003      	beq.n	80015f8 <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80015f0:	f000 f8ba 	bl	8001768 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e009      	b.n	800160c <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80015f8:	4b07      	ldr	r3, [pc, #28]	@ (8001618 <FLASH_WaitForLastOperation+0x7c>)
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	f003 0301 	and.w	r3, r3, #1
 8001600:	2b00      	cmp	r3, #0
 8001602:	d002      	beq.n	800160a <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001604:	4b04      	ldr	r3, [pc, #16]	@ (8001618 <FLASH_WaitForLastOperation+0x7c>)
 8001606:	2201      	movs	r2, #1
 8001608:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 800160a:	2300      	movs	r3, #0
  
}  
 800160c:	4618      	mov	r0, r3
 800160e:	3710      	adds	r7, #16
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	200000d8 	.word	0x200000d8
 8001618:	40023c00 	.word	0x40023c00

0800161c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001628:	4b16      	ldr	r3, [pc, #88]	@ (8001684 <FLASH_Program_DoubleWord+0x68>)
 800162a:	691b      	ldr	r3, [r3, #16]
 800162c:	4a15      	ldr	r2, [pc, #84]	@ (8001684 <FLASH_Program_DoubleWord+0x68>)
 800162e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001632:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001634:	4b13      	ldr	r3, [pc, #76]	@ (8001684 <FLASH_Program_DoubleWord+0x68>)
 8001636:	691b      	ldr	r3, [r3, #16]
 8001638:	4a12      	ldr	r2, [pc, #72]	@ (8001684 <FLASH_Program_DoubleWord+0x68>)
 800163a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800163e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001640:	4b10      	ldr	r3, [pc, #64]	@ (8001684 <FLASH_Program_DoubleWord+0x68>)
 8001642:	691b      	ldr	r3, [r3, #16]
 8001644:	4a0f      	ldr	r2, [pc, #60]	@ (8001684 <FLASH_Program_DoubleWord+0x68>)
 8001646:	f043 0301 	orr.w	r3, r3, #1
 800164a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	683a      	ldr	r2, [r7, #0]
 8001650:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001652:	f3bf 8f6f 	isb	sy
}
 8001656:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001658:	e9d7 0100 	ldrd	r0, r1, [r7]
 800165c:	f04f 0200 	mov.w	r2, #0
 8001660:	f04f 0300 	mov.w	r3, #0
 8001664:	000a      	movs	r2, r1
 8001666:	2300      	movs	r3, #0
 8001668:	68f9      	ldr	r1, [r7, #12]
 800166a:	3104      	adds	r1, #4
 800166c:	4613      	mov	r3, r2
 800166e:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001670:	f3bf 8f4f 	dsb	sy
}
 8001674:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001676:	bf00      	nop
 8001678:	3714      	adds	r7, #20
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	40023c00 	.word	0x40023c00

08001688 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001692:	4b0f      	ldr	r3, [pc, #60]	@ (80016d0 <FLASH_Program_Word+0x48>)
 8001694:	691b      	ldr	r3, [r3, #16]
 8001696:	4a0e      	ldr	r2, [pc, #56]	@ (80016d0 <FLASH_Program_Word+0x48>)
 8001698:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800169c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800169e:	4b0c      	ldr	r3, [pc, #48]	@ (80016d0 <FLASH_Program_Word+0x48>)
 80016a0:	691b      	ldr	r3, [r3, #16]
 80016a2:	4a0b      	ldr	r2, [pc, #44]	@ (80016d0 <FLASH_Program_Word+0x48>)
 80016a4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016a8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80016aa:	4b09      	ldr	r3, [pc, #36]	@ (80016d0 <FLASH_Program_Word+0x48>)
 80016ac:	691b      	ldr	r3, [r3, #16]
 80016ae:	4a08      	ldr	r2, [pc, #32]	@ (80016d0 <FLASH_Program_Word+0x48>)
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	683a      	ldr	r2, [r7, #0]
 80016ba:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80016bc:	f3bf 8f4f 	dsb	sy
}
 80016c0:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80016c2:	bf00      	nop
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	40023c00 	.word	0x40023c00

080016d4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	460b      	mov	r3, r1
 80016de:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80016e0:	4b0e      	ldr	r3, [pc, #56]	@ (800171c <FLASH_Program_HalfWord+0x48>)
 80016e2:	691b      	ldr	r3, [r3, #16]
 80016e4:	4a0d      	ldr	r2, [pc, #52]	@ (800171c <FLASH_Program_HalfWord+0x48>)
 80016e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80016ea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80016ec:	4b0b      	ldr	r3, [pc, #44]	@ (800171c <FLASH_Program_HalfWord+0x48>)
 80016ee:	691b      	ldr	r3, [r3, #16]
 80016f0:	4a0a      	ldr	r2, [pc, #40]	@ (800171c <FLASH_Program_HalfWord+0x48>)
 80016f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80016f8:	4b08      	ldr	r3, [pc, #32]	@ (800171c <FLASH_Program_HalfWord+0x48>)
 80016fa:	691b      	ldr	r3, [r3, #16]
 80016fc:	4a07      	ldr	r2, [pc, #28]	@ (800171c <FLASH_Program_HalfWord+0x48>)
 80016fe:	f043 0301 	orr.w	r3, r3, #1
 8001702:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	887a      	ldrh	r2, [r7, #2]
 8001708:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800170a:	f3bf 8f4f 	dsb	sy
}
 800170e:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr
 800171c:	40023c00 	.word	0x40023c00

08001720 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	460b      	mov	r3, r1
 800172a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 800172c:	4b0d      	ldr	r3, [pc, #52]	@ (8001764 <FLASH_Program_Byte+0x44>)
 800172e:	691b      	ldr	r3, [r3, #16]
 8001730:	4a0c      	ldr	r2, [pc, #48]	@ (8001764 <FLASH_Program_Byte+0x44>)
 8001732:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001736:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001738:	4b0a      	ldr	r3, [pc, #40]	@ (8001764 <FLASH_Program_Byte+0x44>)
 800173a:	4a0a      	ldr	r2, [pc, #40]	@ (8001764 <FLASH_Program_Byte+0x44>)
 800173c:	691b      	ldr	r3, [r3, #16]
 800173e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001740:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <FLASH_Program_Byte+0x44>)
 8001742:	691b      	ldr	r3, [r3, #16]
 8001744:	4a07      	ldr	r2, [pc, #28]	@ (8001764 <FLASH_Program_Byte+0x44>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	78fa      	ldrb	r2, [r7, #3]
 8001750:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001752:	f3bf 8f4f 	dsb	sy
}
 8001756:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr
 8001764:	40023c00 	.word	0x40023c00

08001768 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800176c:	4b21      	ldr	r3, [pc, #132]	@ (80017f4 <FLASH_SetErrorCode+0x8c>)
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	f003 0302 	and.w	r3, r3, #2
 8001774:	2b00      	cmp	r3, #0
 8001776:	d005      	beq.n	8001784 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001778:	4b1f      	ldr	r3, [pc, #124]	@ (80017f8 <FLASH_SetErrorCode+0x90>)
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	f043 0320 	orr.w	r3, r3, #32
 8001780:	4a1d      	ldr	r2, [pc, #116]	@ (80017f8 <FLASH_SetErrorCode+0x90>)
 8001782:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001784:	4b1b      	ldr	r3, [pc, #108]	@ (80017f4 <FLASH_SetErrorCode+0x8c>)
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	f003 0310 	and.w	r3, r3, #16
 800178c:	2b00      	cmp	r3, #0
 800178e:	d005      	beq.n	800179c <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001790:	4b19      	ldr	r3, [pc, #100]	@ (80017f8 <FLASH_SetErrorCode+0x90>)
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	f043 0310 	orr.w	r3, r3, #16
 8001798:	4a17      	ldr	r2, [pc, #92]	@ (80017f8 <FLASH_SetErrorCode+0x90>)
 800179a:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800179c:	4b15      	ldr	r3, [pc, #84]	@ (80017f4 <FLASH_SetErrorCode+0x8c>)
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	f003 0320 	and.w	r3, r3, #32
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d005      	beq.n	80017b4 <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80017a8:	4b13      	ldr	r3, [pc, #76]	@ (80017f8 <FLASH_SetErrorCode+0x90>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	f043 0308 	orr.w	r3, r3, #8
 80017b0:	4a11      	ldr	r2, [pc, #68]	@ (80017f8 <FLASH_SetErrorCode+0x90>)
 80017b2:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80017b4:	4b0f      	ldr	r3, [pc, #60]	@ (80017f4 <FLASH_SetErrorCode+0x8c>)
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d005      	beq.n	80017cc <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80017c0:	4b0d      	ldr	r3, [pc, #52]	@ (80017f8 <FLASH_SetErrorCode+0x90>)
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	f043 0304 	orr.w	r3, r3, #4
 80017c8:	4a0b      	ldr	r2, [pc, #44]	@ (80017f8 <FLASH_SetErrorCode+0x90>)
 80017ca:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 80017cc:	4b09      	ldr	r3, [pc, #36]	@ (80017f4 <FLASH_SetErrorCode+0x8c>)
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d005      	beq.n	80017e4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 80017d8:	4b07      	ldr	r3, [pc, #28]	@ (80017f8 <FLASH_SetErrorCode+0x90>)
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	f043 0302 	orr.w	r3, r3, #2
 80017e0:	4a05      	ldr	r2, [pc, #20]	@ (80017f8 <FLASH_SetErrorCode+0x90>)
 80017e2:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80017e4:	4b03      	ldr	r3, [pc, #12]	@ (80017f4 <FLASH_SetErrorCode+0x8c>)
 80017e6:	22f2      	movs	r2, #242	@ 0xf2
 80017e8:	60da      	str	r2, [r3, #12]
}
 80017ea:	bf00      	nop
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr
 80017f4:	40023c00 	.word	0x40023c00
 80017f8:	200000d8 	.word	0x200000d8

080017fc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0;
 8001806:	2300      	movs	r3, #0
 8001808:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800180a:	4b2f      	ldr	r3, [pc, #188]	@ (80018c8 <HAL_FLASHEx_Erase+0xcc>)
 800180c:	7d1b      	ldrb	r3, [r3, #20]
 800180e:	2b01      	cmp	r3, #1
 8001810:	d101      	bne.n	8001816 <HAL_FLASHEx_Erase+0x1a>
 8001812:	2302      	movs	r3, #2
 8001814:	e053      	b.n	80018be <HAL_FLASHEx_Erase+0xc2>
 8001816:	4b2c      	ldr	r3, [pc, #176]	@ (80018c8 <HAL_FLASHEx_Erase+0xcc>)
 8001818:	2201      	movs	r2, #1
 800181a:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800181c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001820:	f7ff febc 	bl	800159c <FLASH_WaitForLastOperation>
 8001824:	4603      	mov	r3, r0
 8001826:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001828:	7bfb      	ldrb	r3, [r7, #15]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d143      	bne.n	80018b6 <HAL_FLASHEx_Erase+0xba>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	f04f 32ff 	mov.w	r2, #4294967295
 8001834:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d112      	bne.n	8001864 <HAL_FLASHEx_Erase+0x68>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	b2db      	uxtb	r3, r3
 8001844:	4618      	mov	r0, r3
 8001846:	f000 f843 	bl	80018d0 <FLASH_MassErase>
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800184a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800184e:	f7ff fea5 	bl	800159c <FLASH_WaitForLastOperation>
 8001852:	4603      	mov	r3, r0
 8001854:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001856:	4b1d      	ldr	r3, [pc, #116]	@ (80018cc <HAL_FLASHEx_Erase+0xd0>)
 8001858:	691b      	ldr	r3, [r3, #16]
 800185a:	4a1c      	ldr	r2, [pc, #112]	@ (80018cc <HAL_FLASHEx_Erase+0xd0>)
 800185c:	f023 0304 	bic.w	r3, r3, #4
 8001860:	6113      	str	r3, [r2, #16]
 8001862:	e028      	b.n	80018b6 <HAL_FLASHEx_Erase+0xba>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	60bb      	str	r3, [r7, #8]
 800186a:	e01c      	b.n	80018a6 <HAL_FLASHEx_Erase+0xaa>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	b2db      	uxtb	r3, r3
 8001872:	4619      	mov	r1, r3
 8001874:	68b8      	ldr	r0, [r7, #8]
 8001876:	f000 f851 	bl	800191c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800187a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800187e:	f7ff fe8d 	bl	800159c <FLASH_WaitForLastOperation>
 8001882:	4603      	mov	r3, r0
 8001884:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8001886:	4b11      	ldr	r3, [pc, #68]	@ (80018cc <HAL_FLASHEx_Erase+0xd0>)
 8001888:	691b      	ldr	r3, [r3, #16]
 800188a:	4a10      	ldr	r2, [pc, #64]	@ (80018cc <HAL_FLASHEx_Erase+0xd0>)
 800188c:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 8001890:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8001892:	7bfb      	ldrb	r3, [r7, #15]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d003      	beq.n	80018a0 <HAL_FLASHEx_Erase+0xa4>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	68ba      	ldr	r2, [r7, #8]
 800189c:	601a      	str	r2, [r3, #0]
          break;
 800189e:	e00a      	b.n	80018b6 <HAL_FLASHEx_Erase+0xba>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	3301      	adds	r3, #1
 80018a4:	60bb      	str	r3, [r7, #8]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	689a      	ldr	r2, [r3, #8]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	4413      	add	r3, r2
 80018b0:	68ba      	ldr	r2, [r7, #8]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d3da      	bcc.n	800186c <HAL_FLASHEx_Erase+0x70>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80018b6:	4b04      	ldr	r3, [pc, #16]	@ (80018c8 <HAL_FLASHEx_Erase+0xcc>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	751a      	strb	r2, [r3, #20]

  return status;
 80018bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3710      	adds	r7, #16
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	200000d8 	.word	0x200000d8
 80018cc:	40023c00 	.word	0x40023c00

080018d0 <FLASH_MassErase>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 80018da:	4b0f      	ldr	r3, [pc, #60]	@ (8001918 <FLASH_MassErase+0x48>)
 80018dc:	691b      	ldr	r3, [r3, #16]
 80018de:	4a0e      	ldr	r2, [pc, #56]	@ (8001918 <FLASH_MassErase+0x48>)
 80018e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80018e4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80018e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001918 <FLASH_MassErase+0x48>)
 80018e8:	691b      	ldr	r3, [r3, #16]
 80018ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001918 <FLASH_MassErase+0x48>)
 80018ec:	f043 0304 	orr.w	r3, r3, #4
 80018f0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 80018f2:	4b09      	ldr	r3, [pc, #36]	@ (8001918 <FLASH_MassErase+0x48>)
 80018f4:	691a      	ldr	r2, [r3, #16]
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	021b      	lsls	r3, r3, #8
 80018fa:	4313      	orrs	r3, r2
 80018fc:	4a06      	ldr	r2, [pc, #24]	@ (8001918 <FLASH_MassErase+0x48>)
 80018fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001902:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8001904:	f3bf 8f4f 	dsb	sy
}
 8001908:	bf00      	nop
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800190a:	bf00      	nop
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	40023c00 	.word	0x40023c00

0800191c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800191c:	b480      	push	{r7}
 800191e:	b085      	sub	sp, #20
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	460b      	mov	r3, r1
 8001926:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 8001928:	2300      	movs	r3, #0
 800192a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800192c:	78fb      	ldrb	r3, [r7, #3]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d102      	bne.n	8001938 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8001932:	2300      	movs	r3, #0
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	e010      	b.n	800195a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001938:	78fb      	ldrb	r3, [r7, #3]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d103      	bne.n	8001946 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800193e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	e009      	b.n	800195a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001946:	78fb      	ldrb	r3, [r7, #3]
 8001948:	2b02      	cmp	r3, #2
 800194a:	d103      	bne.n	8001954 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800194c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	e002      	b.n	800195a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001954:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001958:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 800195a:	4b15      	ldr	r3, [pc, #84]	@ (80019b0 <FLASH_Erase_Sector+0x94>)
 800195c:	691b      	ldr	r3, [r3, #16]
 800195e:	4a14      	ldr	r2, [pc, #80]	@ (80019b0 <FLASH_Erase_Sector+0x94>)
 8001960:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001964:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001966:	4b12      	ldr	r3, [pc, #72]	@ (80019b0 <FLASH_Erase_Sector+0x94>)
 8001968:	691a      	ldr	r2, [r3, #16]
 800196a:	4911      	ldr	r1, [pc, #68]	@ (80019b0 <FLASH_Erase_Sector+0x94>)
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	4313      	orrs	r3, r2
 8001970:	610b      	str	r3, [r1, #16]
  FLASH->CR &= SECTOR_MASK;
 8001972:	4b0f      	ldr	r3, [pc, #60]	@ (80019b0 <FLASH_Erase_Sector+0x94>)
 8001974:	691b      	ldr	r3, [r3, #16]
 8001976:	4a0e      	ldr	r2, [pc, #56]	@ (80019b0 <FLASH_Erase_Sector+0x94>)
 8001978:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800197c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800197e:	4b0c      	ldr	r3, [pc, #48]	@ (80019b0 <FLASH_Erase_Sector+0x94>)
 8001980:	691a      	ldr	r2, [r3, #16]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	00db      	lsls	r3, r3, #3
 8001986:	4313      	orrs	r3, r2
 8001988:	4a09      	ldr	r2, [pc, #36]	@ (80019b0 <FLASH_Erase_Sector+0x94>)
 800198a:	f043 0302 	orr.w	r3, r3, #2
 800198e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001990:	4b07      	ldr	r3, [pc, #28]	@ (80019b0 <FLASH_Erase_Sector+0x94>)
 8001992:	691b      	ldr	r3, [r3, #16]
 8001994:	4a06      	ldr	r2, [pc, #24]	@ (80019b0 <FLASH_Erase_Sector+0x94>)
 8001996:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800199a:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 800199c:	f3bf 8f4f 	dsb	sy
}
 80019a0:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80019a2:	bf00      	nop
 80019a4:	3714      	adds	r7, #20
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	40023c00 	.word	0x40023c00

080019b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b089      	sub	sp, #36	@ 0x24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80019be:	2300      	movs	r3, #0
 80019c0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80019c2:	2300      	movs	r3, #0
 80019c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80019c6:	2300      	movs	r3, #0
 80019c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80019ca:	2300      	movs	r3, #0
 80019cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80019ce:	2300      	movs	r3, #0
 80019d0:	61fb      	str	r3, [r7, #28]
 80019d2:	e175      	b.n	8001cc0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80019d4:	2201      	movs	r2, #1
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	697a      	ldr	r2, [r7, #20]
 80019e4:	4013      	ands	r3, r2
 80019e6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80019e8:	693a      	ldr	r2, [r7, #16]
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	f040 8164 	bne.w	8001cba <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f003 0303 	and.w	r3, r3, #3
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d005      	beq.n	8001a0a <HAL_GPIO_Init+0x56>
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f003 0303 	and.w	r3, r3, #3
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d130      	bne.n	8001a6c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	2203      	movs	r2, #3
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	43db      	mvns	r3, r3
 8001a1c:	69ba      	ldr	r2, [r7, #24]
 8001a1e:	4013      	ands	r3, r2
 8001a20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	68da      	ldr	r2, [r3, #12]
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2e:	69ba      	ldr	r2, [r7, #24]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	69ba      	ldr	r2, [r7, #24]
 8001a38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a40:	2201      	movs	r2, #1
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	fa02 f303 	lsl.w	r3, r2, r3
 8001a48:	43db      	mvns	r3, r3
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	091b      	lsrs	r3, r3, #4
 8001a56:	f003 0201 	and.w	r2, r3, #1
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a60:	69ba      	ldr	r2, [r7, #24]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	69ba      	ldr	r2, [r7, #24]
 8001a6a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f003 0303 	and.w	r3, r3, #3
 8001a74:	2b03      	cmp	r3, #3
 8001a76:	d017      	beq.n	8001aa8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	2203      	movs	r2, #3
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	69ba      	ldr	r2, [r7, #24]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	689a      	ldr	r2, [r3, #8]
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f003 0303 	and.w	r3, r3, #3
 8001ab0:	2b02      	cmp	r3, #2
 8001ab2:	d123      	bne.n	8001afc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001ab4:	69fb      	ldr	r3, [r7, #28]
 8001ab6:	08da      	lsrs	r2, r3, #3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	3208      	adds	r2, #8
 8001abc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	f003 0307 	and.w	r3, r3, #7
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	220f      	movs	r2, #15
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	43db      	mvns	r3, r3
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	691a      	ldr	r2, [r3, #16]
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	f003 0307 	and.w	r3, r3, #7
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	69ba      	ldr	r2, [r7, #24]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	08da      	lsrs	r2, r3, #3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	3208      	adds	r2, #8
 8001af6:	69b9      	ldr	r1, [r7, #24]
 8001af8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	2203      	movs	r2, #3
 8001b08:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0c:	43db      	mvns	r3, r3
 8001b0e:	69ba      	ldr	r2, [r7, #24]
 8001b10:	4013      	ands	r3, r2
 8001b12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f003 0203 	and.w	r2, r3, #3
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	005b      	lsls	r3, r3, #1
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	4313      	orrs	r3, r2
 8001b28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	f000 80be 	beq.w	8001cba <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b3e:	4b66      	ldr	r3, [pc, #408]	@ (8001cd8 <HAL_GPIO_Init+0x324>)
 8001b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b42:	4a65      	ldr	r2, [pc, #404]	@ (8001cd8 <HAL_GPIO_Init+0x324>)
 8001b44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b48:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b4a:	4b63      	ldr	r3, [pc, #396]	@ (8001cd8 <HAL_GPIO_Init+0x324>)
 8001b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001b56:	4a61      	ldr	r2, [pc, #388]	@ (8001cdc <HAL_GPIO_Init+0x328>)
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	089b      	lsrs	r3, r3, #2
 8001b5c:	3302      	adds	r3, #2
 8001b5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	f003 0303 	and.w	r3, r3, #3
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	220f      	movs	r2, #15
 8001b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b72:	43db      	mvns	r3, r3
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	4013      	ands	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a58      	ldr	r2, [pc, #352]	@ (8001ce0 <HAL_GPIO_Init+0x32c>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d037      	beq.n	8001bf2 <HAL_GPIO_Init+0x23e>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a57      	ldr	r2, [pc, #348]	@ (8001ce4 <HAL_GPIO_Init+0x330>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d031      	beq.n	8001bee <HAL_GPIO_Init+0x23a>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4a56      	ldr	r2, [pc, #344]	@ (8001ce8 <HAL_GPIO_Init+0x334>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d02b      	beq.n	8001bea <HAL_GPIO_Init+0x236>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a55      	ldr	r2, [pc, #340]	@ (8001cec <HAL_GPIO_Init+0x338>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d025      	beq.n	8001be6 <HAL_GPIO_Init+0x232>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a54      	ldr	r2, [pc, #336]	@ (8001cf0 <HAL_GPIO_Init+0x33c>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d01f      	beq.n	8001be2 <HAL_GPIO_Init+0x22e>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a53      	ldr	r2, [pc, #332]	@ (8001cf4 <HAL_GPIO_Init+0x340>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d019      	beq.n	8001bde <HAL_GPIO_Init+0x22a>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4a52      	ldr	r2, [pc, #328]	@ (8001cf8 <HAL_GPIO_Init+0x344>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d013      	beq.n	8001bda <HAL_GPIO_Init+0x226>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a51      	ldr	r2, [pc, #324]	@ (8001cfc <HAL_GPIO_Init+0x348>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d00d      	beq.n	8001bd6 <HAL_GPIO_Init+0x222>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4a50      	ldr	r2, [pc, #320]	@ (8001d00 <HAL_GPIO_Init+0x34c>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d007      	beq.n	8001bd2 <HAL_GPIO_Init+0x21e>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4a4f      	ldr	r2, [pc, #316]	@ (8001d04 <HAL_GPIO_Init+0x350>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d101      	bne.n	8001bce <HAL_GPIO_Init+0x21a>
 8001bca:	2309      	movs	r3, #9
 8001bcc:	e012      	b.n	8001bf4 <HAL_GPIO_Init+0x240>
 8001bce:	230a      	movs	r3, #10
 8001bd0:	e010      	b.n	8001bf4 <HAL_GPIO_Init+0x240>
 8001bd2:	2308      	movs	r3, #8
 8001bd4:	e00e      	b.n	8001bf4 <HAL_GPIO_Init+0x240>
 8001bd6:	2307      	movs	r3, #7
 8001bd8:	e00c      	b.n	8001bf4 <HAL_GPIO_Init+0x240>
 8001bda:	2306      	movs	r3, #6
 8001bdc:	e00a      	b.n	8001bf4 <HAL_GPIO_Init+0x240>
 8001bde:	2305      	movs	r3, #5
 8001be0:	e008      	b.n	8001bf4 <HAL_GPIO_Init+0x240>
 8001be2:	2304      	movs	r3, #4
 8001be4:	e006      	b.n	8001bf4 <HAL_GPIO_Init+0x240>
 8001be6:	2303      	movs	r3, #3
 8001be8:	e004      	b.n	8001bf4 <HAL_GPIO_Init+0x240>
 8001bea:	2302      	movs	r3, #2
 8001bec:	e002      	b.n	8001bf4 <HAL_GPIO_Init+0x240>
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e000      	b.n	8001bf4 <HAL_GPIO_Init+0x240>
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	69fa      	ldr	r2, [r7, #28]
 8001bf6:	f002 0203 	and.w	r2, r2, #3
 8001bfa:	0092      	lsls	r2, r2, #2
 8001bfc:	4093      	lsls	r3, r2
 8001bfe:	69ba      	ldr	r2, [r7, #24]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001c04:	4935      	ldr	r1, [pc, #212]	@ (8001cdc <HAL_GPIO_Init+0x328>)
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	089b      	lsrs	r3, r3, #2
 8001c0a:	3302      	adds	r3, #2
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c12:	4b3d      	ldr	r3, [pc, #244]	@ (8001d08 <HAL_GPIO_Init+0x354>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	43db      	mvns	r3, r3
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d003      	beq.n	8001c36 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c36:	4a34      	ldr	r2, [pc, #208]	@ (8001d08 <HAL_GPIO_Init+0x354>)
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c3c:	4b32      	ldr	r3, [pc, #200]	@ (8001d08 <HAL_GPIO_Init+0x354>)
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	43db      	mvns	r3, r3
 8001c46:	69ba      	ldr	r2, [r7, #24]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d003      	beq.n	8001c60 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c60:	4a29      	ldr	r2, [pc, #164]	@ (8001d08 <HAL_GPIO_Init+0x354>)
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c66:	4b28      	ldr	r3, [pc, #160]	@ (8001d08 <HAL_GPIO_Init+0x354>)
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	43db      	mvns	r3, r3
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	4013      	ands	r3, r2
 8001c74:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d003      	beq.n	8001c8a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c8a:	4a1f      	ldr	r2, [pc, #124]	@ (8001d08 <HAL_GPIO_Init+0x354>)
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c90:	4b1d      	ldr	r3, [pc, #116]	@ (8001d08 <HAL_GPIO_Init+0x354>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cb4:	4a14      	ldr	r2, [pc, #80]	@ (8001d08 <HAL_GPIO_Init+0x354>)
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	61fb      	str	r3, [r7, #28]
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	2b0f      	cmp	r3, #15
 8001cc4:	f67f ae86 	bls.w	80019d4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001cc8:	bf00      	nop
 8001cca:	bf00      	nop
 8001ccc:	3724      	adds	r7, #36	@ 0x24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	40013800 	.word	0x40013800
 8001ce0:	40020000 	.word	0x40020000
 8001ce4:	40020400 	.word	0x40020400
 8001ce8:	40020800 	.word	0x40020800
 8001cec:	40020c00 	.word	0x40020c00
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	40021400 	.word	0x40021400
 8001cf8:	40021800 	.word	0x40021800
 8001cfc:	40021c00 	.word	0x40021c00
 8001d00:	40022000 	.word	0x40022000
 8001d04:	40022400 	.word	0x40022400
 8001d08:	40013c00 	.word	0x40013c00

08001d0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	4603      	mov	r3, r0
 8001d14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001d16:	4b08      	ldr	r3, [pc, #32]	@ (8001d38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d18:	695a      	ldr	r2, [r3, #20]
 8001d1a:	88fb      	ldrh	r3, [r7, #6]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d006      	beq.n	8001d30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d22:	4a05      	ldr	r2, [pc, #20]	@ (8001d38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d24:	88fb      	ldrh	r3, [r7, #6]
 8001d26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d28:	88fb      	ldrh	r3, [r7, #6]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f000 f806 	bl	8001d3c <HAL_GPIO_EXTI_Callback>
  }
}
 8001d30:	bf00      	nop
 8001d32:	3708      	adds	r7, #8
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40013c00 	.word	0x40013c00

08001d3c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	4603      	mov	r3, r0
 8001d44:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001d46:	bf00      	nop
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
	...

08001d54 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b086      	sub	sp, #24
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d101      	bne.n	8001d6a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e291      	b.n	800228e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f000 8087 	beq.w	8001e86 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d78:	4b96      	ldr	r3, [pc, #600]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 030c 	and.w	r3, r3, #12
 8001d80:	2b04      	cmp	r3, #4
 8001d82:	d00c      	beq.n	8001d9e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d84:	4b93      	ldr	r3, [pc, #588]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f003 030c 	and.w	r3, r3, #12
 8001d8c:	2b08      	cmp	r3, #8
 8001d8e:	d112      	bne.n	8001db6 <HAL_RCC_OscConfig+0x62>
 8001d90:	4b90      	ldr	r3, [pc, #576]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d9c:	d10b      	bne.n	8001db6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d9e:	4b8d      	ldr	r3, [pc, #564]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d06c      	beq.n	8001e84 <HAL_RCC_OscConfig+0x130>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d168      	bne.n	8001e84 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e26b      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001dbe:	d106      	bne.n	8001dce <HAL_RCC_OscConfig+0x7a>
 8001dc0:	4b84      	ldr	r3, [pc, #528]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a83      	ldr	r2, [pc, #524]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001dc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dca:	6013      	str	r3, [r2, #0]
 8001dcc:	e02e      	b.n	8001e2c <HAL_RCC_OscConfig+0xd8>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d10c      	bne.n	8001df0 <HAL_RCC_OscConfig+0x9c>
 8001dd6:	4b7f      	ldr	r3, [pc, #508]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a7e      	ldr	r2, [pc, #504]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001ddc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001de0:	6013      	str	r3, [r2, #0]
 8001de2:	4b7c      	ldr	r3, [pc, #496]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a7b      	ldr	r2, [pc, #492]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001de8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dec:	6013      	str	r3, [r2, #0]
 8001dee:	e01d      	b.n	8001e2c <HAL_RCC_OscConfig+0xd8>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001df8:	d10c      	bne.n	8001e14 <HAL_RCC_OscConfig+0xc0>
 8001dfa:	4b76      	ldr	r3, [pc, #472]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a75      	ldr	r2, [pc, #468]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001e00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e04:	6013      	str	r3, [r2, #0]
 8001e06:	4b73      	ldr	r3, [pc, #460]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a72      	ldr	r2, [pc, #456]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001e0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e10:	6013      	str	r3, [r2, #0]
 8001e12:	e00b      	b.n	8001e2c <HAL_RCC_OscConfig+0xd8>
 8001e14:	4b6f      	ldr	r3, [pc, #444]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a6e      	ldr	r2, [pc, #440]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001e1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e1e:	6013      	str	r3, [r2, #0]
 8001e20:	4b6c      	ldr	r3, [pc, #432]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a6b      	ldr	r2, [pc, #428]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001e26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d013      	beq.n	8001e5c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e34:	f7ff f990 	bl	8001158 <HAL_GetTick>
 8001e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e3c:	f7ff f98c 	bl	8001158 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b64      	cmp	r3, #100	@ 0x64
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e21f      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e4e:	4b61      	ldr	r3, [pc, #388]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d0f0      	beq.n	8001e3c <HAL_RCC_OscConfig+0xe8>
 8001e5a:	e014      	b.n	8001e86 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e5c:	f7ff f97c 	bl	8001158 <HAL_GetTick>
 8001e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e62:	e008      	b.n	8001e76 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e64:	f7ff f978 	bl	8001158 <HAL_GetTick>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	2b64      	cmp	r3, #100	@ 0x64
 8001e70:	d901      	bls.n	8001e76 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	e20b      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e76:	4b57      	ldr	r3, [pc, #348]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d1f0      	bne.n	8001e64 <HAL_RCC_OscConfig+0x110>
 8001e82:	e000      	b.n	8001e86 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d069      	beq.n	8001f66 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e92:	4b50      	ldr	r3, [pc, #320]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f003 030c 	and.w	r3, r3, #12
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d00b      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e9e:	4b4d      	ldr	r3, [pc, #308]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	f003 030c 	and.w	r3, r3, #12
 8001ea6:	2b08      	cmp	r3, #8
 8001ea8:	d11c      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x190>
 8001eaa:	4b4a      	ldr	r3, [pc, #296]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d116      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eb6:	4b47      	ldr	r3, [pc, #284]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 0302 	and.w	r3, r3, #2
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d005      	beq.n	8001ece <HAL_RCC_OscConfig+0x17a>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	68db      	ldr	r3, [r3, #12]
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d001      	beq.n	8001ece <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e1df      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ece:	4b41      	ldr	r3, [pc, #260]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	00db      	lsls	r3, r3, #3
 8001edc:	493d      	ldr	r1, [pc, #244]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ee2:	e040      	b.n	8001f66 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d023      	beq.n	8001f34 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001eec:	4b39      	ldr	r3, [pc, #228]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a38      	ldr	r2, [pc, #224]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001ef2:	f043 0301 	orr.w	r3, r3, #1
 8001ef6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef8:	f7ff f92e 	bl	8001158 <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f00:	f7ff f92a 	bl	8001158 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e1bd      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f12:	4b30      	ldr	r3, [pc, #192]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d0f0      	beq.n	8001f00 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f1e:	4b2d      	ldr	r3, [pc, #180]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	691b      	ldr	r3, [r3, #16]
 8001f2a:	00db      	lsls	r3, r3, #3
 8001f2c:	4929      	ldr	r1, [pc, #164]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	600b      	str	r3, [r1, #0]
 8001f32:	e018      	b.n	8001f66 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f34:	4b27      	ldr	r3, [pc, #156]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a26      	ldr	r2, [pc, #152]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001f3a:	f023 0301 	bic.w	r3, r3, #1
 8001f3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f40:	f7ff f90a 	bl	8001158 <HAL_GetTick>
 8001f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f46:	e008      	b.n	8001f5a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f48:	f7ff f906 	bl	8001158 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e199      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 0302 	and.w	r3, r3, #2
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d1f0      	bne.n	8001f48 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0308 	and.w	r3, r3, #8
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d038      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	695b      	ldr	r3, [r3, #20]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d019      	beq.n	8001fae <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f7a:	4b16      	ldr	r3, [pc, #88]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001f7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f7e:	4a15      	ldr	r2, [pc, #84]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001f80:	f043 0301 	orr.w	r3, r3, #1
 8001f84:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f86:	f7ff f8e7 	bl	8001158 <HAL_GetTick>
 8001f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f8c:	e008      	b.n	8001fa0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f8e:	f7ff f8e3 	bl	8001158 <HAL_GetTick>
 8001f92:	4602      	mov	r2, r0
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	2b02      	cmp	r3, #2
 8001f9a:	d901      	bls.n	8001fa0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e176      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001fa2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fa4:	f003 0302 	and.w	r3, r3, #2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d0f0      	beq.n	8001f8e <HAL_RCC_OscConfig+0x23a>
 8001fac:	e01a      	b.n	8001fe4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fae:	4b09      	ldr	r3, [pc, #36]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001fb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fb2:	4a08      	ldr	r2, [pc, #32]	@ (8001fd4 <HAL_RCC_OscConfig+0x280>)
 8001fb4:	f023 0301 	bic.w	r3, r3, #1
 8001fb8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fba:	f7ff f8cd 	bl	8001158 <HAL_GetTick>
 8001fbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fc0:	e00a      	b.n	8001fd8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fc2:	f7ff f8c9 	bl	8001158 <HAL_GetTick>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d903      	bls.n	8001fd8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e15c      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
 8001fd4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fd8:	4b91      	ldr	r3, [pc, #580]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 8001fda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fdc:	f003 0302 	and.w	r3, r3, #2
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d1ee      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 0304 	and.w	r3, r3, #4
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	f000 80a4 	beq.w	800213a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ff2:	4b8b      	ldr	r3, [pc, #556]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d10d      	bne.n	800201a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ffe:	4b88      	ldr	r3, [pc, #544]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002002:	4a87      	ldr	r2, [pc, #540]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 8002004:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002008:	6413      	str	r3, [r2, #64]	@ 0x40
 800200a:	4b85      	ldr	r3, [pc, #532]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002012:	60bb      	str	r3, [r7, #8]
 8002014:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002016:	2301      	movs	r3, #1
 8002018:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800201a:	4b82      	ldr	r3, [pc, #520]	@ (8002224 <HAL_RCC_OscConfig+0x4d0>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002022:	2b00      	cmp	r3, #0
 8002024:	d118      	bne.n	8002058 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002026:	4b7f      	ldr	r3, [pc, #508]	@ (8002224 <HAL_RCC_OscConfig+0x4d0>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a7e      	ldr	r2, [pc, #504]	@ (8002224 <HAL_RCC_OscConfig+0x4d0>)
 800202c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002030:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002032:	f7ff f891 	bl	8001158 <HAL_GetTick>
 8002036:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002038:	e008      	b.n	800204c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800203a:	f7ff f88d 	bl	8001158 <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	2b64      	cmp	r3, #100	@ 0x64
 8002046:	d901      	bls.n	800204c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e120      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800204c:	4b75      	ldr	r3, [pc, #468]	@ (8002224 <HAL_RCC_OscConfig+0x4d0>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002054:	2b00      	cmp	r3, #0
 8002056:	d0f0      	beq.n	800203a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d106      	bne.n	800206e <HAL_RCC_OscConfig+0x31a>
 8002060:	4b6f      	ldr	r3, [pc, #444]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 8002062:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002064:	4a6e      	ldr	r2, [pc, #440]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 8002066:	f043 0301 	orr.w	r3, r3, #1
 800206a:	6713      	str	r3, [r2, #112]	@ 0x70
 800206c:	e02d      	b.n	80020ca <HAL_RCC_OscConfig+0x376>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d10c      	bne.n	8002090 <HAL_RCC_OscConfig+0x33c>
 8002076:	4b6a      	ldr	r3, [pc, #424]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 8002078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800207a:	4a69      	ldr	r2, [pc, #420]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 800207c:	f023 0301 	bic.w	r3, r3, #1
 8002080:	6713      	str	r3, [r2, #112]	@ 0x70
 8002082:	4b67      	ldr	r3, [pc, #412]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 8002084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002086:	4a66      	ldr	r2, [pc, #408]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 8002088:	f023 0304 	bic.w	r3, r3, #4
 800208c:	6713      	str	r3, [r2, #112]	@ 0x70
 800208e:	e01c      	b.n	80020ca <HAL_RCC_OscConfig+0x376>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	2b05      	cmp	r3, #5
 8002096:	d10c      	bne.n	80020b2 <HAL_RCC_OscConfig+0x35e>
 8002098:	4b61      	ldr	r3, [pc, #388]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 800209a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800209c:	4a60      	ldr	r2, [pc, #384]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 800209e:	f043 0304 	orr.w	r3, r3, #4
 80020a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80020a4:	4b5e      	ldr	r3, [pc, #376]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 80020a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020a8:	4a5d      	ldr	r2, [pc, #372]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 80020aa:	f043 0301 	orr.w	r3, r3, #1
 80020ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80020b0:	e00b      	b.n	80020ca <HAL_RCC_OscConfig+0x376>
 80020b2:	4b5b      	ldr	r3, [pc, #364]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 80020b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020b6:	4a5a      	ldr	r2, [pc, #360]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 80020b8:	f023 0301 	bic.w	r3, r3, #1
 80020bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80020be:	4b58      	ldr	r3, [pc, #352]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 80020c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020c2:	4a57      	ldr	r2, [pc, #348]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 80020c4:	f023 0304 	bic.w	r3, r3, #4
 80020c8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d015      	beq.n	80020fe <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d2:	f7ff f841 	bl	8001158 <HAL_GetTick>
 80020d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020d8:	e00a      	b.n	80020f0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020da:	f7ff f83d 	bl	8001158 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d901      	bls.n	80020f0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e0ce      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f0:	4b4b      	ldr	r3, [pc, #300]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 80020f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020f4:	f003 0302 	and.w	r3, r3, #2
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d0ee      	beq.n	80020da <HAL_RCC_OscConfig+0x386>
 80020fc:	e014      	b.n	8002128 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020fe:	f7ff f82b 	bl	8001158 <HAL_GetTick>
 8002102:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002104:	e00a      	b.n	800211c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002106:	f7ff f827 	bl	8001158 <HAL_GetTick>
 800210a:	4602      	mov	r2, r0
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002114:	4293      	cmp	r3, r2
 8002116:	d901      	bls.n	800211c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002118:	2303      	movs	r3, #3
 800211a:	e0b8      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800211c:	4b40      	ldr	r3, [pc, #256]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 800211e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d1ee      	bne.n	8002106 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002128:	7dfb      	ldrb	r3, [r7, #23]
 800212a:	2b01      	cmp	r3, #1
 800212c:	d105      	bne.n	800213a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800212e:	4b3c      	ldr	r3, [pc, #240]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 8002130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002132:	4a3b      	ldr	r2, [pc, #236]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 8002134:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002138:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	2b00      	cmp	r3, #0
 8002140:	f000 80a4 	beq.w	800228c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002144:	4b36      	ldr	r3, [pc, #216]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f003 030c 	and.w	r3, r3, #12
 800214c:	2b08      	cmp	r3, #8
 800214e:	d06b      	beq.n	8002228 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	699b      	ldr	r3, [r3, #24]
 8002154:	2b02      	cmp	r3, #2
 8002156:	d149      	bne.n	80021ec <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002158:	4b31      	ldr	r3, [pc, #196]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a30      	ldr	r2, [pc, #192]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 800215e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002162:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002164:	f7fe fff8 	bl	8001158 <HAL_GetTick>
 8002168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800216a:	e008      	b.n	800217e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800216c:	f7fe fff4 	bl	8001158 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e087      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800217e:	4b28      	ldr	r3, [pc, #160]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1f0      	bne.n	800216c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	69da      	ldr	r2, [r3, #28]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6a1b      	ldr	r3, [r3, #32]
 8002192:	431a      	orrs	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002198:	019b      	lsls	r3, r3, #6
 800219a:	431a      	orrs	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a0:	085b      	lsrs	r3, r3, #1
 80021a2:	3b01      	subs	r3, #1
 80021a4:	041b      	lsls	r3, r3, #16
 80021a6:	431a      	orrs	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ac:	061b      	lsls	r3, r3, #24
 80021ae:	4313      	orrs	r3, r2
 80021b0:	4a1b      	ldr	r2, [pc, #108]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 80021b2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80021b6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021b8:	4b19      	ldr	r3, [pc, #100]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a18      	ldr	r2, [pc, #96]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 80021be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c4:	f7fe ffc8 	bl	8001158 <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021cc:	f7fe ffc4 	bl	8001158 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e057      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021de:	4b10      	ldr	r3, [pc, #64]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0f0      	beq.n	80021cc <HAL_RCC_OscConfig+0x478>
 80021ea:	e04f      	b.n	800228c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 80021f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f8:	f7fe ffae 	bl	8001158 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021fe:	e008      	b.n	8002212 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002200:	f7fe ffaa 	bl	8001158 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e03d      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002212:	4b03      	ldr	r3, [pc, #12]	@ (8002220 <HAL_RCC_OscConfig+0x4cc>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d1f0      	bne.n	8002200 <HAL_RCC_OscConfig+0x4ac>
 800221e:	e035      	b.n	800228c <HAL_RCC_OscConfig+0x538>
 8002220:	40023800 	.word	0x40023800
 8002224:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002228:	4b1b      	ldr	r3, [pc, #108]	@ (8002298 <HAL_RCC_OscConfig+0x544>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	2b01      	cmp	r3, #1
 8002234:	d028      	beq.n	8002288 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002240:	429a      	cmp	r2, r3
 8002242:	d121      	bne.n	8002288 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800224e:	429a      	cmp	r2, r3
 8002250:	d11a      	bne.n	8002288 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002252:	68fa      	ldr	r2, [r7, #12]
 8002254:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002258:	4013      	ands	r3, r2
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800225e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002260:	4293      	cmp	r3, r2
 8002262:	d111      	bne.n	8002288 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800226e:	085b      	lsrs	r3, r3, #1
 8002270:	3b01      	subs	r3, #1
 8002272:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002274:	429a      	cmp	r2, r3
 8002276:	d107      	bne.n	8002288 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002282:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002284:	429a      	cmp	r2, r3
 8002286:	d001      	beq.n	800228c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e000      	b.n	800228e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3718      	adds	r7, #24
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40023800 	.word	0x40023800

0800229c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80022a6:	2300      	movs	r3, #0
 80022a8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e0d0      	b.n	8002456 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022b4:	4b6a      	ldr	r3, [pc, #424]	@ (8002460 <HAL_RCC_ClockConfig+0x1c4>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 030f 	and.w	r3, r3, #15
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d910      	bls.n	80022e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022c2:	4b67      	ldr	r3, [pc, #412]	@ (8002460 <HAL_RCC_ClockConfig+0x1c4>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f023 020f 	bic.w	r2, r3, #15
 80022ca:	4965      	ldr	r1, [pc, #404]	@ (8002460 <HAL_RCC_ClockConfig+0x1c4>)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022d2:	4b63      	ldr	r3, [pc, #396]	@ (8002460 <HAL_RCC_ClockConfig+0x1c4>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 030f 	and.w	r3, r3, #15
 80022da:	683a      	ldr	r2, [r7, #0]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d001      	beq.n	80022e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e0b8      	b.n	8002456 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d020      	beq.n	8002332 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0304 	and.w	r3, r3, #4
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d005      	beq.n	8002308 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022fc:	4b59      	ldr	r3, [pc, #356]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	4a58      	ldr	r2, [pc, #352]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 8002302:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002306:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0308 	and.w	r3, r3, #8
 8002310:	2b00      	cmp	r3, #0
 8002312:	d005      	beq.n	8002320 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002314:	4b53      	ldr	r3, [pc, #332]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	4a52      	ldr	r2, [pc, #328]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 800231a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800231e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002320:	4b50      	ldr	r3, [pc, #320]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	494d      	ldr	r1, [pc, #308]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 800232e:	4313      	orrs	r3, r2
 8002330:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b00      	cmp	r3, #0
 800233c:	d040      	beq.n	80023c0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	2b01      	cmp	r3, #1
 8002344:	d107      	bne.n	8002356 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002346:	4b47      	ldr	r3, [pc, #284]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d115      	bne.n	800237e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e07f      	b.n	8002456 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	2b02      	cmp	r3, #2
 800235c:	d107      	bne.n	800236e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800235e:	4b41      	ldr	r3, [pc, #260]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d109      	bne.n	800237e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e073      	b.n	8002456 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800236e:	4b3d      	ldr	r3, [pc, #244]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e06b      	b.n	8002456 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800237e:	4b39      	ldr	r3, [pc, #228]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f023 0203 	bic.w	r2, r3, #3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	4936      	ldr	r1, [pc, #216]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 800238c:	4313      	orrs	r3, r2
 800238e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002390:	f7fe fee2 	bl	8001158 <HAL_GetTick>
 8002394:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002396:	e00a      	b.n	80023ae <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002398:	f7fe fede 	bl	8001158 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e053      	b.n	8002456 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ae:	4b2d      	ldr	r3, [pc, #180]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f003 020c 	and.w	r2, r3, #12
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	429a      	cmp	r2, r3
 80023be:	d1eb      	bne.n	8002398 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023c0:	4b27      	ldr	r3, [pc, #156]	@ (8002460 <HAL_RCC_ClockConfig+0x1c4>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 030f 	and.w	r3, r3, #15
 80023c8:	683a      	ldr	r2, [r7, #0]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d210      	bcs.n	80023f0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ce:	4b24      	ldr	r3, [pc, #144]	@ (8002460 <HAL_RCC_ClockConfig+0x1c4>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f023 020f 	bic.w	r2, r3, #15
 80023d6:	4922      	ldr	r1, [pc, #136]	@ (8002460 <HAL_RCC_ClockConfig+0x1c4>)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	4313      	orrs	r3, r2
 80023dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023de:	4b20      	ldr	r3, [pc, #128]	@ (8002460 <HAL_RCC_ClockConfig+0x1c4>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 030f 	and.w	r3, r3, #15
 80023e6:	683a      	ldr	r2, [r7, #0]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d001      	beq.n	80023f0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e032      	b.n	8002456 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d008      	beq.n	800240e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023fc:	4b19      	ldr	r3, [pc, #100]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	4916      	ldr	r1, [pc, #88]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 800240a:	4313      	orrs	r3, r2
 800240c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0308 	and.w	r3, r3, #8
 8002416:	2b00      	cmp	r3, #0
 8002418:	d009      	beq.n	800242e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800241a:	4b12      	ldr	r3, [pc, #72]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	490e      	ldr	r1, [pc, #56]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 800242a:	4313      	orrs	r3, r2
 800242c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800242e:	f000 f821 	bl	8002474 <HAL_RCC_GetSysClockFreq>
 8002432:	4602      	mov	r2, r0
 8002434:	4b0b      	ldr	r3, [pc, #44]	@ (8002464 <HAL_RCC_ClockConfig+0x1c8>)
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	091b      	lsrs	r3, r3, #4
 800243a:	f003 030f 	and.w	r3, r3, #15
 800243e:	490a      	ldr	r1, [pc, #40]	@ (8002468 <HAL_RCC_ClockConfig+0x1cc>)
 8002440:	5ccb      	ldrb	r3, [r1, r3]
 8002442:	fa22 f303 	lsr.w	r3, r2, r3
 8002446:	4a09      	ldr	r2, [pc, #36]	@ (800246c <HAL_RCC_ClockConfig+0x1d0>)
 8002448:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800244a:	4b09      	ldr	r3, [pc, #36]	@ (8002470 <HAL_RCC_ClockConfig+0x1d4>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4618      	mov	r0, r3
 8002450:	f7fe fe3e 	bl	80010d0 <HAL_InitTick>

  return HAL_OK;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40023c00 	.word	0x40023c00
 8002464:	40023800 	.word	0x40023800
 8002468:	08003b74 	.word	0x08003b74
 800246c:	20000000 	.word	0x20000000
 8002470:	20000004 	.word	0x20000004

08002474 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002474:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002478:	b090      	sub	sp, #64	@ 0x40
 800247a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002480:	2300      	movs	r3, #0
 8002482:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002484:	2300      	movs	r3, #0
 8002486:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8002488:	2300      	movs	r3, #0
 800248a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800248c:	4b59      	ldr	r3, [pc, #356]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 030c 	and.w	r3, r3, #12
 8002494:	2b08      	cmp	r3, #8
 8002496:	d00d      	beq.n	80024b4 <HAL_RCC_GetSysClockFreq+0x40>
 8002498:	2b08      	cmp	r3, #8
 800249a:	f200 80a1 	bhi.w	80025e0 <HAL_RCC_GetSysClockFreq+0x16c>
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d002      	beq.n	80024a8 <HAL_RCC_GetSysClockFreq+0x34>
 80024a2:	2b04      	cmp	r3, #4
 80024a4:	d003      	beq.n	80024ae <HAL_RCC_GetSysClockFreq+0x3a>
 80024a6:	e09b      	b.n	80025e0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024a8:	4b53      	ldr	r3, [pc, #332]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80024aa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80024ac:	e09b      	b.n	80025e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80024ae:	4b53      	ldr	r3, [pc, #332]	@ (80025fc <HAL_RCC_GetSysClockFreq+0x188>)
 80024b0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80024b2:	e098      	b.n	80025e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024b4:	4b4f      	ldr	r3, [pc, #316]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024bc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80024be:	4b4d      	ldr	r3, [pc, #308]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d028      	beq.n	800251c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024ca:	4b4a      	ldr	r3, [pc, #296]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	099b      	lsrs	r3, r3, #6
 80024d0:	2200      	movs	r2, #0
 80024d2:	623b      	str	r3, [r7, #32]
 80024d4:	627a      	str	r2, [r7, #36]	@ 0x24
 80024d6:	6a3b      	ldr	r3, [r7, #32]
 80024d8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80024dc:	2100      	movs	r1, #0
 80024de:	4b47      	ldr	r3, [pc, #284]	@ (80025fc <HAL_RCC_GetSysClockFreq+0x188>)
 80024e0:	fb03 f201 	mul.w	r2, r3, r1
 80024e4:	2300      	movs	r3, #0
 80024e6:	fb00 f303 	mul.w	r3, r0, r3
 80024ea:	4413      	add	r3, r2
 80024ec:	4a43      	ldr	r2, [pc, #268]	@ (80025fc <HAL_RCC_GetSysClockFreq+0x188>)
 80024ee:	fba0 1202 	umull	r1, r2, r0, r2
 80024f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80024f4:	460a      	mov	r2, r1
 80024f6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80024f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024fa:	4413      	add	r3, r2
 80024fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002500:	2200      	movs	r2, #0
 8002502:	61bb      	str	r3, [r7, #24]
 8002504:	61fa      	str	r2, [r7, #28]
 8002506:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800250a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800250e:	f7fd fea1 	bl	8000254 <__aeabi_uldivmod>
 8002512:	4602      	mov	r2, r0
 8002514:	460b      	mov	r3, r1
 8002516:	4613      	mov	r3, r2
 8002518:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800251a:	e053      	b.n	80025c4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800251c:	4b35      	ldr	r3, [pc, #212]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	099b      	lsrs	r3, r3, #6
 8002522:	2200      	movs	r2, #0
 8002524:	613b      	str	r3, [r7, #16]
 8002526:	617a      	str	r2, [r7, #20]
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800252e:	f04f 0b00 	mov.w	fp, #0
 8002532:	4652      	mov	r2, sl
 8002534:	465b      	mov	r3, fp
 8002536:	f04f 0000 	mov.w	r0, #0
 800253a:	f04f 0100 	mov.w	r1, #0
 800253e:	0159      	lsls	r1, r3, #5
 8002540:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002544:	0150      	lsls	r0, r2, #5
 8002546:	4602      	mov	r2, r0
 8002548:	460b      	mov	r3, r1
 800254a:	ebb2 080a 	subs.w	r8, r2, sl
 800254e:	eb63 090b 	sbc.w	r9, r3, fp
 8002552:	f04f 0200 	mov.w	r2, #0
 8002556:	f04f 0300 	mov.w	r3, #0
 800255a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800255e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002562:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002566:	ebb2 0408 	subs.w	r4, r2, r8
 800256a:	eb63 0509 	sbc.w	r5, r3, r9
 800256e:	f04f 0200 	mov.w	r2, #0
 8002572:	f04f 0300 	mov.w	r3, #0
 8002576:	00eb      	lsls	r3, r5, #3
 8002578:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800257c:	00e2      	lsls	r2, r4, #3
 800257e:	4614      	mov	r4, r2
 8002580:	461d      	mov	r5, r3
 8002582:	eb14 030a 	adds.w	r3, r4, sl
 8002586:	603b      	str	r3, [r7, #0]
 8002588:	eb45 030b 	adc.w	r3, r5, fp
 800258c:	607b      	str	r3, [r7, #4]
 800258e:	f04f 0200 	mov.w	r2, #0
 8002592:	f04f 0300 	mov.w	r3, #0
 8002596:	e9d7 4500 	ldrd	r4, r5, [r7]
 800259a:	4629      	mov	r1, r5
 800259c:	028b      	lsls	r3, r1, #10
 800259e:	4621      	mov	r1, r4
 80025a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80025a4:	4621      	mov	r1, r4
 80025a6:	028a      	lsls	r2, r1, #10
 80025a8:	4610      	mov	r0, r2
 80025aa:	4619      	mov	r1, r3
 80025ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025ae:	2200      	movs	r2, #0
 80025b0:	60bb      	str	r3, [r7, #8]
 80025b2:	60fa      	str	r2, [r7, #12]
 80025b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025b8:	f7fd fe4c 	bl	8000254 <__aeabi_uldivmod>
 80025bc:	4602      	mov	r2, r0
 80025be:	460b      	mov	r3, r1
 80025c0:	4613      	mov	r3, r2
 80025c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80025c4:	4b0b      	ldr	r3, [pc, #44]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	0c1b      	lsrs	r3, r3, #16
 80025ca:	f003 0303 	and.w	r3, r3, #3
 80025ce:	3301      	adds	r3, #1
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80025d4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80025d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025dc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80025de:	e002      	b.n	80025e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80025e0:	4b05      	ldr	r3, [pc, #20]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80025e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80025e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3740      	adds	r7, #64	@ 0x40
 80025ec:	46bd      	mov	sp, r7
 80025ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025f2:	bf00      	nop
 80025f4:	40023800 	.word	0x40023800
 80025f8:	00f42400 	.word	0x00f42400
 80025fc:	017d7840 	.word	0x017d7840

08002600 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002604:	4b03      	ldr	r3, [pc, #12]	@ (8002614 <HAL_RCC_GetHCLKFreq+0x14>)
 8002606:	681b      	ldr	r3, [r3, #0]
}
 8002608:	4618      	mov	r0, r3
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	20000000 	.word	0x20000000

08002618 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800261c:	f7ff fff0 	bl	8002600 <HAL_RCC_GetHCLKFreq>
 8002620:	4602      	mov	r2, r0
 8002622:	4b05      	ldr	r3, [pc, #20]	@ (8002638 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	0a9b      	lsrs	r3, r3, #10
 8002628:	f003 0307 	and.w	r3, r3, #7
 800262c:	4903      	ldr	r1, [pc, #12]	@ (800263c <HAL_RCC_GetPCLK1Freq+0x24>)
 800262e:	5ccb      	ldrb	r3, [r1, r3]
 8002630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002634:	4618      	mov	r0, r3
 8002636:	bd80      	pop	{r7, pc}
 8002638:	40023800 	.word	0x40023800
 800263c:	08003b84 	.word	0x08003b84

08002640 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002644:	f7ff ffdc 	bl	8002600 <HAL_RCC_GetHCLKFreq>
 8002648:	4602      	mov	r2, r0
 800264a:	4b05      	ldr	r3, [pc, #20]	@ (8002660 <HAL_RCC_GetPCLK2Freq+0x20>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	0b5b      	lsrs	r3, r3, #13
 8002650:	f003 0307 	and.w	r3, r3, #7
 8002654:	4903      	ldr	r1, [pc, #12]	@ (8002664 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002656:	5ccb      	ldrb	r3, [r1, r3]
 8002658:	fa22 f303 	lsr.w	r3, r2, r3
}
 800265c:	4618      	mov	r0, r3
 800265e:	bd80      	pop	{r7, pc}
 8002660:	40023800 	.word	0x40023800
 8002664:	08003b84 	.word	0x08003b84

08002668 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002674:	2300      	movs	r3, #0
 8002676:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002678:	2300      	movs	r3, #0
 800267a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800267c:	2300      	movs	r3, #0
 800267e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002680:	2300      	movs	r3, #0
 8002682:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0301 	and.w	r3, r3, #1
 800268c:	2b00      	cmp	r3, #0
 800268e:	d012      	beq.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002690:	4b69      	ldr	r3, [pc, #420]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	4a68      	ldr	r2, [pc, #416]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002696:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800269a:	6093      	str	r3, [r2, #8]
 800269c:	4b66      	ldr	r3, [pc, #408]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026a4:	4964      	ldr	r1, [pc, #400]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026a6:	4313      	orrs	r3, r2
 80026a8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d101      	bne.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80026b2:	2301      	movs	r3, #1
 80026b4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d017      	beq.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80026c2:	4b5d      	ldr	r3, [pc, #372]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026c8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026d0:	4959      	ldr	r1, [pc, #356]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026d2:	4313      	orrs	r3, r2
 80026d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80026e0:	d101      	bne.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80026e2:	2301      	movs	r3, #1
 80026e4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d101      	bne.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80026ee:	2301      	movs	r3, #1
 80026f0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d017      	beq.n	800272e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80026fe:	4b4e      	ldr	r3, [pc, #312]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002700:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002704:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270c:	494a      	ldr	r1, [pc, #296]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800270e:	4313      	orrs	r3, r2
 8002710:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002718:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800271c:	d101      	bne.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800271e:	2301      	movs	r3, #1
 8002720:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002726:	2b00      	cmp	r3, #0
 8002728:	d101      	bne.n	800272e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800272a:	2301      	movs	r3, #1
 800272c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800273a:	2301      	movs	r3, #1
 800273c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0320 	and.w	r3, r3, #32
 8002746:	2b00      	cmp	r3, #0
 8002748:	f000 808b 	beq.w	8002862 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800274c:	4b3a      	ldr	r3, [pc, #232]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800274e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002750:	4a39      	ldr	r2, [pc, #228]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002756:	6413      	str	r3, [r2, #64]	@ 0x40
 8002758:	4b37      	ldr	r3, [pc, #220]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800275a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002760:	60bb      	str	r3, [r7, #8]
 8002762:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002764:	4b35      	ldr	r3, [pc, #212]	@ (800283c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a34      	ldr	r2, [pc, #208]	@ (800283c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800276a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800276e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002770:	f7fe fcf2 	bl	8001158 <HAL_GetTick>
 8002774:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002776:	e008      	b.n	800278a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002778:	f7fe fcee 	bl	8001158 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b64      	cmp	r3, #100	@ 0x64
 8002784:	d901      	bls.n	800278a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e357      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800278a:	4b2c      	ldr	r3, [pc, #176]	@ (800283c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002792:	2b00      	cmp	r3, #0
 8002794:	d0f0      	beq.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002796:	4b28      	ldr	r3, [pc, #160]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800279a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800279e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d035      	beq.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d02e      	beq.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80027b4:	4b20      	ldr	r3, [pc, #128]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027bc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80027be:	4b1e      	ldr	r3, [pc, #120]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027c2:	4a1d      	ldr	r2, [pc, #116]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027c8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80027ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ce:	4a1a      	ldr	r2, [pc, #104]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027d4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80027d6:	4a18      	ldr	r2, [pc, #96]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80027dc:	4b16      	ldr	r3, [pc, #88]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d114      	bne.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e8:	f7fe fcb6 	bl	8001158 <HAL_GetTick>
 80027ec:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ee:	e00a      	b.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027f0:	f7fe fcb2 	bl	8001158 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027fe:	4293      	cmp	r3, r2
 8002800:	d901      	bls.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e319      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002806:	4b0c      	ldr	r3, [pc, #48]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d0ee      	beq.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002816:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800281a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800281e:	d111      	bne.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002820:	4b05      	ldr	r3, [pc, #20]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800282c:	4b04      	ldr	r3, [pc, #16]	@ (8002840 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800282e:	400b      	ands	r3, r1
 8002830:	4901      	ldr	r1, [pc, #4]	@ (8002838 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002832:	4313      	orrs	r3, r2
 8002834:	608b      	str	r3, [r1, #8]
 8002836:	e00b      	b.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002838:	40023800 	.word	0x40023800
 800283c:	40007000 	.word	0x40007000
 8002840:	0ffffcff 	.word	0x0ffffcff
 8002844:	4baa      	ldr	r3, [pc, #680]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	4aa9      	ldr	r2, [pc, #676]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800284a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800284e:	6093      	str	r3, [r2, #8]
 8002850:	4ba7      	ldr	r3, [pc, #668]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002852:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002858:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800285c:	49a4      	ldr	r1, [pc, #656]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800285e:	4313      	orrs	r3, r2
 8002860:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0310 	and.w	r3, r3, #16
 800286a:	2b00      	cmp	r3, #0
 800286c:	d010      	beq.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800286e:	4ba0      	ldr	r3, [pc, #640]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002870:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002874:	4a9e      	ldr	r2, [pc, #632]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002876:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800287a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800287e:	4b9c      	ldr	r3, [pc, #624]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002880:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002888:	4999      	ldr	r1, [pc, #612]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800288a:	4313      	orrs	r3, r2
 800288c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00a      	beq.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800289c:	4b94      	ldr	r3, [pc, #592]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800289e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028a2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028aa:	4991      	ldr	r1, [pc, #580]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028ac:	4313      	orrs	r3, r2
 80028ae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00a      	beq.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80028be:	4b8c      	ldr	r3, [pc, #560]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028c4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80028cc:	4988      	ldr	r1, [pc, #544]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d00a      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80028e0:	4b83      	ldr	r3, [pc, #524]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028ee:	4980      	ldr	r1, [pc, #512]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00a      	beq.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002902:	4b7b      	ldr	r3, [pc, #492]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002904:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002908:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002910:	4977      	ldr	r1, [pc, #476]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002912:	4313      	orrs	r3, r2
 8002914:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002920:	2b00      	cmp	r3, #0
 8002922:	d00a      	beq.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002924:	4b72      	ldr	r3, [pc, #456]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800292a:	f023 0203 	bic.w	r2, r3, #3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002932:	496f      	ldr	r1, [pc, #444]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002934:	4313      	orrs	r3, r2
 8002936:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00a      	beq.n	800295c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002946:	4b6a      	ldr	r3, [pc, #424]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002948:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800294c:	f023 020c 	bic.w	r2, r3, #12
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002954:	4966      	ldr	r1, [pc, #408]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002956:	4313      	orrs	r3, r2
 8002958:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002964:	2b00      	cmp	r3, #0
 8002966:	d00a      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002968:	4b61      	ldr	r3, [pc, #388]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800296a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800296e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002976:	495e      	ldr	r1, [pc, #376]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002978:	4313      	orrs	r3, r2
 800297a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002986:	2b00      	cmp	r3, #0
 8002988:	d00a      	beq.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800298a:	4b59      	ldr	r3, [pc, #356]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800298c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002990:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002998:	4955      	ldr	r1, [pc, #340]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800299a:	4313      	orrs	r3, r2
 800299c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d00a      	beq.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029ac:	4b50      	ldr	r3, [pc, #320]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80029ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029b2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ba:	494d      	ldr	r1, [pc, #308]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00a      	beq.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80029ce:	4b48      	ldr	r3, [pc, #288]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80029d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029d4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029dc:	4944      	ldr	r1, [pc, #272]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80029de:	4313      	orrs	r3, r2
 80029e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d00a      	beq.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80029f0:	4b3f      	ldr	r3, [pc, #252]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80029f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029f6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fe:	493c      	ldr	r1, [pc, #240]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d00a      	beq.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002a12:	4b37      	ldr	r3, [pc, #220]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a18:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a20:	4933      	ldr	r1, [pc, #204]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d00a      	beq.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002a34:	4b2e      	ldr	r3, [pc, #184]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a3a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002a42:	492b      	ldr	r1, [pc, #172]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a44:	4313      	orrs	r3, r2
 8002a46:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d011      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002a56:	4b26      	ldr	r3, [pc, #152]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a5c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a64:	4922      	ldr	r1, [pc, #136]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a66:	4313      	orrs	r3, r2
 8002a68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a74:	d101      	bne.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002a76:	2301      	movs	r3, #1
 8002a78:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0308 	and.w	r3, r3, #8
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002a86:	2301      	movs	r3, #1
 8002a88:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00a      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a96:	4b16      	ldr	r3, [pc, #88]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a9c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002aa4:	4912      	ldr	r1, [pc, #72]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d00b      	beq.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ab8:	4b0d      	ldr	r3, [pc, #52]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002abe:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ac8:	4909      	ldr	r1, [pc, #36]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d006      	beq.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f000 80d9 	beq.w	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002ae4:	4b02      	ldr	r3, [pc, #8]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a01      	ldr	r2, [pc, #4]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002aea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002aee:	e001      	b.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002af0:	40023800 	.word	0x40023800
 8002af4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002af6:	f7fe fb2f 	bl	8001158 <HAL_GetTick>
 8002afa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002afc:	e008      	b.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002afe:	f7fe fb2b 	bl	8001158 <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b64      	cmp	r3, #100	@ 0x64
 8002b0a:	d901      	bls.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e194      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b10:	4b6c      	ldr	r3, [pc, #432]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d1f0      	bne.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0301 	and.w	r3, r3, #1
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d021      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d11d      	bne.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002b30:	4b64      	ldr	r3, [pc, #400]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b36:	0c1b      	lsrs	r3, r3, #16
 8002b38:	f003 0303 	and.w	r3, r3, #3
 8002b3c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002b3e:	4b61      	ldr	r3, [pc, #388]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b44:	0e1b      	lsrs	r3, r3, #24
 8002b46:	f003 030f 	and.w	r3, r3, #15
 8002b4a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	019a      	lsls	r2, r3, #6
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	041b      	lsls	r3, r3, #16
 8002b56:	431a      	orrs	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	061b      	lsls	r3, r3, #24
 8002b5c:	431a      	orrs	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	071b      	lsls	r3, r3, #28
 8002b64:	4957      	ldr	r1, [pc, #348]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d004      	beq.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b7c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b80:	d00a      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d02e      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b96:	d129      	bne.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002b98:	4b4a      	ldr	r3, [pc, #296]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b9e:	0c1b      	lsrs	r3, r3, #16
 8002ba0:	f003 0303 	and.w	r3, r3, #3
 8002ba4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002ba6:	4b47      	ldr	r3, [pc, #284]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ba8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bac:	0f1b      	lsrs	r3, r3, #28
 8002bae:	f003 0307 	and.w	r3, r3, #7
 8002bb2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	019a      	lsls	r2, r3, #6
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	041b      	lsls	r3, r3, #16
 8002bbe:	431a      	orrs	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	061b      	lsls	r3, r3, #24
 8002bc6:	431a      	orrs	r2, r3
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	071b      	lsls	r3, r3, #28
 8002bcc:	493d      	ldr	r1, [pc, #244]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002bd4:	4b3b      	ldr	r3, [pc, #236]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002bda:	f023 021f 	bic.w	r2, r3, #31
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be2:	3b01      	subs	r3, #1
 8002be4:	4937      	ldr	r1, [pc, #220]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d01d      	beq.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002bf8:	4b32      	ldr	r3, [pc, #200]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bfe:	0e1b      	lsrs	r3, r3, #24
 8002c00:	f003 030f 	and.w	r3, r3, #15
 8002c04:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c06:	4b2f      	ldr	r3, [pc, #188]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c0c:	0f1b      	lsrs	r3, r3, #28
 8002c0e:	f003 0307 	and.w	r3, r3, #7
 8002c12:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	019a      	lsls	r2, r3, #6
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	041b      	lsls	r3, r3, #16
 8002c20:	431a      	orrs	r2, r3
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	061b      	lsls	r3, r3, #24
 8002c26:	431a      	orrs	r2, r3
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	071b      	lsls	r3, r3, #28
 8002c2c:	4925      	ldr	r1, [pc, #148]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d011      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	019a      	lsls	r2, r3, #6
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	041b      	lsls	r3, r3, #16
 8002c4c:	431a      	orrs	r2, r3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	061b      	lsls	r3, r3, #24
 8002c54:	431a      	orrs	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	071b      	lsls	r3, r3, #28
 8002c5c:	4919      	ldr	r1, [pc, #100]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002c64:	4b17      	ldr	r3, [pc, #92]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a16      	ldr	r2, [pc, #88]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c6a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002c6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c70:	f7fe fa72 	bl	8001158 <HAL_GetTick>
 8002c74:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c76:	e008      	b.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002c78:	f7fe fa6e 	bl	8001158 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b64      	cmp	r3, #100	@ 0x64
 8002c84:	d901      	bls.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e0d7      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d0f0      	beq.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	f040 80cd 	bne.w	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002c9e:	4b09      	ldr	r3, [pc, #36]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a08      	ldr	r2, [pc, #32]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ca4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ca8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002caa:	f7fe fa55 	bl	8001158 <HAL_GetTick>
 8002cae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002cb0:	e00a      	b.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002cb2:	f7fe fa51 	bl	8001158 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b64      	cmp	r3, #100	@ 0x64
 8002cbe:	d903      	bls.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e0ba      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002cc4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002cc8:	4b5e      	ldr	r3, [pc, #376]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002cd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002cd4:	d0ed      	beq.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d003      	beq.n	8002cea <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d009      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d02e      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d12a      	bne.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002cfe:	4b51      	ldr	r3, [pc, #324]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d04:	0c1b      	lsrs	r3, r3, #16
 8002d06:	f003 0303 	and.w	r3, r3, #3
 8002d0a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002d0c:	4b4d      	ldr	r3, [pc, #308]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d12:	0f1b      	lsrs	r3, r3, #28
 8002d14:	f003 0307 	and.w	r3, r3, #7
 8002d18:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	019a      	lsls	r2, r3, #6
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	041b      	lsls	r3, r3, #16
 8002d24:	431a      	orrs	r2, r3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	061b      	lsls	r3, r3, #24
 8002d2c:	431a      	orrs	r2, r3
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	071b      	lsls	r3, r3, #28
 8002d32:	4944      	ldr	r1, [pc, #272]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d34:	4313      	orrs	r3, r2
 8002d36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002d3a:	4b42      	ldr	r3, [pc, #264]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d40:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	021b      	lsls	r3, r3, #8
 8002d4c:	493d      	ldr	r1, [pc, #244]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d022      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d68:	d11d      	bne.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002d6a:	4b36      	ldr	r3, [pc, #216]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d70:	0e1b      	lsrs	r3, r3, #24
 8002d72:	f003 030f 	and.w	r3, r3, #15
 8002d76:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002d78:	4b32      	ldr	r3, [pc, #200]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d7e:	0f1b      	lsrs	r3, r3, #28
 8002d80:	f003 0307 	and.w	r3, r3, #7
 8002d84:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	019a      	lsls	r2, r3, #6
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a1b      	ldr	r3, [r3, #32]
 8002d90:	041b      	lsls	r3, r3, #16
 8002d92:	431a      	orrs	r2, r3
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	061b      	lsls	r3, r3, #24
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	071b      	lsls	r3, r3, #28
 8002d9e:	4929      	ldr	r1, [pc, #164]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0308 	and.w	r3, r3, #8
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d028      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002db2:	4b24      	ldr	r3, [pc, #144]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002db8:	0e1b      	lsrs	r3, r3, #24
 8002dba:	f003 030f 	and.w	r3, r3, #15
 8002dbe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002dc0:	4b20      	ldr	r3, [pc, #128]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dc6:	0c1b      	lsrs	r3, r3, #16
 8002dc8:	f003 0303 	and.w	r3, r3, #3
 8002dcc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	695b      	ldr	r3, [r3, #20]
 8002dd2:	019a      	lsls	r2, r3, #6
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	041b      	lsls	r3, r3, #16
 8002dd8:	431a      	orrs	r2, r3
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	061b      	lsls	r3, r3, #24
 8002dde:	431a      	orrs	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	69db      	ldr	r3, [r3, #28]
 8002de4:	071b      	lsls	r3, r3, #28
 8002de6:	4917      	ldr	r1, [pc, #92]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002dee:	4b15      	ldr	r3, [pc, #84]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002df0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002df4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dfc:	4911      	ldr	r1, [pc, #68]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002e04:	4b0f      	ldr	r3, [pc, #60]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a0e      	ldr	r2, [pc, #56]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002e0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e10:	f7fe f9a2 	bl	8001158 <HAL_GetTick>
 8002e14:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e16:	e008      	b.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002e18:	f7fe f99e 	bl	8001158 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	2b64      	cmp	r3, #100	@ 0x64
 8002e24:	d901      	bls.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e007      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e2a:	4b06      	ldr	r3, [pc, #24]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002e32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e36:	d1ef      	bne.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3720      	adds	r7, #32
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	40023800 	.word	0x40023800

08002e48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d101      	bne.n	8002e5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e040      	b.n	8002edc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d106      	bne.n	8002e70 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f7fd feaa 	bl	8000bc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2224      	movs	r2, #36	@ 0x24
 8002e74:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 0201 	bic.w	r2, r2, #1
 8002e84:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d002      	beq.n	8002e94 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 fb16 	bl	80034c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f000 f8af 	bl	8002ff8 <UART_SetConfig>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d101      	bne.n	8002ea4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e01b      	b.n	8002edc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	685a      	ldr	r2, [r3, #4]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002eb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	689a      	ldr	r2, [r3, #8]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ec2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f042 0201 	orr.w	r2, r2, #1
 8002ed2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f000 fb95 	bl	8003604 <UART_CheckIdleState>
 8002eda:	4603      	mov	r3, r0
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b08a      	sub	sp, #40	@ 0x28
 8002ee8:	af02      	add	r7, sp, #8
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	603b      	str	r3, [r7, #0]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ef8:	2b20      	cmp	r3, #32
 8002efa:	d177      	bne.n	8002fec <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d002      	beq.n	8002f08 <HAL_UART_Transmit+0x24>
 8002f02:	88fb      	ldrh	r3, [r7, #6]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d101      	bne.n	8002f0c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e070      	b.n	8002fee <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2221      	movs	r2, #33	@ 0x21
 8002f18:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f1a:	f7fe f91d 	bl	8001158 <HAL_GetTick>
 8002f1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	88fa      	ldrh	r2, [r7, #6]
 8002f24:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	88fa      	ldrh	r2, [r7, #6]
 8002f2c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f38:	d108      	bne.n	8002f4c <HAL_UART_Transmit+0x68>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d104      	bne.n	8002f4c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002f42:	2300      	movs	r3, #0
 8002f44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	61bb      	str	r3, [r7, #24]
 8002f4a:	e003      	b.n	8002f54 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f50:	2300      	movs	r3, #0
 8002f52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f54:	e02f      	b.n	8002fb6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	9300      	str	r3, [sp, #0]
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	2180      	movs	r1, #128	@ 0x80
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f000 fba6 	bl	80036b2 <UART_WaitOnFlagUntilTimeout>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d004      	beq.n	8002f76 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2220      	movs	r2, #32
 8002f70:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e03b      	b.n	8002fee <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d10b      	bne.n	8002f94 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	881b      	ldrh	r3, [r3, #0]
 8002f80:	461a      	mov	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f8a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	3302      	adds	r3, #2
 8002f90:	61bb      	str	r3, [r7, #24]
 8002f92:	e007      	b.n	8002fa4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	781a      	ldrb	r2, [r3, #0]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	3b01      	subs	r3, #1
 8002fae:	b29a      	uxth	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1c9      	bne.n	8002f56 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	9300      	str	r3, [sp, #0]
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	2140      	movs	r1, #64	@ 0x40
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f000 fb70 	bl	80036b2 <UART_WaitOnFlagUntilTimeout>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d004      	beq.n	8002fe2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2220      	movs	r2, #32
 8002fdc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e005      	b.n	8002fee <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2220      	movs	r2, #32
 8002fe6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	e000      	b.n	8002fee <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002fec:	2302      	movs	r3, #2
  }
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3720      	adds	r7, #32
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
	...

08002ff8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b088      	sub	sp, #32
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003000:	2300      	movs	r3, #0
 8003002:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689a      	ldr	r2, [r3, #8]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	691b      	ldr	r3, [r3, #16]
 800300c:	431a      	orrs	r2, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	431a      	orrs	r2, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	69db      	ldr	r3, [r3, #28]
 8003018:	4313      	orrs	r3, r2
 800301a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	4ba6      	ldr	r3, [pc, #664]	@ (80032bc <UART_SetConfig+0x2c4>)
 8003024:	4013      	ands	r3, r2
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	6812      	ldr	r2, [r2, #0]
 800302a:	6979      	ldr	r1, [r7, #20]
 800302c:	430b      	orrs	r3, r1
 800302e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	68da      	ldr	r2, [r3, #12]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	430a      	orrs	r2, r1
 8003044:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a1b      	ldr	r3, [r3, #32]
 8003050:	697a      	ldr	r2, [r7, #20]
 8003052:	4313      	orrs	r3, r2
 8003054:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	697a      	ldr	r2, [r7, #20]
 8003066:	430a      	orrs	r2, r1
 8003068:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a94      	ldr	r2, [pc, #592]	@ (80032c0 <UART_SetConfig+0x2c8>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d120      	bne.n	80030b6 <UART_SetConfig+0xbe>
 8003074:	4b93      	ldr	r3, [pc, #588]	@ (80032c4 <UART_SetConfig+0x2cc>)
 8003076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800307a:	f003 0303 	and.w	r3, r3, #3
 800307e:	2b03      	cmp	r3, #3
 8003080:	d816      	bhi.n	80030b0 <UART_SetConfig+0xb8>
 8003082:	a201      	add	r2, pc, #4	@ (adr r2, 8003088 <UART_SetConfig+0x90>)
 8003084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003088:	08003099 	.word	0x08003099
 800308c:	080030a5 	.word	0x080030a5
 8003090:	0800309f 	.word	0x0800309f
 8003094:	080030ab 	.word	0x080030ab
 8003098:	2301      	movs	r3, #1
 800309a:	77fb      	strb	r3, [r7, #31]
 800309c:	e150      	b.n	8003340 <UART_SetConfig+0x348>
 800309e:	2302      	movs	r3, #2
 80030a0:	77fb      	strb	r3, [r7, #31]
 80030a2:	e14d      	b.n	8003340 <UART_SetConfig+0x348>
 80030a4:	2304      	movs	r3, #4
 80030a6:	77fb      	strb	r3, [r7, #31]
 80030a8:	e14a      	b.n	8003340 <UART_SetConfig+0x348>
 80030aa:	2308      	movs	r3, #8
 80030ac:	77fb      	strb	r3, [r7, #31]
 80030ae:	e147      	b.n	8003340 <UART_SetConfig+0x348>
 80030b0:	2310      	movs	r3, #16
 80030b2:	77fb      	strb	r3, [r7, #31]
 80030b4:	e144      	b.n	8003340 <UART_SetConfig+0x348>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a83      	ldr	r2, [pc, #524]	@ (80032c8 <UART_SetConfig+0x2d0>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d132      	bne.n	8003126 <UART_SetConfig+0x12e>
 80030c0:	4b80      	ldr	r3, [pc, #512]	@ (80032c4 <UART_SetConfig+0x2cc>)
 80030c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030c6:	f003 030c 	and.w	r3, r3, #12
 80030ca:	2b0c      	cmp	r3, #12
 80030cc:	d828      	bhi.n	8003120 <UART_SetConfig+0x128>
 80030ce:	a201      	add	r2, pc, #4	@ (adr r2, 80030d4 <UART_SetConfig+0xdc>)
 80030d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030d4:	08003109 	.word	0x08003109
 80030d8:	08003121 	.word	0x08003121
 80030dc:	08003121 	.word	0x08003121
 80030e0:	08003121 	.word	0x08003121
 80030e4:	08003115 	.word	0x08003115
 80030e8:	08003121 	.word	0x08003121
 80030ec:	08003121 	.word	0x08003121
 80030f0:	08003121 	.word	0x08003121
 80030f4:	0800310f 	.word	0x0800310f
 80030f8:	08003121 	.word	0x08003121
 80030fc:	08003121 	.word	0x08003121
 8003100:	08003121 	.word	0x08003121
 8003104:	0800311b 	.word	0x0800311b
 8003108:	2300      	movs	r3, #0
 800310a:	77fb      	strb	r3, [r7, #31]
 800310c:	e118      	b.n	8003340 <UART_SetConfig+0x348>
 800310e:	2302      	movs	r3, #2
 8003110:	77fb      	strb	r3, [r7, #31]
 8003112:	e115      	b.n	8003340 <UART_SetConfig+0x348>
 8003114:	2304      	movs	r3, #4
 8003116:	77fb      	strb	r3, [r7, #31]
 8003118:	e112      	b.n	8003340 <UART_SetConfig+0x348>
 800311a:	2308      	movs	r3, #8
 800311c:	77fb      	strb	r3, [r7, #31]
 800311e:	e10f      	b.n	8003340 <UART_SetConfig+0x348>
 8003120:	2310      	movs	r3, #16
 8003122:	77fb      	strb	r3, [r7, #31]
 8003124:	e10c      	b.n	8003340 <UART_SetConfig+0x348>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a68      	ldr	r2, [pc, #416]	@ (80032cc <UART_SetConfig+0x2d4>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d120      	bne.n	8003172 <UART_SetConfig+0x17a>
 8003130:	4b64      	ldr	r3, [pc, #400]	@ (80032c4 <UART_SetConfig+0x2cc>)
 8003132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003136:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800313a:	2b30      	cmp	r3, #48	@ 0x30
 800313c:	d013      	beq.n	8003166 <UART_SetConfig+0x16e>
 800313e:	2b30      	cmp	r3, #48	@ 0x30
 8003140:	d814      	bhi.n	800316c <UART_SetConfig+0x174>
 8003142:	2b20      	cmp	r3, #32
 8003144:	d009      	beq.n	800315a <UART_SetConfig+0x162>
 8003146:	2b20      	cmp	r3, #32
 8003148:	d810      	bhi.n	800316c <UART_SetConfig+0x174>
 800314a:	2b00      	cmp	r3, #0
 800314c:	d002      	beq.n	8003154 <UART_SetConfig+0x15c>
 800314e:	2b10      	cmp	r3, #16
 8003150:	d006      	beq.n	8003160 <UART_SetConfig+0x168>
 8003152:	e00b      	b.n	800316c <UART_SetConfig+0x174>
 8003154:	2300      	movs	r3, #0
 8003156:	77fb      	strb	r3, [r7, #31]
 8003158:	e0f2      	b.n	8003340 <UART_SetConfig+0x348>
 800315a:	2302      	movs	r3, #2
 800315c:	77fb      	strb	r3, [r7, #31]
 800315e:	e0ef      	b.n	8003340 <UART_SetConfig+0x348>
 8003160:	2304      	movs	r3, #4
 8003162:	77fb      	strb	r3, [r7, #31]
 8003164:	e0ec      	b.n	8003340 <UART_SetConfig+0x348>
 8003166:	2308      	movs	r3, #8
 8003168:	77fb      	strb	r3, [r7, #31]
 800316a:	e0e9      	b.n	8003340 <UART_SetConfig+0x348>
 800316c:	2310      	movs	r3, #16
 800316e:	77fb      	strb	r3, [r7, #31]
 8003170:	e0e6      	b.n	8003340 <UART_SetConfig+0x348>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a56      	ldr	r2, [pc, #344]	@ (80032d0 <UART_SetConfig+0x2d8>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d120      	bne.n	80031be <UART_SetConfig+0x1c6>
 800317c:	4b51      	ldr	r3, [pc, #324]	@ (80032c4 <UART_SetConfig+0x2cc>)
 800317e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003182:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003186:	2bc0      	cmp	r3, #192	@ 0xc0
 8003188:	d013      	beq.n	80031b2 <UART_SetConfig+0x1ba>
 800318a:	2bc0      	cmp	r3, #192	@ 0xc0
 800318c:	d814      	bhi.n	80031b8 <UART_SetConfig+0x1c0>
 800318e:	2b80      	cmp	r3, #128	@ 0x80
 8003190:	d009      	beq.n	80031a6 <UART_SetConfig+0x1ae>
 8003192:	2b80      	cmp	r3, #128	@ 0x80
 8003194:	d810      	bhi.n	80031b8 <UART_SetConfig+0x1c0>
 8003196:	2b00      	cmp	r3, #0
 8003198:	d002      	beq.n	80031a0 <UART_SetConfig+0x1a8>
 800319a:	2b40      	cmp	r3, #64	@ 0x40
 800319c:	d006      	beq.n	80031ac <UART_SetConfig+0x1b4>
 800319e:	e00b      	b.n	80031b8 <UART_SetConfig+0x1c0>
 80031a0:	2300      	movs	r3, #0
 80031a2:	77fb      	strb	r3, [r7, #31]
 80031a4:	e0cc      	b.n	8003340 <UART_SetConfig+0x348>
 80031a6:	2302      	movs	r3, #2
 80031a8:	77fb      	strb	r3, [r7, #31]
 80031aa:	e0c9      	b.n	8003340 <UART_SetConfig+0x348>
 80031ac:	2304      	movs	r3, #4
 80031ae:	77fb      	strb	r3, [r7, #31]
 80031b0:	e0c6      	b.n	8003340 <UART_SetConfig+0x348>
 80031b2:	2308      	movs	r3, #8
 80031b4:	77fb      	strb	r3, [r7, #31]
 80031b6:	e0c3      	b.n	8003340 <UART_SetConfig+0x348>
 80031b8:	2310      	movs	r3, #16
 80031ba:	77fb      	strb	r3, [r7, #31]
 80031bc:	e0c0      	b.n	8003340 <UART_SetConfig+0x348>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a44      	ldr	r2, [pc, #272]	@ (80032d4 <UART_SetConfig+0x2dc>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d125      	bne.n	8003214 <UART_SetConfig+0x21c>
 80031c8:	4b3e      	ldr	r3, [pc, #248]	@ (80032c4 <UART_SetConfig+0x2cc>)
 80031ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031d6:	d017      	beq.n	8003208 <UART_SetConfig+0x210>
 80031d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031dc:	d817      	bhi.n	800320e <UART_SetConfig+0x216>
 80031de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031e2:	d00b      	beq.n	80031fc <UART_SetConfig+0x204>
 80031e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031e8:	d811      	bhi.n	800320e <UART_SetConfig+0x216>
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d003      	beq.n	80031f6 <UART_SetConfig+0x1fe>
 80031ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031f2:	d006      	beq.n	8003202 <UART_SetConfig+0x20a>
 80031f4:	e00b      	b.n	800320e <UART_SetConfig+0x216>
 80031f6:	2300      	movs	r3, #0
 80031f8:	77fb      	strb	r3, [r7, #31]
 80031fa:	e0a1      	b.n	8003340 <UART_SetConfig+0x348>
 80031fc:	2302      	movs	r3, #2
 80031fe:	77fb      	strb	r3, [r7, #31]
 8003200:	e09e      	b.n	8003340 <UART_SetConfig+0x348>
 8003202:	2304      	movs	r3, #4
 8003204:	77fb      	strb	r3, [r7, #31]
 8003206:	e09b      	b.n	8003340 <UART_SetConfig+0x348>
 8003208:	2308      	movs	r3, #8
 800320a:	77fb      	strb	r3, [r7, #31]
 800320c:	e098      	b.n	8003340 <UART_SetConfig+0x348>
 800320e:	2310      	movs	r3, #16
 8003210:	77fb      	strb	r3, [r7, #31]
 8003212:	e095      	b.n	8003340 <UART_SetConfig+0x348>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a2f      	ldr	r2, [pc, #188]	@ (80032d8 <UART_SetConfig+0x2e0>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d125      	bne.n	800326a <UART_SetConfig+0x272>
 800321e:	4b29      	ldr	r3, [pc, #164]	@ (80032c4 <UART_SetConfig+0x2cc>)
 8003220:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003224:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003228:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800322c:	d017      	beq.n	800325e <UART_SetConfig+0x266>
 800322e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003232:	d817      	bhi.n	8003264 <UART_SetConfig+0x26c>
 8003234:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003238:	d00b      	beq.n	8003252 <UART_SetConfig+0x25a>
 800323a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800323e:	d811      	bhi.n	8003264 <UART_SetConfig+0x26c>
 8003240:	2b00      	cmp	r3, #0
 8003242:	d003      	beq.n	800324c <UART_SetConfig+0x254>
 8003244:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003248:	d006      	beq.n	8003258 <UART_SetConfig+0x260>
 800324a:	e00b      	b.n	8003264 <UART_SetConfig+0x26c>
 800324c:	2301      	movs	r3, #1
 800324e:	77fb      	strb	r3, [r7, #31]
 8003250:	e076      	b.n	8003340 <UART_SetConfig+0x348>
 8003252:	2302      	movs	r3, #2
 8003254:	77fb      	strb	r3, [r7, #31]
 8003256:	e073      	b.n	8003340 <UART_SetConfig+0x348>
 8003258:	2304      	movs	r3, #4
 800325a:	77fb      	strb	r3, [r7, #31]
 800325c:	e070      	b.n	8003340 <UART_SetConfig+0x348>
 800325e:	2308      	movs	r3, #8
 8003260:	77fb      	strb	r3, [r7, #31]
 8003262:	e06d      	b.n	8003340 <UART_SetConfig+0x348>
 8003264:	2310      	movs	r3, #16
 8003266:	77fb      	strb	r3, [r7, #31]
 8003268:	e06a      	b.n	8003340 <UART_SetConfig+0x348>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a1b      	ldr	r2, [pc, #108]	@ (80032dc <UART_SetConfig+0x2e4>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d138      	bne.n	80032e6 <UART_SetConfig+0x2ee>
 8003274:	4b13      	ldr	r3, [pc, #76]	@ (80032c4 <UART_SetConfig+0x2cc>)
 8003276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800327a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800327e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003282:	d017      	beq.n	80032b4 <UART_SetConfig+0x2bc>
 8003284:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003288:	d82a      	bhi.n	80032e0 <UART_SetConfig+0x2e8>
 800328a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800328e:	d00b      	beq.n	80032a8 <UART_SetConfig+0x2b0>
 8003290:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003294:	d824      	bhi.n	80032e0 <UART_SetConfig+0x2e8>
 8003296:	2b00      	cmp	r3, #0
 8003298:	d003      	beq.n	80032a2 <UART_SetConfig+0x2aa>
 800329a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800329e:	d006      	beq.n	80032ae <UART_SetConfig+0x2b6>
 80032a0:	e01e      	b.n	80032e0 <UART_SetConfig+0x2e8>
 80032a2:	2300      	movs	r3, #0
 80032a4:	77fb      	strb	r3, [r7, #31]
 80032a6:	e04b      	b.n	8003340 <UART_SetConfig+0x348>
 80032a8:	2302      	movs	r3, #2
 80032aa:	77fb      	strb	r3, [r7, #31]
 80032ac:	e048      	b.n	8003340 <UART_SetConfig+0x348>
 80032ae:	2304      	movs	r3, #4
 80032b0:	77fb      	strb	r3, [r7, #31]
 80032b2:	e045      	b.n	8003340 <UART_SetConfig+0x348>
 80032b4:	2308      	movs	r3, #8
 80032b6:	77fb      	strb	r3, [r7, #31]
 80032b8:	e042      	b.n	8003340 <UART_SetConfig+0x348>
 80032ba:	bf00      	nop
 80032bc:	efff69f3 	.word	0xefff69f3
 80032c0:	40011000 	.word	0x40011000
 80032c4:	40023800 	.word	0x40023800
 80032c8:	40004400 	.word	0x40004400
 80032cc:	40004800 	.word	0x40004800
 80032d0:	40004c00 	.word	0x40004c00
 80032d4:	40005000 	.word	0x40005000
 80032d8:	40011400 	.word	0x40011400
 80032dc:	40007800 	.word	0x40007800
 80032e0:	2310      	movs	r3, #16
 80032e2:	77fb      	strb	r3, [r7, #31]
 80032e4:	e02c      	b.n	8003340 <UART_SetConfig+0x348>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a72      	ldr	r2, [pc, #456]	@ (80034b4 <UART_SetConfig+0x4bc>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d125      	bne.n	800333c <UART_SetConfig+0x344>
 80032f0:	4b71      	ldr	r3, [pc, #452]	@ (80034b8 <UART_SetConfig+0x4c0>)
 80032f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032f6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80032fa:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80032fe:	d017      	beq.n	8003330 <UART_SetConfig+0x338>
 8003300:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003304:	d817      	bhi.n	8003336 <UART_SetConfig+0x33e>
 8003306:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800330a:	d00b      	beq.n	8003324 <UART_SetConfig+0x32c>
 800330c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003310:	d811      	bhi.n	8003336 <UART_SetConfig+0x33e>
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <UART_SetConfig+0x326>
 8003316:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800331a:	d006      	beq.n	800332a <UART_SetConfig+0x332>
 800331c:	e00b      	b.n	8003336 <UART_SetConfig+0x33e>
 800331e:	2300      	movs	r3, #0
 8003320:	77fb      	strb	r3, [r7, #31]
 8003322:	e00d      	b.n	8003340 <UART_SetConfig+0x348>
 8003324:	2302      	movs	r3, #2
 8003326:	77fb      	strb	r3, [r7, #31]
 8003328:	e00a      	b.n	8003340 <UART_SetConfig+0x348>
 800332a:	2304      	movs	r3, #4
 800332c:	77fb      	strb	r3, [r7, #31]
 800332e:	e007      	b.n	8003340 <UART_SetConfig+0x348>
 8003330:	2308      	movs	r3, #8
 8003332:	77fb      	strb	r3, [r7, #31]
 8003334:	e004      	b.n	8003340 <UART_SetConfig+0x348>
 8003336:	2310      	movs	r3, #16
 8003338:	77fb      	strb	r3, [r7, #31]
 800333a:	e001      	b.n	8003340 <UART_SetConfig+0x348>
 800333c:	2310      	movs	r3, #16
 800333e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	69db      	ldr	r3, [r3, #28]
 8003344:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003348:	d15b      	bne.n	8003402 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800334a:	7ffb      	ldrb	r3, [r7, #31]
 800334c:	2b08      	cmp	r3, #8
 800334e:	d828      	bhi.n	80033a2 <UART_SetConfig+0x3aa>
 8003350:	a201      	add	r2, pc, #4	@ (adr r2, 8003358 <UART_SetConfig+0x360>)
 8003352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003356:	bf00      	nop
 8003358:	0800337d 	.word	0x0800337d
 800335c:	08003385 	.word	0x08003385
 8003360:	0800338d 	.word	0x0800338d
 8003364:	080033a3 	.word	0x080033a3
 8003368:	08003393 	.word	0x08003393
 800336c:	080033a3 	.word	0x080033a3
 8003370:	080033a3 	.word	0x080033a3
 8003374:	080033a3 	.word	0x080033a3
 8003378:	0800339b 	.word	0x0800339b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800337c:	f7ff f94c 	bl	8002618 <HAL_RCC_GetPCLK1Freq>
 8003380:	61b8      	str	r0, [r7, #24]
        break;
 8003382:	e013      	b.n	80033ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003384:	f7ff f95c 	bl	8002640 <HAL_RCC_GetPCLK2Freq>
 8003388:	61b8      	str	r0, [r7, #24]
        break;
 800338a:	e00f      	b.n	80033ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800338c:	4b4b      	ldr	r3, [pc, #300]	@ (80034bc <UART_SetConfig+0x4c4>)
 800338e:	61bb      	str	r3, [r7, #24]
        break;
 8003390:	e00c      	b.n	80033ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003392:	f7ff f86f 	bl	8002474 <HAL_RCC_GetSysClockFreq>
 8003396:	61b8      	str	r0, [r7, #24]
        break;
 8003398:	e008      	b.n	80033ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800339a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800339e:	61bb      	str	r3, [r7, #24]
        break;
 80033a0:	e004      	b.n	80033ac <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80033a2:	2300      	movs	r3, #0
 80033a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	77bb      	strb	r3, [r7, #30]
        break;
 80033aa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d074      	beq.n	800349c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80033b2:	69bb      	ldr	r3, [r7, #24]
 80033b4:	005a      	lsls	r2, r3, #1
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	085b      	lsrs	r3, r3, #1
 80033bc:	441a      	add	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	2b0f      	cmp	r3, #15
 80033cc:	d916      	bls.n	80033fc <UART_SetConfig+0x404>
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033d4:	d212      	bcs.n	80033fc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	b29b      	uxth	r3, r3
 80033da:	f023 030f 	bic.w	r3, r3, #15
 80033de:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	085b      	lsrs	r3, r3, #1
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	f003 0307 	and.w	r3, r3, #7
 80033ea:	b29a      	uxth	r2, r3
 80033ec:	89fb      	ldrh	r3, [r7, #14]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	89fa      	ldrh	r2, [r7, #14]
 80033f8:	60da      	str	r2, [r3, #12]
 80033fa:	e04f      	b.n	800349c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	77bb      	strb	r3, [r7, #30]
 8003400:	e04c      	b.n	800349c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003402:	7ffb      	ldrb	r3, [r7, #31]
 8003404:	2b08      	cmp	r3, #8
 8003406:	d828      	bhi.n	800345a <UART_SetConfig+0x462>
 8003408:	a201      	add	r2, pc, #4	@ (adr r2, 8003410 <UART_SetConfig+0x418>)
 800340a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800340e:	bf00      	nop
 8003410:	08003435 	.word	0x08003435
 8003414:	0800343d 	.word	0x0800343d
 8003418:	08003445 	.word	0x08003445
 800341c:	0800345b 	.word	0x0800345b
 8003420:	0800344b 	.word	0x0800344b
 8003424:	0800345b 	.word	0x0800345b
 8003428:	0800345b 	.word	0x0800345b
 800342c:	0800345b 	.word	0x0800345b
 8003430:	08003453 	.word	0x08003453
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003434:	f7ff f8f0 	bl	8002618 <HAL_RCC_GetPCLK1Freq>
 8003438:	61b8      	str	r0, [r7, #24]
        break;
 800343a:	e013      	b.n	8003464 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800343c:	f7ff f900 	bl	8002640 <HAL_RCC_GetPCLK2Freq>
 8003440:	61b8      	str	r0, [r7, #24]
        break;
 8003442:	e00f      	b.n	8003464 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003444:	4b1d      	ldr	r3, [pc, #116]	@ (80034bc <UART_SetConfig+0x4c4>)
 8003446:	61bb      	str	r3, [r7, #24]
        break;
 8003448:	e00c      	b.n	8003464 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800344a:	f7ff f813 	bl	8002474 <HAL_RCC_GetSysClockFreq>
 800344e:	61b8      	str	r0, [r7, #24]
        break;
 8003450:	e008      	b.n	8003464 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003452:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003456:	61bb      	str	r3, [r7, #24]
        break;
 8003458:	e004      	b.n	8003464 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800345a:	2300      	movs	r3, #0
 800345c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	77bb      	strb	r3, [r7, #30]
        break;
 8003462:	bf00      	nop
    }

    if (pclk != 0U)
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d018      	beq.n	800349c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	085a      	lsrs	r2, r3, #1
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	441a      	add	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	fbb2 f3f3 	udiv	r3, r2, r3
 800347c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	2b0f      	cmp	r3, #15
 8003482:	d909      	bls.n	8003498 <UART_SetConfig+0x4a0>
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800348a:	d205      	bcs.n	8003498 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	b29a      	uxth	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	60da      	str	r2, [r3, #12]
 8003496:	e001      	b.n	800349c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80034a8:	7fbb      	ldrb	r3, [r7, #30]
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3720      	adds	r7, #32
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	40007c00 	.word	0x40007c00
 80034b8:	40023800 	.word	0x40023800
 80034bc:	00f42400 	.word	0x00f42400

080034c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034cc:	f003 0308 	and.w	r3, r3, #8
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00a      	beq.n	80034ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	430a      	orrs	r2, r1
 80034e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00a      	beq.n	800350c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	430a      	orrs	r2, r1
 800350a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00a      	beq.n	800352e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003532:	f003 0304 	and.w	r3, r3, #4
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00a      	beq.n	8003550 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	430a      	orrs	r2, r1
 800354e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003554:	f003 0310 	and.w	r3, r3, #16
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00a      	beq.n	8003572 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003576:	f003 0320 	and.w	r3, r3, #32
 800357a:	2b00      	cmp	r3, #0
 800357c:	d00a      	beq.n	8003594 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	430a      	orrs	r2, r1
 8003592:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800359c:	2b00      	cmp	r3, #0
 800359e:	d01a      	beq.n	80035d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	430a      	orrs	r2, r1
 80035b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035be:	d10a      	bne.n	80035d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00a      	beq.n	80035f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	430a      	orrs	r2, r1
 80035f6:	605a      	str	r2, [r3, #4]
  }
}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b08c      	sub	sp, #48	@ 0x30
 8003608:	af02      	add	r7, sp, #8
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003614:	f7fd fda0 	bl	8001158 <HAL_GetTick>
 8003618:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0308 	and.w	r3, r3, #8
 8003624:	2b08      	cmp	r3, #8
 8003626:	d12e      	bne.n	8003686 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003628:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800362c:	9300      	str	r3, [sp, #0]
 800362e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003630:	2200      	movs	r2, #0
 8003632:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 f83b 	bl	80036b2 <UART_WaitOnFlagUntilTimeout>
 800363c:	4603      	mov	r3, r0
 800363e:	2b00      	cmp	r3, #0
 8003640:	d021      	beq.n	8003686 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	e853 3f00 	ldrex	r3, [r3]
 800364e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003656:	623b      	str	r3, [r7, #32]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	461a      	mov	r2, r3
 800365e:	6a3b      	ldr	r3, [r7, #32]
 8003660:	61fb      	str	r3, [r7, #28]
 8003662:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003664:	69b9      	ldr	r1, [r7, #24]
 8003666:	69fa      	ldr	r2, [r7, #28]
 8003668:	e841 2300 	strex	r3, r2, [r1]
 800366c:	617b      	str	r3, [r7, #20]
   return(result);
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1e6      	bne.n	8003642 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2220      	movs	r2, #32
 8003678:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003682:	2303      	movs	r3, #3
 8003684:	e011      	b.n	80036aa <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2220      	movs	r2, #32
 800368a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2220      	movs	r2, #32
 8003690:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3728      	adds	r7, #40	@ 0x28
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}

080036b2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80036b2:	b580      	push	{r7, lr}
 80036b4:	b084      	sub	sp, #16
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	60f8      	str	r0, [r7, #12]
 80036ba:	60b9      	str	r1, [r7, #8]
 80036bc:	603b      	str	r3, [r7, #0]
 80036be:	4613      	mov	r3, r2
 80036c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036c2:	e04f      	b.n	8003764 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ca:	d04b      	beq.n	8003764 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036cc:	f7fd fd44 	bl	8001158 <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	69ba      	ldr	r2, [r7, #24]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d302      	bcc.n	80036e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d101      	bne.n	80036e6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e04e      	b.n	8003784 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d037      	beq.n	8003764 <UART_WaitOnFlagUntilTimeout+0xb2>
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	2b80      	cmp	r3, #128	@ 0x80
 80036f8:	d034      	beq.n	8003764 <UART_WaitOnFlagUntilTimeout+0xb2>
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	2b40      	cmp	r3, #64	@ 0x40
 80036fe:	d031      	beq.n	8003764 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	69db      	ldr	r3, [r3, #28]
 8003706:	f003 0308 	and.w	r3, r3, #8
 800370a:	2b08      	cmp	r3, #8
 800370c:	d110      	bne.n	8003730 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2208      	movs	r2, #8
 8003714:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	f000 f838 	bl	800378c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2208      	movs	r2, #8
 8003720:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e029      	b.n	8003784 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	69db      	ldr	r3, [r3, #28]
 8003736:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800373a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800373e:	d111      	bne.n	8003764 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003748:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 f81e 	bl	800378c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2220      	movs	r2, #32
 8003754:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e00f      	b.n	8003784 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	69da      	ldr	r2, [r3, #28]
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	4013      	ands	r3, r2
 800376e:	68ba      	ldr	r2, [r7, #8]
 8003770:	429a      	cmp	r2, r3
 8003772:	bf0c      	ite	eq
 8003774:	2301      	moveq	r3, #1
 8003776:	2300      	movne	r3, #0
 8003778:	b2db      	uxtb	r3, r3
 800377a:	461a      	mov	r2, r3
 800377c:	79fb      	ldrb	r3, [r7, #7]
 800377e:	429a      	cmp	r2, r3
 8003780:	d0a0      	beq.n	80036c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003782:	2300      	movs	r3, #0
}
 8003784:	4618      	mov	r0, r3
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}

0800378c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800378c:	b480      	push	{r7}
 800378e:	b095      	sub	sp, #84	@ 0x54
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800379a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800379c:	e853 3f00 	ldrex	r3, [r3]
 80037a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80037a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80037a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	461a      	mov	r2, r3
 80037b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80037b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80037b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80037b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80037ba:	e841 2300 	strex	r3, r2, [r1]
 80037be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80037c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1e6      	bne.n	8003794 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	3308      	adds	r3, #8
 80037cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ce:	6a3b      	ldr	r3, [r7, #32]
 80037d0:	e853 3f00 	ldrex	r3, [r3]
 80037d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	f023 0301 	bic.w	r3, r3, #1
 80037dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	3308      	adds	r3, #8
 80037e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80037e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80037e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037ee:	e841 2300 	strex	r3, r2, [r1]
 80037f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80037f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1e5      	bne.n	80037c6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d118      	bne.n	8003834 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	e853 3f00 	ldrex	r3, [r3]
 800380e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	f023 0310 	bic.w	r3, r3, #16
 8003816:	647b      	str	r3, [r7, #68]	@ 0x44
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	461a      	mov	r2, r3
 800381e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003820:	61bb      	str	r3, [r7, #24]
 8003822:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003824:	6979      	ldr	r1, [r7, #20]
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	e841 2300 	strex	r3, r2, [r1]
 800382c:	613b      	str	r3, [r7, #16]
   return(result);
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1e6      	bne.n	8003802 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2220      	movs	r2, #32
 8003838:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2200      	movs	r2, #0
 8003846:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003848:	bf00      	nop
 800384a:	3754      	adds	r7, #84	@ 0x54
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <memset>:
 8003854:	4402      	add	r2, r0
 8003856:	4603      	mov	r3, r0
 8003858:	4293      	cmp	r3, r2
 800385a:	d100      	bne.n	800385e <memset+0xa>
 800385c:	4770      	bx	lr
 800385e:	f803 1b01 	strb.w	r1, [r3], #1
 8003862:	e7f9      	b.n	8003858 <memset+0x4>

08003864 <__libc_init_array>:
 8003864:	b570      	push	{r4, r5, r6, lr}
 8003866:	4d0d      	ldr	r5, [pc, #52]	@ (800389c <__libc_init_array+0x38>)
 8003868:	4c0d      	ldr	r4, [pc, #52]	@ (80038a0 <__libc_init_array+0x3c>)
 800386a:	1b64      	subs	r4, r4, r5
 800386c:	10a4      	asrs	r4, r4, #2
 800386e:	2600      	movs	r6, #0
 8003870:	42a6      	cmp	r6, r4
 8003872:	d109      	bne.n	8003888 <__libc_init_array+0x24>
 8003874:	4d0b      	ldr	r5, [pc, #44]	@ (80038a4 <__libc_init_array+0x40>)
 8003876:	4c0c      	ldr	r4, [pc, #48]	@ (80038a8 <__libc_init_array+0x44>)
 8003878:	f000 f826 	bl	80038c8 <_init>
 800387c:	1b64      	subs	r4, r4, r5
 800387e:	10a4      	asrs	r4, r4, #2
 8003880:	2600      	movs	r6, #0
 8003882:	42a6      	cmp	r6, r4
 8003884:	d105      	bne.n	8003892 <__libc_init_array+0x2e>
 8003886:	bd70      	pop	{r4, r5, r6, pc}
 8003888:	f855 3b04 	ldr.w	r3, [r5], #4
 800388c:	4798      	blx	r3
 800388e:	3601      	adds	r6, #1
 8003890:	e7ee      	b.n	8003870 <__libc_init_array+0xc>
 8003892:	f855 3b04 	ldr.w	r3, [r5], #4
 8003896:	4798      	blx	r3
 8003898:	3601      	adds	r6, #1
 800389a:	e7f2      	b.n	8003882 <__libc_init_array+0x1e>
 800389c:	08003b94 	.word	0x08003b94
 80038a0:	08003b94 	.word	0x08003b94
 80038a4:	08003b94 	.word	0x08003b94
 80038a8:	08003b98 	.word	0x08003b98

080038ac <memcpy>:
 80038ac:	440a      	add	r2, r1
 80038ae:	4291      	cmp	r1, r2
 80038b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80038b4:	d100      	bne.n	80038b8 <memcpy+0xc>
 80038b6:	4770      	bx	lr
 80038b8:	b510      	push	{r4, lr}
 80038ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80038be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80038c2:	4291      	cmp	r1, r2
 80038c4:	d1f9      	bne.n	80038ba <memcpy+0xe>
 80038c6:	bd10      	pop	{r4, pc}

080038c8 <_init>:
 80038c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ca:	bf00      	nop
 80038cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038ce:	bc08      	pop	{r3}
 80038d0:	469e      	mov	lr, r3
 80038d2:	4770      	bx	lr

080038d4 <_fini>:
 80038d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038d6:	bf00      	nop
 80038d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038da:	bc08      	pop	{r3}
 80038dc:	469e      	mov	lr, r3
 80038de:	4770      	bx	lr
