INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guigu/OneDrive/Documentos/projetos/fpga/project_1/project_1.sim/sim_1/synth/func/xsim/study_1_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module study_1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guigu/OneDrive/Documentos/projetos/fpga/project_1/project_1.srcs/sim_1/new/study_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module study_1_tb
