#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fbb470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fbb600 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1fb3170 .functor NOT 1, L_0x1feac20, C4<0>, C4<0>, C4<0>;
L_0x1fea980 .functor XOR 1, L_0x1fea820, L_0x1fea8e0, C4<0>, C4<0>;
L_0x1feab10 .functor XOR 1, L_0x1fea980, L_0x1feaa40, C4<0>, C4<0>;
v0x1fe7ea0_0 .net *"_ivl_10", 0 0, L_0x1feaa40;  1 drivers
v0x1fe7fa0_0 .net *"_ivl_12", 0 0, L_0x1feab10;  1 drivers
v0x1fe8080_0 .net *"_ivl_2", 0 0, L_0x1fea780;  1 drivers
v0x1fe8140_0 .net *"_ivl_4", 0 0, L_0x1fea820;  1 drivers
v0x1fe8220_0 .net *"_ivl_6", 0 0, L_0x1fea8e0;  1 drivers
v0x1fe8350_0 .net *"_ivl_8", 0 0, L_0x1fea980;  1 drivers
v0x1fe8430_0 .var "clk", 0 0;
v0x1fe84d0_0 .net "f_dut", 0 0, L_0x1fea5b0;  1 drivers
v0x1fe8570_0 .net "f_ref", 0 0, L_0x1fe96e0;  1 drivers
v0x1fe86a0_0 .var/2u "stats1", 159 0;
v0x1fe8740_0 .var/2u "strobe", 0 0;
v0x1fe87e0_0 .net "tb_match", 0 0, L_0x1feac20;  1 drivers
v0x1fe88a0_0 .net "tb_mismatch", 0 0, L_0x1fb3170;  1 drivers
v0x1fe8960_0 .net "wavedrom_enable", 0 0, v0x1fe6810_0;  1 drivers
v0x1fe8a00_0 .net "wavedrom_title", 511 0, v0x1fe68d0_0;  1 drivers
v0x1fe8ad0_0 .net "x1", 0 0, v0x1fe6990_0;  1 drivers
v0x1fe8b70_0 .net "x2", 0 0, v0x1fe6a30_0;  1 drivers
v0x1fe8d20_0 .net "x3", 0 0, v0x1fe6b20_0;  1 drivers
L_0x1fea780 .concat [ 1 0 0 0], L_0x1fe96e0;
L_0x1fea820 .concat [ 1 0 0 0], L_0x1fe96e0;
L_0x1fea8e0 .concat [ 1 0 0 0], L_0x1fea5b0;
L_0x1feaa40 .concat [ 1 0 0 0], L_0x1fe96e0;
L_0x1feac20 .cmp/eeq 1, L_0x1fea780, L_0x1feab10;
S_0x1fbb790 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1fbb600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1fa7e70 .functor NOT 1, v0x1fe6b20_0, C4<0>, C4<0>, C4<0>;
L_0x1fbbeb0 .functor AND 1, L_0x1fa7e70, v0x1fe6a30_0, C4<1>, C4<1>;
L_0x1fb31e0 .functor NOT 1, v0x1fe6990_0, C4<0>, C4<0>, C4<0>;
L_0x1fe8fc0 .functor AND 1, L_0x1fbbeb0, L_0x1fb31e0, C4<1>, C4<1>;
L_0x1fe9090 .functor NOT 1, v0x1fe6b20_0, C4<0>, C4<0>, C4<0>;
L_0x1fe9100 .functor AND 1, L_0x1fe9090, v0x1fe6a30_0, C4<1>, C4<1>;
L_0x1fe91b0 .functor AND 1, L_0x1fe9100, v0x1fe6990_0, C4<1>, C4<1>;
L_0x1fe9270 .functor OR 1, L_0x1fe8fc0, L_0x1fe91b0, C4<0>, C4<0>;
L_0x1fe93d0 .functor NOT 1, v0x1fe6a30_0, C4<0>, C4<0>, C4<0>;
L_0x1fe9440 .functor AND 1, v0x1fe6b20_0, L_0x1fe93d0, C4<1>, C4<1>;
L_0x1fe9560 .functor AND 1, L_0x1fe9440, v0x1fe6990_0, C4<1>, C4<1>;
L_0x1fe95d0 .functor OR 1, L_0x1fe9270, L_0x1fe9560, C4<0>, C4<0>;
L_0x1fe9750 .functor AND 1, v0x1fe6b20_0, v0x1fe6a30_0, C4<1>, C4<1>;
L_0x1fe97c0 .functor AND 1, L_0x1fe9750, v0x1fe6990_0, C4<1>, C4<1>;
L_0x1fe96e0 .functor OR 1, L_0x1fe95d0, L_0x1fe97c0, C4<0>, C4<0>;
v0x1fb33e0_0 .net *"_ivl_0", 0 0, L_0x1fa7e70;  1 drivers
v0x1fb3480_0 .net *"_ivl_10", 0 0, L_0x1fe9100;  1 drivers
v0x1fa7ee0_0 .net *"_ivl_12", 0 0, L_0x1fe91b0;  1 drivers
v0x1fe5170_0 .net *"_ivl_14", 0 0, L_0x1fe9270;  1 drivers
v0x1fe5250_0 .net *"_ivl_16", 0 0, L_0x1fe93d0;  1 drivers
v0x1fe5380_0 .net *"_ivl_18", 0 0, L_0x1fe9440;  1 drivers
v0x1fe5460_0 .net *"_ivl_2", 0 0, L_0x1fbbeb0;  1 drivers
v0x1fe5540_0 .net *"_ivl_20", 0 0, L_0x1fe9560;  1 drivers
v0x1fe5620_0 .net *"_ivl_22", 0 0, L_0x1fe95d0;  1 drivers
v0x1fe5790_0 .net *"_ivl_24", 0 0, L_0x1fe9750;  1 drivers
v0x1fe5870_0 .net *"_ivl_26", 0 0, L_0x1fe97c0;  1 drivers
v0x1fe5950_0 .net *"_ivl_4", 0 0, L_0x1fb31e0;  1 drivers
v0x1fe5a30_0 .net *"_ivl_6", 0 0, L_0x1fe8fc0;  1 drivers
v0x1fe5b10_0 .net *"_ivl_8", 0 0, L_0x1fe9090;  1 drivers
v0x1fe5bf0_0 .net "f", 0 0, L_0x1fe96e0;  alias, 1 drivers
v0x1fe5cb0_0 .net "x1", 0 0, v0x1fe6990_0;  alias, 1 drivers
v0x1fe5d70_0 .net "x2", 0 0, v0x1fe6a30_0;  alias, 1 drivers
v0x1fe5e30_0 .net "x3", 0 0, v0x1fe6b20_0;  alias, 1 drivers
S_0x1fe5f70 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1fbb600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1fe6750_0 .net "clk", 0 0, v0x1fe8430_0;  1 drivers
v0x1fe6810_0 .var "wavedrom_enable", 0 0;
v0x1fe68d0_0 .var "wavedrom_title", 511 0;
v0x1fe6990_0 .var "x1", 0 0;
v0x1fe6a30_0 .var "x2", 0 0;
v0x1fe6b20_0 .var "x3", 0 0;
E_0x1fb6350/0 .event negedge, v0x1fe6750_0;
E_0x1fb6350/1 .event posedge, v0x1fe6750_0;
E_0x1fb6350 .event/or E_0x1fb6350/0, E_0x1fb6350/1;
E_0x1fb6110 .event negedge, v0x1fe6750_0;
E_0x1fa19f0 .event posedge, v0x1fe6750_0;
S_0x1fe6250 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1fe5f70;
 .timescale -12 -12;
v0x1fe6450_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fe6550 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1fe5f70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fe6c20 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1fbb600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1fe99f0 .functor AND 1, v0x1fe6a30_0, v0x1fe6990_0, C4<1>, C4<1>;
L_0x1fe9c80 .functor NOT 1, v0x1fe6a30_0, C4<0>, C4<0>, C4<0>;
L_0x1fe9d10 .functor AND 1, v0x1fe6b20_0, L_0x1fe9c80, C4<1>, C4<1>;
L_0x1fe9ee0 .functor AND 1, L_0x1fe9d10, v0x1fe6990_0, C4<1>, C4<1>;
L_0x1fe9fd0 .functor OR 1, L_0x1fe99f0, L_0x1fe9ee0, C4<0>, C4<0>;
L_0x1fea0e0 .functor AND 1, v0x1fe6b20_0, v0x1fe6a30_0, C4<1>, C4<1>;
L_0x1fea190 .functor NOT 1, v0x1fe6990_0, C4<0>, C4<0>, C4<0>;
L_0x1fea200 .functor AND 1, L_0x1fea0e0, L_0x1fea190, C4<1>, C4<1>;
L_0x1fea360 .functor OR 1, L_0x1fe9fd0, L_0x1fea200, C4<0>, C4<0>;
L_0x1fea470 .functor AND 1, v0x1fe6b20_0, v0x1fe6a30_0, C4<1>, C4<1>;
L_0x1fea540 .functor AND 1, L_0x1fea470, v0x1fe6990_0, C4<1>, C4<1>;
L_0x1fea5b0 .functor OR 1, L_0x1fea360, L_0x1fea540, C4<0>, C4<0>;
v0x1fe6e30_0 .net *"_ivl_0", 0 0, L_0x1fe99f0;  1 drivers
v0x1fe6f10_0 .net *"_ivl_10", 0 0, L_0x1fea0e0;  1 drivers
v0x1fe6ff0_0 .net *"_ivl_12", 0 0, L_0x1fea190;  1 drivers
v0x1fe70e0_0 .net *"_ivl_14", 0 0, L_0x1fea200;  1 drivers
v0x1fe71c0_0 .net *"_ivl_16", 0 0, L_0x1fea360;  1 drivers
v0x1fe72f0_0 .net *"_ivl_18", 0 0, L_0x1fea470;  1 drivers
v0x1fe73d0_0 .net *"_ivl_2", 0 0, L_0x1fe9c80;  1 drivers
v0x1fe74b0_0 .net *"_ivl_20", 0 0, L_0x1fea540;  1 drivers
v0x1fe7590_0 .net *"_ivl_4", 0 0, L_0x1fe9d10;  1 drivers
v0x1fe7700_0 .net *"_ivl_6", 0 0, L_0x1fe9ee0;  1 drivers
v0x1fe77e0_0 .net *"_ivl_8", 0 0, L_0x1fe9fd0;  1 drivers
v0x1fe78c0_0 .net "f", 0 0, L_0x1fea5b0;  alias, 1 drivers
v0x1fe7980_0 .net "x1", 0 0, v0x1fe6990_0;  alias, 1 drivers
v0x1fe7a20_0 .net "x2", 0 0, v0x1fe6a30_0;  alias, 1 drivers
v0x1fe7b10_0 .net "x3", 0 0, v0x1fe6b20_0;  alias, 1 drivers
S_0x1fe7c80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1fbb600;
 .timescale -12 -12;
E_0x1fb65a0 .event anyedge, v0x1fe8740_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fe8740_0;
    %nor/r;
    %assign/vec4 v0x1fe8740_0, 0;
    %wait E_0x1fb65a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fe5f70;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fe6990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe6a30_0, 0;
    %assign/vec4 v0x1fe6b20_0, 0;
    %wait E_0x1fb6110;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fa19f0;
    %load/vec4 v0x1fe6b20_0;
    %load/vec4 v0x1fe6a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fe6990_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fe6990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe6a30_0, 0;
    %assign/vec4 v0x1fe6b20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1fb6110;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fe6550;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fb6350;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1fe6990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe6a30_0, 0;
    %assign/vec4 v0x1fe6b20_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fbb600;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe8430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe8740_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fbb600;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fe8430_0;
    %inv;
    %store/vec4 v0x1fe8430_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fbb600;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fe6750_0, v0x1fe88a0_0, v0x1fe8d20_0, v0x1fe8b70_0, v0x1fe8ad0_0, v0x1fe8570_0, v0x1fe84d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fbb600;
T_7 ;
    %load/vec4 v0x1fe86a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1fe86a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fe86a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1fe86a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fe86a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fe86a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fe86a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fbb600;
T_8 ;
    %wait E_0x1fb6350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fe86a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe86a0_0, 4, 32;
    %load/vec4 v0x1fe87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1fe86a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe86a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fe86a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe86a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1fe8570_0;
    %load/vec4 v0x1fe8570_0;
    %load/vec4 v0x1fe84d0_0;
    %xor;
    %load/vec4 v0x1fe8570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1fe86a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe86a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1fe86a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe86a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/human/truthtable1/iter4/response0/top_module.sv";
