#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 14 09:13:59 2022
# Process ID: 34704
# Current directory: C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3192 C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.xpr
# Log file: C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/vivado.log
# Journal file: C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/zhouzhiwen/Desktop/antsdr_standalone/ghdl/library'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/ip_repo/axi_delay_counter_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/ip_repo/sync_generator_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 802.445 ; gain = 176.129
update_compile_order -fileset sources_1
open_bd_design {C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding cell -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - sys_logic_inv
Adding cell -- analog.com:user:axi_sysid:1.0 - axi_sysid_0
Adding cell -- analog.com:user:sysid_rom:1.0 - rom_sys_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
Adding cell -- analog.com:user:util_tdd_sync:1.0 - util_ad9361_tdd_sync
Adding cell -- xilinx.com:ip:xlconcat:2.1 - util_ad9361_divclk_sel_concat
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_ad9361_divclk_sel
Adding cell -- analog.com:user:axi_dmac:1.0 - axi_ad9361_adc_dma
Adding cell -- analog.com:user:axi_dmac:1.0 - axi_ad9361_dac_dma
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_hp1_interconnect
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_hp2_interconnect
Adding cell -- analog.com:user:axi_gpreg:1.0 - axi_gpreg
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:module_ref:sync_gen:1.0 - sync_gen_0
Adding cell -- analog.com:user:util_cpack2:1.0 - util_ad9361_adc_pack
Adding cell -- analog.com:user:util_upack2:1.0 - util_ad9361_dac_upack
Adding cell -- xilinx.com:user:axi_delay_counter:1.0 - axi_delay_counter_0
Successfully read diagram <system> from BD file <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/system.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.1 xfft_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:lte_fft:2.0 lte_fft_0
WARNING: [IP_Flow 19-2162] IP 'system_lte_fft_0_0' is locked:
* IP 'system_lte_fft_0_0' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
endgroup
delete_bd_objs [get_bd_cells lte_fft_0]
set_property -dict [list CONFIG.implementation_options {automatically_select} CONFIG.target_data_throughput {50} CONFIG.run_time_configurable_transform_length {true} CONFIG.aresetn {false} CONFIG.output_ordering {natural_order} CONFIG.cyclic_prefix_insertion {true} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_bd_cells xfft_0]
set_property location {6 2813 2998} [get_bd_cells xfft_0]
set_property location {6 2680 2963} [get_bd_cells xfft_0]
startgroup
create_bd_cell -type ip -vlnv analog.com:user:axi_dmac:1.0 axi_dmac_0
endgroup
set_property location {6 2552 2943} [get_bd_cells axi_dmac_0]
set_property -dict [list CONFIG.DMA_DATA_WIDTH_DEST {32} CONFIG.DMA_TYPE_DEST {1} CONFIG.DMA_TYPE_SRC {0}] [get_bd_cells axi_dmac_0]
connect_bd_intf_net [get_bd_intf_pins axi_dmac_0/m_axis] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
set_property location {6 2533 2923} [get_bd_cells axi_dmac_0]
set_property location {6 2566 2917} [get_bd_cells axi_dmac_0]
set_property location {6 2557 2900} [get_bd_cells axi_dmac_0]
set_property location {6 2568 2914} [get_bd_cells axi_dmac_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {7 3076 3344} [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_enable_multi_channel {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_micro_dma {0}] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_nets axi_dmac_0_m_axis] [get_bd_cells axi_dmac_0]
set_property location {5.5 2570 2953} [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins xfft_0/M_AXIS_DATA] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
set_property location {7 2993 3172} [get_bd_cells axi_dma_0]
set_property location {5.5 2648 2945} [get_bd_cells axi_dma_0]
set_property location {6 2600 2936} [get_bd_cells axi_dma_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells sys_ps7]
endgroup
connect_bd_net [get_bd_pins sys_ps7/S_AXI_HP0_ACLK] [get_bd_pins sys_ps7/FCLK_CLK0]
copy_bd_objs /  [get_bd_cells {axi_hp2_interconnect}]
set_property location {7 2898 2717} [get_bd_cells axi_hp2_interconnect1]
delete_bd_objs [get_bd_cells axi_hp2_interconnect1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property -dict [list CONFIG.NUM_SI {1}] [get_bd_cells smartconnect_0]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/S00_AXI] [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
startgroup
set_property -dict [list CONFIG.NUM_SI {2}] [get_bd_cells smartconnect_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins smartconnect_0/S01_AXI]
connect_bd_net [get_bd_pins smartconnect_0/aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins smartconnect_0/aclk]
connect_bd_net [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins smartconnect_0/aclk]
connect_bd_net [get_bd_pins xfft_0/aclk] [get_bd_pins smartconnect_0/aclk]
connect_bd_net [get_bd_pins smartconnect_0/aresetn] [get_bd_pins axi_dma_0/axi_resetn]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins sys_ps7/S_AXI_HP0]
save_bd_design
WARNING: [BD 41-597] NET <Net1> has no source
WARNING: [BD 41-597] NET <Net2> has no source
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
startgroup
set_property -dict [list CONFIG.NUM_MI {8}] [get_bd_cells axi_cpu_interconnect]
endgroup
connect_bd_net [get_bd_pins axi_cpu_interconnect/M07_ACLK] [get_bd_pins sys_ps7/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_cpu_interconnect/M07_ARESETN] [get_bd_pins sys_rstgen/peripheral_aresetn]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_cpu_interconnect/M07_AXI] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
save_bd_design
WARNING: [BD 41-597] NET <Net1> has no source
WARNING: [BD 41-597] NET <Net2> has no source
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_cells axis_interconnect_0]
save_bd_design
WARNING: [BD 41-597] NET <Net1> has no source
WARNING: [BD 41-597] NET <Net2> has no source
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_1
endgroup
set_property location {6 2691 3216} [get_bd_cells axi_dma_1]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_micro_dma {1} CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_include_s2mm {0}] [get_bd_cells axi_dma_1]
connect_bd_net [get_bd_pins axi_dma_1/s_axi_lite_aclk] [get_bd_pins axi_dma_1/m_axi_mm2s_aclk]
delete_bd_objs [get_bd_nets Net3]
startgroup
set_property -dict [list CONFIG.NUM_SI {3}] [get_bd_cells smartconnect_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXI_MM2S] [get_bd_intf_pins smartconnect_0/S02_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S] [get_bd_intf_pins xfft_0/S_AXIS_CONFIG]
set_property location {6 2647 3130} [get_bd_cells axi_dma_1]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {9}] [get_bd_cells axi_cpu_interconnect]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_cpu_interconnect/M08_AXI] [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
connect_bd_net [get_bd_pins axi_dma_1/s_axi_lite_aclk] [get_bd_pins smartconnect_0/aclk]
connect_bd_net [get_bd_pins axi_dma_1/m_axi_mm2s_aclk] [get_bd_pins smartconnect_0/aclk]
connect_bd_net [get_bd_pins axi_dma_1/axi_resetn] [get_bd_pins smartconnect_0/aresetn]
save_bd_design
WARNING: [BD 41-597] NET <Net1> has no source
WARNING: [BD 41-597] NET <Net2> has no source
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
disconnect_bd_net /GND_1_dout [get_bd_pins sys_concat_intc/In10]
disconnect_bd_net /GND_1_dout [get_bd_pins sys_concat_intc/In9]
connect_bd_net [get_bd_pins sys_concat_intc/In10] [get_bd_pins axi_dma_0/mm2s_introut]
connect_bd_net [get_bd_pins sys_concat_intc/In9] [get_bd_pins axi_dma_0/s2mm_introut]
save_bd_design
WARNING: [BD 41-597] NET <Net1> has no source
WARNING: [BD 41-597] NET <Net2> has no source
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
connect_bd_net [get_bd_pins axi_cpu_interconnect/M08_ACLK] [get_bd_pins sys_ps7/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_cpu_interconnect/M08_ARESETN] [get_bd_pins sys_rstgen/peripheral_aresetn]
save_bd_design
WARNING: [BD 41-597] NET <Net1> has no source
WARNING: [BD 41-597] NET <Net2> has no source
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/sys_ps7/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dma_0/s_axi_lite_aclk]
INFO: [BD 5-455] Automation on '/axi_dma_0/m_axi_mm2s_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_dma_0/m_axi_s2mm_aclk' will not be run, since it is obsolete due to previously run automations
endgroup
save_bd_design
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
disconnect_bd_net /sys_cpu_clk [get_bd_pins axi_dma_0/s_axi_lite_aclk]
disconnect_bd_net /sys_cpu_clk [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
disconnect_bd_net /sys_cpu_clk [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
disconnect_bd_net /sys_cpu_clk [get_bd_pins axi_dma_1/s_axi_lite_aclk]
disconnect_bd_net /sys_cpu_clk [get_bd_pins axi_dma_1/m_axi_mm2s_aclk]
disconnect_bd_net /sys_cpu_resetn [get_bd_pins axi_dma_0/axi_resetn]
disconnect_bd_net /sys_cpu_resetn [get_bd_pins axi_dma_1/axi_resetn]
disconnect_bd_net /sys_cpu_clk [get_bd_pins smartconnect_0/aclk]
disconnect_bd_net /sys_cpu_resetn [get_bd_pins smartconnect_0/aresetn]
disconnect_bd_net /sys_cpu_clk [get_bd_pins xfft_0/aclk]
save_bd_design
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/sys_ps7/FCLK_CLK2 (200 MHz)" }  [get_bd_pins xfft_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/sys_ps7/FCLK_CLK2 (200 MHz)" }  [get_bd_pins axi_dma_0/s_axi_lite_aclk]
INFO: [BD 5-455] Automation on '/axi_dma_0/m_axi_mm2s_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_dma_0/m_axi_s2mm_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/sys_ps7/FCLK_CLK2 (200 MHz)" }  [get_bd_pins axi_dma_1/s_axi_lite_aclk]
INFO: [BD 5-455] Automation on '/axi_dma_1/m_axi_mm2s_aclk' will not be run, since it is obsolete due to previously run automations
endgroup
connect_bd_net [get_bd_pins smartconnect_0/aclk] [get_bd_pins sys_ps7/FCLK_CLK2]
connect_bd_net [get_bd_pins smartconnect_0/aresetn] [get_bd_pins rst_sys_ps7_200M/peripheral_aresetn]
save_bd_design
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
disconnect_bd_net /sys_cpu_clk [get_bd_pins sys_ps7/S_AXI_HP0_ACLK]
save_bd_design
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/sys_ps7/FCLK_CLK2 (200 MHz)" }  [get_bd_pins sys_ps7/S_AXI_HP0_ACLK]
save_bd_design
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {250.0}] [get_bd_cells sys_ps7]
endgroup
startgroup
set_property -dict [list CONFIG.implementation_options {automatically_select} CONFIG.target_data_throughput {125} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {3}] [get_bd_cells xfft_0]
endgroup
save_bd_design
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_cpu_interconnect/M07_ACLK' (interface '/axi_cpu_interconnect/M07_AXI') and '/axi_dma_0/s_axi_lite_aclk' (interface '/axi_dma_0/S_AXI_LITE') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_cpu_interconnect/M08_ACLK' (interface '/axi_cpu_interconnect/M08_AXI') and '/axi_dma_1/s_axi_lite_aclk' (interface '/axi_dma_1/S_AXI_LITE') must be connected to the same source 
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_0/S_AXI_LITE/Reg> is not mapped into </sys_ps7/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_1/S_AXI_LITE/Reg> is not mapped into </sys_ps7/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_1/Data_MM2S>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_0/S_AXI_LITE/Reg> is not mapped into </sys_ps7/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_1/S_AXI_LITE/Reg> is not mapped into </sys_ps7/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_1/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /xfft_0/S_AXIS_CONFIG(5) and /axi_dma_1/M_AXIS_MM2S(8)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_0/S_AXI_LITE(250000000) and /axi_cpu_interconnect/xbar/M07_AXI(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_0/S_AXI_LITE(system_sys_ps7_0_FCLK_CLK2) and /axi_cpu_interconnect/xbar/M07_AXI(system_sys_ps7_0_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_1/S_AXI_LITE(250000000) and /axi_cpu_interconnect/xbar/M08_AXI(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_1/S_AXI_LITE(system_sys_ps7_0_FCLK_CLK2) and /axi_cpu_interconnect/xbar/M08_AXI(system_sys_ps7_0_FCLK_CLK0)
WARNING: [BD 41-927] Following properties on pin /axi_sysid_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rom_sys_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/l_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_tdd_sync/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_gpreg/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /sync_gen_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /sync_gen_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_pack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_dac_upack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/system.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
startgroup
set_property -dict [list CONFIG.NUM_MI {8}] [get_bd_cells axi_cpu_interconnect]
delete_bd_objs [get_bd_intf_nets axi_cpu_interconnect_M08_AXI]
endgroup
save_bd_design
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP1 {1}] [get_bd_cells sys_ps7]
endgroup
copy_bd_objs /  [get_bd_cells {smartconnect_0}]
set_property location {9 3946 2508} [get_bd_cells smartconnect_1]
set_property -dict [list CONFIG.NUM_MI {3} CONFIG.NUM_SI {1}] [get_bd_cells smartconnect_1]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells smartconnect_1]
connect_bd_intf_net [get_bd_intf_pins sys_ps7/M_AXI_GP1] [get_bd_intf_pins smartconnect_1/S00_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {9 4101 2439} [get_bd_cells axi_interconnect_0]
connect_bd_net [get_bd_pins smartconnect_1/aclk] [get_bd_pins axi_interconnect_0/ACLK]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins smartconnect_1/aclk] [get_bd_pins axi_interconnect_0/ACLK]'
delete_bd_objs [get_bd_intf_nets sys_ps7_M_AXI_GP1]
delete_bd_objs [get_bd_cells smartconnect_1]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] -boundary_type upper
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] -boundary_type upper'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] -boundary_type upper'
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins sys_ps7/FCLK_CLK2]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins sys_ps7/FCLK_CLK2]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] -boundary_type upper
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] -boundary_type upper'
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins sys_ps7/FCLK_CLK2]
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins rst_sys_ps7_200M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins rst_sys_ps7_200M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins rst_sys_ps7_200M/peripheral_aresetn]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins sys_ps7/M_AXI_GP1]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_0]
endgroup
set_property location {8 4019 2438} [get_bd_cells axi_interconnect_0]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins sys_ps7/FCLK_CLK2]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins rst_sys_ps7_200M/peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets axi_cpu_interconnect_M07_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells axi_cpu_interconnect]
endgroup
set_property location {6 2706 2911} [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
save_bd_design
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/sys_ps7/FCLK_CLK2 (250 MHz)" }  [get_bd_pins sys_ps7/M_AXI_GP1_ACLK]
save_bd_design
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
assign_bd_address [get_bd_addr_segs {sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM }]
</sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_MM2S> at <0x00000000 [ 1G ]>
</sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000 [ 1G ]>
</sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_1/Data_MM2S> at <0x00000000 [ 1G ]>
assign_bd_address
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </sys_ps7/Data> at <0x80400000 [ 64K ]>
</axi_dma_1/S_AXI_LITE/Reg> is being mapped into </sys_ps7/Data> at <0x80410000 [ 64K ]>
save_bd_design
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /xfft_0/S_AXIS_CONFIG(5) and /axi_dma_1/M_AXIS_MM2S(8)
WARNING: [BD 41-927] Following properties on pin /axi_sysid_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rom_sys_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/l_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_tdd_sync/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_gpreg/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /sync_gen_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /sync_gen_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_pack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_dac_upack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-1271] The connection to the pin: /util_ad9361_adc_pack/packed_fifo_wr_en has been overridden by the user. This pin will not be connected as a part of the interface connection: util_ad9361_adc_pack_packed_fifo_wr 
WARNING: [BD 41-1271] The connection to the pin: /axi_ad9361_adc_dma/fifo_wr_sync has been overridden by the user. This pin will not be connected as a part of the interface connection: util_ad9361_adc_pack_packed_fifo_wr 
WARNING: [BD 41-1271] The connection to the pin: /util_ad9361_dac_upack/s_axis_ready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_ad9361_dac_dma_m_axis 
WARNING: [BD 41-1271] The connection to the pin: /axi_ad9361_dac_dma/m_axis_valid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_ad9361_dac_dma_m_axis 
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xfft_0/s_axis_config_tdata'(40) to net 'axi_dma_1_M_AXIS_MM2S_TDATA'(64) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xfft_0/s_axis_config_tdata'(40) to net 'axi_dma_1_M_AXIS_MM2S_TDATA'(64) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_logic_inv .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_tdd_sync .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_adc_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_adc_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_dac_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_dac_dma .
Exporting to file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0.hwh
Generated Block Design Tcl file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0_bd.tcl
Generated Hardware Definition File c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/system_axi_hp1_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp1_interconnect .
Exporting to file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0.hwh
Generated Block Design Tcl file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0_bd.tcl
Generated Hardware Definition File c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/system_axi_hp2_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpreg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sync_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_delay_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/system_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_sys_ps7_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.hwdef
[Thu Apr 14 10:09:38 2022] Launched synth_1...
Run output will be captured here: C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/runme.log
[Thu Apr 14 10:09:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:01:13 . Memory (MB): peak = 2093.449 ; gain = 376.680
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0
endgroup
set_property location {7.5 3017 3225} [get_bd_cells axis_dwidth_converter_0]
delete_bd_objs [get_bd_intf_nets axi_dma_1_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS] [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS] [get_bd_intf_pins xfft_0/S_AXIS_CONFIG]
reset_run synth_1
connect_bd_net [get_bd_pins axis_dwidth_converter_0/aclk] [get_bd_pins sys_ps7/FCLK_CLK2]
connect_bd_net [get_bd_pins axis_dwidth_converter_0/aresetn] [get_bd_pins rst_sys_ps7_200M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {5}] [get_bd_cells axis_dwidth_converter_0]
endgroup
startgroup
endgroup
delete_bd_objs [get_bd_intf_nets axis_dwidth_converter_0_M_AXIS] [get_bd_intf_nets axi_dma_1_M_AXIS_MM2S] [get_bd_cells axis_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S] [get_bd_intf_pins xfft_0/S_AXIS_CONFIG]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {7.5 2936 3318} [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_WIDTH {64} CONFIG.DOUT_WIDTH {40} CONFIG.DIN_TO {0} CONFIG.DIN_FROM {0}] [get_bd_cells xlslice_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'DOUT_WIDTH' from '1' to '40' has been ignored for IP 'xlslice_0'
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {39} CONFIG.DOUT_WIDTH {40}] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins axi_dma_1/m_axis_mm2s_tdata]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_1/m_axis_mm2s_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins xfft_0/s_axis_config_tdata]
WARNING: [BD 41-1306] The connection to interface pin /xfft_0/s_axis_config_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_CONFIG
save_bd_design
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /xfft_0/S_AXIS_CONFIG(5) and /axi_dma_1/M_AXIS_MM2S(8)
WARNING: [BD 41-927] Following properties on pin /axi_sysid_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rom_sys_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/l_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_tdd_sync/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_gpreg/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /sync_gen_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /sync_gen_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_pack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_dac_upack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-1271] The connection to the pin: /util_ad9361_adc_pack/packed_fifo_wr_en has been overridden by the user. This pin will not be connected as a part of the interface connection: util_ad9361_adc_pack_packed_fifo_wr 
WARNING: [BD 41-1271] The connection to the pin: /axi_ad9361_adc_dma/fifo_wr_sync has been overridden by the user. This pin will not be connected as a part of the interface connection: util_ad9361_adc_pack_packed_fifo_wr 
WARNING: [BD 41-1271] The connection to the pin: /util_ad9361_dac_upack/s_axis_ready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_ad9361_dac_dma_m_axis 
WARNING: [BD 41-1271] The connection to the pin: /axi_ad9361_dac_dma/m_axis_valid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_ad9361_dac_dma_m_axis 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_1/m_axis_mm2s_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_1_M_AXIS_MM2S 
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_logic_inv .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_tdd_sync .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_adc_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_adc_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_dac_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_dac_dma .
Exporting to file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0.hwh
Generated Block Design Tcl file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0_bd.tcl
Generated Hardware Definition File c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/system_axi_hp1_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp1_interconnect .
Exporting to file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0.hwh
Generated Block Design Tcl file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0_bd.tcl
Generated Hardware Definition File c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/system_axi_hp2_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpreg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sync_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_delay_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/system_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_sys_ps7_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.hwdef
[Thu Apr 14 10:18:29 2022] Launched synth_1...
Run output will be captured here: C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/runme.log
[Thu Apr 14 10:18:29 2022] Launched impl_1...
Run output will be captured here: C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 2379.926 ; gain = 270.059
reset_run synth_1
connect_bd_net [get_bd_pins xfft_0/s_axis_config_tready] [get_bd_pins axi_dma_1/m_axis_mm2s_tready]
WARNING: [BD 41-1306] The connection to interface pin /xfft_0/s_axis_config_tready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_CONFIG
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_1/m_axis_mm2s_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
connect_bd_net [get_bd_pins axi_dma_1/m_axis_mm2s_tvalid] [get_bd_pins xfft_0/s_axis_config_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_1/m_axis_mm2s_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
WARNING: [BD 41-1306] The connection to interface pin /xfft_0/s_axis_config_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_CONFIG
delete_bd_objs [get_bd_intf_nets axi_dma_1_M_AXIS_MM2S]
save_bd_design
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2400.652 ; gain = 6.449
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /axi_sysid_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rom_sys_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/l_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_tdd_sync/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_gpreg/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /sync_gen_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /sync_gen_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_pack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_dac_upack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-1271] The connection to the pin: /util_ad9361_adc_pack/packed_fifo_wr_en has been overridden by the user. This pin will not be connected as a part of the interface connection: util_ad9361_adc_pack_packed_fifo_wr 
WARNING: [BD 41-1271] The connection to the pin: /axi_ad9361_adc_dma/fifo_wr_sync has been overridden by the user. This pin will not be connected as a part of the interface connection: util_ad9361_adc_pack_packed_fifo_wr 
WARNING: [BD 41-1271] The connection to the pin: /util_ad9361_dac_upack/s_axis_ready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_ad9361_dac_dma_m_axis 
WARNING: [BD 41-1271] The connection to the pin: /axi_ad9361_dac_dma/m_axis_valid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_ad9361_dac_dma_m_axis 
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_logic_inv .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_tdd_sync .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_adc_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_adc_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_dac_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_dac_dma .
Exporting to file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0.hwh
Generated Block Design Tcl file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0_bd.tcl
Generated Hardware Definition File c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/system_axi_hp1_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp1_interconnect .
Exporting to file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0.hwh
Generated Block Design Tcl file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0_bd.tcl
Generated Hardware Definition File c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/system_axi_hp2_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpreg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sync_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_delay_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/system_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_sys_ps7_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.hwdef
[Thu Apr 14 10:21:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/runme.log
[Thu Apr 14 10:21:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 2637.332 ; gain = 256.086
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3950.492 ; gain = 23.562
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3950.492 ; gain = 23.562
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3950.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 677 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 352 instances
  IOBUF => IOBUF (IBUF, OBUFT): 37 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 7 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 200 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances
  SRLC32E => SRL16E: 17 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 4134.445 ; gain = 1475.969
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_report: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 4282.969 ; gain = 141.320
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/system.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {200.0}] [get_bd_cells sys_ps7]
endgroup
startgroup
set_property -dict [list CONFIG.target_clock_frequency {200} CONFIG.target_data_throughput {100} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {3}] [get_bd_cells xfft_0]
endgroup
save_bd_design
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4405.852 ; gain = 0.000
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps7/IRQ_F2P
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /axi_sysid_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rom_sys_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/l_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_tdd_sync/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_gpreg/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /sync_gen_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /sync_gen_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_pack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_dac_upack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-1271] The connection to the pin: /util_ad9361_adc_pack/packed_fifo_wr_en has been overridden by the user. This pin will not be connected as a part of the interface connection: util_ad9361_adc_pack_packed_fifo_wr 
WARNING: [BD 41-1271] The connection to the pin: /axi_ad9361_adc_dma/fifo_wr_sync has been overridden by the user. This pin will not be connected as a part of the interface connection: util_ad9361_adc_pack_packed_fifo_wr 
WARNING: [BD 41-1271] The connection to the pin: /util_ad9361_dac_upack/s_axis_ready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_ad9361_dac_dma_m_axis 
WARNING: [BD 41-1271] The connection to the pin: /axi_ad9361_dac_dma/m_axis_valid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_ad9361_dac_dma_m_axis 
Wrote  : <C:\Users\zhouzhiwen\Desktop\antsdr_standalone\hdl\projects\antsdr_e310\antsdr_lvds\antsdr_ccbob_lvds.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_logic_inv .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_tdd_sync .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_adc_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_adc_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_dac_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_dac_dma .
Exporting to file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0.hwh
Generated Block Design Tcl file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0_bd.tcl
Generated Hardware Definition File c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/system_axi_hp1_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp1_interconnect .
Exporting to file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0.hwh
Generated Block Design Tcl file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0_bd.tcl
Generated Hardware Definition File c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/system_axi_hp2_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpreg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sync_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_delay_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/system_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_sys_ps7_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.hwdef
[Thu Apr 14 10:48:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/runme.log
[Thu Apr 14 10:48:20 2022] Launched impl_1...
Run output will be captured here: C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:46 ; elapsed = 00:01:13 . Memory (MB): peak = 4571.027 ; gain = 175.305
open_hw
refresh_design
INFO: [Netlist 29-17] Analyzing 3274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4776.832 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4776.832 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4776.832 ; gain = 190.902
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_report: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 4776.832 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
file copy -force C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/impl_1/system_top.sysdef C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.sdk/system_top.hdf

launch_sdk -workspace C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.sdk -hwspec C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.sdk/system_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.sdk -hwspec C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.sdk/system_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.sdk -hwspec C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.sdk/system_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.sdk -hwspec C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.sdk/system_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 11:14:52 2022...
