'resetall
'timescale 1ns/1ns
module alu_32bit1(y,a,b,f);
input[31:0]a;
input[31:0]b;
input[2:0]f;
output reg[31:0]y;
always @ (*)
begin 
case(f)
3'b000:y=a&b;
3'b001:y=a|b;
3'b010:y=~(a&b);
3'b011:y=~(a|b);
3'b100:y=a+b;
3'b101:y=a-b;
3'b110:y=~a;
default:y = 32'bz;
endcase
end
endmodule
