
*** Running vivado
    with args -log iq_demod_only_wrapper_auto_pc_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source iq_demod_only_wrapper_auto_pc_5.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source iq_demod_only_wrapper_auto_pc_5.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1118.270 ; gain = 187.086 ; free physical = 1297 ; free virtual = 12875
INFO: [Synth 8-638] synthesizing module 'iq_demod_only_wrapper_auto_pc_5' [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_5/synth/iq_demod_only_wrapper_auto_pc_5.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' (1#1) [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'iq_demod_only_wrapper_auto_pc_5' (2#1) [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_5/synth/iq_demod_only_wrapper_auto_pc_5.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:01:47 . Memory (MB): peak = 1239.738 ; gain = 308.555 ; free physical = 1054 ; free virtual = 12677
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:47 . Memory (MB): peak = 1239.738 ; gain = 308.555 ; free physical = 1042 ; free virtual = 12665
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1406.547 ; gain = 0.000 ; free physical = 602 ; free virtual = 12226
Finished Constraint Validation : Time (s): cpu = 00:02:03 ; elapsed = 00:02:14 . Memory (MB): peak = 1406.547 ; gain = 475.363 ; free physical = 387 ; free virtual = 12011
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:04 ; elapsed = 00:02:14 . Memory (MB): peak = 1406.547 ; gain = 475.363 ; free physical = 386 ; free virtual = 12011
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:14 . Memory (MB): peak = 1406.547 ; gain = 475.363 ; free physical = 385 ; free virtual = 12010
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:14 . Memory (MB): peak = 1406.547 ; gain = 475.363 ; free physical = 383 ; free virtual = 12008
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:16 . Memory (MB): peak = 1406.547 ; gain = 475.363 ; free physical = 359 ; free virtual = 11984
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 1442.547 ; gain = 511.363 ; free physical = 135 ; free virtual = 11595
Finished Timing Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 1442.547 ; gain = 511.363 ; free physical = 134 ; free virtual = 11595
Finished Technology Mapping : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 1451.562 ; gain = 520.379 ; free physical = 126 ; free virtual = 11586
Finished IO Insertion : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 1451.562 ; gain = 520.379 ; free physical = 131 ; free virtual = 11575
Finished Renaming Generated Instances : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 1451.562 ; gain = 520.379 ; free physical = 131 ; free virtual = 11575
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 1451.562 ; gain = 520.379 ; free physical = 131 ; free virtual = 11575
Finished Renaming Generated Ports : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 1451.562 ; gain = 520.379 ; free physical = 131 ; free virtual = 11575
Finished Handling Custom Attributes : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 1451.562 ; gain = 520.379 ; free physical = 128 ; free virtual = 11572
Finished Renaming Generated Nets : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 1451.562 ; gain = 520.379 ; free physical = 128 ; free virtual = 11572

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 1451.562 ; gain = 520.379 ; free physical = 128 ; free virtual = 11572
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 1474.562 ; gain = 442.875 ; free physical = 121 ; free virtual = 11521
