============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 02 2025  06:43:07 am
  Module:                 serv_synth_wrapper
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-8093 ps) Setup Check with Pin cpu_state_gen_csr.misalign_trap_sync_r_reg/CK->D
          Group: CLK
     Startpoint: (R) cpu_decode_opcode_reg[3]/CK
          Clock: (R) CLK
       Endpoint: (R) cpu_state_gen_csr.misalign_trap_sync_r_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    4200          200     
                                              
             Setup:-    1270                  
       Uncertainty:-     300                  
     Required Time:=    2630                  
      Launch Clock:-     200                  
         Data Path:-   10523                  
             Slack:=   -8093                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  cpu_decode_opcode_reg[3]/CK                  -       -     R     (arrival)    182     -     0     0     200    (-,-) 
  cpu_decode_opcode_reg[3]/Q                   -       CK->Q F     DFFX1          1  34.7   564  2611    2811    (-,-) 
  g20789/Y                                     -       A->Y  F     BUFX3          4 239.8   251  1223    4034    (-,-) 
  g27/Y                                        -       A->Y  R     INVX3          2 137.7   186   468    4502    (-,-) 
  g24274/Y                                     -       B->Y  F     NAND2X3        1  74.7   209   326    4829    (-,-) 
  g23341/Y                                     -       A->Y  R     INVX3          1  82.2   124   364    5193    (-,-) 
  g21806/Y                                     -       B->Y  F     NAND2X3        1  79.0   151   320    5513    (-,-) 
  g21805/Y                                     -       B->Y  R     NOR2X3         2 113.4   332   516    6030    (-,-) 
  g21131/Y                                     -       B->Y  F     NOR2X2         1  32.7   121   253    6283    (-,-) 
  g20983/Y                                     -       B->Y  R     AOI21X1        1  55.5   603   777    7060    (-,-) 
  g20982/Y                                     -       A->Y  F     NAND2X2        3 144.9   399   639    7699    (-,-) 
  g19/Y                                        -       B->Y  R     NOR2X2         2  90.4   395   748    8447    (-,-) 
  g20956/Y                                     -       A->Y  F     NAND2X2        1  55.4   200   366    8813    (-,-) 
  fopt20955/Y                                  -       A->Y  R     INVX2          1  80.6   164   400    9213    (-,-) 
  g21002/Y                                     -       B->Y  F     NOR2X3         2  88.4   146   288    9501    (-,-) 
  g23347/Y                                     -       B->Y  R     NOR2X2         1  34.9   231   372    9873    (-,-) 
  g23346/Y                                     -       A->Y  F     NAND2X1        1  36.3   231   410   10283    (-,-) 
  g21354/Y                                     -       B->Y  R     NAND2X1        1  33.0   217   440   10723    (-,-) 
  cpu_state_gen_csr.misalign_trap_sync_r_reg/D <<<     -     R     DFFX1          1     -     -     0   10723    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

