;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 421, 1
	SUB 421, 1
	SPL 0, <-54
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DAT #0, <30
	JMP @72, #200
	MOV -1, <-20
	JMP @-1, @-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	JMP @12, #200
	SUB @121, 106
	SUB @121, 106
	SUB 421, 1
	SLT 12, @10
	SLT 10, 20
	SLT 10, 20
	JMZ <130, 9
	SUB #12, @200
	SUB #12, @200
	SLT 10, 20
	JMZ <130, 9
	JMZ <130, 9
	SUB @121, 106
	JMZ 421, 1
	ADD 1, 21
	SLT 1, <0
	SLT 1, <0
	SLT 12, @10
	DAT #-80, <2
	JMN 0, <-54
	CMP -1, <-20
	SPL 0, <-54
	SPL -9, @-12
	SPL -9, @-12
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	SUB #0, @2
	SPL -9, @-12
	SUB 421, 1
	SUB #0, @2
	SUB #0, @2
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV @-8, <-20
	DJN -1, @-20
	SUB -17, <-120
	SLT 121, 401
	CMP @-127, @100
	SUB @128, 176
	SUB @128, 176
	CMP 121, 401
	SLT #82, @200
	MOV 121, 100
	CMP @121, 103
	SLT 121, 401
	SUB <0, @2
	DJN 11, @-809
	ADD 930, 3
	DJN 0, <-802
	SUB #82, @200
	CMP 12, <10
	ADD 930, 3
	SUB @93, 0
	SUB @93, 0
	SLT 121, 401
	SLT 121, 401
	SUB @128, 126
	DJN 121, 100
	DJN -1, @-20
	SLT 121, 401
	ADD 210, 30
	DJN 0, <-802
	ADD 210, 30
	DJN 470, 80
	ADD 210, 30
	DJN 470, 80
	DJN -1, @-20
	SUB -17, <-120
	SUB <0, @2
	SUB @-127, @100
	SUB -17, <-120
	SUB @-127, @100
	MOV @-8, <-20
	ADD 280, 260
	ADD 280, 260
	CMP 0, @603
	SLT -8, <-20
	MOV @-8, <-20
	SLT -8, <-20
	MOV @-8, <-20
	JMN 121, #3
	JMN 121, #3
	CMP -207, <-120
