; ModuleID = 'setiv.ll'
source_filename = "setiv.ll"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-pc-linux-gnu"

@u = external local_unnamed_addr global [5 x [162 x [163 x [163 x double]]]], align 8
@nx0 = external local_unnamed_addr global i32, align 4
@nx = external local_unnamed_addr global i32, align 4
@ny0 = external local_unnamed_addr global i32, align 4
@ny = external local_unnamed_addr global i32, align 4
@nz = external local_unnamed_addr global i32, align 4

; Function Attrs: mustprogress null_pointer_is_valid
define dso_local void @setiv() local_unnamed_addr #0 !dbg !5 {
L.entry:
  %ue_1jk.addr = alloca [5 x double], align 8
  %ue_nx0jk.addr = alloca [5 x double], align 8
  %ue_i1k.addr = alloca [5 x double], align 8
  %ue_iny0k.addr = alloca [5 x double], align 8
  %ue_ij1.addr = alloca [5 x double], align 8
  %ue_ijnz.addr = alloca [5 x double], align 8
  %0 = load i32, ptr @nz, align 4, !dbg !8, !tbaa !10
  %1 = add i32 %0, -1, !dbg !8
  %2 = icmp slt i32 %1, 2, !dbg !8
  br i1 %2, label %L.B0001, label %L.B0000.preheader, !dbg !8

L.B0000.preheader:                                ; preds = %L.entry
  %3 = getelementptr inbounds double, ptr %ue_nx0jk.addr, i64 4
  %4 = getelementptr inbounds double, ptr %ue_1jk.addr, i64 4
  %5 = getelementptr inbounds double, ptr %ue_iny0k.addr, i64 4
  %6 = getelementptr inbounds double, ptr %ue_i1k.addr, i64 4
  %7 = getelementptr inbounds double, ptr %ue_ijnz.addr, i64 4
  %8 = getelementptr inbounds double, ptr %ue_ij1.addr, i64 4
  %.pre = load i32, ptr @ny, align 4, !dbg !14, !tbaa !10
  br label %L.B0000, !dbg !14

L.B0000:                                          ; preds = %L.B0000.preheader, %L.B0003
  %9 = phi i32 [ %0, %L.B0000.preheader ], [ %122, %L.B0003 ]
  %10 = phi i32 [ %.pre, %L.B0000.preheader ], [ %123, %L.B0003 ]
  %11 = phi i32 [ %.pre, %L.B0000.preheader ], [ %124, %L.B0003 ], !dbg !14
  %indvars.iv26 = phi i64 [ 1, %L.B0000.preheader ], [ %indvars.iv.next27, %L.B0003 ], !dbg !15
  %12 = trunc i64 %indvars.iv26 to i32, !dbg !16
  %13 = sitofp i32 %12 to double, !dbg !16
  %14 = add i32 %9, -1, !dbg !16
  %15 = sitofp i32 %14 to double, !dbg !16
  %16 = fdiv double %13, %15, !dbg !16
  %17 = add i32 %11, -1, !dbg !14
  %18 = icmp slt i32 %17, 2, !dbg !14
  br i1 %18, label %L.B0003, label %L.B0012, !dbg !14

L.B0012:                                          ; preds = %L.B0000
  %19 = mul nuw nsw i64 %indvars.iv26, 212552, !dbg !14
  %20 = insertelement <4 x double> poison, double %16, i64 0, !dbg !14
  %21 = shufflevector <4 x double> %20, <4 x double> poison, <4 x i32> zeroinitializer, !dbg !14
  %22 = fsub double 1.000000e+00, %16
  %23 = insertelement <4 x double> poison, double %22, i64 0
  %24 = shufflevector <4 x double> %23, <4 x double> poison, <4 x i32> zeroinitializer
  %25 = add nuw nsw i64 %19, 137733696
  %.pre29 = load i32, ptr @nx, align 4, !dbg !17, !tbaa !10
  br label %L.B0002

L.B0002:                                          ; preds = %L.B0005, %L.B0012
  %26 = phi i32 [ %117, %L.B0005 ], [ %10, %L.B0012 ]
  %27 = phi i32 [ %118, %L.B0005 ], [ %.pre29, %L.B0012 ], !dbg !17
  %indvars.iv23 = phi i64 [ %indvars.iv.next24, %L.B0005 ], [ 1, %L.B0012 ], !dbg !15
  %28 = trunc i64 %indvars.iv23 to i32, !dbg !18
  %29 = sitofp i32 %28 to double, !dbg !18
  %30 = load i32, ptr @ny0, align 4, !dbg !18, !tbaa !10
  %31 = add i32 %30, -1, !dbg !18
  %32 = sitofp i32 %31 to double, !dbg !18
  %33 = fdiv double %29, %32, !dbg !18
  %34 = add i32 %27, -1, !dbg !17
  %35 = icmp slt i32 %34, 2, !dbg !17
  br i1 %35, label %L.B0005, label %L.B0013, !dbg !17

L.B0013:                                          ; preds = %L.B0002
  %36 = fsub double 1.000000e+00, %33, !dbg !17
  %37 = mul nuw nsw i64 %indvars.iv23, 1304, !dbg !17
  %38 = add nuw nsw i64 %37, %19, !dbg !17
  %39 = insertelement <4 x double> poison, double %36, i64 0, !dbg !17
  %40 = shufflevector <4 x double> %39, <4 x double> poison, <4 x i32> zeroinitializer, !dbg !17
  %41 = insertelement <4 x double> poison, double %33, i64 0, !dbg !17
  %42 = shufflevector <4 x double> %41, <4 x double> poison, <4 x i32> zeroinitializer, !dbg !17
  %43 = add nuw nsw i64 %25, %37
  br label %L.B0004

L.B0004:                                          ; preds = %L.B0004, %L.B0013
  %indvars.iv = phi i64 [ %indvars.iv.next, %L.B0004 ], [ 1, %L.B0013 ], !dbg !15
  %44 = trunc i64 %indvars.iv to i32, !dbg !19
  %45 = sitofp i32 %44 to double, !dbg !19
  %46 = load i32, ptr @nx0, align 4, !dbg !19, !tbaa !10
  %47 = add i32 %46, -1, !dbg !19
  %48 = sitofp i32 %47 to double, !dbg !19
  %49 = fdiv double %45, %48, !dbg !19
  call void @exact(i32 0, i32 %28, i32 %12, ptr nonnull %ue_1jk.addr) #3, !dbg !20
  %50 = load i32, ptr @nx0, align 4, !dbg !21, !tbaa !10
  %51 = add i32 %50, -1, !dbg !21
  call void @exact(i32 %51, i32 %28, i32 %12, ptr nonnull %ue_nx0jk.addr) #3, !dbg !21
  call void @exact(i32 %44, i32 0, i32 %12, ptr nonnull %ue_i1k.addr) #3, !dbg !22
  %52 = load i32, ptr @ny0, align 4, !dbg !23, !tbaa !10
  %53 = add i32 %52, -1, !dbg !23
  call void @exact(i32 %44, i32 %53, i32 %12, ptr nonnull %ue_iny0k.addr) #3, !dbg !23
  call void @exact(i32 %44, i32 %28, i32 0, ptr nonnull %ue_ij1.addr) #3, !dbg !24
  %54 = load i32, ptr @nz, align 4, !dbg !25, !tbaa !10
  %55 = add i32 %54, -1, !dbg !25
  call void @exact(i32 %44, i32 %28, i32 %55, ptr nonnull %ue_ijnz.addr) #3, !dbg !25
  %56 = shl nuw nsw i64 %indvars.iv, 3, !dbg !26
  %57 = add nuw nsw i64 %38, %56, !dbg !26
  %58 = getelementptr i8, ptr @u, i64 %57, !dbg !26
  %59 = insertelement <4 x double> poison, double %49, i64 0, !dbg !27
  %60 = shufflevector <4 x double> %59, <4 x double> poison, <4 x i32> zeroinitializer, !dbg !27
  %61 = load <4 x double>, ptr %ue_nx0jk.addr, align 8, !dbg !27, !tbaa !28
  %62 = fsub double 1.000000e+00, %49, !dbg !27
  %63 = insertelement <4 x double> poison, double %62, i64 0, !dbg !27
  %64 = shufflevector <4 x double> %63, <4 x double> poison, <4 x i32> zeroinitializer, !dbg !27
  %65 = load <4 x double>, ptr %ue_1jk.addr, align 8, !dbg !27, !tbaa !28
  %66 = fmul <4 x double> %64, %65, !dbg !27
  %67 = call <4 x double> @llvm.fma.v4f64(<4 x double> %60, <4 x double> %61, <4 x double> %66) #3, !dbg !27
  %68 = load <4 x double>, ptr %ue_iny0k.addr, align 8, !dbg !29, !tbaa !28
  %69 = load <4 x double>, ptr %ue_i1k.addr, align 8, !dbg !29, !tbaa !28
  %70 = fmul <4 x double> %40, %69, !dbg !29
  %71 = call <4 x double> @llvm.fma.v4f64(<4 x double> %42, <4 x double> %68, <4 x double> %70) #3, !dbg !29
  %72 = load <4 x double>, ptr %ue_ijnz.addr, align 8, !dbg !30, !tbaa !28
  %73 = load <4 x double>, ptr %ue_ij1.addr, align 8, !dbg !30, !tbaa !28
  %74 = fmul <4 x double> %24, %73, !dbg !30
  %75 = call <4 x double> @llvm.fma.v4f64(<4 x double> %21, <4 x double> %72, <4 x double> %74) #3, !dbg !30
  %76 = fmul <4 x double> %67, %71, !dbg !26
  %77 = fadd <4 x double> %67, %71, !dbg !26
  %78 = fadd <4 x double> %77, %75, !dbg !26
  %79 = fsub <4 x double> %78, %76, !dbg !26
  %80 = fneg <4 x double> %75, !dbg !31
  %81 = call <4 x double> @llvm.fma.v4f64(<4 x double> %80, <4 x double> %71, <4 x double> %79) #3, !dbg !26
  %82 = call <4 x double> @llvm.fma.v4f64(<4 x double> %80, <4 x double> %67, <4 x double> %81) #3, !dbg !26
  %83 = call <4 x double> @llvm.fma.v4f64(<4 x double> %75, <4 x double> %76, <4 x double> %82) #3, !dbg !26
  %84 = extractelement <4 x double> %83, i64 0, !dbg !26
  store double %84, ptr %58, align 8, !dbg !26, !tbaa !32
  %85 = extractelement <4 x double> %83, i64 1, !dbg !26
  %86 = getelementptr i8, ptr %58, i64 34433424, !dbg !26
  store double %85, ptr %86, align 8, !dbg !26, !tbaa !32
  %87 = extractelement <4 x double> %83, i64 2, !dbg !26
  %88 = getelementptr i8, ptr %58, i64 68866848, !dbg !26
  store double %87, ptr %88, align 8, !dbg !26, !tbaa !32
  %89 = extractelement <4 x double> %83, i64 3, !dbg !26
  %90 = getelementptr i8, ptr %58, i64 103300272, !dbg !26
  store double %89, ptr %90, align 8, !dbg !26, !tbaa !32
  %91 = load double, ptr %3, align 8, !dbg !27, !tbaa !32
  %92 = load double, ptr %4, align 8, !dbg !27, !tbaa !32
  %93 = fmul double %62, %92, !dbg !27
  %94 = call double @llvm.fma.f64(double %49, double %91, double %93) #3, !dbg !27
  %95 = load double, ptr %5, align 8, !dbg !29, !tbaa !32
  %96 = load double, ptr %6, align 8, !dbg !29, !tbaa !32
  %97 = fmul double %36, %96, !dbg !29
  %98 = call double @llvm.fma.f64(double %33, double %95, double %97) #3, !dbg !29
  %99 = load double, ptr %7, align 8, !dbg !30, !tbaa !32
  %100 = load double, ptr %8, align 8, !dbg !30, !tbaa !32
  %101 = fmul double %22, %100, !dbg !30
  %102 = call double @llvm.fma.f64(double %16, double %99, double %101) #3, !dbg !30
  %103 = fmul double %94, %98, !dbg !26
  %104 = fadd double %94, %98, !dbg !26
  %105 = fadd double %104, %102, !dbg !26
  %106 = fsub double %105, %103, !dbg !26
  %107 = fneg double %102, !dbg !31
  %108 = call double @llvm.fma.f64(double %107, double %98, double %106) #3, !dbg !26
  %109 = call double @llvm.fma.f64(double %107, double %94, double %108) #3, !dbg !26
  %110 = call double @llvm.fma.f64(double %102, double %103, double %109) #3, !dbg !26
  %111 = add nuw nsw i64 %43, %56, !dbg !26
  %112 = getelementptr i8, ptr @u, i64 %111, !dbg !26
  store double %110, ptr %112, align 8, !dbg !26, !tbaa !32
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1, !dbg !34
  %113 = load i32, ptr @nx, align 4, !dbg !34, !tbaa !10
  %114 = add i32 %113, -1, !dbg !34
  %115 = sext i32 %114 to i64, !dbg !34
  %116 = icmp slt i64 %indvars.iv.next, %115, !dbg !34
  br i1 %116, label %L.B0004, label %L.B0005.loopexit, !dbg !34

L.B0005.loopexit:                                 ; preds = %L.B0004
  %.pre30 = load i32, ptr @ny, align 4, !dbg !35, !tbaa !10
  br label %L.B0005, !dbg !35

L.B0005:                                          ; preds = %L.B0005.loopexit, %L.B0002
  %117 = phi i32 [ %.pre30, %L.B0005.loopexit ], [ %26, %L.B0002 ], !dbg !35
  %118 = phi i32 [ %113, %L.B0005.loopexit ], [ %27, %L.B0002 ]
  %indvars.iv.next24 = add nuw nsw i64 %indvars.iv23, 1, !dbg !35
  %119 = add i32 %117, -1, !dbg !35
  %120 = sext i32 %119 to i64, !dbg !35
  %121 = icmp slt i64 %indvars.iv.next24, %120, !dbg !35
  br i1 %121, label %L.B0002, label %L.B0003.loopexit, !dbg !35

L.B0003.loopexit:                                 ; preds = %L.B0005
  %.pre31 = load i32, ptr @nz, align 4, !dbg !36, !tbaa !10
  %.pre32 = add i32 %.pre31, -1, !dbg !36
  br label %L.B0003, !dbg !36

L.B0003:                                          ; preds = %L.B0003.loopexit, %L.B0000
  %.pre-phi = phi i32 [ %.pre32, %L.B0003.loopexit ], [ %14, %L.B0000 ], !dbg !36
  %122 = phi i32 [ %.pre31, %L.B0003.loopexit ], [ %9, %L.B0000 ], !dbg !36
  %123 = phi i32 [ %117, %L.B0003.loopexit ], [ %10, %L.B0000 ]
  %124 = phi i32 [ %117, %L.B0003.loopexit ], [ %11, %L.B0000 ]
  %indvars.iv.next27 = add nuw nsw i64 %indvars.iv26, 1, !dbg !36
  %125 = sext i32 %.pre-phi to i64, !dbg !36
  %126 = icmp slt i64 %indvars.iv.next27, %125, !dbg !36
  br i1 %126, label %L.B0000, label %L.B0001, !dbg !36

L.B0001:                                          ; preds = %L.B0003, %L.entry
  ret void, !dbg !31
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare dso_local double @llvm.fma.f64(double, double, double) #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare dso_local <4 x double> @llvm.fma.v4f64(<4 x double>, <4 x double>, <4 x double>) #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @exact(i32 signext, i32 signext, i32 signext, ptr) local_unnamed_addr #2

attributes #0 = { mustprogress null_pointer_is_valid "target-cpu"="icelake-server" "target-features"="+prfchw,-cldemote,+avx,+aes,+sahf,+pclmul,-xop,+crc32,+xsaves,-avx512fp16,-sm4,+sse4.1,+avx512ifma,+xsave,-avx512pf,+sse4.2,-tsxldtrk,-ptwrite,-widekl,-sm3,+invpcid,+64bit,+xsavec,+avx512vpopcntdq,+cmov,-avx512vp2intersect,+avx512cd,+movbe,-avxvnniint8,-avx512er,-amx-int8,-kl,-sha512,-avxvnni,-rtm,+adx,+avx2,-hreset,-movdiri,-serialize,+vpclmulqdq,+avx512vl,-uintr,+clflushopt,-raoint,-cmpccxadd,+bmi,-amx-tile,+sse,+gfni,-avxvnniint16,-amx-fp16,+xsaveopt,+rdrnd,+avx512f,-amx-bf16,-avx512bf16,+avx512vnni,+cx8,+avx512bw,+sse3,+pku,+fsgsbase,-clzero,-mwaitx,-lwp,+lzcnt,+sha,-movdir64b,+wbnoinvd,-enqcmd,-prefetchwt1,-avxneconvert,-tbm,+pconfig,-amx-complex,+ssse3,+cx16,+bmi2,+fma,+popcnt,-avxifma,+f16c,+avx512bitalg,-rdpru,+clwb,+mmx,+sse2,+rdseed,+avx512vbmi2,-prefetchi,+rdpid,-fma4,+avx512vbmi,-shstk,+vaes,-waitpkg,+sgx,+fxsr,+avx512dq,-sse4a" }
attributes #1 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) "target-cpu"="icelake-server" "target-features"="+prfchw,-cldemote,+avx,+aes,+sahf,+pclmul,-xop,+crc32,+xsaves,-avx512fp16,-sm4,+sse4.1,+avx512ifma,+xsave,-avx512pf,+sse4.2,-tsxldtrk,-ptwrite,-widekl,-sm3,+invpcid,+64bit,+xsavec,+avx512vpopcntdq,+cmov,-avx512vp2intersect,+avx512cd,+movbe,-avxvnniint8,-avx512er,-amx-int8,-kl,-sha512,-avxvnni,-rtm,+adx,+avx2,-hreset,-movdiri,-serialize,+vpclmulqdq,+avx512vl,-uintr,+clflushopt,-raoint,-cmpccxadd,+bmi,-amx-tile,+sse,+gfni,-avxvnniint16,-amx-fp16,+xsaveopt,+rdrnd,+avx512f,-amx-bf16,-avx512bf16,+avx512vnni,+cx8,+avx512bw,+sse3,+pku,+fsgsbase,-clzero,-mwaitx,-lwp,+lzcnt,+sha,-movdir64b,+wbnoinvd,-enqcmd,-prefetchwt1,-avxneconvert,-tbm,+pconfig,-amx-complex,+ssse3,+cx16,+bmi2,+fma,+popcnt,-avxifma,+f16c,+avx512bitalg,-rdpru,+clwb,+mmx,+sse2,+rdseed,+avx512vbmi2,-prefetchi,+rdpid,-fma4,+avx512vbmi,-shstk,+vaes,-waitpkg,+sgx,+fxsr,+avx512dq,-sse4a" }
attributes #2 = { null_pointer_is_valid "target-cpu"="icelake-server" "target-features"="+prfchw,-cldemote,+avx,+aes,+sahf,+pclmul,-xop,+crc32,+xsaves,-avx512fp16,-sm4,+sse4.1,+avx512ifma,+xsave,-avx512pf,+sse4.2,-tsxldtrk,-ptwrite,-widekl,-sm3,+invpcid,+64bit,+xsavec,+avx512vpopcntdq,+cmov,-avx512vp2intersect,+avx512cd,+movbe,-avxvnniint8,-avx512er,-amx-int8,-kl,-sha512,-avxvnni,-rtm,+adx,+avx2,-hreset,-movdiri,-serialize,+vpclmulqdq,+avx512vl,-uintr,+clflushopt,-raoint,-cmpccxadd,+bmi,-amx-tile,+sse,+gfni,-avxvnniint16,-amx-fp16,+xsaveopt,+rdrnd,+avx512f,-amx-bf16,-avx512bf16,+avx512vnni,+cx8,+avx512bw,+sse3,+pku,+fsgsbase,-clzero,-mwaitx,-lwp,+lzcnt,+sha,-movdir64b,+wbnoinvd,-enqcmd,-prefetchwt1,-avxneconvert,-tbm,+pconfig,-amx-complex,+ssse3,+cx16,+bmi2,+fma,+popcnt,-avxifma,+f16c,+avx512bitalg,-rdpru,+clwb,+mmx,+sse2,+rdseed,+avx512vbmi2,-prefetchi,+rdpid,-fma4,+avx512vbmi,-shstk,+vaes,-waitpkg,+sgx,+fxsr,+avx512dq,-sse4a" }
attributes #3 = { mustprogress }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}

!0 = !{i32 2, !"Dwarf Version", i32 4}
!1 = !{i32 2, !"Debug Info Version", i32 3}
!2 = distinct !DICompileUnit(language: DW_LANG_C_plus_plus, file: !3, producer: " NVC++ 24.7-0", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !4, retainedTypes: !4, globals: !4, imports: !4)
!3 = !DIFile(filename: "setiv.c", directory: "/mnt/lbosm1/home/yonif/NPB-fornow/NPB-paper/openacc-npb-saturator-transformed-intel_migration/LU/LU")
!4 = !{}
!5 = distinct !DISubprogram(name: "setiv", scope: !2, file: !3, line: 69, type: !6, scopeLine: 69, spFlags: DISPFlagDefinition, unit: !2)
!6 = !DISubroutineType(types: !7)
!7 = !{null}
!8 = !DILocation(line: 79, column: 1, scope: !9)
!9 = !DILexicalBlock(scope: !5, file: !3, line: 69, column: 1)
!10 = !{!11, !11, i64 0, i64 0}
!11 = !{!"int", !12}
!12 = !{!"omnipotent char", !13}
!13 = !{!"PGI C[++] TBAA"}
!14 = !DILocation(line: 81, column: 1, scope: !9)
!15 = !DILocation(line: 0, scope: !9)
!16 = !DILocation(line: 80, column: 1, scope: !9)
!17 = !DILocation(line: 83, column: 1, scope: !9)
!18 = !DILocation(line: 82, column: 1, scope: !9)
!19 = !DILocation(line: 84, column: 1, scope: !9)
!20 = !DILocation(line: 85, column: 1, scope: !9)
!21 = !DILocation(line: 86, column: 1, scope: !9)
!22 = !DILocation(line: 87, column: 1, scope: !9)
!23 = !DILocation(line: 88, column: 1, scope: !9)
!24 = !DILocation(line: 89, column: 1, scope: !9)
!25 = !DILocation(line: 90, column: 1, scope: !9)
!26 = !DILocation(line: 100, column: 1, scope: !9)
!27 = !DILocation(line: 93, column: 1, scope: !9)
!28 = !{!12, !12, i64 0, i64 0}
!29 = !DILocation(line: 95, column: 1, scope: !9)
!30 = !DILocation(line: 97, column: 1, scope: !9)
!31 = !DILocation(line: 107, column: 1, scope: !9)
!32 = !{!33, !33, i64 0, i64 0}
!33 = !{!"double", !12}
!34 = !DILocation(line: 104, column: 1, scope: !9)
!35 = !DILocation(line: 105, column: 1, scope: !9)
!36 = !DILocation(line: 106, column: 1, scope: !9)
