// Seed: 3517903330
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  assign id_5 = id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  timeunit 1ps;
  assign id_3[1] = (1'b0);
  uwire id_6;
  defparam id_7 = id_2;
  wire  id_8;
  module_0(
      id_8, id_6, id_6, id_1
  );
  assign id_6 = 1;
  assign id_8 = id_1;
endmodule
