INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/new/CanTypes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/new/BitTimeLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BitTimeLogic'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/new/Crc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Crc15'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/new/BitStreamProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BitStreamProcessor'
