
CAMERA_OV7670_F407VE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089b0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08008b38  08008b38  00018b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bb4  08008bb4  00020030  2**0
                  CONTENTS
  4 .ARM          00000008  08008bb4  08008bb4  00018bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bbc  08008bbc  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bbc  08008bbc  00018bbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008bc0  08008bc0  00018bc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08008bc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020030  2**0
                  CONTENTS
 10 .bss          00004dc4  20000030  20000030  00020030  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004df4  20004df4  00020030  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a5f8  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003213  00000000  00000000  0003a658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012c0  00000000  00000000  0003d870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001180  00000000  00000000  0003eb30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002446f  00000000  00000000  0003fcb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018af6  00000000  00000000  0006411f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1ec5  00000000  00000000  0007cc15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014eada  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004edc  00000000  00000000  0014eb30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000030 	.word	0x20000030
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008b20 	.word	0x08008b20

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000034 	.word	0x20000034
 80001c4:	08008b20 	.word	0x08008b20

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <ov7670_init>:
static void ov7670_write(uint8_t regAddr, uint8_t data);
static void ov7670_read(uint8_t regAddr, uint8_t *data);

/*** External Function Defines ***/
void ov7670_init(DCMI_HandleTypeDef *p_hdcmi, DMA_HandleTypeDef *p_hdma_dcmi, I2C_HandleTypeDef *p_hi2c)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	60f8      	str	r0, [r7, #12]
 80004c8:	60b9      	str	r1, [r7, #8]
 80004ca:	607a      	str	r2, [r7, #4]
	sp_hdcmi     = p_hdcmi;
 80004cc:	4a14      	ldr	r2, [pc, #80]	; (8000520 <ov7670_init+0x60>)
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	6013      	str	r3, [r2, #0]
	sp_hdma_dcmi = p_hdma_dcmi;
 80004d2:	4a14      	ldr	r2, [pc, #80]	; (8000524 <ov7670_init+0x64>)
 80004d4:	68bb      	ldr	r3, [r7, #8]
 80004d6:	6013      	str	r3, [r2, #0]
	sp_hi2c      = p_hi2c;
 80004d8:	4a13      	ldr	r2, [pc, #76]	; (8000528 <ov7670_init+0x68>)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6013      	str	r3, [r2, #0]
	s_destAddressForContiuousMode = 0;
 80004de:	4b13      	ldr	r3, [pc, #76]	; (800052c <ov7670_init+0x6c>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_RESET);  // Hold reset
 80004e4:	2200      	movs	r2, #0
 80004e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004ea:	4811      	ldr	r0, [pc, #68]	; (8000530 <ov7670_init+0x70>)
 80004ec:	f004 f92a 	bl	8004744 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80004f0:	200a      	movs	r0, #10
 80004f2:	f001 fdf3 	bl	80020dc <HAL_Delay>
	HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_SET);    // Release
 80004f6:	2201      	movs	r2, #1
 80004f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004fc:	480c      	ldr	r0, [pc, #48]	; (8000530 <ov7670_init+0x70>)
 80004fe:	f004 f921 	bl	8004744 <HAL_GPIO_WritePin>
	HAL_Delay(100);  // wait
 8000502:	2064      	movs	r0, #100	; 0x64
 8000504:	f001 fdea 	bl	80020dc <HAL_Delay>


	ov7670_write(0x12, 0x80);  // RESET
 8000508:	2180      	movs	r1, #128	; 0x80
 800050a:	2012      	movs	r0, #18
 800050c:	f000 f8a8 	bl	8000660 <ov7670_write>
	HAL_Delay(30);
 8000510:	201e      	movs	r0, #30
 8000512:	f001 fde3 	bl	80020dc <HAL_Delay>

}
 8000516:	bf00      	nop
 8000518:	3710      	adds	r7, #16
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	2000004c 	.word	0x2000004c
 8000524:	20000050 	.word	0x20000050
 8000528:	20000054 	.word	0x20000054
 800052c:	20000058 	.word	0x20000058
 8000530:	40020c00 	.word	0x40020c00

08000534 <ov7670_config>:

void ov7670_config()
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
	ov7670_stopCap();
 800053a:	f000 f853 	bl	80005e4 <ov7670_stopCap>
	HAL_Delay(200);
 800053e:	20c8      	movs	r0, #200	; 0xc8
 8000540:	f001 fdcc 	bl	80020dc <HAL_Delay>
	for(int i = 0; OV7670_reg[i][0] != REG_EXIT; i++)
 8000544:	2300      	movs	r3, #0
 8000546:	607b      	str	r3, [r7, #4]
 8000548:	e012      	b.n	8000570 <ov7670_config+0x3c>
	{
		ov7670_write(OV7670_reg[i][0], OV7670_reg[i][1]);
 800054a:	4a0f      	ldr	r2, [pc, #60]	; (8000588 <ov7670_config+0x54>)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8000552:	490d      	ldr	r1, [pc, #52]	; (8000588 <ov7670_config+0x54>)
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	005b      	lsls	r3, r3, #1
 8000558:	440b      	add	r3, r1
 800055a:	785b      	ldrb	r3, [r3, #1]
 800055c:	4619      	mov	r1, r3
 800055e:	4610      	mov	r0, r2
 8000560:	f000 f87e 	bl	8000660 <ov7670_write>
		HAL_Delay(1);
 8000564:	2001      	movs	r0, #1
 8000566:	f001 fdb9 	bl	80020dc <HAL_Delay>
	for(int i = 0; OV7670_reg[i][0] != REG_EXIT; i++)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	3301      	adds	r3, #1
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	4a05      	ldr	r2, [pc, #20]	; (8000588 <ov7670_config+0x54>)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000578:	2bff      	cmp	r3, #255	; 0xff
 800057a:	d1e6      	bne.n	800054a <ov7670_config+0x16>
	}
}
 800057c:	bf00      	nop
 800057e:	bf00      	nop
 8000580:	3708      	adds	r7, #8
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	08008b38 	.word	0x08008b38

0800058c <ov7670_startCap>:

void ov7670_startCap(uint32_t capMode, uint32_t destAddress)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
 8000594:	6039      	str	r1, [r7, #0]
	ov7670_stopCap();
 8000596:	f000 f825 	bl	80005e4 <ov7670_stopCap>
	if (capMode == OV7670_CAP_CONTINUOUS) {
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d10b      	bne.n	80005b8 <ov7670_startCap+0x2c>
		/* note: continuous mode automatically invokes DCMI, but DMA needs to be invoked manually */
		s_destAddressForContiuousMode = (uint32_t)destAddress;
 80005a0:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <ov7670_startCap+0x50>)
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	6013      	str	r3, [r2, #0]
		HAL_DCMI_Start_DMA(sp_hdcmi,DCMI_MODE_CONTINUOUS,  destAddress, OV7670_WIDTH * OV7670_HEIGHT / 2);
 80005a6:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <ov7670_startCap+0x54>)
 80005a8:	6818      	ldr	r0, [r3, #0]
 80005aa:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80005ae:	683a      	ldr	r2, [r7, #0]
 80005b0:	2100      	movs	r1, #0
 80005b2:	f001 fec9 	bl	8002348 <HAL_DCMI_Start_DMA>
	else if (capMode == OV7670_CAP_SINGLE_FRAME) {
		s_destAddressForContiuousMode = 0;
		HAL_DCMI_Start_DMA(sp_hdcmi, DCMI_MODE_SNAPSHOT, destAddress, OV7670_WIDTH * OV7670_HEIGHT / 2);
	}

}
 80005b6:	e00d      	b.n	80005d4 <ov7670_startCap+0x48>
	else if (capMode == OV7670_CAP_SINGLE_FRAME) {
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d10a      	bne.n	80005d4 <ov7670_startCap+0x48>
		s_destAddressForContiuousMode = 0;
 80005be:	4b07      	ldr	r3, [pc, #28]	; (80005dc <ov7670_startCap+0x50>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	601a      	str	r2, [r3, #0]
		HAL_DCMI_Start_DMA(sp_hdcmi, DCMI_MODE_SNAPSHOT, destAddress, OV7670_WIDTH * OV7670_HEIGHT / 2);
 80005c4:	4b06      	ldr	r3, [pc, #24]	; (80005e0 <ov7670_startCap+0x54>)
 80005c6:	6818      	ldr	r0, [r3, #0]
 80005c8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80005cc:	683a      	ldr	r2, [r7, #0]
 80005ce:	2102      	movs	r1, #2
 80005d0:	f001 feba 	bl	8002348 <HAL_DCMI_Start_DMA>
}
 80005d4:	bf00      	nop
 80005d6:	3708      	adds	r7, #8
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	20000058 	.word	0x20000058
 80005e0:	2000004c 	.word	0x2000004c

080005e4 <ov7670_stopCap>:

void ov7670_stopCap()
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
	HAL_DCMI_Stop(sp_hdcmi);
 80005e8:	4b03      	ldr	r3, [pc, #12]	; (80005f8 <ov7670_stopCap+0x14>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f001 ff4b 	bl	8002488 <HAL_DCMI_Stop>
	//  HAL_Delay(30);
}
 80005f2:	bf00      	nop
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	2000004c 	.word	0x2000004c

080005fc <HAL_DCMI_FrameEventCallback>:

void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
	frame_captured = 1;
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <HAL_DCMI_FrameEventCallback+0x54>)
 8000606:	2201      	movs	r2, #1
 8000608:	601a      	str	r2, [r3, #0]

	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1); // set the address of lcd back to starting address
 800060a:	2377      	movs	r3, #119	; 0x77
 800060c:	229f      	movs	r2, #159	; 0x9f
 800060e:	2100      	movs	r1, #0
 8000610:	2000      	movs	r0, #0
 8000612:	f000 f94b 	bl	80008ac <lcd_ILI_set_write_area>

	if(s_destAddressForContiuousMode != 0) {
 8000616:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <HAL_DCMI_FrameEventCallback+0x58>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d00b      	beq.n	8000636 <HAL_DCMI_FrameEventCallback+0x3a>
	HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, s_destAddressForContiuousMode, OV7670_WIDTH * OV7670_HEIGHT/2);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	3328      	adds	r3, #40	; 0x28
 8000628:	4619      	mov	r1, r3
 800062a:	4b0a      	ldr	r3, [pc, #40]	; (8000654 <HAL_DCMI_FrameEventCallback+0x58>)
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000632:	f002 f9e9 	bl	8002a08 <HAL_DMA_Start_IT>
	}
	s_currentV++;
 8000636:	4b08      	ldr	r3, [pc, #32]	; (8000658 <HAL_DCMI_FrameEventCallback+0x5c>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	3301      	adds	r3, #1
 800063c:	4a06      	ldr	r2, [pc, #24]	; (8000658 <HAL_DCMI_FrameEventCallback+0x5c>)
 800063e:	6013      	str	r3, [r2, #0]
	s_currentH = 0;
 8000640:	4b06      	ldr	r3, [pc, #24]	; (800065c <HAL_DCMI_FrameEventCallback+0x60>)
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
}
 8000646:	bf00      	nop
 8000648:	3708      	adds	r7, #8
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	20000068 	.word	0x20000068
 8000654:	20000058 	.word	0x20000058
 8000658:	20000060 	.word	0x20000060
 800065c:	2000005c 	.word	0x2000005c

08000660 <ov7670_write>:

/* internal functions */
static void ov7670_write(uint8_t reg, uint8_t val)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b086      	sub	sp, #24
 8000664:	af02      	add	r7, sp, #8
 8000666:	4603      	mov	r3, r0
 8000668:	460a      	mov	r2, r1
 800066a:	71fb      	strb	r3, [r7, #7]
 800066c:	4613      	mov	r3, r2
 800066e:	71bb      	strb	r3, [r7, #6]
    uint8_t buffer[2] = {reg, val};
 8000670:	79fb      	ldrb	r3, [r7, #7]
 8000672:	733b      	strb	r3, [r7, #12]
 8000674:	79bb      	ldrb	r3, [r7, #6]
 8000676:	737b      	strb	r3, [r7, #13]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Master_Transmit(sp_hi2c, SLAVE_ADDR, buffer, 2, 100);
 8000678:	4b0a      	ldr	r3, [pc, #40]	; (80006a4 <ov7670_write+0x44>)
 800067a:	6818      	ldr	r0, [r3, #0]
 800067c:	f107 020c 	add.w	r2, r7, #12
 8000680:	2364      	movs	r3, #100	; 0x64
 8000682:	9300      	str	r3, [sp, #0]
 8000684:	2302      	movs	r3, #2
 8000686:	2142      	movs	r1, #66	; 0x42
 8000688:	f004 f9ba 	bl	8004a00 <HAL_I2C_Master_Transmit>
 800068c:	4603      	mov	r3, r0
 800068e:	73fb      	strb	r3, [r7, #15]

    // SCCB needs ACK after reg, before data
    if(status == HAL_OK) HAL_Delay(1);  // Critical timing
 8000690:	7bfb      	ldrb	r3, [r7, #15]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d102      	bne.n	800069c <ov7670_write+0x3c>
 8000696:	2001      	movs	r0, #1
 8000698:	f001 fd20 	bl	80020dc <HAL_Delay>

}
 800069c:	bf00      	nop
 800069e:	3710      	adds	r7, #16
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000054 	.word	0x20000054

080006a8 <FPGA_Send_Image>:
 */

extern SPI_HandleTypeDef hspi2;

void FPGA_Send_Image(uint8_t *rgb_buffer, uint8_t width, uint8_t height)
	{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	460b      	mov	r3, r1
 80006b2:	70fb      	strb	r3, [r7, #3]
 80006b4:	4613      	mov	r3, r2
 80006b6:	70bb      	strb	r3, [r7, #2]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80006b8:	2200      	movs	r2, #0
 80006ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006be:	480a      	ldr	r0, [pc, #40]	; (80006e8 <FPGA_Send_Image+0x40>)
 80006c0:	f004 f840 	bl	8004744 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi2, rgb_buffer, 160*120, 1000);
 80006c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006c8:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 80006cc:	6879      	ldr	r1, [r7, #4]
 80006ce:	4807      	ldr	r0, [pc, #28]	; (80006ec <FPGA_Send_Image+0x44>)
 80006d0:	f006 febf 	bl	8007452 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80006d4:	2201      	movs	r2, #1
 80006d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006da:	4803      	ldr	r0, [pc, #12]	; (80006e8 <FPGA_Send_Image+0x40>)
 80006dc:	f004 f832 	bl	8004744 <HAL_GPIO_WritePin>
}
 80006e0:	bf00      	nop
 80006e2:	3708      	adds	r7, #8
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	40020400 	.word	0x40020400
 80006ec:	2000007c 	.word	0x2000007c

080006f0 <lcd_ILI_init>:

static uint16_t  grey_to_rgb565(uint8_t gray);

/*** External Function Defines ***/
void lcd_ILI_init()
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af02      	add	r7, sp, #8

	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_SET);HAL_Delay(10);
 80006f6:	2201      	movs	r2, #1
 80006f8:	2101      	movs	r1, #1
 80006fa:	486b      	ldr	r0, [pc, #428]	; (80008a8 <lcd_ILI_init+0x1b8>)
 80006fc:	f004 f822 	bl	8004744 <HAL_GPIO_WritePin>
 8000700:	200a      	movs	r0, #10
 8000702:	f001 fceb 	bl	80020dc <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);HAL_Delay(10);
 8000706:	2201      	movs	r2, #1
 8000708:	2102      	movs	r1, #2
 800070a:	4867      	ldr	r0, [pc, #412]	; (80008a8 <lcd_ILI_init+0x1b8>)
 800070c:	f004 f81a 	bl	8004744 <HAL_GPIO_WritePin>
 8000710:	200a      	movs	r0, #10
 8000712:	f001 fce3 	bl	80020dc <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);HAL_Delay(10);
 8000716:	2200      	movs	r2, #0
 8000718:	2102      	movs	r1, #2
 800071a:	4863      	ldr	r0, [pc, #396]	; (80008a8 <lcd_ILI_init+0x1b8>)
 800071c:	f004 f812 	bl	8004744 <HAL_GPIO_WritePin>
 8000720:	200a      	movs	r0, #10
 8000722:	f001 fcdb 	bl	80020dc <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);HAL_Delay(10);
 8000726:	2201      	movs	r2, #1
 8000728:	2102      	movs	r1, #2
 800072a:	485f      	ldr	r0, [pc, #380]	; (80008a8 <lcd_ILI_init+0x1b8>)
 800072c:	f004 f80a 	bl	8004744 <HAL_GPIO_WritePin>
 8000730:	200a      	movs	r0, #10
 8000732:	f001 fcd3 	bl	80020dc <HAL_Delay>

	write_cmd(0x01); //software reset
 8000736:	2001      	movs	r0, #1
 8000738:	f000 fa96 	bl	8000c68 <write_cmd>
	HAL_Delay(50);
 800073c:	2032      	movs	r0, #50	; 0x32
 800073e:	f001 fccd 	bl	80020dc <HAL_Delay>
	write_cmd(0x11); //exit sleep
 8000742:	2011      	movs	r0, #17
 8000744:	f000 fa90 	bl	8000c68 <write_cmd>
	HAL_Delay(50);
 8000748:	2032      	movs	r0, #50	; 0x32
 800074a:	f001 fcc7 	bl	80020dc <HAL_Delay>

	write_cmd(0xB6);
 800074e:	20b6      	movs	r0, #182	; 0xb6
 8000750:	f000 fa8a 	bl	8000c68 <write_cmd>
	write_data(0x0A);
 8000754:	200a      	movs	r0, #10
 8000756:	f000 fa97 	bl	8000c88 <write_data>
	write_data(0xC2);
 800075a:	20c2      	movs	r0, #194	; 0xc2
 800075c:	f000 fa94 	bl	8000c88 <write_data>

	write_cmd(0x36);   // memory access control
 8000760:	2036      	movs	r0, #54	; 0x36
 8000762:	f000 fa81 	bl	8000c68 <write_cmd>
	write_data(0xc8);
 8000766:	20c8      	movs	r0, #200	; 0xc8
 8000768:	f000 fa8e 	bl	8000c88 <write_data>
	//  write_data(0x60);     // RGB -> seems BGR

	write_cmd(0x3A); // pixel format
 800076c:	203a      	movs	r0, #58	; 0x3a
 800076e:	f000 fa7b 	bl	8000c68 <write_cmd>
	write_data(0x55); //RGB565 (16bit)
 8000772:	2055      	movs	r0, #85	; 0x55
 8000774:	f000 fa88 	bl	8000c88 <write_data>

	write_cmd(0xE0); //gamma
 8000778:	20e0      	movs	r0, #224	; 0xe0
 800077a:	f000 fa75 	bl	8000c68 <write_cmd>
	write_data(0x10);
 800077e:	2010      	movs	r0, #16
 8000780:	f000 fa82 	bl	8000c88 <write_data>
	write_data(0x10);
 8000784:	2010      	movs	r0, #16
 8000786:	f000 fa7f 	bl	8000c88 <write_data>
	write_data(0x10);
 800078a:	2010      	movs	r0, #16
 800078c:	f000 fa7c 	bl	8000c88 <write_data>
	write_data(0x08);
 8000790:	2008      	movs	r0, #8
 8000792:	f000 fa79 	bl	8000c88 <write_data>
	write_data(0x0E);
 8000796:	200e      	movs	r0, #14
 8000798:	f000 fa76 	bl	8000c88 <write_data>
	write_data(0x06);
 800079c:	2006      	movs	r0, #6
 800079e:	f000 fa73 	bl	8000c88 <write_data>
	write_data(0x42);
 80007a2:	2042      	movs	r0, #66	; 0x42
 80007a4:	f000 fa70 	bl	8000c88 <write_data>
	write_data(0x28);
 80007a8:	2028      	movs	r0, #40	; 0x28
 80007aa:	f000 fa6d 	bl	8000c88 <write_data>
	write_data(0x36);
 80007ae:	2036      	movs	r0, #54	; 0x36
 80007b0:	f000 fa6a 	bl	8000c88 <write_data>
	write_data(0x03);
 80007b4:	2003      	movs	r0, #3
 80007b6:	f000 fa67 	bl	8000c88 <write_data>
	write_data(0x0E);
 80007ba:	200e      	movs	r0, #14
 80007bc:	f000 fa64 	bl	8000c88 <write_data>
	write_data(0x04);
 80007c0:	2004      	movs	r0, #4
 80007c2:	f000 fa61 	bl	8000c88 <write_data>
	write_data(0x13);
 80007c6:	2013      	movs	r0, #19
 80007c8:	f000 fa5e 	bl	8000c88 <write_data>
	write_data(0x0E);
 80007cc:	200e      	movs	r0, #14
 80007ce:	f000 fa5b 	bl	8000c88 <write_data>
	write_data(0x0C);
 80007d2:	200c      	movs	r0, #12
 80007d4:	f000 fa58 	bl	8000c88 <write_data>

	write_cmd(0XE1); //gamma
 80007d8:	20e1      	movs	r0, #225	; 0xe1
 80007da:	f000 fa45 	bl	8000c68 <write_cmd>
	write_data(0x0C);
 80007de:	200c      	movs	r0, #12
 80007e0:	f000 fa52 	bl	8000c88 <write_data>
	write_data(0x23);
 80007e4:	2023      	movs	r0, #35	; 0x23
 80007e6:	f000 fa4f 	bl	8000c88 <write_data>
	write_data(0x26);
 80007ea:	2026      	movs	r0, #38	; 0x26
 80007ec:	f000 fa4c 	bl	8000c88 <write_data>
	write_data(0x04);
 80007f0:	2004      	movs	r0, #4
 80007f2:	f000 fa49 	bl	8000c88 <write_data>
	write_data(0x0C);
 80007f6:	200c      	movs	r0, #12
 80007f8:	f000 fa46 	bl	8000c88 <write_data>
	write_data(0x04);
 80007fc:	2004      	movs	r0, #4
 80007fe:	f000 fa43 	bl	8000c88 <write_data>
	write_data(0x39);
 8000802:	2039      	movs	r0, #57	; 0x39
 8000804:	f000 fa40 	bl	8000c88 <write_data>
	write_data(0x24);
 8000808:	2024      	movs	r0, #36	; 0x24
 800080a:	f000 fa3d 	bl	8000c88 <write_data>
	write_data(0x4B);
 800080e:	204b      	movs	r0, #75	; 0x4b
 8000810:	f000 fa3a 	bl	8000c88 <write_data>
	write_data(0x03);
 8000814:	2003      	movs	r0, #3
 8000816:	f000 fa37 	bl	8000c88 <write_data>
	write_data(0x0B);
 800081a:	200b      	movs	r0, #11
 800081c:	f000 fa34 	bl	8000c88 <write_data>
	write_data(0x0B);
 8000820:	200b      	movs	r0, #11
 8000822:	f000 fa31 	bl	8000c88 <write_data>
	write_data(0x33);
 8000826:	2033      	movs	r0, #51	; 0x33
 8000828:	f000 fa2e 	bl	8000c88 <write_data>
	write_data(0x37);
 800082c:	2037      	movs	r0, #55	; 0x37
 800082e:	f000 fa2b 	bl	8000c88 <write_data>
	write_data(0x0F);
 8000832:	200f      	movs	r0, #15
 8000834:	f000 fa28 	bl	8000c88 <write_data>

	write_cmd(0x2a);//
 8000838:	202a      	movs	r0, #42	; 0x2a
 800083a:	f000 fa15 	bl	8000c68 <write_cmd>
	write_data(0x00);
 800083e:	2000      	movs	r0, #0
 8000840:	f000 fa22 	bl	8000c88 <write_data>
	write_data(0x00);
 8000844:	2000      	movs	r0, #0
 8000846:	f000 fa1f 	bl	8000c88 <write_data>
	write_data(0x00);
 800084a:	2000      	movs	r0, #0
 800084c:	f000 fa1c 	bl	8000c88 <write_data>
	write_data(0xef);
 8000850:	20ef      	movs	r0, #239	; 0xef
 8000852:	f000 fa19 	bl	8000c88 <write_data>

	write_cmd(0x2b); //
 8000856:	202b      	movs	r0, #43	; 0x2b
 8000858:	f000 fa06 	bl	8000c68 <write_cmd>
	write_data(0x00);
 800085c:	2000      	movs	r0, #0
 800085e:	f000 fa13 	bl	8000c88 <write_data>
	write_data(0x00);
 8000862:	2000      	movs	r0, #0
 8000864:	f000 fa10 	bl	8000c88 <write_data>
	write_data(0x01);
 8000868:	2001      	movs	r0, #1
 800086a:	f000 fa0d 	bl	8000c88 <write_data>
	write_data(0x3f);
 800086e:	203f      	movs	r0, #63	; 0x3f
 8000870:	f000 fa0a 	bl	8000c88 <write_data>

	write_cmd(0x29);
 8000874:	2029      	movs	r0, #41	; 0x29
 8000876:	f000 f9f7 	bl	8000c68 <write_cmd>
	HAL_Delay(10);
 800087a:	200a      	movs	r0, #10
 800087c:	f001 fc2e 	bl	80020dc <HAL_Delay>
	write_cmd(0x2C);
 8000880:	202c      	movs	r0, #44	; 0x2c
 8000882:	f000 f9f1 	bl	8000c68 <write_cmd>

	lcd_ILI_draw_rect(0, 0, LCD_ILI_WIDTH, LCD_ILI_HEIGHT, COLOR_BLACK);
 8000886:	2300      	movs	r3, #0
 8000888:	9300      	str	r3, [sp, #0]
 800088a:	2378      	movs	r3, #120	; 0x78
 800088c:	22a0      	movs	r2, #160	; 0xa0
 800088e:	2100      	movs	r1, #0
 8000890:	2000      	movs	r0, #0
 8000892:	f000 f8a5 	bl	80009e0 <lcd_ILI_draw_rect>
	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1);
 8000896:	2377      	movs	r3, #119	; 0x77
 8000898:	229f      	movs	r2, #159	; 0x9f
 800089a:	2100      	movs	r1, #0
 800089c:	2000      	movs	r0, #0
 800089e:	f000 f805 	bl	80008ac <lcd_ILI_set_write_area>

}
 80008a2:	bf00      	nop
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	40020400 	.word	0x40020400

080008ac <lcd_ILI_set_write_area>:

void lcd_ILI_set_write_area(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd)
{
 80008ac:	b590      	push	{r4, r7, lr}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4604      	mov	r4, r0
 80008b4:	4608      	mov	r0, r1
 80008b6:	4611      	mov	r1, r2
 80008b8:	461a      	mov	r2, r3
 80008ba:	4623      	mov	r3, r4
 80008bc:	80fb      	strh	r3, [r7, #6]
 80008be:	4603      	mov	r3, r0
 80008c0:	80bb      	strh	r3, [r7, #4]
 80008c2:	460b      	mov	r3, r1
 80008c4:	807b      	strh	r3, [r7, #2]
 80008c6:	4613      	mov	r3, r2
 80008c8:	803b      	strh	r3, [r7, #0]
	write_cmd(0x2a);
 80008ca:	202a      	movs	r0, #42	; 0x2a
 80008cc:	f000 f9cc 	bl	8000c68 <write_cmd>
	write_data(xStart >> 8);
 80008d0:	88fb      	ldrh	r3, [r7, #6]
 80008d2:	0a1b      	lsrs	r3, r3, #8
 80008d4:	b29b      	uxth	r3, r3
 80008d6:	4618      	mov	r0, r3
 80008d8:	f000 f9d6 	bl	8000c88 <write_data>
	write_data(xStart & 0xff);
 80008dc:	88fb      	ldrh	r3, [r7, #6]
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	b29b      	uxth	r3, r3
 80008e2:	4618      	mov	r0, r3
 80008e4:	f000 f9d0 	bl	8000c88 <write_data>
	write_data(xEnd >> 8);
 80008e8:	887b      	ldrh	r3, [r7, #2]
 80008ea:	0a1b      	lsrs	r3, r3, #8
 80008ec:	b29b      	uxth	r3, r3
 80008ee:	4618      	mov	r0, r3
 80008f0:	f000 f9ca 	bl	8000c88 <write_data>
	write_data(xEnd & 0xff);
 80008f4:	887b      	ldrh	r3, [r7, #2]
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	b29b      	uxth	r3, r3
 80008fa:	4618      	mov	r0, r3
 80008fc:	f000 f9c4 	bl	8000c88 <write_data>

	write_cmd(0x2b);
 8000900:	202b      	movs	r0, #43	; 0x2b
 8000902:	f000 f9b1 	bl	8000c68 <write_cmd>
	write_data(yStart >> 8);
 8000906:	88bb      	ldrh	r3, [r7, #4]
 8000908:	0a1b      	lsrs	r3, r3, #8
 800090a:	b29b      	uxth	r3, r3
 800090c:	4618      	mov	r0, r3
 800090e:	f000 f9bb 	bl	8000c88 <write_data>
	write_data(yStart & 0xff);
 8000912:	88bb      	ldrh	r3, [r7, #4]
 8000914:	b2db      	uxtb	r3, r3
 8000916:	b29b      	uxth	r3, r3
 8000918:	4618      	mov	r0, r3
 800091a:	f000 f9b5 	bl	8000c88 <write_data>
	write_data(yEnd >> 8);
 800091e:	883b      	ldrh	r3, [r7, #0]
 8000920:	0a1b      	lsrs	r3, r3, #8
 8000922:	b29b      	uxth	r3, r3
 8000924:	4618      	mov	r0, r3
 8000926:	f000 f9af 	bl	8000c88 <write_data>
	write_data(yEnd & 0xff);
 800092a:	883b      	ldrh	r3, [r7, #0]
 800092c:	b2db      	uxtb	r3, r3
 800092e:	b29b      	uxth	r3, r3
 8000930:	4618      	mov	r0, r3
 8000932:	f000 f9a9 	bl	8000c88 <write_data>

	write_cmd(0x2c); // set cmd for writing
 8000936:	202c      	movs	r0, #44	; 0x2c
 8000938:	f000 f996 	bl	8000c68 <write_cmd>
}
 800093c:	bf00      	nop
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	bd90      	pop	{r4, r7, pc}

08000944 <lcd_ILI_set_read_area>:

void lcd_ILI_set_read_area(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd)
{
 8000944:	b590      	push	{r4, r7, lr}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	4604      	mov	r4, r0
 800094c:	4608      	mov	r0, r1
 800094e:	4611      	mov	r1, r2
 8000950:	461a      	mov	r2, r3
 8000952:	4623      	mov	r3, r4
 8000954:	80fb      	strh	r3, [r7, #6]
 8000956:	4603      	mov	r3, r0
 8000958:	80bb      	strh	r3, [r7, #4]
 800095a:	460b      	mov	r3, r1
 800095c:	807b      	strh	r3, [r7, #2]
 800095e:	4613      	mov	r3, r2
 8000960:	803b      	strh	r3, [r7, #0]
	write_cmd(0x2a);
 8000962:	202a      	movs	r0, #42	; 0x2a
 8000964:	f000 f980 	bl	8000c68 <write_cmd>
	write_data(xStart >> 8);
 8000968:	88fb      	ldrh	r3, [r7, #6]
 800096a:	0a1b      	lsrs	r3, r3, #8
 800096c:	b29b      	uxth	r3, r3
 800096e:	4618      	mov	r0, r3
 8000970:	f000 f98a 	bl	8000c88 <write_data>
	write_data(xStart & 0xff);
 8000974:	88fb      	ldrh	r3, [r7, #6]
 8000976:	b2db      	uxtb	r3, r3
 8000978:	b29b      	uxth	r3, r3
 800097a:	4618      	mov	r0, r3
 800097c:	f000 f984 	bl	8000c88 <write_data>
	write_data(xEnd >> 8);
 8000980:	887b      	ldrh	r3, [r7, #2]
 8000982:	0a1b      	lsrs	r3, r3, #8
 8000984:	b29b      	uxth	r3, r3
 8000986:	4618      	mov	r0, r3
 8000988:	f000 f97e 	bl	8000c88 <write_data>
	write_data(xEnd & 0xff);
 800098c:	887b      	ldrh	r3, [r7, #2]
 800098e:	b2db      	uxtb	r3, r3
 8000990:	b29b      	uxth	r3, r3
 8000992:	4618      	mov	r0, r3
 8000994:	f000 f978 	bl	8000c88 <write_data>

	write_cmd(0x2b);
 8000998:	202b      	movs	r0, #43	; 0x2b
 800099a:	f000 f965 	bl	8000c68 <write_cmd>
	write_data(yStart >> 8);
 800099e:	88bb      	ldrh	r3, [r7, #4]
 80009a0:	0a1b      	lsrs	r3, r3, #8
 80009a2:	b29b      	uxth	r3, r3
 80009a4:	4618      	mov	r0, r3
 80009a6:	f000 f96f 	bl	8000c88 <write_data>
	write_data(yStart & 0xff);
 80009aa:	88bb      	ldrh	r3, [r7, #4]
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	b29b      	uxth	r3, r3
 80009b0:	4618      	mov	r0, r3
 80009b2:	f000 f969 	bl	8000c88 <write_data>
	write_data(yEnd >> 8);
 80009b6:	883b      	ldrh	r3, [r7, #0]
 80009b8:	0a1b      	lsrs	r3, r3, #8
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	4618      	mov	r0, r3
 80009be:	f000 f963 	bl	8000c88 <write_data>
	write_data(yEnd & 0xff);
 80009c2:	883b      	ldrh	r3, [r7, #0]
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	b29b      	uxth	r3, r3
 80009c8:	4618      	mov	r0, r3
 80009ca:	f000 f95d 	bl	8000c88 <write_data>

	write_cmd(0x2e); // set cmd for reading
 80009ce:	202e      	movs	r0, #46	; 0x2e
 80009d0:	f000 f94a 	bl	8000c68 <write_cmd>

	// the first read is invalid
	read_data();
 80009d4:	f000 f968 	bl	8000ca8 <read_data>
}
 80009d8:	bf00      	nop
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd90      	pop	{r4, r7, pc}

080009e0 <lcd_ILI_draw_rect>:

void lcd_ILI_draw_rect(uint16_t xStart, uint16_t yStart, uint16_t width, uint16_t height, uint16_t color)
{
 80009e0:	b590      	push	{r4, r7, lr}
 80009e2:	b085      	sub	sp, #20
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4604      	mov	r4, r0
 80009e8:	4608      	mov	r0, r1
 80009ea:	4611      	mov	r1, r2
 80009ec:	461a      	mov	r2, r3
 80009ee:	4623      	mov	r3, r4
 80009f0:	80fb      	strh	r3, [r7, #6]
 80009f2:	4603      	mov	r3, r0
 80009f4:	80bb      	strh	r3, [r7, #4]
 80009f6:	460b      	mov	r3, r1
 80009f8:	807b      	strh	r3, [r7, #2]
 80009fa:	4613      	mov	r3, r2
 80009fc:	803b      	strh	r3, [r7, #0]
	lcd_ILI_set_write_area(xStart, yStart, xStart + width - 1, yStart + height - 1);
 80009fe:	88fa      	ldrh	r2, [r7, #6]
 8000a00:	887b      	ldrh	r3, [r7, #2]
 8000a02:	4413      	add	r3, r2
 8000a04:	b29b      	uxth	r3, r3
 8000a06:	3b01      	subs	r3, #1
 8000a08:	b29c      	uxth	r4, r3
 8000a0a:	88ba      	ldrh	r2, [r7, #4]
 8000a0c:	883b      	ldrh	r3, [r7, #0]
 8000a0e:	4413      	add	r3, r2
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	3b01      	subs	r3, #1
 8000a14:	b29b      	uxth	r3, r3
 8000a16:	88b9      	ldrh	r1, [r7, #4]
 8000a18:	88f8      	ldrh	r0, [r7, #6]
 8000a1a:	4622      	mov	r2, r4
 8000a1c:	f7ff ff46 	bl	80008ac <lcd_ILI_set_write_area>
	for( uint16_t y = 0; y < height; y++ ){
 8000a20:	2300      	movs	r3, #0
 8000a22:	81fb      	strh	r3, [r7, #14]
 8000a24:	e00f      	b.n	8000a46 <lcd_ILI_draw_rect+0x66>
		for( uint16_t x = 0; x < width; x++ ){
 8000a26:	2300      	movs	r3, #0
 8000a28:	81bb      	strh	r3, [r7, #12]
 8000a2a:	e005      	b.n	8000a38 <lcd_ILI_draw_rect+0x58>
		//      write_data(color >> 8);
		//      write_data(color);
		  LCD_DATA = color;
 8000a2c:	4a0a      	ldr	r2, [pc, #40]	; (8000a58 <lcd_ILI_draw_rect+0x78>)
 8000a2e:	8c3b      	ldrh	r3, [r7, #32]
 8000a30:	8013      	strh	r3, [r2, #0]
		for( uint16_t x = 0; x < width; x++ ){
 8000a32:	89bb      	ldrh	r3, [r7, #12]
 8000a34:	3301      	adds	r3, #1
 8000a36:	81bb      	strh	r3, [r7, #12]
 8000a38:	89ba      	ldrh	r2, [r7, #12]
 8000a3a:	887b      	ldrh	r3, [r7, #2]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d3f5      	bcc.n	8000a2c <lcd_ILI_draw_rect+0x4c>
	for( uint16_t y = 0; y < height; y++ ){
 8000a40:	89fb      	ldrh	r3, [r7, #14]
 8000a42:	3301      	adds	r3, #1
 8000a44:	81fb      	strh	r3, [r7, #14]
 8000a46:	89fa      	ldrh	r2, [r7, #14]
 8000a48:	883b      	ldrh	r3, [r7, #0]
 8000a4a:	429a      	cmp	r2, r3
 8000a4c:	d3eb      	bcc.n	8000a26 <lcd_ILI_draw_rect+0x46>
		}
	}
}
 8000a4e:	bf00      	nop
 8000a50:	bf00      	nop
 8000a52:	3714      	adds	r7, #20
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd90      	pop	{r4, r7, pc}
 8000a58:	60040000 	.word	0x60040000

08000a5c <lcd_ILI_get_draw_addr>:
        str++;
    }
}

uint16_t* lcd_ILI_get_draw_addr()
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1);
 8000a60:	2377      	movs	r3, #119	; 0x77
 8000a62:	229f      	movs	r2, #159	; 0x9f
 8000a64:	2100      	movs	r1, #0
 8000a66:	2000      	movs	r0, #0
 8000a68:	f7ff ff20 	bl	80008ac <lcd_ILI_set_write_area>
	return (uint16_t*)LCD_DATA_ADDR;
 8000a6c:	4b01      	ldr	r3, [pc, #4]	; (8000a74 <lcd_ILI_get_draw_addr+0x18>)
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	60040000 	.word	0x60040000

08000a78 <lcd_ILI_get_subframe_Grey>:
                (b2 >> 3);
        }
}

void lcd_ILI_get_subframe_Grey(uint8_t *grey_buf, uint16_t w, uint16_t h)
{
 8000a78:	b590      	push	{r4, r7, lr}
 8000a7a:	b08b      	sub	sp, #44	; 0x2c
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	460b      	mov	r3, r1
 8000a82:	807b      	strh	r3, [r7, #2]
 8000a84:	4613      	mov	r3, r2
 8000a86:	803b      	strh	r3, [r7, #0]
	uint16_t x0 = (LCD_ILI_WIDTH  - w) / 2;
 8000a88:	887b      	ldrh	r3, [r7, #2]
 8000a8a:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8000a8e:	0fda      	lsrs	r2, r3, #31
 8000a90:	4413      	add	r3, r2
 8000a92:	105b      	asrs	r3, r3, #1
 8000a94:	83fb      	strh	r3, [r7, #30]
	uint16_t y0 = (LCD_ILI_HEIGHT - h) / 2;
 8000a96:	883b      	ldrh	r3, [r7, #0]
 8000a98:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 8000a9c:	0fda      	lsrs	r2, r3, #31
 8000a9e:	4413      	add	r3, r2
 8000aa0:	105b      	asrs	r3, r3, #1
 8000aa2:	83bb      	strh	r3, [r7, #28]

	uint32_t idx = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	627b      	str	r3, [r7, #36]	; 0x24

	lcd_ILI_set_read_area(
		x0, y0,
		x0 + w - 1,
 8000aa8:	8bfa      	ldrh	r2, [r7, #30]
 8000aaa:	887b      	ldrh	r3, [r7, #2]
 8000aac:	4413      	add	r3, r2
 8000aae:	b29b      	uxth	r3, r3
	lcd_ILI_set_read_area(
 8000ab0:	3b01      	subs	r3, #1
 8000ab2:	b29c      	uxth	r4, r3
		y0 + h - 1
 8000ab4:	8bba      	ldrh	r2, [r7, #28]
 8000ab6:	883b      	ldrh	r3, [r7, #0]
 8000ab8:	4413      	add	r3, r2
 8000aba:	b29b      	uxth	r3, r3
	lcd_ILI_set_read_area(
 8000abc:	3b01      	subs	r3, #1
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	8bb9      	ldrh	r1, [r7, #28]
 8000ac2:	8bf8      	ldrh	r0, [r7, #30]
 8000ac4:	4622      	mov	r2, r4
 8000ac6:	f7ff ff3d 	bl	8000944 <lcd_ILI_set_read_area>
	);

	for (uint32_t i = 0; i < (w * h) / 2; i++)
 8000aca:	2300      	movs	r3, #0
 8000acc:	623b      	str	r3, [r7, #32]
 8000ace:	e052      	b.n	8000b76 <lcd_ILI_get_subframe_Grey+0xfe>
	{
		uint16_t d0 = read_data();
 8000ad0:	f000 f8ea 	bl	8000ca8 <read_data>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	837b      	strh	r3, [r7, #26]
		uint16_t d1 = read_data();
 8000ad8:	f000 f8e6 	bl	8000ca8 <read_data>
 8000adc:	4603      	mov	r3, r0
 8000ade:	833b      	strh	r3, [r7, #24]
		uint16_t d2 = read_data();
 8000ae0:	f000 f8e2 	bl	8000ca8 <read_data>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	82fb      	strh	r3, [r7, #22]

		// unpack RGB666 â†’ RGB888 (2 pixels)
		uint8_t r1 = d0 >> 8;
 8000ae8:	8b7b      	ldrh	r3, [r7, #26]
 8000aea:	0a1b      	lsrs	r3, r3, #8
 8000aec:	b29b      	uxth	r3, r3
 8000aee:	757b      	strb	r3, [r7, #21]
		uint8_t g1 = d0 & 0xFF;
 8000af0:	8b7b      	ldrh	r3, [r7, #26]
 8000af2:	753b      	strb	r3, [r7, #20]
		uint8_t b1 = d1 >> 8;
 8000af4:	8b3b      	ldrh	r3, [r7, #24]
 8000af6:	0a1b      	lsrs	r3, r3, #8
 8000af8:	b29b      	uxth	r3, r3
 8000afa:	74fb      	strb	r3, [r7, #19]

		uint8_t r2 = d1 & 0xFF;
 8000afc:	8b3b      	ldrh	r3, [r7, #24]
 8000afe:	74bb      	strb	r3, [r7, #18]
		uint8_t g2 = d2 >> 8;
 8000b00:	8afb      	ldrh	r3, [r7, #22]
 8000b02:	0a1b      	lsrs	r3, r3, #8
 8000b04:	b29b      	uxth	r3, r3
 8000b06:	747b      	strb	r3, [r7, #17]
		uint8_t b2 = d2 & 0xFF;
 8000b08:	8afb      	ldrh	r3, [r7, #22]
 8000b0a:	743b      	strb	r3, [r7, #16]

		// luminance
		uint8_t pix1 = (77*r1 + 150*g1 + 29*b1) >> 8;
 8000b0c:	7d7b      	ldrb	r3, [r7, #21]
 8000b0e:	224d      	movs	r2, #77	; 0x4d
 8000b10:	fb02 f203 	mul.w	r2, r2, r3
 8000b14:	7d3b      	ldrb	r3, [r7, #20]
 8000b16:	2196      	movs	r1, #150	; 0x96
 8000b18:	fb01 f303 	mul.w	r3, r1, r3
 8000b1c:	18d1      	adds	r1, r2, r3
 8000b1e:	7cfa      	ldrb	r2, [r7, #19]
 8000b20:	4613      	mov	r3, r2
 8000b22:	00db      	lsls	r3, r3, #3
 8000b24:	1a9b      	subs	r3, r3, r2
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	4413      	add	r3, r2
 8000b2a:	440b      	add	r3, r1
 8000b2c:	121b      	asrs	r3, r3, #8
 8000b2e:	73fb      	strb	r3, [r7, #15]
		uint8_t pix2 = (77*r2 + 150*g2 + 29*b2) >> 8;
 8000b30:	7cbb      	ldrb	r3, [r7, #18]
 8000b32:	224d      	movs	r2, #77	; 0x4d
 8000b34:	fb02 f203 	mul.w	r2, r2, r3
 8000b38:	7c7b      	ldrb	r3, [r7, #17]
 8000b3a:	2196      	movs	r1, #150	; 0x96
 8000b3c:	fb01 f303 	mul.w	r3, r1, r3
 8000b40:	18d1      	adds	r1, r2, r3
 8000b42:	7c3a      	ldrb	r2, [r7, #16]
 8000b44:	4613      	mov	r3, r2
 8000b46:	00db      	lsls	r3, r3, #3
 8000b48:	1a9b      	subs	r3, r3, r2
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	4413      	add	r3, r2
 8000b4e:	440b      	add	r3, r1
 8000b50:	121b      	asrs	r3, r3, #8
 8000b52:	73bb      	strb	r3, [r7, #14]

		// pack back to RGB565 (R=G=B=Y)
		grey_buf[idx++] = pix1;
 8000b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b56:	1c5a      	adds	r2, r3, #1
 8000b58:	627a      	str	r2, [r7, #36]	; 0x24
 8000b5a:	687a      	ldr	r2, [r7, #4]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	7bfa      	ldrb	r2, [r7, #15]
 8000b60:	701a      	strb	r2, [r3, #0]
		grey_buf[idx++] = pix2;
 8000b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b64:	1c5a      	adds	r2, r3, #1
 8000b66:	627a      	str	r2, [r7, #36]	; 0x24
 8000b68:	687a      	ldr	r2, [r7, #4]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	7bba      	ldrb	r2, [r7, #14]
 8000b6e:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < (w * h) / 2; i++)
 8000b70:	6a3b      	ldr	r3, [r7, #32]
 8000b72:	3301      	adds	r3, #1
 8000b74:	623b      	str	r3, [r7, #32]
 8000b76:	887b      	ldrh	r3, [r7, #2]
 8000b78:	883a      	ldrh	r2, [r7, #0]
 8000b7a:	fb02 f303 	mul.w	r3, r2, r3
 8000b7e:	0fda      	lsrs	r2, r3, #31
 8000b80:	4413      	add	r3, r2
 8000b82:	105b      	asrs	r3, r3, #1
 8000b84:	461a      	mov	r2, r3
 8000b86:	6a3b      	ldr	r3, [r7, #32]
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d3a1      	bcc.n	8000ad0 <lcd_ILI_get_subframe_Grey+0x58>
	}
}
 8000b8c:	bf00      	nop
 8000b8e:	bf00      	nop
 8000b90:	372c      	adds	r7, #44	; 0x2c
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd90      	pop	{r4, r7, pc}
	...

08000b98 <lcd_ILI_display_frame_Grey>:
    }
}


void lcd_ILI_display_frame_Grey(uint8_t *grey_buf, uint16_t buf_width, uint16_t buf_height)
{
 8000b98:	b590      	push	{r4, r7, lr}
 8000b9a:	b087      	sub	sp, #28
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	807b      	strh	r3, [r7, #2]
 8000ba4:	4613      	mov	r3, r2
 8000ba6:	803b      	strh	r3, [r7, #0]
    // Center the frame on the LCD
    uint16_t xStart = (LCD_ILI_WIDTH  - buf_width) / 2;
 8000ba8:	887b      	ldrh	r3, [r7, #2]
 8000baa:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8000bae:	0fda      	lsrs	r2, r3, #31
 8000bb0:	4413      	add	r3, r2
 8000bb2:	105b      	asrs	r3, r3, #1
 8000bb4:	827b      	strh	r3, [r7, #18]
    uint16_t yStart = (LCD_ILI_HEIGHT - buf_height) / 2;
 8000bb6:	883b      	ldrh	r3, [r7, #0]
 8000bb8:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 8000bbc:	0fda      	lsrs	r2, r3, #31
 8000bbe:	4413      	add	r3, r2
 8000bc0:	105b      	asrs	r3, r3, #1
 8000bc2:	823b      	strh	r3, [r7, #16]

    // Display each line separately
    for (uint16_t y = 0; y < buf_height; y++)
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	82fb      	strh	r3, [r7, #22]
 8000bc8:	e043      	b.n	8000c52 <lcd_ILI_display_frame_Grey+0xba>
    {
        // Set write area for this line only
        lcd_ILI_set_write_area(xStart, yStart + y, xStart + buf_width - 1, yStart + y);
 8000bca:	8a3a      	ldrh	r2, [r7, #16]
 8000bcc:	8afb      	ldrh	r3, [r7, #22]
 8000bce:	4413      	add	r3, r2
 8000bd0:	b299      	uxth	r1, r3
 8000bd2:	8a7a      	ldrh	r2, [r7, #18]
 8000bd4:	887b      	ldrh	r3, [r7, #2]
 8000bd6:	4413      	add	r3, r2
 8000bd8:	b29b      	uxth	r3, r3
 8000bda:	3b01      	subs	r3, #1
 8000bdc:	b29c      	uxth	r4, r3
 8000bde:	8a3a      	ldrh	r2, [r7, #16]
 8000be0:	8afb      	ldrh	r3, [r7, #22]
 8000be2:	4413      	add	r3, r2
 8000be4:	b29b      	uxth	r3, r3
 8000be6:	8a78      	ldrh	r0, [r7, #18]
 8000be8:	4622      	mov	r2, r4
 8000bea:	f7ff fe5f 	bl	80008ac <lcd_ILI_set_write_area>

        // Write pixels for this line
        for (uint16_t x = 0; x < buf_width; x++)
 8000bee:	2300      	movs	r3, #0
 8000bf0:	82bb      	strh	r3, [r7, #20]
 8000bf2:	e027      	b.n	8000c44 <lcd_ILI_display_frame_Grey+0xac>
        {
            uint8_t grey_pix = grey_buf[y * buf_width + x];
 8000bf4:	8afb      	ldrh	r3, [r7, #22]
 8000bf6:	887a      	ldrh	r2, [r7, #2]
 8000bf8:	fb02 f203 	mul.w	r2, r2, r3
 8000bfc:	8abb      	ldrh	r3, [r7, #20]
 8000bfe:	4413      	add	r3, r2
 8000c00:	461a      	mov	r2, r3
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	4413      	add	r3, r2
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	73fb      	strb	r3, [r7, #15]

            // Convert grayscale to RGB565
            uint16_t rgb = ((grey_pix & 0xF8) << 8) |
 8000c0a:	7bfb      	ldrb	r3, [r7, #15]
 8000c0c:	021b      	lsls	r3, r3, #8
 8000c0e:	b21b      	sxth	r3, r3
 8000c10:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000c14:	f023 0307 	bic.w	r3, r3, #7
 8000c18:	b21a      	sxth	r2, r3
                           ((grey_pix & 0xFC) << 3) |
 8000c1a:	7bfb      	ldrb	r3, [r7, #15]
 8000c1c:	00db      	lsls	r3, r3, #3
 8000c1e:	b21b      	sxth	r3, r3
 8000c20:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8000c24:	b21b      	sxth	r3, r3
            uint16_t rgb = ((grey_pix & 0xF8) << 8) |
 8000c26:	4313      	orrs	r3, r2
 8000c28:	b21a      	sxth	r2, r3
                           ((grey_pix & 0xFC) << 3) |
 8000c2a:	7bfb      	ldrb	r3, [r7, #15]
 8000c2c:	08db      	lsrs	r3, r3, #3
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	b21b      	sxth	r3, r3
 8000c32:	4313      	orrs	r3, r2
 8000c34:	b21b      	sxth	r3, r3
            uint16_t rgb = ((grey_pix & 0xF8) << 8) |
 8000c36:	81bb      	strh	r3, [r7, #12]
                           (grey_pix >> 3);

            LCD_DATA = rgb;
 8000c38:	4a0a      	ldr	r2, [pc, #40]	; (8000c64 <lcd_ILI_display_frame_Grey+0xcc>)
 8000c3a:	89bb      	ldrh	r3, [r7, #12]
 8000c3c:	8013      	strh	r3, [r2, #0]
        for (uint16_t x = 0; x < buf_width; x++)
 8000c3e:	8abb      	ldrh	r3, [r7, #20]
 8000c40:	3301      	adds	r3, #1
 8000c42:	82bb      	strh	r3, [r7, #20]
 8000c44:	8aba      	ldrh	r2, [r7, #20]
 8000c46:	887b      	ldrh	r3, [r7, #2]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d3d3      	bcc.n	8000bf4 <lcd_ILI_display_frame_Grey+0x5c>
    for (uint16_t y = 0; y < buf_height; y++)
 8000c4c:	8afb      	ldrh	r3, [r7, #22]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	82fb      	strh	r3, [r7, #22]
 8000c52:	8afa      	ldrh	r2, [r7, #22]
 8000c54:	883b      	ldrh	r3, [r7, #0]
 8000c56:	429a      	cmp	r2, r3
 8000c58:	d3b7      	bcc.n	8000bca <lcd_ILI_display_frame_Grey+0x32>

            // Optional: tiny delay to stabilize FSMC / LCD
            // __NOP();
        }
    }
}
 8000c5a:	bf00      	nop
 8000c5c:	bf00      	nop
 8000c5e:	371c      	adds	r7, #28
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd90      	pop	{r4, r7, pc}
 8000c64:	60040000 	.word	0x60040000

08000c68 <write_cmd>:
    }
}

/*** Internal Function Defines ***/
inline static void write_cmd(uint16_t cmd)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	80fb      	strh	r3, [r7, #6]
	LCD_CMD = cmd;
 8000c72:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000c76:	88fb      	ldrh	r3, [r7, #6]
 8000c78:	8013      	strh	r3, [r2, #0]
}
 8000c7a:	bf00      	nop
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
	...

08000c88 <write_data>:

inline static void write_data(uint16_t data)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	80fb      	strh	r3, [r7, #6]
	LCD_DATA = data;
 8000c92:	4a04      	ldr	r2, [pc, #16]	; (8000ca4 <write_data+0x1c>)
 8000c94:	88fb      	ldrh	r3, [r7, #6]
 8000c96:	8013      	strh	r3, [r2, #0]
}
 8000c98:	bf00      	nop
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	60040000 	.word	0x60040000

08000ca8 <read_data>:

inline static uint16_t read_data()
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
	uint16_t data = LCD_DATA;
 8000cae:	4b05      	ldr	r3, [pc, #20]	; (8000cc4 <read_data+0x1c>)
 8000cb0:	881b      	ldrh	r3, [r3, #0]
 8000cb2:	80fb      	strh	r3, [r7, #6]
	return data;
 8000cb4:	88fb      	ldrh	r3, [r7, #6]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	60040000 	.word	0x60040000

08000cc8 <HAL_TIM_IC_CaptureCallback>:
	{HCSR_TRIG_GPIO_Port, HCSR_TRIG_Pin,  &htim8, TIM_CHANNEL_1}
};

// ======================= CALLBACK ===========================
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
    // 1) Map htim->Channel (HAL_TIM_ACTIVE_CHANNEL_x) â†’ TIM_CHANNEL_x
    uint32_t active_channel = 0;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	617b      	str	r3, [r7, #20]

    switch(htim->Channel)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	7f1b      	ldrb	r3, [r3, #28]
 8000cd8:	3b01      	subs	r3, #1
 8000cda:	2b07      	cmp	r3, #7
 8000cdc:	f200 817a 	bhi.w	8000fd4 <HAL_TIM_IC_CaptureCallback+0x30c>
 8000ce0:	a201      	add	r2, pc, #4	; (adr r2, 8000ce8 <HAL_TIM_IC_CaptureCallback+0x20>)
 8000ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ce6:	bf00      	nop
 8000ce8:	08000d09 	.word	0x08000d09
 8000cec:	08000d0f 	.word	0x08000d0f
 8000cf0:	08000fd5 	.word	0x08000fd5
 8000cf4:	08000d15 	.word	0x08000d15
 8000cf8:	08000fd5 	.word	0x08000fd5
 8000cfc:	08000fd5 	.word	0x08000fd5
 8000d00:	08000fd5 	.word	0x08000fd5
 8000d04:	08000d1b 	.word	0x08000d1b
    {
        case HAL_TIM_ACTIVE_CHANNEL_1: active_channel = TIM_CHANNEL_1; break;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	617b      	str	r3, [r7, #20]
 8000d0c:	e008      	b.n	8000d20 <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_2: active_channel = TIM_CHANNEL_2; break;
 8000d0e:	2304      	movs	r3, #4
 8000d10:	617b      	str	r3, [r7, #20]
 8000d12:	e005      	b.n	8000d20 <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_3: active_channel = TIM_CHANNEL_3; break;
 8000d14:	2308      	movs	r3, #8
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	e002      	b.n	8000d20 <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_4: active_channel = TIM_CHANNEL_4; break;
 8000d1a:	230c      	movs	r3, #12
 8000d1c:	617b      	str	r3, [r7, #20]
 8000d1e:	bf00      	nop
        default: return;    // KhÃ´ng khá»›p thÃ¬ thoÃ¡t
    }

    // 2) TÃ¬m sensor tÆ°Æ¡ng á»©ng
    for(int i = 0; i < 1; i++)
 8000d20:	2300      	movs	r3, #0
 8000d22:	613b      	str	r3, [r7, #16]
 8000d24:	e151      	b.n	8000fca <HAL_TIM_IC_CaptureCallback+0x302>
    {
        Sensor_t *s = &sensors[i];
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	4613      	mov	r3, r2
 8000d2a:	00db      	lsls	r3, r3, #3
 8000d2c:	4413      	add	r3, r2
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	4a99      	ldr	r2, [pc, #612]	; (8000f98 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8000d32:	4413      	add	r3, r2
 8000d34:	60bb      	str	r3, [r7, #8]

        // so sÃ¡nh timer vÃ  channel
        if(htim == s->htim && active_channel == s->TIM_Channel)
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	687a      	ldr	r2, [r7, #4]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	f040 8141 	bne.w	8000fc4 <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000d42:	68bb      	ldr	r3, [r7, #8]
 8000d44:	68db      	ldr	r3, [r3, #12]
 8000d46:	697a      	ldr	r2, [r7, #20]
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	f040 813b 	bne.w	8000fc4 <HAL_TIM_IC_CaptureCallback+0x2fc>
        {
            if(s->Is_First_Captured == 0)
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	7f1b      	ldrb	r3, [r3, #28]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d16a      	bne.n	8000e2c <HAL_TIM_IC_CaptureCallback+0x164>
            {
                s->IC_Value1 = HAL_TIM_ReadCapturedValue(htim, s->TIM_Channel);
 8000d56:	68bb      	ldr	r3, [r7, #8]
 8000d58:	68db      	ldr	r3, [r3, #12]
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	6878      	ldr	r0, [r7, #4]
 8000d5e:	f007 fa67 	bl	8008230 <HAL_TIM_ReadCapturedValue>
 8000d62:	4602      	mov	r2, r0
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	611a      	str	r2, [r3, #16]
                s->Is_First_Captured = 1;
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	771a      	strb	r2, [r3, #28]

                // Ä‘á»•i sang báº¯t FALLING
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->TIM_Channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	68db      	ldr	r3, [r3, #12]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d108      	bne.n	8000d88 <HAL_TIM_IC_CaptureCallback+0xc0>
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	6a1a      	ldr	r2, [r3, #32]
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f022 020a 	bic.w	r2, r2, #10
 8000d84:	621a      	str	r2, [r3, #32]
 8000d86:	e021      	b.n	8000dcc <HAL_TIM_IC_CaptureCallback+0x104>
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	2b04      	cmp	r3, #4
 8000d8e:	d108      	bne.n	8000da2 <HAL_TIM_IC_CaptureCallback+0xda>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	6a1b      	ldr	r3, [r3, #32]
 8000d96:	687a      	ldr	r2, [r7, #4]
 8000d98:	6812      	ldr	r2, [r2, #0]
 8000d9a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8000d9e:	6213      	str	r3, [r2, #32]
 8000da0:	e014      	b.n	8000dcc <HAL_TIM_IC_CaptureCallback+0x104>
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	68db      	ldr	r3, [r3, #12]
 8000da6:	2b08      	cmp	r3, #8
 8000da8:	d108      	bne.n	8000dbc <HAL_TIM_IC_CaptureCallback+0xf4>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	6a1b      	ldr	r3, [r3, #32]
 8000db0:	687a      	ldr	r2, [r7, #4]
 8000db2:	6812      	ldr	r2, [r2, #0]
 8000db4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8000db8:	6213      	str	r3, [r2, #32]
 8000dba:	e007      	b.n	8000dcc <HAL_TIM_IC_CaptureCallback+0x104>
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	6a1b      	ldr	r3, [r3, #32]
 8000dc2:	687a      	ldr	r2, [r7, #4]
 8000dc4:	6812      	ldr	r2, [r2, #0]
 8000dc6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8000dca:	6213      	str	r3, [r2, #32]
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	68db      	ldr	r3, [r3, #12]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d108      	bne.n	8000de6 <HAL_TIM_IC_CaptureCallback+0x11e>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	6a1a      	ldr	r2, [r3, #32]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f042 0202 	orr.w	r2, r2, #2
 8000de2:	621a      	str	r2, [r3, #32]
 8000de4:	e0ee      	b.n	8000fc4 <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	68db      	ldr	r3, [r3, #12]
 8000dea:	2b04      	cmp	r3, #4
 8000dec:	d108      	bne.n	8000e00 <HAL_TIM_IC_CaptureCallback+0x138>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	6a1b      	ldr	r3, [r3, #32]
 8000df4:	687a      	ldr	r2, [r7, #4]
 8000df6:	6812      	ldr	r2, [r2, #0]
 8000df8:	f043 0320 	orr.w	r3, r3, #32
 8000dfc:	6213      	str	r3, [r2, #32]
 8000dfe:	e0e1      	b.n	8000fc4 <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	2b08      	cmp	r3, #8
 8000e06:	d108      	bne.n	8000e1a <HAL_TIM_IC_CaptureCallback+0x152>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	6a1b      	ldr	r3, [r3, #32]
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	6812      	ldr	r2, [r2, #0]
 8000e12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e16:	6213      	str	r3, [r2, #32]
 8000e18:	e0d4      	b.n	8000fc4 <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	6a1b      	ldr	r3, [r3, #32]
 8000e20:	687a      	ldr	r2, [r7, #4]
 8000e22:	6812      	ldr	r2, [r2, #0]
 8000e24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e28:	6213      	str	r3, [r2, #32]
 8000e2a:	e0cb      	b.n	8000fc4 <HAL_TIM_IC_CaptureCallback+0x2fc>
            }
            else
            {
                s->IC_Value2 = HAL_TIM_ReadCapturedValue(htim, s->TIM_Channel);
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	4619      	mov	r1, r3
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f007 f9fc 	bl	8008230 <HAL_TIM_ReadCapturedValue>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	615a      	str	r2, [r3, #20]
                __HAL_TIM_SET_COUNTER(htim, 0);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	2200      	movs	r2, #0
 8000e44:	625a      	str	r2, [r3, #36]	; 0x24

                if(s->IC_Value2 >= s->IC_Value1)
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	695a      	ldr	r2, [r3, #20]
 8000e4a:	68bb      	ldr	r3, [r7, #8]
 8000e4c:	691b      	ldr	r3, [r3, #16]
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d307      	bcc.n	8000e62 <HAL_TIM_IC_CaptureCallback+0x19a>
                    s->Difference = s->IC_Value2 - s->IC_Value1;
 8000e52:	68bb      	ldr	r3, [r7, #8]
 8000e54:	695a      	ldr	r2, [r3, #20]
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	691b      	ldr	r3, [r3, #16]
 8000e5a:	1ad2      	subs	r2, r2, r3
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	619a      	str	r2, [r3, #24]
 8000e60:	e009      	b.n	8000e76 <HAL_TIM_IC_CaptureCallback+0x1ae>
                else
                    s->Difference = (0xFFFF - s->IC_Value1) + s->IC_Value2;
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	695a      	ldr	r2, [r3, #20]
 8000e66:	68bb      	ldr	r3, [r7, #8]
 8000e68:	691b      	ldr	r3, [r3, #16]
 8000e6a:	1ad3      	subs	r3, r2, r3
 8000e6c:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000e70:	33ff      	adds	r3, #255	; 0xff
 8000e72:	68ba      	ldr	r2, [r7, #8]
 8000e74:	6193      	str	r3, [r2, #24]

                s->Distance = s->Difference * 0.034f / 2.0f;
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	699b      	ldr	r3, [r3, #24]
 8000e7a:	ee07 3a90 	vmov	s15, r3
 8000e7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e82:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8000f9c <HAL_TIM_IC_CaptureCallback+0x2d4>
 8000e86:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e8a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000e8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	edc3 7a08 	vstr	s15, [r3, #32]
                s->Is_First_Captured = 0;
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	771a      	strb	r2, [r3, #28]

                // Reset polarity vá» RISING Ä‘á»ƒ chuáº©n bá»‹ cho láº§n Ä‘o má»›i
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->TIM_Channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	68db      	ldr	r3, [r3, #12]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d108      	bne.n	8000eb8 <HAL_TIM_IC_CaptureCallback+0x1f0>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	6a1a      	ldr	r2, [r3, #32]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f022 020a 	bic.w	r2, r2, #10
 8000eb4:	621a      	str	r2, [r3, #32]
 8000eb6:	e021      	b.n	8000efc <HAL_TIM_IC_CaptureCallback+0x234>
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	2b04      	cmp	r3, #4
 8000ebe:	d108      	bne.n	8000ed2 <HAL_TIM_IC_CaptureCallback+0x20a>
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	6a1b      	ldr	r3, [r3, #32]
 8000ec6:	687a      	ldr	r2, [r7, #4]
 8000ec8:	6812      	ldr	r2, [r2, #0]
 8000eca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8000ece:	6213      	str	r3, [r2, #32]
 8000ed0:	e014      	b.n	8000efc <HAL_TIM_IC_CaptureCallback+0x234>
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	68db      	ldr	r3, [r3, #12]
 8000ed6:	2b08      	cmp	r3, #8
 8000ed8:	d108      	bne.n	8000eec <HAL_TIM_IC_CaptureCallback+0x224>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	6a1b      	ldr	r3, [r3, #32]
 8000ee0:	687a      	ldr	r2, [r7, #4]
 8000ee2:	6812      	ldr	r2, [r2, #0]
 8000ee4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8000ee8:	6213      	str	r3, [r2, #32]
 8000eea:	e007      	b.n	8000efc <HAL_TIM_IC_CaptureCallback+0x234>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	6a1b      	ldr	r3, [r3, #32]
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	6812      	ldr	r2, [r2, #0]
 8000ef6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8000efa:	6213      	str	r3, [r2, #32]
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d106      	bne.n	8000f12 <HAL_TIM_IC_CaptureCallback+0x24a>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	6a12      	ldr	r2, [r2, #32]
 8000f0e:	621a      	str	r2, [r3, #32]
 8000f10:	e01b      	b.n	8000f4a <HAL_TIM_IC_CaptureCallback+0x282>
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	68db      	ldr	r3, [r3, #12]
 8000f16:	2b04      	cmp	r3, #4
 8000f18:	d106      	bne.n	8000f28 <HAL_TIM_IC_CaptureCallback+0x260>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	6812      	ldr	r2, [r2, #0]
 8000f22:	6a1b      	ldr	r3, [r3, #32]
 8000f24:	6213      	str	r3, [r2, #32]
 8000f26:	e010      	b.n	8000f4a <HAL_TIM_IC_CaptureCallback+0x282>
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	2b08      	cmp	r3, #8
 8000f2e:	d106      	bne.n	8000f3e <HAL_TIM_IC_CaptureCallback+0x276>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	687a      	ldr	r2, [r7, #4]
 8000f36:	6812      	ldr	r2, [r2, #0]
 8000f38:	6a1b      	ldr	r3, [r3, #32]
 8000f3a:	6213      	str	r3, [r2, #32]
 8000f3c:	e005      	b.n	8000f4a <HAL_TIM_IC_CaptureCallback+0x282>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	687a      	ldr	r2, [r7, #4]
 8000f44:	6812      	ldr	r2, [r2, #0]
 8000f46:	6a1b      	ldr	r3, [r3, #32]
 8000f48:	6213      	str	r3, [r2, #32]

                // disable interrupt (logic gá»‘c cá»§a báº¡n)
                uint32_t it = 0;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	60fb      	str	r3, [r7, #12]
                switch(s->TIM_Channel)
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	68db      	ldr	r3, [r3, #12]
 8000f52:	2b0c      	cmp	r3, #12
 8000f54:	d82d      	bhi.n	8000fb2 <HAL_TIM_IC_CaptureCallback+0x2ea>
 8000f56:	a201      	add	r2, pc, #4	; (adr r2, 8000f5c <HAL_TIM_IC_CaptureCallback+0x294>)
 8000f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f5c:	08000f91 	.word	0x08000f91
 8000f60:	08000fb3 	.word	0x08000fb3
 8000f64:	08000fb3 	.word	0x08000fb3
 8000f68:	08000fb3 	.word	0x08000fb3
 8000f6c:	08000fa1 	.word	0x08000fa1
 8000f70:	08000fb3 	.word	0x08000fb3
 8000f74:	08000fb3 	.word	0x08000fb3
 8000f78:	08000fb3 	.word	0x08000fb3
 8000f7c:	08000fa7 	.word	0x08000fa7
 8000f80:	08000fb3 	.word	0x08000fb3
 8000f84:	08000fb3 	.word	0x08000fb3
 8000f88:	08000fb3 	.word	0x08000fb3
 8000f8c:	08000fad 	.word	0x08000fad
                {
                    case TIM_CHANNEL_1: it = TIM_IT_CC1; break;
 8000f90:	2302      	movs	r3, #2
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	e00d      	b.n	8000fb2 <HAL_TIM_IC_CaptureCallback+0x2ea>
 8000f96:	bf00      	nop
 8000f98:	20000000 	.word	0x20000000
 8000f9c:	3d0b4396 	.word	0x3d0b4396
                    case TIM_CHANNEL_2: it = TIM_IT_CC2; break;
 8000fa0:	2304      	movs	r3, #4
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	e005      	b.n	8000fb2 <HAL_TIM_IC_CaptureCallback+0x2ea>
                    case TIM_CHANNEL_3: it = TIM_IT_CC3; break;
 8000fa6:	2308      	movs	r3, #8
 8000fa8:	60fb      	str	r3, [r7, #12]
 8000faa:	e002      	b.n	8000fb2 <HAL_TIM_IC_CaptureCallback+0x2ea>
                    case TIM_CHANNEL_4: it = TIM_IT_CC4; break;
 8000fac:	2310      	movs	r3, #16
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	bf00      	nop
                }
                __HAL_TIM_DISABLE_IT(htim, it);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	68d9      	ldr	r1, [r3, #12]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	43da      	mvns	r2, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	400a      	ands	r2, r1
 8000fc2:	60da      	str	r2, [r3, #12]
    for(int i = 0; i < 1; i++)
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	613b      	str	r3, [r7, #16]
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	f77f aeaa 	ble.w	8000d26 <HAL_TIM_IC_CaptureCallback+0x5e>
 8000fd2:	e000      	b.n	8000fd6 <HAL_TIM_IC_CaptureCallback+0x30e>
        default: return;    // KhÃ´ng khá»›p thÃ¬ thoÃ¡t
 8000fd4:	bf00      	nop
            }
        }
    }
}
 8000fd6:	3718      	adds	r7, #24
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <delay>:




void delay(uint16_t time){
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 8000fe6:	4b09      	ldr	r3, [pc, #36]	; (800100c <delay+0x30>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	2200      	movs	r2, #0
 8000fec:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim8) < time);
 8000fee:	bf00      	nop
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <delay+0x30>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ff6:	88fb      	ldrh	r3, [r7, #6]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d3f9      	bcc.n	8000ff0 <delay+0x14>
}
 8000ffc:	bf00      	nop
 8000ffe:	bf00      	nop
 8001000:	370c      	adds	r7, #12
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	200000d4 	.word	0x200000d4

08001010 <HCSR04_GetDis>:

uint8_t HCSR04_GetDis(uint8_t id)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	71fb      	strb	r3, [r7, #7]
	//__HAL_TIM_SET_COUNTER(&htim1, 0);
	Sensor_t *s = &sensors[id];
 800101a:	79fa      	ldrb	r2, [r7, #7]
 800101c:	4613      	mov	r3, r2
 800101e:	00db      	lsls	r3, r3, #3
 8001020:	4413      	add	r3, r2
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	4a23      	ldr	r2, [pc, #140]	; (80010b4 <HCSR04_GetDis+0xa4>)
 8001026:	4413      	add	r3, r2
 8001028:	60bb      	str	r3, [r7, #8]

	HAL_GPIO_WritePin(s->TRIG_Port, s->TRIG_Pin, GPIO_PIN_SET); // pull trig pin high
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	6818      	ldr	r0, [r3, #0]
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	889b      	ldrh	r3, [r3, #4]
 8001032:	2201      	movs	r2, #1
 8001034:	4619      	mov	r1, r3
 8001036:	f003 fb85 	bl	8004744 <HAL_GPIO_WritePin>
	delay(10); //delay
 800103a:	200a      	movs	r0, #10
 800103c:	f7ff ffce 	bl	8000fdc <delay>
	HAL_GPIO_WritePin(s->TRIG_Port, s->TRIG_Pin, GPIO_PIN_RESET); // pull trig pin low
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	6818      	ldr	r0, [r3, #0]
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	889b      	ldrh	r3, [r3, #4]
 8001048:	2200      	movs	r2, #0
 800104a:	4619      	mov	r1, r3
 800104c:	f003 fb7a 	bl	8004744 <HAL_GPIO_WritePin>

	//__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
	//HAL_Delay(60);
	uint32_t it = 0;
 8001050:	2300      	movs	r3, #0
 8001052:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_1) it = TIM_IT_CC1;
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d101      	bne.n	8001060 <HCSR04_GetDis+0x50>
 800105c:	2302      	movs	r3, #2
 800105e:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_2) it = TIM_IT_CC2;
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	2b04      	cmp	r3, #4
 8001066:	d101      	bne.n	800106c <HCSR04_GetDis+0x5c>
 8001068:	2304      	movs	r3, #4
 800106a:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_3) it = TIM_IT_CC3;
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	2b08      	cmp	r3, #8
 8001072:	d101      	bne.n	8001078 <HCSR04_GetDis+0x68>
 8001074:	2308      	movs	r3, #8
 8001076:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_4) it = TIM_IT_CC4;
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	2b0c      	cmp	r3, #12
 800107e:	d101      	bne.n	8001084 <HCSR04_GetDis+0x74>
 8001080:	2310      	movs	r3, #16
 8001082:	60fb      	str	r3, [r7, #12]

	__HAL_TIM_ENABLE_IT(s->htim, it);
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	689b      	ldr	r3, [r3, #8]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	68d9      	ldr	r1, [r3, #12]
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	68fa      	ldr	r2, [r7, #12]
 8001094:	430a      	orrs	r2, r1
 8001096:	60da      	str	r2, [r3, #12]
	return (uint8_t)s->Distance;
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	edd3 7a08 	vldr	s15, [r3, #32]
 800109e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010a2:	edc7 7a00 	vstr	s15, [r7]
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	b2db      	uxtb	r3, r3
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20000000 	.word	0x20000000

080010b8 <fsm_hcsr04_reading>:

uint8_t fsm_hcsr04_reading()
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
    uint8_t dis = HCSR04_GetDis(0);
 80010be:	2000      	movs	r0, #0
 80010c0:	f7ff ffa6 	bl	8001010 <HCSR04_GetDis>
 80010c4:	4603      	mov	r3, r0
 80010c6:	71fb      	strb	r3, [r7, #7]

    last_distance = dis;
 80010c8:	4a0a      	ldr	r2, [pc, #40]	; (80010f4 <fsm_hcsr04_reading+0x3c>)
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	7013      	strb	r3, [r2, #0]

    /* Update current object state with hysteresis */
    if (dis < ENTER_DIST_CM)
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	2b06      	cmp	r3, #6
 80010d2:	d803      	bhi.n	80010dc <fsm_hcsr04_reading+0x24>
    {
        obj_state = OBJECT_PRESENT;
 80010d4:	4b08      	ldr	r3, [pc, #32]	; (80010f8 <fsm_hcsr04_reading+0x40>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	701a      	strb	r2, [r3, #0]
 80010da:	e005      	b.n	80010e8 <fsm_hcsr04_reading+0x30>
    }
    else if (dis > EXIT_DIST_CM)
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	2b14      	cmp	r3, #20
 80010e0:	d902      	bls.n	80010e8 <fsm_hcsr04_reading+0x30>
    {
        obj_state = OBJECT_ABSENT;
 80010e2:	4b05      	ldr	r3, [pc, #20]	; (80010f8 <fsm_hcsr04_reading+0x40>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	701a      	strb	r2, [r3, #0]
    }
    /* else: keep previous state */
    return dis;
 80010e8:	79fb      	ldrb	r3, [r7, #7]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000066 	.word	0x20000066
 80010f8:	20000064 	.word	0x20000064

080010fc <is_object_arrived>:


int is_object_arrived(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
    int arrived = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	607b      	str	r3, [r7, #4]

    if (obj_state == OBJECT_PRESENT &&
 8001106:	4b0a      	ldr	r3, [pc, #40]	; (8001130 <is_object_arrived+0x34>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2b01      	cmp	r3, #1
 800110c:	d105      	bne.n	800111a <is_object_arrived+0x1e>
        last_obj_state == OBJECT_ABSENT)
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <is_object_arrived+0x38>)
 8001110:	781b      	ldrb	r3, [r3, #0]
    if (obj_state == OBJECT_PRESENT &&
 8001112:	2b00      	cmp	r3, #0
 8001114:	d101      	bne.n	800111a <is_object_arrived+0x1e>
    {
        arrived = 1;
 8001116:	2301      	movs	r3, #1
 8001118:	607b      	str	r3, [r7, #4]
    }

    /* Latch state AFTER checking */
    last_obj_state = obj_state;
 800111a:	4b05      	ldr	r3, [pc, #20]	; (8001130 <is_object_arrived+0x34>)
 800111c:	781a      	ldrb	r2, [r3, #0]
 800111e:	4b05      	ldr	r3, [pc, #20]	; (8001134 <is_object_arrived+0x38>)
 8001120:	701a      	strb	r2, [r3, #0]

    return arrived;
 8001122:	687b      	ldr	r3, [r7, #4]
}
 8001124:	4618      	mov	r0, r3
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	20000064 	.word	0x20000064
 8001134:	20000065 	.word	0x20000065

08001138 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800113e:	f000 ff5b 	bl	8001ff8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001142:	f000 f885 	bl	8001250 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001146:	f000 fa8d 	bl	8001664 <MX_GPIO_Init>
  MX_DMA_Init();
 800114a:	f000 fa6b 	bl	8001624 <MX_DMA_Init>
  MX_DCMI_Init();
 800114e:	f000 f8ed 	bl	800132c <MX_DCMI_Init>
  MX_FSMC_Init();
 8001152:	f000 fb63 	bl	800181c <MX_FSMC_Init>
  MX_I2C2_Init();
 8001156:	f000 f911 	bl	800137c <MX_I2C2_Init>
  MX_TIM2_Init();
 800115a:	f000 f973 	bl	8001444 <MX_TIM2_Init>
  MX_TIM8_Init();
 800115e:	f000 fa0b 	bl	8001578 <MX_TIM8_Init>
  MX_TIM3_Init();
 8001162:	f000 f9bb 	bl	80014dc <MX_TIM3_Init>
  MX_SPI2_Init();
 8001166:	f000 f937 	bl	80013d8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1);
 800116a:	2100      	movs	r1, #0
 800116c:	482f      	ldr	r0, [pc, #188]	; (800122c <main+0xf4>)
 800116e:	f006 fccb 	bl	8007b08 <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8001172:	482f      	ldr	r0, [pc, #188]	; (8001230 <main+0xf8>)
 8001174:	f006 fc08 	bl	8007988 <HAL_TIM_Base_Start_IT>

  uint16_t* pData;
  lcd_ILI_init();
 8001178:	f7ff faba 	bl	80006f0 <lcd_ILI_init>
  HAL_Delay(1000);
 800117c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001180:	f000 ffac 	bl	80020dc <HAL_Delay>
  ov7670_init(&hdcmi, &hdma_dcmi, &hi2c2);
 8001184:	4a2b      	ldr	r2, [pc, #172]	; (8001234 <main+0xfc>)
 8001186:	492c      	ldr	r1, [pc, #176]	; (8001238 <main+0x100>)
 8001188:	482c      	ldr	r0, [pc, #176]	; (800123c <main+0x104>)
 800118a:	f7ff f999 	bl	80004c0 <ov7670_init>
  ov7670_config();
 800118e:	f7ff f9d1 	bl	8000534 <ov7670_config>

  lcd_ILI_draw_rect(0, 0, LCD_ILI_WIDTH, LCD_ILI_HEIGHT, COLOR_RED);
 8001192:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2378      	movs	r3, #120	; 0x78
 800119a:	22a0      	movs	r2, #160	; 0xa0
 800119c:	2100      	movs	r1, #0
 800119e:	2000      	movs	r0, #0
 80011a0:	f7ff fc1e 	bl	80009e0 <lcd_ILI_draw_rect>
  HAL_Delay(1000);
 80011a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011a8:	f000 ff98 	bl	80020dc <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    while (1)
    {
    	if((is_object_arrived() || HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) && !cam_busy)
 80011ac:	f7ff ffa6 	bl	80010fc <is_object_arrived>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d106      	bne.n	80011c4 <main+0x8c>
 80011b6:	2101      	movs	r1, #1
 80011b8:	4821      	ldr	r0, [pc, #132]	; (8001240 <main+0x108>)
 80011ba:	f003 faab 	bl	8004714 <HAL_GPIO_ReadPin>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d118      	bne.n	80011f6 <main+0xbe>
 80011c4:	4b1f      	ldr	r3, [pc, #124]	; (8001244 <main+0x10c>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d114      	bne.n	80011f6 <main+0xbe>
		{
    		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 80011cc:	2101      	movs	r1, #1
 80011ce:	481c      	ldr	r0, [pc, #112]	; (8001240 <main+0x108>)
 80011d0:	f003 faa0 	bl	8004714 <HAL_GPIO_ReadPin>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d102      	bne.n	80011e0 <main+0xa8>
    		{
    			HAL_Delay(200); // chá»‘ng rung
 80011da:	20c8      	movs	r0, #200	; 0xc8
 80011dc:	f000 ff7e 	bl	80020dc <HAL_Delay>
    		}
			cam_busy = 1;
 80011e0:	4b18      	ldr	r3, [pc, #96]	; (8001244 <main+0x10c>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	601a      	str	r2, [r3, #0]
			pData = lcd_ILI_get_draw_addr();
 80011e6:	f7ff fc39 	bl	8000a5c <lcd_ILI_get_draw_addr>
 80011ea:	6078      	str	r0, [r7, #4]
			ov7670_startCap(OV7670_CAP_SINGLE_FRAME, (uint32_t)pData);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	4619      	mov	r1, r3
 80011f0:	2001      	movs	r0, #1
 80011f2:	f7ff f9cb 	bl	800058c <ov7670_startCap>
		}



		if(frame_captured)
 80011f6:	4b14      	ldr	r3, [pc, #80]	; (8001248 <main+0x110>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d0d6      	beq.n	80011ac <main+0x74>
			// RGB DEBUGGING VERSION //
//			lcd_ILI_get_subframe_RGB565(buf, FRAME_WIDTH, FRAME_HEIGHT);
//			lcd_ILI_display_frame_RGB565(buf, FRAME_WIDTH, FRAME_HEIGHT);

			// GREYSCALE -> FPGA VERSION //
			lcd_ILI_get_subframe_Grey(buf, FRAME_WIDTH, FRAME_HEIGHT);
 80011fe:	2278      	movs	r2, #120	; 0x78
 8001200:	21a0      	movs	r1, #160	; 0xa0
 8001202:	4812      	ldr	r0, [pc, #72]	; (800124c <main+0x114>)
 8001204:	f7ff fc38 	bl	8000a78 <lcd_ILI_get_subframe_Grey>
			lcd_ILI_display_frame_Grey(buf, FRAME_WIDTH, FRAME_HEIGHT);
 8001208:	2278      	movs	r2, #120	; 0x78
 800120a:	21a0      	movs	r1, #160	; 0xa0
 800120c:	480f      	ldr	r0, [pc, #60]	; (800124c <main+0x114>)
 800120e:	f7ff fcc3 	bl	8000b98 <lcd_ILI_display_frame_Grey>


			FPGA_Send_Image(buf, FRAME_WIDTH, FRAME_HEIGHT);
 8001212:	2278      	movs	r2, #120	; 0x78
 8001214:	21a0      	movs	r1, #160	; 0xa0
 8001216:	480d      	ldr	r0, [pc, #52]	; (800124c <main+0x114>)
 8001218:	f7ff fa46 	bl	80006a8 <FPGA_Send_Image>

			frame_captured = 0;
 800121c:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <main+0x110>)
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
			cam_busy = 0;
 8001222:	4b08      	ldr	r3, [pc, #32]	; (8001244 <main+0x10c>)
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
    	if((is_object_arrived() || HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) && !cam_busy)
 8001228:	e7c0      	b.n	80011ac <main+0x74>
 800122a:	bf00      	nop
 800122c:	200000d4 	.word	0x200000d4
 8001230:	20000220 	.word	0x20000220
 8001234:	2000011c 	.word	0x2000011c
 8001238:	20000170 	.word	0x20000170
 800123c:	20000268 	.word	0x20000268
 8001240:	40020000 	.word	0x40020000
 8001244:	2000006c 	.word	0x2000006c
 8001248:	20000068 	.word	0x20000068
 800124c:	200002a8 	.word	0x200002a8

08001250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b094      	sub	sp, #80	; 0x50
 8001254:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001256:	f107 0320 	add.w	r3, r7, #32
 800125a:	2230      	movs	r2, #48	; 0x30
 800125c:	2100      	movs	r1, #0
 800125e:	4618      	mov	r0, r3
 8001260:	f007 fc56 	bl	8008b10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001264:	f107 030c 	add.w	r3, r7, #12
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
 8001272:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001274:	2300      	movs	r3, #0
 8001276:	60bb      	str	r3, [r7, #8]
 8001278:	4b2a      	ldr	r3, [pc, #168]	; (8001324 <SystemClock_Config+0xd4>)
 800127a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127c:	4a29      	ldr	r2, [pc, #164]	; (8001324 <SystemClock_Config+0xd4>)
 800127e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001282:	6413      	str	r3, [r2, #64]	; 0x40
 8001284:	4b27      	ldr	r3, [pc, #156]	; (8001324 <SystemClock_Config+0xd4>)
 8001286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001288:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800128c:	60bb      	str	r3, [r7, #8]
 800128e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001290:	2300      	movs	r3, #0
 8001292:	607b      	str	r3, [r7, #4]
 8001294:	4b24      	ldr	r3, [pc, #144]	; (8001328 <SystemClock_Config+0xd8>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a23      	ldr	r2, [pc, #140]	; (8001328 <SystemClock_Config+0xd8>)
 800129a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800129e:	6013      	str	r3, [r2, #0]
 80012a0:	4b21      	ldr	r3, [pc, #132]	; (8001328 <SystemClock_Config+0xd8>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012a8:	607b      	str	r3, [r7, #4]
 80012aa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012ac:	2302      	movs	r3, #2
 80012ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012b0:	2301      	movs	r3, #1
 80012b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012b4:	2310      	movs	r3, #16
 80012b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012b8:	2302      	movs	r3, #2
 80012ba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012bc:	2300      	movs	r3, #0
 80012be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012c0:	2308      	movs	r3, #8
 80012c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80012c4:	23a8      	movs	r3, #168	; 0xa8
 80012c6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012c8:	2302      	movs	r3, #2
 80012ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80012cc:	2307      	movs	r3, #7
 80012ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d0:	f107 0320 	add.w	r3, r7, #32
 80012d4:	4618      	mov	r0, r3
 80012d6:	f005 fb6b 	bl	80069b0 <HAL_RCC_OscConfig>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80012e0:	f000 fb40 	bl	8001964 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e4:	230f      	movs	r3, #15
 80012e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012e8:	2302      	movs	r3, #2
 80012ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012f0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80012f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012fc:	f107 030c 	add.w	r3, r7, #12
 8001300:	2105      	movs	r1, #5
 8001302:	4618      	mov	r0, r3
 8001304:	f005 fdcc 	bl	8006ea0 <HAL_RCC_ClockConfig>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800130e:	f000 fb29 	bl	8001964 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8001312:	2200      	movs	r2, #0
 8001314:	2100      	movs	r1, #0
 8001316:	2000      	movs	r0, #0
 8001318:	f005 fea8 	bl	800706c <HAL_RCC_MCOConfig>
}
 800131c:	bf00      	nop
 800131e:	3750      	adds	r7, #80	; 0x50
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40023800 	.word	0x40023800
 8001328:	40007000 	.word	0x40007000

0800132c <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8001330:	4b10      	ldr	r3, [pc, #64]	; (8001374 <MX_DCMI_Init+0x48>)
 8001332:	4a11      	ldr	r2, [pc, #68]	; (8001378 <MX_DCMI_Init+0x4c>)
 8001334:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8001336:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <MX_DCMI_Init+0x48>)
 8001338:	2200      	movs	r2, #0
 800133a:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 800133c:	4b0d      	ldr	r3, [pc, #52]	; (8001374 <MX_DCMI_Init+0x48>)
 800133e:	2220      	movs	r2, #32
 8001340:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8001342:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <MX_DCMI_Init+0x48>)
 8001344:	2280      	movs	r2, #128	; 0x80
 8001346:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8001348:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <MX_DCMI_Init+0x48>)
 800134a:	2200      	movs	r2, #0
 800134c:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 800134e:	4b09      	ldr	r3, [pc, #36]	; (8001374 <MX_DCMI_Init+0x48>)
 8001350:	2200      	movs	r2, #0
 8001352:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8001354:	4b07      	ldr	r3, [pc, #28]	; (8001374 <MX_DCMI_Init+0x48>)
 8001356:	2200      	movs	r2, #0
 8001358:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 800135a:	4b06      	ldr	r3, [pc, #24]	; (8001374 <MX_DCMI_Init+0x48>)
 800135c:	2200      	movs	r2, #0
 800135e:	621a      	str	r2, [r3, #32]
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8001360:	4804      	ldr	r0, [pc, #16]	; (8001374 <MX_DCMI_Init+0x48>)
 8001362:	f001 fa35 	bl	80027d0 <HAL_DCMI_Init>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_DCMI_Init+0x44>
  {
    Error_Handler();
 800136c:	f000 fafa 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8001370:	bf00      	nop
 8001372:	bd80      	pop	{r7, pc}
 8001374:	20000268 	.word	0x20000268
 8001378:	50050000 	.word	0x50050000

0800137c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001380:	4b12      	ldr	r3, [pc, #72]	; (80013cc <MX_I2C2_Init+0x50>)
 8001382:	4a13      	ldr	r2, [pc, #76]	; (80013d0 <MX_I2C2_Init+0x54>)
 8001384:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001386:	4b11      	ldr	r3, [pc, #68]	; (80013cc <MX_I2C2_Init+0x50>)
 8001388:	4a12      	ldr	r2, [pc, #72]	; (80013d4 <MX_I2C2_Init+0x58>)
 800138a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800138c:	4b0f      	ldr	r3, [pc, #60]	; (80013cc <MX_I2C2_Init+0x50>)
 800138e:	2200      	movs	r2, #0
 8001390:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001392:	4b0e      	ldr	r3, [pc, #56]	; (80013cc <MX_I2C2_Init+0x50>)
 8001394:	2200      	movs	r2, #0
 8001396:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001398:	4b0c      	ldr	r3, [pc, #48]	; (80013cc <MX_I2C2_Init+0x50>)
 800139a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800139e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013a0:	4b0a      	ldr	r3, [pc, #40]	; (80013cc <MX_I2C2_Init+0x50>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80013a6:	4b09      	ldr	r3, [pc, #36]	; (80013cc <MX_I2C2_Init+0x50>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013ac:	4b07      	ldr	r3, [pc, #28]	; (80013cc <MX_I2C2_Init+0x50>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013b2:	4b06      	ldr	r3, [pc, #24]	; (80013cc <MX_I2C2_Init+0x50>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80013b8:	4804      	ldr	r0, [pc, #16]	; (80013cc <MX_I2C2_Init+0x50>)
 80013ba:	f003 f9dd 	bl	8004778 <HAL_I2C_Init>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80013c4:	f000 face 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	2000011c 	.word	0x2000011c
 80013d0:	40005800 	.word	0x40005800
 80013d4:	000186a0 	.word	0x000186a0

080013d8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80013dc:	4b17      	ldr	r3, [pc, #92]	; (800143c <MX_SPI2_Init+0x64>)
 80013de:	4a18      	ldr	r2, [pc, #96]	; (8001440 <MX_SPI2_Init+0x68>)
 80013e0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80013e2:	4b16      	ldr	r3, [pc, #88]	; (800143c <MX_SPI2_Init+0x64>)
 80013e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013e8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80013ea:	4b14      	ldr	r3, [pc, #80]	; (800143c <MX_SPI2_Init+0x64>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80013f0:	4b12      	ldr	r3, [pc, #72]	; (800143c <MX_SPI2_Init+0x64>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013f6:	4b11      	ldr	r3, [pc, #68]	; (800143c <MX_SPI2_Init+0x64>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013fc:	4b0f      	ldr	r3, [pc, #60]	; (800143c <MX_SPI2_Init+0x64>)
 80013fe:	2200      	movs	r2, #0
 8001400:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001402:	4b0e      	ldr	r3, [pc, #56]	; (800143c <MX_SPI2_Init+0x64>)
 8001404:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001408:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800140a:	4b0c      	ldr	r3, [pc, #48]	; (800143c <MX_SPI2_Init+0x64>)
 800140c:	2208      	movs	r2, #8
 800140e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001410:	4b0a      	ldr	r3, [pc, #40]	; (800143c <MX_SPI2_Init+0x64>)
 8001412:	2200      	movs	r2, #0
 8001414:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001416:	4b09      	ldr	r3, [pc, #36]	; (800143c <MX_SPI2_Init+0x64>)
 8001418:	2200      	movs	r2, #0
 800141a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800141c:	4b07      	ldr	r3, [pc, #28]	; (800143c <MX_SPI2_Init+0x64>)
 800141e:	2200      	movs	r2, #0
 8001420:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001422:	4b06      	ldr	r3, [pc, #24]	; (800143c <MX_SPI2_Init+0x64>)
 8001424:	220a      	movs	r2, #10
 8001426:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001428:	4804      	ldr	r0, [pc, #16]	; (800143c <MX_SPI2_Init+0x64>)
 800142a:	f005 ff89 	bl	8007340 <HAL_SPI_Init>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001434:	f000 fa96 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}
 800143c:	2000007c 	.word	0x2000007c
 8001440:	40003800 	.word	0x40003800

08001444 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b086      	sub	sp, #24
 8001448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800144a:	f107 0308 	add.w	r3, r7, #8
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]
 8001456:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001458:	463b      	mov	r3, r7
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001460:	4b1d      	ldr	r3, [pc, #116]	; (80014d8 <MX_TIM2_Init+0x94>)
 8001462:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001466:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001468:	4b1b      	ldr	r3, [pc, #108]	; (80014d8 <MX_TIM2_Init+0x94>)
 800146a:	2200      	movs	r2, #0
 800146c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800146e:	4b1a      	ldr	r3, [pc, #104]	; (80014d8 <MX_TIM2_Init+0x94>)
 8001470:	2200      	movs	r2, #0
 8001472:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16;
 8001474:	4b18      	ldr	r3, [pc, #96]	; (80014d8 <MX_TIM2_Init+0x94>)
 8001476:	2210      	movs	r2, #16
 8001478:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800147a:	4b17      	ldr	r3, [pc, #92]	; (80014d8 <MX_TIM2_Init+0x94>)
 800147c:	2200      	movs	r2, #0
 800147e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001480:	4b15      	ldr	r3, [pc, #84]	; (80014d8 <MX_TIM2_Init+0x94>)
 8001482:	2200      	movs	r2, #0
 8001484:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001486:	4814      	ldr	r0, [pc, #80]	; (80014d8 <MX_TIM2_Init+0x94>)
 8001488:	f006 fa2e 	bl	80078e8 <HAL_TIM_Base_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001492:	f000 fa67 	bl	8001964 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001496:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800149a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800149c:	f107 0308 	add.w	r3, r7, #8
 80014a0:	4619      	mov	r1, r3
 80014a2:	480d      	ldr	r0, [pc, #52]	; (80014d8 <MX_TIM2_Init+0x94>)
 80014a4:	f006 fdfc 	bl	80080a0 <HAL_TIM_ConfigClockSource>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80014ae:	f000 fa59 	bl	8001964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b2:	2300      	movs	r3, #0
 80014b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b6:	2300      	movs	r3, #0
 80014b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014ba:	463b      	mov	r3, r7
 80014bc:	4619      	mov	r1, r3
 80014be:	4806      	ldr	r0, [pc, #24]	; (80014d8 <MX_TIM2_Init+0x94>)
 80014c0:	f007 f9a2 	bl	8008808 <HAL_TIMEx_MasterConfigSynchronization>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80014ca:	f000 fa4b 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014ce:	bf00      	nop
 80014d0:	3718      	adds	r7, #24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20004da8 	.word	0x20004da8

080014dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014e2:	f107 0308 	add.w	r3, r7, #8
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014f0:	463b      	mov	r3, r7
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014f8:	4b1d      	ldr	r3, [pc, #116]	; (8001570 <MX_TIM3_Init+0x94>)
 80014fa:	4a1e      	ldr	r2, [pc, #120]	; (8001574 <MX_TIM3_Init+0x98>)
 80014fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16799;
 80014fe:	4b1c      	ldr	r3, [pc, #112]	; (8001570 <MX_TIM3_Init+0x94>)
 8001500:	f244 129f 	movw	r2, #16799	; 0x419f
 8001504:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001506:	4b1a      	ldr	r3, [pc, #104]	; (8001570 <MX_TIM3_Init+0x94>)
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800150c:	4b18      	ldr	r3, [pc, #96]	; (8001570 <MX_TIM3_Init+0x94>)
 800150e:	2263      	movs	r2, #99	; 0x63
 8001510:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001512:	4b17      	ldr	r3, [pc, #92]	; (8001570 <MX_TIM3_Init+0x94>)
 8001514:	2200      	movs	r2, #0
 8001516:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001518:	4b15      	ldr	r3, [pc, #84]	; (8001570 <MX_TIM3_Init+0x94>)
 800151a:	2200      	movs	r2, #0
 800151c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800151e:	4814      	ldr	r0, [pc, #80]	; (8001570 <MX_TIM3_Init+0x94>)
 8001520:	f006 f9e2 	bl	80078e8 <HAL_TIM_Base_Init>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800152a:	f000 fa1b 	bl	8001964 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800152e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001532:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001534:	f107 0308 	add.w	r3, r7, #8
 8001538:	4619      	mov	r1, r3
 800153a:	480d      	ldr	r0, [pc, #52]	; (8001570 <MX_TIM3_Init+0x94>)
 800153c:	f006 fdb0 	bl	80080a0 <HAL_TIM_ConfigClockSource>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001546:	f000 fa0d 	bl	8001964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800154a:	2300      	movs	r3, #0
 800154c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800154e:	2300      	movs	r3, #0
 8001550:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001552:	463b      	mov	r3, r7
 8001554:	4619      	mov	r1, r3
 8001556:	4806      	ldr	r0, [pc, #24]	; (8001570 <MX_TIM3_Init+0x94>)
 8001558:	f007 f956 	bl	8008808 <HAL_TIMEx_MasterConfigSynchronization>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001562:	f000 f9ff 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001566:	bf00      	nop
 8001568:	3718      	adds	r7, #24
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000220 	.word	0x20000220
 8001574:	40000400 	.word	0x40000400

08001578 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800157e:	f107 0310 	add.w	r3, r7, #16
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001588:	463b      	mov	r3, r7
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]
 8001590:	609a      	str	r2, [r3, #8]
 8001592:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001594:	4b21      	ldr	r3, [pc, #132]	; (800161c <MX_TIM8_Init+0xa4>)
 8001596:	4a22      	ldr	r2, [pc, #136]	; (8001620 <MX_TIM8_Init+0xa8>)
 8001598:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800159a:	4b20      	ldr	r3, [pc, #128]	; (800161c <MX_TIM8_Init+0xa4>)
 800159c:	22a7      	movs	r2, #167	; 0xa7
 800159e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a0:	4b1e      	ldr	r3, [pc, #120]	; (800161c <MX_TIM8_Init+0xa4>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff;
 80015a6:	4b1d      	ldr	r3, [pc, #116]	; (800161c <MX_TIM8_Init+0xa4>)
 80015a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015ac:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ae:	4b1b      	ldr	r3, [pc, #108]	; (800161c <MX_TIM8_Init+0xa4>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80015b4:	4b19      	ldr	r3, [pc, #100]	; (800161c <MX_TIM8_Init+0xa4>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ba:	4b18      	ldr	r3, [pc, #96]	; (800161c <MX_TIM8_Init+0xa4>)
 80015bc:	2200      	movs	r2, #0
 80015be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 80015c0:	4816      	ldr	r0, [pc, #88]	; (800161c <MX_TIM8_Init+0xa4>)
 80015c2:	f006 fa51 	bl	8007a68 <HAL_TIM_IC_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 80015cc:	f000 f9ca 	bl	8001964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d0:	2300      	movs	r3, #0
 80015d2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80015d8:	f107 0310 	add.w	r3, r7, #16
 80015dc:	4619      	mov	r1, r3
 80015de:	480f      	ldr	r0, [pc, #60]	; (800161c <MX_TIM8_Init+0xa4>)
 80015e0:	f007 f912 	bl	8008808 <HAL_TIMEx_MasterConfigSynchronization>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80015ea:	f000 f9bb 	bl	8001964 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80015ee:	2300      	movs	r3, #0
 80015f0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80015f2:	2301      	movs	r3, #1
 80015f4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80015f6:	2300      	movs	r3, #0
 80015f8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80015fe:	463b      	mov	r3, r7
 8001600:	2200      	movs	r2, #0
 8001602:	4619      	mov	r1, r3
 8001604:	4805      	ldr	r0, [pc, #20]	; (800161c <MX_TIM8_Init+0xa4>)
 8001606:	f006 fcaf 	bl	8007f68 <HAL_TIM_IC_ConfigChannel>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM8_Init+0x9c>
  {
    Error_Handler();
 8001610:	f000 f9a8 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001614:	bf00      	nop
 8001616:	3718      	adds	r7, #24
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	200000d4 	.word	0x200000d4
 8001620:	40010400 	.word	0x40010400

08001624 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	607b      	str	r3, [r7, #4]
 800162e:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <MX_DMA_Init+0x3c>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	4a0b      	ldr	r2, [pc, #44]	; (8001660 <MX_DMA_Init+0x3c>)
 8001634:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001638:	6313      	str	r3, [r2, #48]	; 0x30
 800163a:	4b09      	ldr	r3, [pc, #36]	; (8001660 <MX_DMA_Init+0x3c>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001642:	607b      	str	r3, [r7, #4]
 8001644:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001646:	2200      	movs	r2, #0
 8001648:	2100      	movs	r1, #0
 800164a:	2039      	movs	r0, #57	; 0x39
 800164c:	f000 fe45 	bl	80022da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001650:	2039      	movs	r0, #57	; 0x39
 8001652:	f000 fe5e 	bl	8002312 <HAL_NVIC_EnableIRQ>

}
 8001656:	bf00      	nop
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	40023800 	.word	0x40023800

08001664 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08c      	sub	sp, #48	; 0x30
 8001668:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166a:	f107 031c 	add.w	r3, r7, #28
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	605a      	str	r2, [r3, #4]
 8001674:	609a      	str	r2, [r3, #8]
 8001676:	60da      	str	r2, [r3, #12]
 8001678:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	61bb      	str	r3, [r7, #24]
 800167e:	4b62      	ldr	r3, [pc, #392]	; (8001808 <MX_GPIO_Init+0x1a4>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	4a61      	ldr	r2, [pc, #388]	; (8001808 <MX_GPIO_Init+0x1a4>)
 8001684:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001688:	6313      	str	r3, [r2, #48]	; 0x30
 800168a:	4b5f      	ldr	r3, [pc, #380]	; (8001808 <MX_GPIO_Init+0x1a4>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001692:	61bb      	str	r3, [r7, #24]
 8001694:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]
 800169a:	4b5b      	ldr	r3, [pc, #364]	; (8001808 <MX_GPIO_Init+0x1a4>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	4a5a      	ldr	r2, [pc, #360]	; (8001808 <MX_GPIO_Init+0x1a4>)
 80016a0:	f043 0304 	orr.w	r3, r3, #4
 80016a4:	6313      	str	r3, [r2, #48]	; 0x30
 80016a6:	4b58      	ldr	r3, [pc, #352]	; (8001808 <MX_GPIO_Init+0x1a4>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016aa:	f003 0304 	and.w	r3, r3, #4
 80016ae:	617b      	str	r3, [r7, #20]
 80016b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b2:	2300      	movs	r3, #0
 80016b4:	613b      	str	r3, [r7, #16]
 80016b6:	4b54      	ldr	r3, [pc, #336]	; (8001808 <MX_GPIO_Init+0x1a4>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	4a53      	ldr	r2, [pc, #332]	; (8001808 <MX_GPIO_Init+0x1a4>)
 80016bc:	f043 0301 	orr.w	r3, r3, #1
 80016c0:	6313      	str	r3, [r2, #48]	; 0x30
 80016c2:	4b51      	ldr	r3, [pc, #324]	; (8001808 <MX_GPIO_Init+0x1a4>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	f003 0301 	and.w	r3, r3, #1
 80016ca:	613b      	str	r3, [r7, #16]
 80016cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	60fb      	str	r3, [r7, #12]
 80016d2:	4b4d      	ldr	r3, [pc, #308]	; (8001808 <MX_GPIO_Init+0x1a4>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	4a4c      	ldr	r2, [pc, #304]	; (8001808 <MX_GPIO_Init+0x1a4>)
 80016d8:	f043 0302 	orr.w	r3, r3, #2
 80016dc:	6313      	str	r3, [r2, #48]	; 0x30
 80016de:	4b4a      	ldr	r3, [pc, #296]	; (8001808 <MX_GPIO_Init+0x1a4>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e2:	f003 0302 	and.w	r3, r3, #2
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	60bb      	str	r3, [r7, #8]
 80016ee:	4b46      	ldr	r3, [pc, #280]	; (8001808 <MX_GPIO_Init+0x1a4>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	4a45      	ldr	r2, [pc, #276]	; (8001808 <MX_GPIO_Init+0x1a4>)
 80016f4:	f043 0310 	orr.w	r3, r3, #16
 80016f8:	6313      	str	r3, [r2, #48]	; 0x30
 80016fa:	4b43      	ldr	r3, [pc, #268]	; (8001808 <MX_GPIO_Init+0x1a4>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	f003 0310 	and.w	r3, r3, #16
 8001702:	60bb      	str	r3, [r7, #8]
 8001704:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	607b      	str	r3, [r7, #4]
 800170a:	4b3f      	ldr	r3, [pc, #252]	; (8001808 <MX_GPIO_Init+0x1a4>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	4a3e      	ldr	r2, [pc, #248]	; (8001808 <MX_GPIO_Init+0x1a4>)
 8001710:	f043 0308 	orr.w	r3, r3, #8
 8001714:	6313      	str	r3, [r2, #48]	; 0x30
 8001716:	4b3c      	ldr	r3, [pc, #240]	; (8001808 <MX_GPIO_Init+0x1a4>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	f003 0308 	and.w	r3, r3, #8
 800171e:	607b      	str	r3, [r7, #4]
 8001720:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FSMC_BLK_Pin|FSMC_RES_Pin|FPGA_SS_Pin, GPIO_PIN_RESET);
 8001722:	2200      	movs	r2, #0
 8001724:	f241 0103 	movw	r1, #4099	; 0x1003
 8001728:	4838      	ldr	r0, [pc, #224]	; (800180c <MX_GPIO_Init+0x1a8>)
 800172a:	f003 f80b 	bl	8004744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_RESET);
 800172e:	2200      	movs	r2, #0
 8001730:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001734:	4836      	ldr	r0, [pc, #216]	; (8001810 <MX_GPIO_Init+0x1ac>)
 8001736:	f003 f805 	bl	8004744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HCSR_TRIG_GPIO_Port, HCSR_TRIG_Pin, GPIO_PIN_RESET);
 800173a:	2200      	movs	r2, #0
 800173c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001740:	4834      	ldr	r0, [pc, #208]	; (8001814 <MX_GPIO_Init+0x1b0>)
 8001742:	f002 ffff 	bl	8004744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HEART_GPIO_Port, HEART_Pin, GPIO_PIN_RESET);
 8001746:	2200      	movs	r2, #0
 8001748:	2102      	movs	r1, #2
 800174a:	4833      	ldr	r0, [pc, #204]	; (8001818 <MX_GPIO_Init+0x1b4>)
 800174c:	f002 fffa 	bl	8004744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_TRIGGER_Pin */
  GPIO_InitStruct.Pin = BTN_TRIGGER_Pin;
 8001750:	2301      	movs	r3, #1
 8001752:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001754:	2300      	movs	r3, #0
 8001756:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001758:	2302      	movs	r3, #2
 800175a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BTN_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 800175c:	f107 031c 	add.w	r3, r7, #28
 8001760:	4619      	mov	r1, r3
 8001762:	482c      	ldr	r0, [pc, #176]	; (8001814 <MX_GPIO_Init+0x1b0>)
 8001764:	f002 fe3a 	bl	80043dc <HAL_GPIO_Init>

  /*Configure GPIO pins : FSMC_BLK_Pin FSMC_RES_Pin FPGA_SS_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin|FSMC_RES_Pin|FPGA_SS_Pin;
 8001768:	f241 0303 	movw	r3, #4099	; 0x1003
 800176c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176e:	2301      	movs	r3, #1
 8001770:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001776:	2300      	movs	r3, #0
 8001778:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177a:	f107 031c 	add.w	r3, r7, #28
 800177e:	4619      	mov	r1, r3
 8001780:	4822      	ldr	r0, [pc, #136]	; (800180c <MX_GPIO_Init+0x1a8>)
 8001782:	f002 fe2b 	bl	80043dc <HAL_GPIO_Init>

  /*Configure GPIO pin : CAMERA_RESET_Pin */
  GPIO_InitStruct.Pin = CAMERA_RESET_Pin;
 8001786:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800178a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178c:	2301      	movs	r3, #1
 800178e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001794:	2300      	movs	r3, #0
 8001796:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CAMERA_RESET_GPIO_Port, &GPIO_InitStruct);
 8001798:	f107 031c 	add.w	r3, r7, #28
 800179c:	4619      	mov	r1, r3
 800179e:	481c      	ldr	r0, [pc, #112]	; (8001810 <MX_GPIO_Init+0x1ac>)
 80017a0:	f002 fe1c 	bl	80043dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80017a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017aa:	2302      	movs	r3, #2
 80017ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ae:	2301      	movs	r3, #1
 80017b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017b2:	2303      	movs	r3, #3
 80017b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80017b6:	2300      	movs	r3, #0
 80017b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ba:	f107 031c 	add.w	r3, r7, #28
 80017be:	4619      	mov	r1, r3
 80017c0:	4814      	ldr	r0, [pc, #80]	; (8001814 <MX_GPIO_Init+0x1b0>)
 80017c2:	f002 fe0b 	bl	80043dc <HAL_GPIO_Init>

  /*Configure GPIO pin : HCSR_TRIG_Pin */
  GPIO_InitStruct.Pin = HCSR_TRIG_Pin;
 80017c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017cc:	2301      	movs	r3, #1
 80017ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d4:	2300      	movs	r3, #0
 80017d6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(HCSR_TRIG_GPIO_Port, &GPIO_InitStruct);
 80017d8:	f107 031c 	add.w	r3, r7, #28
 80017dc:	4619      	mov	r1, r3
 80017de:	480d      	ldr	r0, [pc, #52]	; (8001814 <MX_GPIO_Init+0x1b0>)
 80017e0:	f002 fdfc 	bl	80043dc <HAL_GPIO_Init>

  /*Configure GPIO pin : HEART_Pin */
  GPIO_InitStruct.Pin = HEART_Pin;
 80017e4:	2302      	movs	r3, #2
 80017e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e8:	2301      	movs	r3, #1
 80017ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f0:	2300      	movs	r3, #0
 80017f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(HEART_GPIO_Port, &GPIO_InitStruct);
 80017f4:	f107 031c 	add.w	r3, r7, #28
 80017f8:	4619      	mov	r1, r3
 80017fa:	4807      	ldr	r0, [pc, #28]	; (8001818 <MX_GPIO_Init+0x1b4>)
 80017fc:	f002 fdee 	bl	80043dc <HAL_GPIO_Init>

}
 8001800:	bf00      	nop
 8001802:	3730      	adds	r7, #48	; 0x30
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	40023800 	.word	0x40023800
 800180c:	40020400 	.word	0x40020400
 8001810:	40020c00 	.word	0x40020c00
 8001814:	40020000 	.word	0x40020000
 8001818:	40021000 	.word	0x40021000

0800181c <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08e      	sub	sp, #56	; 0x38
 8001820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001822:	f107 031c 	add.w	r3, r7, #28
 8001826:	2200      	movs	r2, #0
 8001828:	601a      	str	r2, [r3, #0]
 800182a:	605a      	str	r2, [r3, #4]
 800182c:	609a      	str	r2, [r3, #8]
 800182e:	60da      	str	r2, [r3, #12]
 8001830:	611a      	str	r2, [r3, #16]
 8001832:	615a      	str	r2, [r3, #20]
 8001834:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001836:	463b      	mov	r3, r7
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	605a      	str	r2, [r3, #4]
 800183e:	609a      	str	r2, [r3, #8]
 8001840:	60da      	str	r2, [r3, #12]
 8001842:	611a      	str	r2, [r3, #16]
 8001844:	615a      	str	r2, [r3, #20]
 8001846:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001848:	4b2f      	ldr	r3, [pc, #188]	; (8001908 <MX_FSMC_Init+0xec>)
 800184a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800184e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001850:	4b2d      	ldr	r3, [pc, #180]	; (8001908 <MX_FSMC_Init+0xec>)
 8001852:	4a2e      	ldr	r2, [pc, #184]	; (800190c <MX_FSMC_Init+0xf0>)
 8001854:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001856:	4b2c      	ldr	r3, [pc, #176]	; (8001908 <MX_FSMC_Init+0xec>)
 8001858:	2200      	movs	r2, #0
 800185a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800185c:	4b2a      	ldr	r3, [pc, #168]	; (8001908 <MX_FSMC_Init+0xec>)
 800185e:	2200      	movs	r2, #0
 8001860:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001862:	4b29      	ldr	r3, [pc, #164]	; (8001908 <MX_FSMC_Init+0xec>)
 8001864:	2200      	movs	r2, #0
 8001866:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001868:	4b27      	ldr	r3, [pc, #156]	; (8001908 <MX_FSMC_Init+0xec>)
 800186a:	2210      	movs	r2, #16
 800186c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800186e:	4b26      	ldr	r3, [pc, #152]	; (8001908 <MX_FSMC_Init+0xec>)
 8001870:	2200      	movs	r2, #0
 8001872:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001874:	4b24      	ldr	r3, [pc, #144]	; (8001908 <MX_FSMC_Init+0xec>)
 8001876:	2200      	movs	r2, #0
 8001878:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800187a:	4b23      	ldr	r3, [pc, #140]	; (8001908 <MX_FSMC_Init+0xec>)
 800187c:	2200      	movs	r2, #0
 800187e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001880:	4b21      	ldr	r3, [pc, #132]	; (8001908 <MX_FSMC_Init+0xec>)
 8001882:	2200      	movs	r2, #0
 8001884:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001886:	4b20      	ldr	r3, [pc, #128]	; (8001908 <MX_FSMC_Init+0xec>)
 8001888:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800188c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800188e:	4b1e      	ldr	r3, [pc, #120]	; (8001908 <MX_FSMC_Init+0xec>)
 8001890:	2200      	movs	r2, #0
 8001892:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001894:	4b1c      	ldr	r3, [pc, #112]	; (8001908 <MX_FSMC_Init+0xec>)
 8001896:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800189a:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800189c:	4b1a      	ldr	r3, [pc, #104]	; (8001908 <MX_FSMC_Init+0xec>)
 800189e:	2200      	movs	r2, #0
 80018a0:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80018a2:	4b19      	ldr	r3, [pc, #100]	; (8001908 <MX_FSMC_Init+0xec>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80018a8:	4b17      	ldr	r3, [pc, #92]	; (8001908 <MX_FSMC_Init+0xec>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80018ae:	230f      	movs	r3, #15
 80018b0:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80018b2:	230f      	movs	r3, #15
 80018b4:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80018b6:	233c      	movs	r3, #60	; 0x3c
 80018b8:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80018ba:	2300      	movs	r3, #0
 80018bc:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80018be:	2310      	movs	r3, #16
 80018c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80018c2:	2311      	movs	r3, #17
 80018c4:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80018c6:	2300      	movs	r3, #0
 80018c8:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80018ca:	2308      	movs	r3, #8
 80018cc:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80018ce:	230f      	movs	r3, #15
 80018d0:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80018d2:	2309      	movs	r3, #9
 80018d4:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80018d6:	2300      	movs	r3, #0
 80018d8:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80018da:	2310      	movs	r3, #16
 80018dc:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80018de:	2311      	movs	r3, #17
 80018e0:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80018e6:	463a      	mov	r2, r7
 80018e8:	f107 031c 	add.w	r3, r7, #28
 80018ec:	4619      	mov	r1, r3
 80018ee:	4806      	ldr	r0, [pc, #24]	; (8001908 <MX_FSMC_Init+0xec>)
 80018f0:	f005 ffb6 	bl	8007860 <HAL_SRAM_Init>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80018fa:	f000 f833 	bl	8001964 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80018fe:	bf00      	nop
 8001900:	3738      	adds	r7, #56	; 0x38
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	200001d0 	.word	0x200001d0
 800190c:	a0000104 	.word	0xa0000104

08001910 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
static int count = 0;
float dis = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3){
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a0e      	ldr	r2, [pc, #56]	; (8001958 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d115      	bne.n	800194e <HAL_TIM_PeriodElapsedCallback+0x3e>
    	count++;
 8001922:	4b0e      	ldr	r3, [pc, #56]	; (800195c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	3301      	adds	r3, #1
 8001928:	4a0c      	ldr	r2, [pc, #48]	; (800195c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800192a:	6013      	str	r3, [r2, #0]
    	if(count >= 5)
 800192c:	4b0b      	ldr	r3, [pc, #44]	; (800195c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2b04      	cmp	r3, #4
 8001932:	dd0c      	ble.n	800194e <HAL_TIM_PeriodElapsedCallback+0x3e>
    	{
        	dis = fsm_hcsr04_reading();
 8001934:	f7ff fbc0 	bl	80010b8 <fsm_hcsr04_reading>
 8001938:	4603      	mov	r3, r0
 800193a:	ee07 3a90 	vmov	s15, r3
 800193e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001942:	4b07      	ldr	r3, [pc, #28]	; (8001960 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001944:	edc3 7a00 	vstr	s15, [r3]
        	count = 0;
 8001948:	4b04      	ldr	r3, [pc, #16]	; (800195c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
    	}
    }

}
 800194e:	bf00      	nop
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40000400 	.word	0x40000400
 800195c:	20000070 	.word	0x20000070
 8001960:	20000074 	.word	0x20000074

08001964 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001968:	b672      	cpsid	i
}
 800196a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800196c:	e7fe      	b.n	800196c <Error_Handler+0x8>
	...

08001970 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	607b      	str	r3, [r7, #4]
 800197a:	4b10      	ldr	r3, [pc, #64]	; (80019bc <HAL_MspInit+0x4c>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197e:	4a0f      	ldr	r2, [pc, #60]	; (80019bc <HAL_MspInit+0x4c>)
 8001980:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001984:	6453      	str	r3, [r2, #68]	; 0x44
 8001986:	4b0d      	ldr	r3, [pc, #52]	; (80019bc <HAL_MspInit+0x4c>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800198e:	607b      	str	r3, [r7, #4]
 8001990:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	603b      	str	r3, [r7, #0]
 8001996:	4b09      	ldr	r3, [pc, #36]	; (80019bc <HAL_MspInit+0x4c>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199a:	4a08      	ldr	r2, [pc, #32]	; (80019bc <HAL_MspInit+0x4c>)
 800199c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019a0:	6413      	str	r3, [r2, #64]	; 0x40
 80019a2:	4b06      	ldr	r3, [pc, #24]	; (80019bc <HAL_MspInit+0x4c>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019aa:	603b      	str	r3, [r7, #0]
 80019ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ae:	bf00      	nop
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	40023800 	.word	0x40023800

080019c0 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08c      	sub	sp, #48	; 0x30
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c8:	f107 031c 	add.w	r3, r7, #28
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
 80019d6:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a54      	ldr	r2, [pc, #336]	; (8001b30 <HAL_DCMI_MspInit+0x170>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	f040 80a2 	bne.w	8001b28 <HAL_DCMI_MspInit+0x168>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 80019e4:	2300      	movs	r3, #0
 80019e6:	61bb      	str	r3, [r7, #24]
 80019e8:	4b52      	ldr	r3, [pc, #328]	; (8001b34 <HAL_DCMI_MspInit+0x174>)
 80019ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019ec:	4a51      	ldr	r2, [pc, #324]	; (8001b34 <HAL_DCMI_MspInit+0x174>)
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	6353      	str	r3, [r2, #52]	; 0x34
 80019f4:	4b4f      	ldr	r3, [pc, #316]	; (8001b34 <HAL_DCMI_MspInit+0x174>)
 80019f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019f8:	f003 0301 	and.w	r3, r3, #1
 80019fc:	61bb      	str	r3, [r7, #24]
 80019fe:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a00:	2300      	movs	r3, #0
 8001a02:	617b      	str	r3, [r7, #20]
 8001a04:	4b4b      	ldr	r3, [pc, #300]	; (8001b34 <HAL_DCMI_MspInit+0x174>)
 8001a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a08:	4a4a      	ldr	r2, [pc, #296]	; (8001b34 <HAL_DCMI_MspInit+0x174>)
 8001a0a:	f043 0301 	orr.w	r3, r3, #1
 8001a0e:	6313      	str	r3, [r2, #48]	; 0x30
 8001a10:	4b48      	ldr	r3, [pc, #288]	; (8001b34 <HAL_DCMI_MspInit+0x174>)
 8001a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a14:	f003 0301 	and.w	r3, r3, #1
 8001a18:	617b      	str	r3, [r7, #20]
 8001a1a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	613b      	str	r3, [r7, #16]
 8001a20:	4b44      	ldr	r3, [pc, #272]	; (8001b34 <HAL_DCMI_MspInit+0x174>)
 8001a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a24:	4a43      	ldr	r2, [pc, #268]	; (8001b34 <HAL_DCMI_MspInit+0x174>)
 8001a26:	f043 0304 	orr.w	r3, r3, #4
 8001a2a:	6313      	str	r3, [r2, #48]	; 0x30
 8001a2c:	4b41      	ldr	r3, [pc, #260]	; (8001b34 <HAL_DCMI_MspInit+0x174>)
 8001a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a30:	f003 0304 	and.w	r3, r3, #4
 8001a34:	613b      	str	r3, [r7, #16]
 8001a36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a38:	2300      	movs	r3, #0
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	4b3d      	ldr	r3, [pc, #244]	; (8001b34 <HAL_DCMI_MspInit+0x174>)
 8001a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a40:	4a3c      	ldr	r2, [pc, #240]	; (8001b34 <HAL_DCMI_MspInit+0x174>)
 8001a42:	f043 0302 	orr.w	r3, r3, #2
 8001a46:	6313      	str	r3, [r2, #48]	; 0x30
 8001a48:	4b3a      	ldr	r3, [pc, #232]	; (8001b34 <HAL_DCMI_MspInit+0x174>)
 8001a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4c:	f003 0302 	and.w	r3, r3, #2
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	68fb      	ldr	r3, [r7, #12]
    PB6     ------> DCMI_D5
    PB7     ------> DCMI_VSYNC
    PB8     ------> DCMI_D6
    PB9     ------> DCMI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_9;
 8001a54:	f44f 7314 	mov.w	r3, #592	; 0x250
 8001a58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a62:	2303      	movs	r3, #3
 8001a64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001a66:	230d      	movs	r3, #13
 8001a68:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a6a:	f107 031c 	add.w	r3, r7, #28
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4831      	ldr	r0, [pc, #196]	; (8001b38 <HAL_DCMI_MspInit+0x178>)
 8001a72:	f002 fcb3 	bl	80043dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 8001a76:	f44f 6338 	mov.w	r3, #2944	; 0xb80
 8001a7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a80:	2302      	movs	r3, #2
 8001a82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a84:	2303      	movs	r3, #3
 8001a86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001a88:	230d      	movs	r3, #13
 8001a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a8c:	f107 031c 	add.w	r3, r7, #28
 8001a90:	4619      	mov	r1, r3
 8001a92:	482a      	ldr	r0, [pc, #168]	; (8001b3c <HAL_DCMI_MspInit+0x17c>)
 8001a94:	f002 fca2 	bl	80043dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001a98:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001a9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001aaa:	230d      	movs	r3, #13
 8001aac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aae:	f107 031c 	add.w	r3, r7, #28
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	4822      	ldr	r0, [pc, #136]	; (8001b40 <HAL_DCMI_MspInit+0x180>)
 8001ab6:	f002 fc91 	bl	80043dc <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 8001aba:	4b22      	ldr	r3, [pc, #136]	; (8001b44 <HAL_DCMI_MspInit+0x184>)
 8001abc:	4a22      	ldr	r2, [pc, #136]	; (8001b48 <HAL_DCMI_MspInit+0x188>)
 8001abe:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 8001ac0:	4b20      	ldr	r3, [pc, #128]	; (8001b44 <HAL_DCMI_MspInit+0x184>)
 8001ac2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ac6:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ac8:	4b1e      	ldr	r3, [pc, #120]	; (8001b44 <HAL_DCMI_MspInit+0x184>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ace:	4b1d      	ldr	r3, [pc, #116]	; (8001b44 <HAL_DCMI_MspInit+0x184>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_DISABLE;
 8001ad4:	4b1b      	ldr	r3, [pc, #108]	; (8001b44 <HAL_DCMI_MspInit+0x184>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ada:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <HAL_DCMI_MspInit+0x184>)
 8001adc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ae0:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ae2:	4b18      	ldr	r3, [pc, #96]	; (8001b44 <HAL_DCMI_MspInit+0x184>)
 8001ae4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ae8:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_NORMAL;
 8001aea:	4b16      	ldr	r3, [pc, #88]	; (8001b44 <HAL_DCMI_MspInit+0x184>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 8001af0:	4b14      	ldr	r3, [pc, #80]	; (8001b44 <HAL_DCMI_MspInit+0x184>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001af6:	4b13      	ldr	r3, [pc, #76]	; (8001b44 <HAL_DCMI_MspInit+0x184>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8001afc:	4811      	ldr	r0, [pc, #68]	; (8001b44 <HAL_DCMI_MspInit+0x184>)
 8001afe:	f000 fed5 	bl	80028ac <HAL_DMA_Init>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <HAL_DCMI_MspInit+0x14c>
    {
      Error_Handler();
 8001b08:	f7ff ff2c 	bl	8001964 <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	4a0d      	ldr	r2, [pc, #52]	; (8001b44 <HAL_DCMI_MspInit+0x184>)
 8001b10:	639a      	str	r2, [r3, #56]	; 0x38
 8001b12:	4a0c      	ldr	r2, [pc, #48]	; (8001b44 <HAL_DCMI_MspInit+0x184>)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6393      	str	r3, [r2, #56]	; 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	204e      	movs	r0, #78	; 0x4e
 8001b1e:	f000 fbdc 	bl	80022da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8001b22:	204e      	movs	r0, #78	; 0x4e
 8001b24:	f000 fbf5 	bl	8002312 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8001b28:	bf00      	nop
 8001b2a:	3730      	adds	r7, #48	; 0x30
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	50050000 	.word	0x50050000
 8001b34:	40023800 	.word	0x40023800
 8001b38:	40020000 	.word	0x40020000
 8001b3c:	40020800 	.word	0x40020800
 8001b40:	40020400 	.word	0x40020400
 8001b44:	20000170 	.word	0x20000170
 8001b48:	40026428 	.word	0x40026428

08001b4c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08a      	sub	sp, #40	; 0x28
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b54:	f107 0314 	add.w	r3, r7, #20
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	60da      	str	r2, [r3, #12]
 8001b62:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a21      	ldr	r2, [pc, #132]	; (8001bf0 <HAL_I2C_MspInit+0xa4>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d13c      	bne.n	8001be8 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	613b      	str	r3, [r7, #16]
 8001b72:	4b20      	ldr	r3, [pc, #128]	; (8001bf4 <HAL_I2C_MspInit+0xa8>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	4a1f      	ldr	r2, [pc, #124]	; (8001bf4 <HAL_I2C_MspInit+0xa8>)
 8001b78:	f043 0302 	orr.w	r3, r3, #2
 8001b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b7e:	4b1d      	ldr	r3, [pc, #116]	; (8001bf4 <HAL_I2C_MspInit+0xa8>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	f003 0302 	and.w	r3, r3, #2
 8001b86:	613b      	str	r3, [r7, #16]
 8001b88:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001b8a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001b8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b90:	2312      	movs	r3, #18
 8001b92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b94:	2301      	movs	r3, #1
 8001b96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b9c:	2304      	movs	r3, #4
 8001b9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ba0:	f107 0314 	add.w	r3, r7, #20
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	4814      	ldr	r0, [pc, #80]	; (8001bf8 <HAL_I2C_MspInit+0xac>)
 8001ba8:	f002 fc18 	bl	80043dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001bac:	2300      	movs	r3, #0
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	4b10      	ldr	r3, [pc, #64]	; (8001bf4 <HAL_I2C_MspInit+0xa8>)
 8001bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb4:	4a0f      	ldr	r2, [pc, #60]	; (8001bf4 <HAL_I2C_MspInit+0xa8>)
 8001bb6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001bba:	6413      	str	r3, [r2, #64]	; 0x40
 8001bbc:	4b0d      	ldr	r3, [pc, #52]	; (8001bf4 <HAL_I2C_MspInit+0xa8>)
 8001bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2100      	movs	r1, #0
 8001bcc:	2021      	movs	r0, #33	; 0x21
 8001bce:	f000 fb84 	bl	80022da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001bd2:	2021      	movs	r0, #33	; 0x21
 8001bd4:	f000 fb9d 	bl	8002312 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2100      	movs	r1, #0
 8001bdc:	2022      	movs	r0, #34	; 0x22
 8001bde:	f000 fb7c 	bl	80022da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8001be2:	2022      	movs	r0, #34	; 0x22
 8001be4:	f000 fb95 	bl	8002312 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001be8:	bf00      	nop
 8001bea:	3728      	adds	r7, #40	; 0x28
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40005800 	.word	0x40005800
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	40020400 	.word	0x40020400

08001bfc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b08a      	sub	sp, #40	; 0x28
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	f107 0314 	add.w	r3, r7, #20
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a28      	ldr	r2, [pc, #160]	; (8001cbc <HAL_SPI_MspInit+0xc0>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d14a      	bne.n	8001cb4 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	613b      	str	r3, [r7, #16]
 8001c22:	4b27      	ldr	r3, [pc, #156]	; (8001cc0 <HAL_SPI_MspInit+0xc4>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	4a26      	ldr	r2, [pc, #152]	; (8001cc0 <HAL_SPI_MspInit+0xc4>)
 8001c28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2e:	4b24      	ldr	r3, [pc, #144]	; (8001cc0 <HAL_SPI_MspInit+0xc4>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c36:	613b      	str	r3, [r7, #16]
 8001c38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	4b20      	ldr	r3, [pc, #128]	; (8001cc0 <HAL_SPI_MspInit+0xc4>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	4a1f      	ldr	r2, [pc, #124]	; (8001cc0 <HAL_SPI_MspInit+0xc4>)
 8001c44:	f043 0304 	orr.w	r3, r3, #4
 8001c48:	6313      	str	r3, [r2, #48]	; 0x30
 8001c4a:	4b1d      	ldr	r3, [pc, #116]	; (8001cc0 <HAL_SPI_MspInit+0xc4>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	f003 0304 	and.w	r3, r3, #4
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	60bb      	str	r3, [r7, #8]
 8001c5a:	4b19      	ldr	r3, [pc, #100]	; (8001cc0 <HAL_SPI_MspInit+0xc4>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5e:	4a18      	ldr	r2, [pc, #96]	; (8001cc0 <HAL_SPI_MspInit+0xc4>)
 8001c60:	f043 0302 	orr.w	r3, r3, #2
 8001c64:	6313      	str	r3, [r2, #48]	; 0x30
 8001c66:	4b16      	ldr	r3, [pc, #88]	; (8001cc0 <HAL_SPI_MspInit+0xc4>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	60bb      	str	r3, [r7, #8]
 8001c70:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c72:	2304      	movs	r3, #4
 8001c74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c76:	2302      	movs	r3, #2
 8001c78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c82:	2305      	movs	r3, #5
 8001c84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c86:	f107 0314 	add.w	r3, r7, #20
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	480d      	ldr	r0, [pc, #52]	; (8001cc4 <HAL_SPI_MspInit+0xc8>)
 8001c8e:	f002 fba5 	bl	80043dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001c92:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001c96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c98:	2302      	movs	r3, #2
 8001c9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ca4:	2305      	movs	r3, #5
 8001ca6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ca8:	f107 0314 	add.w	r3, r7, #20
 8001cac:	4619      	mov	r1, r3
 8001cae:	4806      	ldr	r0, [pc, #24]	; (8001cc8 <HAL_SPI_MspInit+0xcc>)
 8001cb0:	f002 fb94 	bl	80043dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001cb4:	bf00      	nop
 8001cb6:	3728      	adds	r7, #40	; 0x28
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40003800 	.word	0x40003800
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	40020800 	.word	0x40020800
 8001cc8:	40020400 	.word	0x40020400

08001ccc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cdc:	d116      	bne.n	8001d0c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60fb      	str	r3, [r7, #12]
 8001ce2:	4b1a      	ldr	r3, [pc, #104]	; (8001d4c <HAL_TIM_Base_MspInit+0x80>)
 8001ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce6:	4a19      	ldr	r2, [pc, #100]	; (8001d4c <HAL_TIM_Base_MspInit+0x80>)
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	6413      	str	r3, [r2, #64]	; 0x40
 8001cee:	4b17      	ldr	r3, [pc, #92]	; (8001d4c <HAL_TIM_Base_MspInit+0x80>)
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	201c      	movs	r0, #28
 8001d00:	f000 faeb 	bl	80022da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d04:	201c      	movs	r0, #28
 8001d06:	f000 fb04 	bl	8002312 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d0a:	e01a      	b.n	8001d42 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a0f      	ldr	r2, [pc, #60]	; (8001d50 <HAL_TIM_Base_MspInit+0x84>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d115      	bne.n	8001d42 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	60bb      	str	r3, [r7, #8]
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	; (8001d4c <HAL_TIM_Base_MspInit+0x80>)
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1e:	4a0b      	ldr	r2, [pc, #44]	; (8001d4c <HAL_TIM_Base_MspInit+0x80>)
 8001d20:	f043 0302 	orr.w	r3, r3, #2
 8001d24:	6413      	str	r3, [r2, #64]	; 0x40
 8001d26:	4b09      	ldr	r3, [pc, #36]	; (8001d4c <HAL_TIM_Base_MspInit+0x80>)
 8001d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	60bb      	str	r3, [r7, #8]
 8001d30:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d32:	2200      	movs	r2, #0
 8001d34:	2100      	movs	r1, #0
 8001d36:	201d      	movs	r0, #29
 8001d38:	f000 facf 	bl	80022da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d3c:	201d      	movs	r0, #29
 8001d3e:	f000 fae8 	bl	8002312 <HAL_NVIC_EnableIRQ>
}
 8001d42:	bf00      	nop
 8001d44:	3710      	adds	r7, #16
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	40000400 	.word	0x40000400

08001d54 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08a      	sub	sp, #40	; 0x28
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM8)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a1d      	ldr	r2, [pc, #116]	; (8001de8 <HAL_TIM_IC_MspInit+0x94>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d133      	bne.n	8001dde <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	613b      	str	r3, [r7, #16]
 8001d7a:	4b1c      	ldr	r3, [pc, #112]	; (8001dec <HAL_TIM_IC_MspInit+0x98>)
 8001d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7e:	4a1b      	ldr	r2, [pc, #108]	; (8001dec <HAL_TIM_IC_MspInit+0x98>)
 8001d80:	f043 0302 	orr.w	r3, r3, #2
 8001d84:	6453      	str	r3, [r2, #68]	; 0x44
 8001d86:	4b19      	ldr	r3, [pc, #100]	; (8001dec <HAL_TIM_IC_MspInit+0x98>)
 8001d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d92:	2300      	movs	r3, #0
 8001d94:	60fb      	str	r3, [r7, #12]
 8001d96:	4b15      	ldr	r3, [pc, #84]	; (8001dec <HAL_TIM_IC_MspInit+0x98>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9a:	4a14      	ldr	r2, [pc, #80]	; (8001dec <HAL_TIM_IC_MspInit+0x98>)
 8001d9c:	f043 0304 	orr.w	r3, r3, #4
 8001da0:	6313      	str	r3, [r2, #48]	; 0x30
 8001da2:	4b12      	ldr	r3, [pc, #72]	; (8001dec <HAL_TIM_IC_MspInit+0x98>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	f003 0304 	and.w	r3, r3, #4
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001dae:	2340      	movs	r3, #64	; 0x40
 8001db0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db2:	2302      	movs	r3, #2
 8001db4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db6:	2300      	movs	r3, #0
 8001db8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dc2:	f107 0314 	add.w	r3, r7, #20
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4809      	ldr	r0, [pc, #36]	; (8001df0 <HAL_TIM_IC_MspInit+0x9c>)
 8001dca:	f002 fb07 	bl	80043dc <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	202e      	movs	r0, #46	; 0x2e
 8001dd4:	f000 fa81 	bl	80022da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8001dd8:	202e      	movs	r0, #46	; 0x2e
 8001dda:	f000 fa9a 	bl	8002312 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001dde:	bf00      	nop
 8001de0:	3728      	adds	r7, #40	; 0x28
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40010400 	.word	0x40010400
 8001dec:	40023800 	.word	0x40023800
 8001df0:	40020800 	.word	0x40020800

08001df4 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001dfa:	1d3b      	adds	r3, r7, #4
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	605a      	str	r2, [r3, #4]
 8001e02:	609a      	str	r2, [r3, #8]
 8001e04:	60da      	str	r2, [r3, #12]
 8001e06:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001e08:	4b1c      	ldr	r3, [pc, #112]	; (8001e7c <HAL_FSMC_MspInit+0x88>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d131      	bne.n	8001e74 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001e10:	4b1a      	ldr	r3, [pc, #104]	; (8001e7c <HAL_FSMC_MspInit+0x88>)
 8001e12:	2201      	movs	r2, #1
 8001e14:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001e16:	2300      	movs	r3, #0
 8001e18:	603b      	str	r3, [r7, #0]
 8001e1a:	4b19      	ldr	r3, [pc, #100]	; (8001e80 <HAL_FSMC_MspInit+0x8c>)
 8001e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e1e:	4a18      	ldr	r2, [pc, #96]	; (8001e80 <HAL_FSMC_MspInit+0x8c>)
 8001e20:	f043 0301 	orr.w	r3, r3, #1
 8001e24:	6393      	str	r3, [r2, #56]	; 0x38
 8001e26:	4b16      	ldr	r3, [pc, #88]	; (8001e80 <HAL_FSMC_MspInit+0x8c>)
 8001e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	603b      	str	r3, [r7, #0]
 8001e30:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001e32:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001e36:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e40:	2303      	movs	r3, #3
 8001e42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001e44:	230c      	movs	r3, #12
 8001e46:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e48:	1d3b      	adds	r3, r7, #4
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	480d      	ldr	r0, [pc, #52]	; (8001e84 <HAL_FSMC_MspInit+0x90>)
 8001e4e:	f002 fac5 	bl	80043dc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12
 8001e52:	f24d 73b3 	movw	r3, #55219	; 0xd7b3
 8001e56:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e60:	2303      	movs	r3, #3
 8001e62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001e64:	230c      	movs	r3, #12
 8001e66:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4806      	ldr	r0, [pc, #24]	; (8001e88 <HAL_FSMC_MspInit+0x94>)
 8001e6e:	f002 fab5 	bl	80043dc <HAL_GPIO_Init>
 8001e72:	e000      	b.n	8001e76 <HAL_FSMC_MspInit+0x82>
    return;
 8001e74:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001e76:	3718      	adds	r7, #24
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000078 	.word	0x20000078
 8001e80:	40023800 	.word	0x40023800
 8001e84:	40021000 	.word	0x40021000
 8001e88:	40020c00 	.word	0x40020c00

08001e8c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001e94:	f7ff ffae 	bl	8001df4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001e98:	bf00      	nop
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ea4:	e7fe      	b.n	8001ea4 <NMI_Handler+0x4>

08001ea6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eaa:	e7fe      	b.n	8001eaa <HardFault_Handler+0x4>

08001eac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eb0:	e7fe      	b.n	8001eb0 <MemManage_Handler+0x4>

08001eb2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001eb6:	e7fe      	b.n	8001eb6 <BusFault_Handler+0x4>

08001eb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ebc:	e7fe      	b.n	8001ebc <UsageFault_Handler+0x4>

08001ebe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ec2:	bf00      	nop
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr

08001eda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eec:	f000 f8d6 	bl	800209c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ef0:	bf00      	nop
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ef8:	4802      	ldr	r0, [pc, #8]	; (8001f04 <TIM2_IRQHandler+0x10>)
 8001efa:	f005 ff2d 	bl	8007d58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	20004da8 	.word	0x20004da8

08001f08 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001f0c:	4802      	ldr	r0, [pc, #8]	; (8001f18 <TIM3_IRQHandler+0x10>)
 8001f0e:	f005 ff23 	bl	8007d58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001f12:	bf00      	nop
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000220 	.word	0x20000220

08001f1c <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001f20:	4802      	ldr	r0, [pc, #8]	; (8001f2c <I2C2_EV_IRQHandler+0x10>)
 8001f22:	f002 fe6b 	bl	8004bfc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	2000011c 	.word	0x2000011c

08001f30 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8001f34:	4802      	ldr	r0, [pc, #8]	; (8001f40 <I2C2_ER_IRQHandler+0x10>)
 8001f36:	f002 ffd2 	bl	8004ede <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	2000011c 	.word	0x2000011c

08001f44 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001f48:	4802      	ldr	r0, [pc, #8]	; (8001f54 <TIM8_CC_IRQHandler+0x10>)
 8001f4a:	f005 ff05 	bl	8007d58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	200000d4 	.word	0x200000d4

08001f58 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8001f5c:	4802      	ldr	r0, [pc, #8]	; (8001f68 <DMA2_Stream1_IRQHandler+0x10>)
 8001f5e:	f000 fe3d 	bl	8002bdc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000170 	.word	0x20000170

08001f6c <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8001f70:	4802      	ldr	r0, [pc, #8]	; (8001f7c <DCMI_IRQHandler+0x10>)
 8001f72:	f000 fae5 	bl	8002540 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000268 	.word	0x20000268

08001f80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f84:	4b06      	ldr	r3, [pc, #24]	; (8001fa0 <SystemInit+0x20>)
 8001f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f8a:	4a05      	ldr	r2, [pc, #20]	; (8001fa0 <SystemInit+0x20>)
 8001f8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f94:	bf00      	nop
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	e000ed00 	.word	0xe000ed00

08001fa4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001fa4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fdc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fa8:	480d      	ldr	r0, [pc, #52]	; (8001fe0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001faa:	490e      	ldr	r1, [pc, #56]	; (8001fe4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fac:	4a0e      	ldr	r2, [pc, #56]	; (8001fe8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fb0:	e002      	b.n	8001fb8 <LoopCopyDataInit>

08001fb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fb6:	3304      	adds	r3, #4

08001fb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fbc:	d3f9      	bcc.n	8001fb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fbe:	4a0b      	ldr	r2, [pc, #44]	; (8001fec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fc0:	4c0b      	ldr	r4, [pc, #44]	; (8001ff0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fc4:	e001      	b.n	8001fca <LoopFillZerobss>

08001fc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fc8:	3204      	adds	r2, #4

08001fca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fcc:	d3fb      	bcc.n	8001fc6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001fce:	f7ff ffd7 	bl	8001f80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fd2:	f006 fd79 	bl	8008ac8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fd6:	f7ff f8af 	bl	8001138 <main>
  bx  lr    
 8001fda:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001fdc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fe0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fe4:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8001fe8:	08008bc4 	.word	0x08008bc4
  ldr r2, =_sbss
 8001fec:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001ff0:	20004df4 	.word	0x20004df4

08001ff4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ff4:	e7fe      	b.n	8001ff4 <ADC_IRQHandler>
	...

08001ff8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ffc:	4b0e      	ldr	r3, [pc, #56]	; (8002038 <HAL_Init+0x40>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a0d      	ldr	r2, [pc, #52]	; (8002038 <HAL_Init+0x40>)
 8002002:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002006:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002008:	4b0b      	ldr	r3, [pc, #44]	; (8002038 <HAL_Init+0x40>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a0a      	ldr	r2, [pc, #40]	; (8002038 <HAL_Init+0x40>)
 800200e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002012:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002014:	4b08      	ldr	r3, [pc, #32]	; (8002038 <HAL_Init+0x40>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a07      	ldr	r2, [pc, #28]	; (8002038 <HAL_Init+0x40>)
 800201a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800201e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002020:	2003      	movs	r0, #3
 8002022:	f000 f94f 	bl	80022c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002026:	200f      	movs	r0, #15
 8002028:	f000 f808 	bl	800203c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800202c:	f7ff fca0 	bl	8001970 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002030:	2300      	movs	r3, #0
}
 8002032:	4618      	mov	r0, r3
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40023c00 	.word	0x40023c00

0800203c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002044:	4b12      	ldr	r3, [pc, #72]	; (8002090 <HAL_InitTick+0x54>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	4b12      	ldr	r3, [pc, #72]	; (8002094 <HAL_InitTick+0x58>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	4619      	mov	r1, r3
 800204e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002052:	fbb3 f3f1 	udiv	r3, r3, r1
 8002056:	fbb2 f3f3 	udiv	r3, r2, r3
 800205a:	4618      	mov	r0, r3
 800205c:	f000 f967 	bl	800232e <HAL_SYSTICK_Config>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e00e      	b.n	8002088 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2b0f      	cmp	r3, #15
 800206e:	d80a      	bhi.n	8002086 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002070:	2200      	movs	r2, #0
 8002072:	6879      	ldr	r1, [r7, #4]
 8002074:	f04f 30ff 	mov.w	r0, #4294967295
 8002078:	f000 f92f 	bl	80022da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800207c:	4a06      	ldr	r2, [pc, #24]	; (8002098 <HAL_InitTick+0x5c>)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002082:	2300      	movs	r3, #0
 8002084:	e000      	b.n	8002088 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
}
 8002088:	4618      	mov	r0, r3
 800208a:	3708      	adds	r7, #8
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	20000024 	.word	0x20000024
 8002094:	2000002c 	.word	0x2000002c
 8002098:	20000028 	.word	0x20000028

0800209c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020a0:	4b06      	ldr	r3, [pc, #24]	; (80020bc <HAL_IncTick+0x20>)
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	461a      	mov	r2, r3
 80020a6:	4b06      	ldr	r3, [pc, #24]	; (80020c0 <HAL_IncTick+0x24>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4413      	add	r3, r2
 80020ac:	4a04      	ldr	r2, [pc, #16]	; (80020c0 <HAL_IncTick+0x24>)
 80020ae:	6013      	str	r3, [r2, #0]
}
 80020b0:	bf00      	nop
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	2000002c 	.word	0x2000002c
 80020c0:	20004df0 	.word	0x20004df0

080020c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return uwTick;
 80020c8:	4b03      	ldr	r3, [pc, #12]	; (80020d8 <HAL_GetTick+0x14>)
 80020ca:	681b      	ldr	r3, [r3, #0]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	20004df0 	.word	0x20004df0

080020dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020e4:	f7ff ffee 	bl	80020c4 <HAL_GetTick>
 80020e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020f4:	d005      	beq.n	8002102 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020f6:	4b0a      	ldr	r3, [pc, #40]	; (8002120 <HAL_Delay+0x44>)
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	461a      	mov	r2, r3
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	4413      	add	r3, r2
 8002100:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002102:	bf00      	nop
 8002104:	f7ff ffde 	bl	80020c4 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	68fa      	ldr	r2, [r7, #12]
 8002110:	429a      	cmp	r2, r3
 8002112:	d8f7      	bhi.n	8002104 <HAL_Delay+0x28>
  {
  }
}
 8002114:	bf00      	nop
 8002116:	bf00      	nop
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	2000002c 	.word	0x2000002c

08002124 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002134:	4b0c      	ldr	r3, [pc, #48]	; (8002168 <__NVIC_SetPriorityGrouping+0x44>)
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800213a:	68ba      	ldr	r2, [r7, #8]
 800213c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002140:	4013      	ands	r3, r2
 8002142:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800214c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002150:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002154:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002156:	4a04      	ldr	r2, [pc, #16]	; (8002168 <__NVIC_SetPriorityGrouping+0x44>)
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	60d3      	str	r3, [r2, #12]
}
 800215c:	bf00      	nop
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002170:	4b04      	ldr	r3, [pc, #16]	; (8002184 <__NVIC_GetPriorityGrouping+0x18>)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	0a1b      	lsrs	r3, r3, #8
 8002176:	f003 0307 	and.w	r3, r3, #7
}
 800217a:	4618      	mov	r0, r3
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	e000ed00 	.word	0xe000ed00

08002188 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	4603      	mov	r3, r0
 8002190:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002196:	2b00      	cmp	r3, #0
 8002198:	db0b      	blt.n	80021b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800219a:	79fb      	ldrb	r3, [r7, #7]
 800219c:	f003 021f 	and.w	r2, r3, #31
 80021a0:	4907      	ldr	r1, [pc, #28]	; (80021c0 <__NVIC_EnableIRQ+0x38>)
 80021a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a6:	095b      	lsrs	r3, r3, #5
 80021a8:	2001      	movs	r0, #1
 80021aa:	fa00 f202 	lsl.w	r2, r0, r2
 80021ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	e000e100 	.word	0xe000e100

080021c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	6039      	str	r1, [r7, #0]
 80021ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	db0a      	blt.n	80021ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	490c      	ldr	r1, [pc, #48]	; (8002210 <__NVIC_SetPriority+0x4c>)
 80021de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e2:	0112      	lsls	r2, r2, #4
 80021e4:	b2d2      	uxtb	r2, r2
 80021e6:	440b      	add	r3, r1
 80021e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021ec:	e00a      	b.n	8002204 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	b2da      	uxtb	r2, r3
 80021f2:	4908      	ldr	r1, [pc, #32]	; (8002214 <__NVIC_SetPriority+0x50>)
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	f003 030f 	and.w	r3, r3, #15
 80021fa:	3b04      	subs	r3, #4
 80021fc:	0112      	lsls	r2, r2, #4
 80021fe:	b2d2      	uxtb	r2, r2
 8002200:	440b      	add	r3, r1
 8002202:	761a      	strb	r2, [r3, #24]
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr
 8002210:	e000e100 	.word	0xe000e100
 8002214:	e000ed00 	.word	0xe000ed00

08002218 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002218:	b480      	push	{r7}
 800221a:	b089      	sub	sp, #36	; 0x24
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	f1c3 0307 	rsb	r3, r3, #7
 8002232:	2b04      	cmp	r3, #4
 8002234:	bf28      	it	cs
 8002236:	2304      	movcs	r3, #4
 8002238:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	3304      	adds	r3, #4
 800223e:	2b06      	cmp	r3, #6
 8002240:	d902      	bls.n	8002248 <NVIC_EncodePriority+0x30>
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	3b03      	subs	r3, #3
 8002246:	e000      	b.n	800224a <NVIC_EncodePriority+0x32>
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800224c:	f04f 32ff 	mov.w	r2, #4294967295
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	43da      	mvns	r2, r3
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	401a      	ands	r2, r3
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002260:	f04f 31ff 	mov.w	r1, #4294967295
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	fa01 f303 	lsl.w	r3, r1, r3
 800226a:	43d9      	mvns	r1, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002270:	4313      	orrs	r3, r2
         );
}
 8002272:	4618      	mov	r0, r3
 8002274:	3724      	adds	r7, #36	; 0x24
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
	...

08002280 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	3b01      	subs	r3, #1
 800228c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002290:	d301      	bcc.n	8002296 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002292:	2301      	movs	r3, #1
 8002294:	e00f      	b.n	80022b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002296:	4a0a      	ldr	r2, [pc, #40]	; (80022c0 <SysTick_Config+0x40>)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	3b01      	subs	r3, #1
 800229c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800229e:	210f      	movs	r1, #15
 80022a0:	f04f 30ff 	mov.w	r0, #4294967295
 80022a4:	f7ff ff8e 	bl	80021c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022a8:	4b05      	ldr	r3, [pc, #20]	; (80022c0 <SysTick_Config+0x40>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ae:	4b04      	ldr	r3, [pc, #16]	; (80022c0 <SysTick_Config+0x40>)
 80022b0:	2207      	movs	r2, #7
 80022b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	e000e010 	.word	0xe000e010

080022c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f7ff ff29 	bl	8002124 <__NVIC_SetPriorityGrouping>
}
 80022d2:	bf00      	nop
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022da:	b580      	push	{r7, lr}
 80022dc:	b086      	sub	sp, #24
 80022de:	af00      	add	r7, sp, #0
 80022e0:	4603      	mov	r3, r0
 80022e2:	60b9      	str	r1, [r7, #8]
 80022e4:	607a      	str	r2, [r7, #4]
 80022e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022e8:	2300      	movs	r3, #0
 80022ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022ec:	f7ff ff3e 	bl	800216c <__NVIC_GetPriorityGrouping>
 80022f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	68b9      	ldr	r1, [r7, #8]
 80022f6:	6978      	ldr	r0, [r7, #20]
 80022f8:	f7ff ff8e 	bl	8002218 <NVIC_EncodePriority>
 80022fc:	4602      	mov	r2, r0
 80022fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002302:	4611      	mov	r1, r2
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff ff5d 	bl	80021c4 <__NVIC_SetPriority>
}
 800230a:	bf00      	nop
 800230c:	3718      	adds	r7, #24
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b082      	sub	sp, #8
 8002316:	af00      	add	r7, sp, #0
 8002318:	4603      	mov	r3, r0
 800231a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800231c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff ff31 	bl	8002188 <__NVIC_EnableIRQ>
}
 8002326:	bf00      	nop
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}

0800232e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b082      	sub	sp, #8
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f7ff ffa2 	bl	8002280 <SysTick_Config>
 800233c:	4603      	mov	r3, r0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
	...

08002348 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b088      	sub	sp, #32
 800234c:	af02      	add	r7, sp, #8
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	607a      	str	r2, [r7, #4]
 8002354:	603b      	str	r3, [r7, #0]
  /* Initialize the second memory address */
  uint32_t SecondMemAddress = 0U;
 8002356:	2300      	movs	r3, #0
 8002358:	617b      	str	r3, [r7, #20]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002360:	2b01      	cmp	r3, #1
 8002362:	d101      	bne.n	8002368 <HAL_DCMI_Start_DMA+0x20>
 8002364:	2302      	movs	r3, #2
 8002366:	e086      	b.n	8002476 <HAL_DCMI_Start_DMA+0x12e>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2202      	movs	r2, #2
 8002374:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  
  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002386:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f022 0202 	bic.w	r2, r2, #2
 8002396:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |=  (uint32_t)(DCMI_Mode);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	6819      	ldr	r1, [r3, #0]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68ba      	ldr	r2, [r7, #8]
 80023a4:	430a      	orrs	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ac:	4a34      	ldr	r2, [pc, #208]	; (8002480 <HAL_DCMI_Start_DMA+0x138>)
 80023ae:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023b4:	4a33      	ldr	r2, [pc, #204]	; (8002484 <HAL_DCMI_Start_DMA+0x13c>)
 80023b6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023bc:	2200      	movs	r2, #0
 80023be:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Reset transfer counters value */ 
  hdcmi->XferCount = 0U;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2200      	movs	r2, #0
 80023c4:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi->XferTransferNumber = 0U;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2200      	movs	r2, #0
 80023ca:	631a      	str	r2, [r3, #48]	; 0x30

  if(Length <= 0xFFFFU)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023d2:	d20a      	bcs.n	80023ea <HAL_DCMI_Start_DMA+0xa2>
  {
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	3328      	adds	r3, #40	; 0x28
 80023de:	4619      	mov	r1, r3
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	f000 fb10 	bl	8002a08 <HAL_DMA_Start_IT>
 80023e8:	e038      	b.n	800245c <HAL_DCMI_Start_DMA+0x114>
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ee:	4a24      	ldr	r2, [pc, #144]	; (8002480 <HAL_DCMI_Start_DMA+0x138>)
 80023f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1U;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2201      	movs	r2, #1
 80023f6:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferSize = Length;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	683a      	ldr	r2, [r7, #0]
 80023fc:	62da      	str	r2, [r3, #44]	; 0x2c
    hdcmi->pBuffPtr = pData;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	635a      	str	r2, [r3, #52]	; 0x34

    /* Get the number of buffer */
    while(hdcmi->XferSize > 0xFFFFU)
 8002404:	e009      	b.n	800241a <HAL_DCMI_Start_DMA+0xd2>
    {
      hdcmi->XferSize = (hdcmi->XferSize/2U);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800240a:	085a      	lsrs	r2, r3, #1
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	62da      	str	r2, [r3, #44]	; 0x2c
      hdcmi->XferCount = hdcmi->XferCount*2U;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002414:	005a      	lsls	r2, r3, #1
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	629a      	str	r2, [r3, #40]	; 0x28
    while(hdcmi->XferSize > 0xFFFFU)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800241e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002422:	d2f0      	bcs.n	8002406 <HAL_DCMI_Start_DMA+0xbe>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002428:	1e9a      	subs	r2, r3, #2
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	631a      	str	r2, [r3, #48]	; 0x30

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U*hdcmi->XferSize));
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	4413      	add	r3, r2
 8002440:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	3328      	adds	r3, #40	; 0x28
 800244c:	4619      	mov	r1, r3
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002452:	9300      	str	r3, [sp, #0]
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	f000 fe38 	bl	80030cc <HAL_DMAEx_MultiBufferStart_IT>
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f042 0201 	orr.w	r2, r2, #1
 800246a:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3718      	adds	r7, #24
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	08002679 	.word	0x08002679
 8002484:	080027a3 	.word	0x080027a3

08002488 <HAL_DCMI_Stop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef* hdcmi)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = SystemCoreClock / HAL_TIMEOUT_DCMI_STOP;
 8002490:	4b29      	ldr	r3, [pc, #164]	; (8002538 <HAL_DCMI_Stop+0xb0>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	085b      	lsrs	r3, r3, #1
 8002496:	4a29      	ldr	r2, [pc, #164]	; (800253c <HAL_DCMI_Stop+0xb4>)
 8002498:	fba2 2303 	umull	r2, r3, r2, r3
 800249c:	089b      	lsrs	r3, r3, #2
 800249e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80024a0:	2300      	movs	r3, #0
 80024a2:	73fb      	strb	r3, [r7, #15]

  /* Process locked */
  __HAL_LOCK(hdcmi);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d101      	bne.n	80024b2 <HAL_DCMI_Stop+0x2a>
 80024ae:	2302      	movs	r3, #2
 80024b0:	e03e      	b.n	8002530 <HAL_DCMI_Stop+0xa8>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2202      	movs	r2, #2
 80024be:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Disable Capture */
  hdcmi->Instance->CR &= ~(DCMI_CR_CAPTURE);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f022 0201 	bic.w	r2, r2, #1
 80024d0:	601a      	str	r2, [r3, #0]

  /* Check if the DCMI capture effectively disabled */
  do
  {
    if (count-- == 0U)
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	1e5a      	subs	r2, r3, #1
 80024d6:	60ba      	str	r2, [r7, #8]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d108      	bne.n	80024ee <HAL_DCMI_Stop+0x66>
    {
      /* Update error code */
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024e0:	f043 0220 	orr.w	r2, r3, #32
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	63da      	str	r2, [r3, #60]	; 0x3c

      status = HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	73fb      	strb	r3, [r7, #15]
      break;
 80024ec:	e006      	b.n	80024fc <HAL_DCMI_Stop+0x74>
    }
  }
  while((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0U);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d1ea      	bne.n	80024d2 <HAL_DCMI_Stop+0x4a>

  /* Disable the DCMI */
  __HAL_DCMI_DISABLE(hdcmi);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800250a:	601a      	str	r2, [r3, #0]

  /* Disable the DMA */
  HAL_DMA_Abort(hdcmi->DMA_Handle);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002510:	4618      	mov	r0, r3
 8002512:	f000 fad1 	bl	8002ab8 <HAL_DMA_Abort>

  /* Update error code */
  hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Change DCMI state */
  hdcmi->State = HAL_DCMI_STATE_READY;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2201      	movs	r2, #1
 8002522:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return status;
 800252e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3710      	adds	r7, #16
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	20000024 	.word	0x20000024
 800253c:	92492493 	.word	0x92492493

08002540 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f003 0304 	and.w	r3, r3, #4
 8002556:	2b00      	cmp	r3, #0
 8002558:	d016      	beq.n	8002588 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2204      	movs	r2, #4
 8002560:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002566:	f043 0202 	orr.w	r2, r3, #2
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2204      	movs	r2, #4
 8002572:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800257a:	4a2f      	ldr	r2, [pc, #188]	; (8002638 <HAL_DCMI_IRQHandler+0xf8>)
 800257c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002582:	4618      	mov	r0, r3
 8002584:	f000 fb08 	bl	8002b98 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f003 0302 	and.w	r3, r3, #2
 800258e:	2b00      	cmp	r3, #0
 8002590:	d016      	beq.n	80025c0 <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2202      	movs	r2, #2
 8002598:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800259e:	f043 0201 	orr.w	r2, r3, #1
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2204      	movs	r2, #4
 80025aa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025b2:	4a21      	ldr	r2, [pc, #132]	; (8002638 <HAL_DCMI_IRQHandler+0xf8>)
 80025b4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025ba:	4618      	mov	r0, r3
 80025bc:	f000 faec 	bl	8002b98 <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f003 0310 	and.w	r3, r3, #16
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d006      	beq.n	80025d8 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2210      	movs	r2, #16
 80025d0:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else  
    HAL_DCMI_LineEventCallback(hdcmi);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f000 f83c 	bl	8002650 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */     
  }
  /* VSYNC interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f003 0308 	and.w	r3, r3, #8
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d006      	beq.n	80025f0 <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2208      	movs	r2, #8
 80025e8:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else  
    HAL_DCMI_VsyncEventCallback(hdcmi);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 f83a 	bl	8002664 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */ 
  }
  /* FRAME interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d019      	beq.n	800262e <HAL_DCMI_IRQHandler+0xee>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0302 	and.w	r3, r3, #2
 8002604:	2b02      	cmp	r3, #2
 8002606:	d107      	bne.n	8002618 <HAL_DCMI_IRQHandler+0xd8>
    { 
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68da      	ldr	r2, [r3, #12]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f022 021e 	bic.w	r2, r2, #30
 8002616:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	68da      	ldr	r2, [r3, #12]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f022 0201 	bic.w	r2, r2, #1
 8002626:	60da      	str	r2, [r3, #12]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else  
    HAL_DCMI_FrameEventCallback(hdcmi);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f7fd ffe7 	bl	80005fc <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */      
  }
}
 800262e:	bf00      	nop
 8002630:	3710      	adds	r7, #16
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	080027a3 	.word	0x080027a3

0800263c <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8002658:	bf00      	nop
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002680:	2300      	movs	r3, #0
 8002682:	60fb      	str	r3, [r7, #12]
 
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002688:	60bb      	str	r3, [r7, #8]
  
  if(hdcmi->XferCount != 0U)
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800268e:	2b00      	cmp	r3, #0
 8002690:	d043      	beq.n	800271a <DCMI_DMAXferCplt+0xa2>
  {
    /* Update memory 0 address location */
    tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800269e:	60fb      	str	r3, [r7, #12]
    if(((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026a4:	f003 0301 	and.w	r3, r3, #1
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d118      	bne.n	80026de <DCMI_DMAXferCplt+0x66>
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d015      	beq.n	80026de <DCMI_DMAXferCplt+0x66>
    {
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY0);
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c4:	00da      	lsls	r2, r3, #3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	4413      	add	r3, r2
 80026ca:	2200      	movs	r2, #0
 80026cc:	4619      	mov	r1, r3
 80026ce:	f001 fe45 	bl	800435c <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d6:	1e5a      	subs	r2, r3, #1
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	629a      	str	r2, [r3, #40]	; 0x28
 80026dc:	e044      	b.n	8002768 <DCMI_DMAXferCplt+0xf0>
    }
    /* Update memory 1 address location */
    else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d13c      	bne.n	8002768 <DCMI_DMAXferCplt+0xf0>
    {
      tmp = hdcmi->DMA_Handle->Instance->M1AR;
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	691b      	ldr	r3, [r3, #16]
 80026f6:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY1);
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002700:	00da      	lsls	r2, r3, #3
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	4413      	add	r3, r2
 8002706:	2201      	movs	r2, #1
 8002708:	4619      	mov	r1, r3
 800270a:	f001 fe27 	bl	800435c <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002712:	1e5a      	subs	r2, r3, #1
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	629a      	str	r2, [r3, #40]	; 0x28
 8002718:	e026      	b.n	8002768 <DCMI_DMAXferCplt+0xf0>
    }
  }
  /* Update memory 0 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0U)
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d006      	beq.n	8002738 <DCMI_DMAXferCplt+0xc0>
  {
    hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68ba      	ldr	r2, [r7, #8]
 8002732:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002734:	60da      	str	r2, [r3, #12]
 8002736:	e017      	b.n	8002768 <DCMI_DMAXferCplt+0xf0>
  }
  /* Update memory 1 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d10f      	bne.n	8002768 <DCMI_DMAXferCplt+0xf0>
  {
    tmp = hdcmi->pBuffPtr;
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800274c:	60fb      	str	r3, [r7, #12]
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4U*hdcmi->XferSize));
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002752:	0099      	lsls	r1, r3, #2
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	440a      	add	r2, r1
 800275e:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	629a      	str	r2, [r3, #40]	; 0x28
  }
  
  /* Check if the frame is transferred */
  if(hdcmi->XferCount == hdcmi->XferTransferNumber)
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002770:	429a      	cmp	r2, r3
 8002772:	d112      	bne.n	800279a <DCMI_DMAXferCplt+0x122>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	68da      	ldr	r2, [r3, #12]
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f042 0201 	orr.w	r2, r2, #1
 8002782:	60da      	str	r2, [r3, #12]
    
    /* When snapshot mode, set dcmi state to ready */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b02      	cmp	r3, #2
 8002790:	d103      	bne.n	800279a <DCMI_DMAXferCplt+0x122>
    {  
      hdcmi->State= HAL_DCMI_STATE_READY;
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }
}
 800279a:	bf00      	nop
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b084      	sub	sp, #16
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ae:	60fb      	str	r3, [r7, #12]
  
  if(hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d003      	beq.n	80027c2 <DCMI_DMAError+0x20>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2201      	movs	r2, #1
 80027be:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI error callback*/
    hdcmi->ErrorCallback(hdcmi);
#else  
  HAL_DCMI_ErrorCallback(hdcmi);
 80027c2:	68f8      	ldr	r0, [r7, #12]
 80027c4:	f7ff ff3a 	bl	800263c <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */   

}
 80027c8:	bf00      	nop
 80027ca:	3710      	adds	r7, #16
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e05f      	b.n	80028a2 <HAL_DCMI_Init+0xd2>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d109      	bne.n	8002802 <HAL_DCMI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f7ff f8e2 	bl	80019c0 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
    HAL_DCMI_MspInit(hdcmi);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f7ff f8df 	bl	80019c0 <HAL_DCMI_MspInit>
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2202      	movs	r2, #2
 8002806:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	6812      	ldr	r2, [r2, #0]
 8002814:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002818:	f023 0308 	bic.w	r3, r3, #8
 800281c:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                           );
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	6819      	ldr	r1, [r3, #0]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685a      	ldr	r2, [r3, #4]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	695b      	ldr	r3, [r3, #20]
 800282c:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002832:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800283e:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	699b      	ldr	r3, [r3, #24]
 8002844:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 800284a:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	430a      	orrs	r2, r1
 8002852:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                                     );
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	2b10      	cmp	r3, #16
 800285a:	d112      	bne.n	8002882 <HAL_DCMI_Init+0xb2>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	7f1b      	ldrb	r3, [r3, #28]
 8002860:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	7f5b      	ldrb	r3, [r3, #29]
 8002866:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002868:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	7f9b      	ldrb	r3, [r3, #30]
 800286e:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8002870:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_POSITION_ESCR_FEC));
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	7fdb      	ldrb	r3, [r3, #31]
 8002878:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 800287e:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002880:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	68da      	ldr	r2, [r3, #12]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f042 021e 	orr.w	r2, r2, #30
 8002890:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2201      	movs	r2, #1
 800289c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
	...

080028ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b086      	sub	sp, #24
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80028b4:	2300      	movs	r3, #0
 80028b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80028b8:	f7ff fc04 	bl	80020c4 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d101      	bne.n	80028c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e099      	b.n	80029fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2202      	movs	r2, #2
 80028cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f022 0201 	bic.w	r2, r2, #1
 80028e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028e8:	e00f      	b.n	800290a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028ea:	f7ff fbeb 	bl	80020c4 <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b05      	cmp	r3, #5
 80028f6:	d908      	bls.n	800290a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2220      	movs	r2, #32
 80028fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2203      	movs	r2, #3
 8002902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e078      	b.n	80029fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0301 	and.w	r3, r3, #1
 8002914:	2b00      	cmp	r3, #0
 8002916:	d1e8      	bne.n	80028ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002920:	697a      	ldr	r2, [r7, #20]
 8002922:	4b38      	ldr	r3, [pc, #224]	; (8002a04 <HAL_DMA_Init+0x158>)
 8002924:	4013      	ands	r3, r2
 8002926:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002936:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	691b      	ldr	r3, [r3, #16]
 800293c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002942:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800294e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a1b      	ldr	r3, [r3, #32]
 8002954:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002956:	697a      	ldr	r2, [r7, #20]
 8002958:	4313      	orrs	r3, r2
 800295a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002960:	2b04      	cmp	r3, #4
 8002962:	d107      	bne.n	8002974 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296c:	4313      	orrs	r3, r2
 800296e:	697a      	ldr	r2, [r7, #20]
 8002970:	4313      	orrs	r3, r2
 8002972:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	697a      	ldr	r2, [r7, #20]
 800297a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	695b      	ldr	r3, [r3, #20]
 8002982:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	f023 0307 	bic.w	r3, r3, #7
 800298a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002990:	697a      	ldr	r2, [r7, #20]
 8002992:	4313      	orrs	r3, r2
 8002994:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299a:	2b04      	cmp	r3, #4
 800299c:	d117      	bne.n	80029ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d00e      	beq.n	80029ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f000 fb0f 	bl	8002fd4 <DMA_CheckFifoParam>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d008      	beq.n	80029ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2240      	movs	r2, #64	; 0x40
 80029c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2201      	movs	r2, #1
 80029c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80029ca:	2301      	movs	r3, #1
 80029cc:	e016      	b.n	80029fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	697a      	ldr	r2, [r7, #20]
 80029d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f000 fac6 	bl	8002f68 <DMA_CalcBaseAndBitshift>
 80029dc:	4603      	mov	r3, r0
 80029de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029e4:	223f      	movs	r2, #63	; 0x3f
 80029e6:	409a      	lsls	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80029fa:	2300      	movs	r3, #0
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	f010803f 	.word	0xf010803f

08002a08 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b086      	sub	sp, #24
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	607a      	str	r2, [r7, #4]
 8002a14:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a16:	2300      	movs	r3, #0
 8002a18:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a1e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d101      	bne.n	8002a2e <HAL_DMA_Start_IT+0x26>
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	e040      	b.n	8002ab0 <HAL_DMA_Start_IT+0xa8>
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2201      	movs	r2, #1
 8002a32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d12f      	bne.n	8002aa2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2202      	movs	r2, #2
 8002a46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	68b9      	ldr	r1, [r7, #8]
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f000 fa58 	bl	8002f0c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a60:	223f      	movs	r2, #63	; 0x3f
 8002a62:	409a      	lsls	r2, r3
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f042 0216 	orr.w	r2, r2, #22
 8002a76:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d007      	beq.n	8002a90 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f042 0208 	orr.w	r2, r2, #8
 8002a8e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f042 0201 	orr.w	r2, r2, #1
 8002a9e:	601a      	str	r2, [r3, #0]
 8002aa0:	e005      	b.n	8002aae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002aaa:	2302      	movs	r3, #2
 8002aac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002aae:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3718      	adds	r7, #24
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ac6:	f7ff fafd 	bl	80020c4 <HAL_GetTick>
 8002aca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d008      	beq.n	8002aea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2280      	movs	r2, #128	; 0x80
 8002adc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e052      	b.n	8002b90 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f022 0216 	bic.w	r2, r2, #22
 8002af8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	695a      	ldr	r2, [r3, #20]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b08:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d103      	bne.n	8002b1a <HAL_DMA_Abort+0x62>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d007      	beq.n	8002b2a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f022 0208 	bic.w	r2, r2, #8
 8002b28:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f022 0201 	bic.w	r2, r2, #1
 8002b38:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b3a:	e013      	b.n	8002b64 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b3c:	f7ff fac2 	bl	80020c4 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	2b05      	cmp	r3, #5
 8002b48:	d90c      	bls.n	8002b64 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2220      	movs	r2, #32
 8002b4e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2203      	movs	r2, #3
 8002b54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e015      	b.n	8002b90 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0301 	and.w	r3, r3, #1
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1e4      	bne.n	8002b3c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b76:	223f      	movs	r2, #63	; 0x3f
 8002b78:	409a      	lsls	r2, r3
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002b8e:	2300      	movs	r3, #0
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d004      	beq.n	8002bb6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2280      	movs	r2, #128	; 0x80
 8002bb0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e00c      	b.n	8002bd0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2205      	movs	r2, #5
 8002bba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f022 0201 	bic.w	r2, r2, #1
 8002bcc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002bce:	2300      	movs	r3, #0
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr

08002bdc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002be4:	2300      	movs	r3, #0
 8002be6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002be8:	4b92      	ldr	r3, [pc, #584]	; (8002e34 <HAL_DMA_IRQHandler+0x258>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a92      	ldr	r2, [pc, #584]	; (8002e38 <HAL_DMA_IRQHandler+0x25c>)
 8002bee:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf2:	0a9b      	lsrs	r3, r3, #10
 8002bf4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bfa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c06:	2208      	movs	r2, #8
 8002c08:	409a      	lsls	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d01a      	beq.n	8002c48 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 0304 	and.w	r3, r3, #4
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d013      	beq.n	8002c48 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f022 0204 	bic.w	r2, r2, #4
 8002c2e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c34:	2208      	movs	r2, #8
 8002c36:	409a      	lsls	r2, r3
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c40:	f043 0201 	orr.w	r2, r3, #1
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	409a      	lsls	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	4013      	ands	r3, r2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d012      	beq.n	8002c7e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	695b      	ldr	r3, [r3, #20]
 8002c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d00b      	beq.n	8002c7e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	409a      	lsls	r2, r3
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c76:	f043 0202 	orr.w	r2, r3, #2
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c82:	2204      	movs	r2, #4
 8002c84:	409a      	lsls	r2, r3
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d012      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d00b      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ca0:	2204      	movs	r2, #4
 8002ca2:	409a      	lsls	r2, r3
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cac:	f043 0204 	orr.w	r2, r3, #4
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cb8:	2210      	movs	r2, #16
 8002cba:	409a      	lsls	r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d043      	beq.n	8002d4c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0308 	and.w	r3, r3, #8
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d03c      	beq.n	8002d4c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd6:	2210      	movs	r2, #16
 8002cd8:	409a      	lsls	r2, r3
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d018      	beq.n	8002d1e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d108      	bne.n	8002d0c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d024      	beq.n	8002d4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	4798      	blx	r3
 8002d0a:	e01f      	b.n	8002d4c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d01b      	beq.n	8002d4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	4798      	blx	r3
 8002d1c:	e016      	b.n	8002d4c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d107      	bne.n	8002d3c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f022 0208 	bic.w	r2, r2, #8
 8002d3a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d003      	beq.n	8002d4c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d50:	2220      	movs	r2, #32
 8002d52:	409a      	lsls	r2, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	4013      	ands	r3, r2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	f000 808e 	beq.w	8002e7a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0310 	and.w	r3, r3, #16
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f000 8086 	beq.w	8002e7a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d72:	2220      	movs	r2, #32
 8002d74:	409a      	lsls	r2, r3
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b05      	cmp	r3, #5
 8002d84:	d136      	bne.n	8002df4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f022 0216 	bic.w	r2, r2, #22
 8002d94:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	695a      	ldr	r2, [r3, #20]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002da4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d103      	bne.n	8002db6 <HAL_DMA_IRQHandler+0x1da>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d007      	beq.n	8002dc6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f022 0208 	bic.w	r2, r2, #8
 8002dc4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dca:	223f      	movs	r2, #63	; 0x3f
 8002dcc:	409a      	lsls	r2, r3
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d07d      	beq.n	8002ee6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	4798      	blx	r3
        }
        return;
 8002df2:	e078      	b.n	8002ee6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d01c      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d108      	bne.n	8002e22 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d030      	beq.n	8002e7a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	4798      	blx	r3
 8002e20:	e02b      	b.n	8002e7a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d027      	beq.n	8002e7a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	4798      	blx	r3
 8002e32:	e022      	b.n	8002e7a <HAL_DMA_IRQHandler+0x29e>
 8002e34:	20000024 	.word	0x20000024
 8002e38:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d10f      	bne.n	8002e6a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f022 0210 	bic.w	r2, r2, #16
 8002e58:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d003      	beq.n	8002e7a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d032      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d022      	beq.n	8002ed4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2205      	movs	r2, #5
 8002e92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f022 0201 	bic.w	r2, r2, #1
 8002ea4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	60bb      	str	r3, [r7, #8]
 8002eac:	697a      	ldr	r2, [r7, #20]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d307      	bcc.n	8002ec2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0301 	and.w	r3, r3, #1
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d1f2      	bne.n	8002ea6 <HAL_DMA_IRQHandler+0x2ca>
 8002ec0:	e000      	b.n	8002ec4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002ec2:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d005      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	4798      	blx	r3
 8002ee4:	e000      	b.n	8002ee8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002ee6:	bf00      	nop
    }
  }
}
 8002ee8:	3718      	adds	r7, #24
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop

08002ef0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002efe:	b2db      	uxtb	r3, r3
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b085      	sub	sp, #20
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
 8002f18:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f28:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	683a      	ldr	r2, [r7, #0]
 8002f30:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	2b40      	cmp	r3, #64	; 0x40
 8002f38:	d108      	bne.n	8002f4c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	68ba      	ldr	r2, [r7, #8]
 8002f48:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f4a:	e007      	b.n	8002f5c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	68ba      	ldr	r2, [r7, #8]
 8002f52:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	60da      	str	r2, [r3, #12]
}
 8002f5c:	bf00      	nop
 8002f5e:	3714      	adds	r7, #20
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	3b10      	subs	r3, #16
 8002f78:	4a14      	ldr	r2, [pc, #80]	; (8002fcc <DMA_CalcBaseAndBitshift+0x64>)
 8002f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f7e:	091b      	lsrs	r3, r3, #4
 8002f80:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f82:	4a13      	ldr	r2, [pc, #76]	; (8002fd0 <DMA_CalcBaseAndBitshift+0x68>)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	4413      	add	r3, r2
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2b03      	cmp	r3, #3
 8002f94:	d909      	bls.n	8002faa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f9e:	f023 0303 	bic.w	r3, r3, #3
 8002fa2:	1d1a      	adds	r2, r3, #4
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	659a      	str	r2, [r3, #88]	; 0x58
 8002fa8:	e007      	b.n	8002fba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002fb2:	f023 0303 	bic.w	r3, r3, #3
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3714      	adds	r7, #20
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	aaaaaaab 	.word	0xaaaaaaab
 8002fd0:	08008bac 	.word	0x08008bac

08002fd4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d11f      	bne.n	800302e <DMA_CheckFifoParam+0x5a>
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	2b03      	cmp	r3, #3
 8002ff2:	d856      	bhi.n	80030a2 <DMA_CheckFifoParam+0xce>
 8002ff4:	a201      	add	r2, pc, #4	; (adr r2, 8002ffc <DMA_CheckFifoParam+0x28>)
 8002ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ffa:	bf00      	nop
 8002ffc:	0800300d 	.word	0x0800300d
 8003000:	0800301f 	.word	0x0800301f
 8003004:	0800300d 	.word	0x0800300d
 8003008:	080030a3 	.word	0x080030a3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003010:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d046      	beq.n	80030a6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800301c:	e043      	b.n	80030a6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003022:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003026:	d140      	bne.n	80030aa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800302c:	e03d      	b.n	80030aa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	699b      	ldr	r3, [r3, #24]
 8003032:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003036:	d121      	bne.n	800307c <DMA_CheckFifoParam+0xa8>
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	2b03      	cmp	r3, #3
 800303c:	d837      	bhi.n	80030ae <DMA_CheckFifoParam+0xda>
 800303e:	a201      	add	r2, pc, #4	; (adr r2, 8003044 <DMA_CheckFifoParam+0x70>)
 8003040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003044:	08003055 	.word	0x08003055
 8003048:	0800305b 	.word	0x0800305b
 800304c:	08003055 	.word	0x08003055
 8003050:	0800306d 	.word	0x0800306d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	73fb      	strb	r3, [r7, #15]
      break;
 8003058:	e030      	b.n	80030bc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800305e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d025      	beq.n	80030b2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800306a:	e022      	b.n	80030b2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003070:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003074:	d11f      	bne.n	80030b6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800307a:	e01c      	b.n	80030b6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	2b02      	cmp	r3, #2
 8003080:	d903      	bls.n	800308a <DMA_CheckFifoParam+0xb6>
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	2b03      	cmp	r3, #3
 8003086:	d003      	beq.n	8003090 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003088:	e018      	b.n	80030bc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	73fb      	strb	r3, [r7, #15]
      break;
 800308e:	e015      	b.n	80030bc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003094:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d00e      	beq.n	80030ba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	73fb      	strb	r3, [r7, #15]
      break;
 80030a0:	e00b      	b.n	80030ba <DMA_CheckFifoParam+0xe6>
      break;
 80030a2:	bf00      	nop
 80030a4:	e00a      	b.n	80030bc <DMA_CheckFifoParam+0xe8>
      break;
 80030a6:	bf00      	nop
 80030a8:	e008      	b.n	80030bc <DMA_CheckFifoParam+0xe8>
      break;
 80030aa:	bf00      	nop
 80030ac:	e006      	b.n	80030bc <DMA_CheckFifoParam+0xe8>
      break;
 80030ae:	bf00      	nop
 80030b0:	e004      	b.n	80030bc <DMA_CheckFifoParam+0xe8>
      break;
 80030b2:	bf00      	nop
 80030b4:	e002      	b.n	80030bc <DMA_CheckFifoParam+0xe8>
      break;   
 80030b6:	bf00      	nop
 80030b8:	e000      	b.n	80030bc <DMA_CheckFifoParam+0xe8>
      break;
 80030ba:	bf00      	nop
    }
  } 
  
  return status; 
 80030bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3714      	adds	r7, #20
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop

080030cc <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b086      	sub	sp, #24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	607a      	str	r2, [r7, #4]
 80030d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030da:	2300      	movs	r3, #0
 80030dc:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	2b80      	cmp	r3, #128	; 0x80
 80030e4:	d106      	bne.n	80030f4 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	f001 b913 	b.w	800431a <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d007      	beq.n	800310c <HAL_DMAEx_MultiBufferStart_IT+0x40>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003100:	2b00      	cmp	r3, #0
 8003102:	d003      	beq.n	800310c <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003108:	2b00      	cmp	r3, #0
 800310a:	d105      	bne.n	8003118 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2240      	movs	r2, #64	; 0x40
 8003110:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	f001 b901 	b.w	800431a <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800311e:	2b01      	cmp	r3, #1
 8003120:	d102      	bne.n	8003128 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 8003122:	2302      	movs	r3, #2
 8003124:	f001 b8f9 	b.w	800431a <HAL_DMAEx_MultiBufferStart_IT+0x124e>
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003136:	b2db      	uxtb	r3, r3
 8003138:	2b01      	cmp	r3, #1
 800313a:	f041 80e7 	bne.w	800430c <HAL_DMAEx_MultiBufferStart_IT+0x1240>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2202      	movs	r2, #2
 8003142:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2200      	movs	r2, #0
 800314a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800315a:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	683a      	ldr	r2, [r7, #0]
 8003162:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8003164:	6a3b      	ldr	r3, [r7, #32]
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	68b9      	ldr	r1, [r7, #8]
 800316a:	68f8      	ldr	r0, [r7, #12]
 800316c:	f001 f910 	bl	8004390 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	461a      	mov	r2, r3
 8003176:	4b99      	ldr	r3, [pc, #612]	; (80033dc <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8003178:	429a      	cmp	r2, r3
 800317a:	d960      	bls.n	800323e <HAL_DMAEx_MultiBufferStart_IT+0x172>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a97      	ldr	r2, [pc, #604]	; (80033e0 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d057      	beq.n	8003236 <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a96      	ldr	r2, [pc, #600]	; (80033e4 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d050      	beq.n	8003232 <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a94      	ldr	r2, [pc, #592]	; (80033e8 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d049      	beq.n	800322e <HAL_DMAEx_MultiBufferStart_IT+0x162>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a93      	ldr	r2, [pc, #588]	; (80033ec <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d042      	beq.n	800322a <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a91      	ldr	r2, [pc, #580]	; (80033f0 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d03a      	beq.n	8003224 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a90      	ldr	r2, [pc, #576]	; (80033f4 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d032      	beq.n	800321e <HAL_DMAEx_MultiBufferStart_IT+0x152>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a8e      	ldr	r2, [pc, #568]	; (80033f8 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d02a      	beq.n	8003218 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a8d      	ldr	r2, [pc, #564]	; (80033fc <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d022      	beq.n	8003212 <HAL_DMAEx_MultiBufferStart_IT+0x146>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a8b      	ldr	r2, [pc, #556]	; (8003400 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d01a      	beq.n	800320c <HAL_DMAEx_MultiBufferStart_IT+0x140>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a8a      	ldr	r2, [pc, #552]	; (8003404 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d012      	beq.n	8003206 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a88      	ldr	r2, [pc, #544]	; (8003408 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d00a      	beq.n	8003200 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a87      	ldr	r2, [pc, #540]	; (800340c <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d102      	bne.n	80031fa <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 80031f4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031f8:	e01e      	b.n	8003238 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80031fa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80031fe:	e01b      	b.n	8003238 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003200:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003204:	e018      	b.n	8003238 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003206:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800320a:	e015      	b.n	8003238 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800320c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003210:	e012      	b.n	8003238 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003212:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003216:	e00f      	b.n	8003238 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003218:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800321c:	e00c      	b.n	8003238 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800321e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003222:	e009      	b.n	8003238 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003224:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003228:	e006      	b.n	8003238 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800322a:	2320      	movs	r3, #32
 800322c:	e004      	b.n	8003238 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800322e:	2320      	movs	r3, #32
 8003230:	e002      	b.n	8003238 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003232:	2320      	movs	r3, #32
 8003234:	e000      	b.n	8003238 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003236:	2320      	movs	r3, #32
 8003238:	4a75      	ldr	r2, [pc, #468]	; (8003410 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 800323a:	60d3      	str	r3, [r2, #12]
 800323c:	e150      	b.n	80034e0 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	461a      	mov	r2, r3
 8003244:	4b73      	ldr	r3, [pc, #460]	; (8003414 <HAL_DMAEx_MultiBufferStart_IT+0x348>)
 8003246:	429a      	cmp	r2, r3
 8003248:	d960      	bls.n	800330c <HAL_DMAEx_MultiBufferStart_IT+0x240>
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a64      	ldr	r2, [pc, #400]	; (80033e0 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d057      	beq.n	8003304 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a62      	ldr	r2, [pc, #392]	; (80033e4 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d050      	beq.n	8003300 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a61      	ldr	r2, [pc, #388]	; (80033e8 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d049      	beq.n	80032fc <HAL_DMAEx_MultiBufferStart_IT+0x230>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a5f      	ldr	r2, [pc, #380]	; (80033ec <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d042      	beq.n	80032f8 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a5e      	ldr	r2, [pc, #376]	; (80033f0 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d03a      	beq.n	80032f2 <HAL_DMAEx_MultiBufferStart_IT+0x226>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a5c      	ldr	r2, [pc, #368]	; (80033f4 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d032      	beq.n	80032ec <HAL_DMAEx_MultiBufferStart_IT+0x220>
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a5b      	ldr	r2, [pc, #364]	; (80033f8 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d02a      	beq.n	80032e6 <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a59      	ldr	r2, [pc, #356]	; (80033fc <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d022      	beq.n	80032e0 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a58      	ldr	r2, [pc, #352]	; (8003400 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d01a      	beq.n	80032da <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a56      	ldr	r2, [pc, #344]	; (8003404 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d012      	beq.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a55      	ldr	r2, [pc, #340]	; (8003408 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d00a      	beq.n	80032ce <HAL_DMAEx_MultiBufferStart_IT+0x202>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a53      	ldr	r2, [pc, #332]	; (800340c <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d102      	bne.n	80032c8 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 80032c2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80032c6:	e01e      	b.n	8003306 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032c8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80032cc:	e01b      	b.n	8003306 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032ce:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80032d2:	e018      	b.n	8003306 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032d4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80032d8:	e015      	b.n	8003306 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032da:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80032de:	e012      	b.n	8003306 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032e4:	e00f      	b.n	8003306 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032ea:	e00c      	b.n	8003306 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032f0:	e009      	b.n	8003306 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032f6:	e006      	b.n	8003306 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032f8:	2320      	movs	r3, #32
 80032fa:	e004      	b.n	8003306 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032fc:	2320      	movs	r3, #32
 80032fe:	e002      	b.n	8003306 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003300:	2320      	movs	r3, #32
 8003302:	e000      	b.n	8003306 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003304:	2320      	movs	r3, #32
 8003306:	4a42      	ldr	r2, [pc, #264]	; (8003410 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 8003308:	6093      	str	r3, [r2, #8]
 800330a:	e0e9      	b.n	80034e0 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	461a      	mov	r2, r3
 8003312:	4b41      	ldr	r3, [pc, #260]	; (8003418 <HAL_DMAEx_MultiBufferStart_IT+0x34c>)
 8003314:	429a      	cmp	r2, r3
 8003316:	f240 8083 	bls.w	8003420 <HAL_DMAEx_MultiBufferStart_IT+0x354>
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a30      	ldr	r2, [pc, #192]	; (80033e0 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d057      	beq.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x308>
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a2e      	ldr	r2, [pc, #184]	; (80033e4 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d050      	beq.n	80033d0 <HAL_DMAEx_MultiBufferStart_IT+0x304>
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a2d      	ldr	r2, [pc, #180]	; (80033e8 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d049      	beq.n	80033cc <HAL_DMAEx_MultiBufferStart_IT+0x300>
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a2b      	ldr	r2, [pc, #172]	; (80033ec <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d042      	beq.n	80033c8 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a2a      	ldr	r2, [pc, #168]	; (80033f0 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d03a      	beq.n	80033c2 <HAL_DMAEx_MultiBufferStart_IT+0x2f6>
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a28      	ldr	r2, [pc, #160]	; (80033f4 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d032      	beq.n	80033bc <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a27      	ldr	r2, [pc, #156]	; (80033f8 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d02a      	beq.n	80033b6 <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a25      	ldr	r2, [pc, #148]	; (80033fc <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d022      	beq.n	80033b0 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a24      	ldr	r2, [pc, #144]	; (8003400 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d01a      	beq.n	80033aa <HAL_DMAEx_MultiBufferStart_IT+0x2de>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a22      	ldr	r2, [pc, #136]	; (8003404 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d012      	beq.n	80033a4 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a21      	ldr	r2, [pc, #132]	; (8003408 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d00a      	beq.n	800339e <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a1f      	ldr	r2, [pc, #124]	; (800340c <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d102      	bne.n	8003398 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 8003392:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003396:	e01e      	b.n	80033d6 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003398:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800339c:	e01b      	b.n	80033d6 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800339e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80033a2:	e018      	b.n	80033d6 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80033a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80033a8:	e015      	b.n	80033d6 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80033aa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80033ae:	e012      	b.n	80033d6 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80033b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80033b4:	e00f      	b.n	80033d6 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80033b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80033ba:	e00c      	b.n	80033d6 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80033bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80033c0:	e009      	b.n	80033d6 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80033c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80033c6:	e006      	b.n	80033d6 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80033c8:	2320      	movs	r3, #32
 80033ca:	e004      	b.n	80033d6 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80033cc:	2320      	movs	r3, #32
 80033ce:	e002      	b.n	80033d6 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80033d0:	2320      	movs	r3, #32
 80033d2:	e000      	b.n	80033d6 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80033d4:	2320      	movs	r3, #32
 80033d6:	4a11      	ldr	r2, [pc, #68]	; (800341c <HAL_DMAEx_MultiBufferStart_IT+0x350>)
 80033d8:	60d3      	str	r3, [r2, #12]
 80033da:	e081      	b.n	80034e0 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 80033dc:	40026458 	.word	0x40026458
 80033e0:	40026010 	.word	0x40026010
 80033e4:	40026410 	.word	0x40026410
 80033e8:	40026070 	.word	0x40026070
 80033ec:	40026470 	.word	0x40026470
 80033f0:	40026028 	.word	0x40026028
 80033f4:	40026428 	.word	0x40026428
 80033f8:	40026088 	.word	0x40026088
 80033fc:	40026488 	.word	0x40026488
 8003400:	40026040 	.word	0x40026040
 8003404:	40026440 	.word	0x40026440
 8003408:	400260a0 	.word	0x400260a0
 800340c:	400264a0 	.word	0x400264a0
 8003410:	40026400 	.word	0x40026400
 8003414:	400260b8 	.word	0x400260b8
 8003418:	40026058 	.word	0x40026058
 800341c:	40026000 	.word	0x40026000
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a96      	ldr	r2, [pc, #600]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d057      	beq.n	80034da <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a95      	ldr	r2, [pc, #596]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d050      	beq.n	80034d6 <HAL_DMAEx_MultiBufferStart_IT+0x40a>
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a93      	ldr	r2, [pc, #588]	; (8003688 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d049      	beq.n	80034d2 <HAL_DMAEx_MultiBufferStart_IT+0x406>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a92      	ldr	r2, [pc, #584]	; (800368c <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d042      	beq.n	80034ce <HAL_DMAEx_MultiBufferStart_IT+0x402>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a90      	ldr	r2, [pc, #576]	; (8003690 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d03a      	beq.n	80034c8 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a8f      	ldr	r2, [pc, #572]	; (8003694 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d032      	beq.n	80034c2 <HAL_DMAEx_MultiBufferStart_IT+0x3f6>
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a8d      	ldr	r2, [pc, #564]	; (8003698 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d02a      	beq.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x3f0>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a8c      	ldr	r2, [pc, #560]	; (800369c <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d022      	beq.n	80034b6 <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a8a      	ldr	r2, [pc, #552]	; (80036a0 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d01a      	beq.n	80034b0 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a89      	ldr	r2, [pc, #548]	; (80036a4 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d012      	beq.n	80034aa <HAL_DMAEx_MultiBufferStart_IT+0x3de>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a87      	ldr	r2, [pc, #540]	; (80036a8 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d00a      	beq.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x3d8>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a86      	ldr	r2, [pc, #536]	; (80036ac <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d102      	bne.n	800349e <HAL_DMAEx_MultiBufferStart_IT+0x3d2>
 8003498:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800349c:	e01e      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800349e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80034a2:	e01b      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80034a8:	e018      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034aa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80034ae:	e015      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80034b4:	e012      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034ba:	e00f      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034c0:	e00c      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034c6:	e009      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034cc:	e006      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034ce:	2320      	movs	r3, #32
 80034d0:	e004      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034d2:	2320      	movs	r3, #32
 80034d4:	e002      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034d6:	2320      	movs	r3, #32
 80034d8:	e000      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034da:	2320      	movs	r3, #32
 80034dc:	4a74      	ldr	r2, [pc, #464]	; (80036b0 <HAL_DMAEx_MultiBufferStart_IT+0x5e4>)
 80034de:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	461a      	mov	r2, r3
 80034e6:	4b73      	ldr	r3, [pc, #460]	; (80036b4 <HAL_DMAEx_MultiBufferStart_IT+0x5e8>)
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d960      	bls.n	80035ae <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a63      	ldr	r2, [pc, #396]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d057      	beq.n	80035a6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a62      	ldr	r2, [pc, #392]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d050      	beq.n	80035a2 <HAL_DMAEx_MultiBufferStart_IT+0x4d6>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a60      	ldr	r2, [pc, #384]	; (8003688 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d049      	beq.n	800359e <HAL_DMAEx_MultiBufferStart_IT+0x4d2>
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a5f      	ldr	r2, [pc, #380]	; (800368c <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d042      	beq.n	800359a <HAL_DMAEx_MultiBufferStart_IT+0x4ce>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a5d      	ldr	r2, [pc, #372]	; (8003690 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d03a      	beq.n	8003594 <HAL_DMAEx_MultiBufferStart_IT+0x4c8>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a5c      	ldr	r2, [pc, #368]	; (8003694 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d032      	beq.n	800358e <HAL_DMAEx_MultiBufferStart_IT+0x4c2>
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a5a      	ldr	r2, [pc, #360]	; (8003698 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d02a      	beq.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x4bc>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a59      	ldr	r2, [pc, #356]	; (800369c <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d022      	beq.n	8003582 <HAL_DMAEx_MultiBufferStart_IT+0x4b6>
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a57      	ldr	r2, [pc, #348]	; (80036a0 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d01a      	beq.n	800357c <HAL_DMAEx_MultiBufferStart_IT+0x4b0>
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a56      	ldr	r2, [pc, #344]	; (80036a4 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d012      	beq.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a54      	ldr	r2, [pc, #336]	; (80036a8 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d00a      	beq.n	8003570 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a53      	ldr	r2, [pc, #332]	; (80036ac <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d102      	bne.n	800356a <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 8003564:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003568:	e01e      	b.n	80035a8 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800356a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800356e:	e01b      	b.n	80035a8 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003570:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003574:	e018      	b.n	80035a8 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003576:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800357a:	e015      	b.n	80035a8 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800357c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003580:	e012      	b.n	80035a8 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003582:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003586:	e00f      	b.n	80035a8 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003588:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800358c:	e00c      	b.n	80035a8 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800358e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003592:	e009      	b.n	80035a8 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003594:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003598:	e006      	b.n	80035a8 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800359a:	2310      	movs	r3, #16
 800359c:	e004      	b.n	80035a8 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800359e:	2310      	movs	r3, #16
 80035a0:	e002      	b.n	80035a8 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80035a2:	2310      	movs	r3, #16
 80035a4:	e000      	b.n	80035a8 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80035a6:	2310      	movs	r3, #16
 80035a8:	4a43      	ldr	r2, [pc, #268]	; (80036b8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 80035aa:	60d3      	str	r3, [r2, #12]
 80035ac:	e14f      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x782>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	461a      	mov	r2, r3
 80035b4:	4b41      	ldr	r3, [pc, #260]	; (80036bc <HAL_DMAEx_MultiBufferStart_IT+0x5f0>)
 80035b6:	429a      	cmp	r2, r3
 80035b8:	f240 8082 	bls.w	80036c0 <HAL_DMAEx_MultiBufferStart_IT+0x5f4>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a2f      	ldr	r2, [pc, #188]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d057      	beq.n	8003676 <HAL_DMAEx_MultiBufferStart_IT+0x5aa>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a2e      	ldr	r2, [pc, #184]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d050      	beq.n	8003672 <HAL_DMAEx_MultiBufferStart_IT+0x5a6>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a2c      	ldr	r2, [pc, #176]	; (8003688 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d049      	beq.n	800366e <HAL_DMAEx_MultiBufferStart_IT+0x5a2>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a2b      	ldr	r2, [pc, #172]	; (800368c <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d042      	beq.n	800366a <HAL_DMAEx_MultiBufferStart_IT+0x59e>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a29      	ldr	r2, [pc, #164]	; (8003690 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d03a      	beq.n	8003664 <HAL_DMAEx_MultiBufferStart_IT+0x598>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a28      	ldr	r2, [pc, #160]	; (8003694 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d032      	beq.n	800365e <HAL_DMAEx_MultiBufferStart_IT+0x592>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a26      	ldr	r2, [pc, #152]	; (8003698 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d02a      	beq.n	8003658 <HAL_DMAEx_MultiBufferStart_IT+0x58c>
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a25      	ldr	r2, [pc, #148]	; (800369c <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d022      	beq.n	8003652 <HAL_DMAEx_MultiBufferStart_IT+0x586>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a23      	ldr	r2, [pc, #140]	; (80036a0 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d01a      	beq.n	800364c <HAL_DMAEx_MultiBufferStart_IT+0x580>
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a22      	ldr	r2, [pc, #136]	; (80036a4 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d012      	beq.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x57a>
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a20      	ldr	r2, [pc, #128]	; (80036a8 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d00a      	beq.n	8003640 <HAL_DMAEx_MultiBufferStart_IT+0x574>
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a1f      	ldr	r2, [pc, #124]	; (80036ac <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d102      	bne.n	800363a <HAL_DMAEx_MultiBufferStart_IT+0x56e>
 8003634:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003638:	e01e      	b.n	8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800363a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800363e:	e01b      	b.n	8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003640:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003644:	e018      	b.n	8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003646:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800364a:	e015      	b.n	8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800364c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003650:	e012      	b.n	8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003652:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003656:	e00f      	b.n	8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003658:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800365c:	e00c      	b.n	8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800365e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003662:	e009      	b.n	8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003664:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003668:	e006      	b.n	8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800366a:	2310      	movs	r3, #16
 800366c:	e004      	b.n	8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800366e:	2310      	movs	r3, #16
 8003670:	e002      	b.n	8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003672:	2310      	movs	r3, #16
 8003674:	e000      	b.n	8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003676:	2310      	movs	r3, #16
 8003678:	4a0f      	ldr	r2, [pc, #60]	; (80036b8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 800367a:	6093      	str	r3, [r2, #8]
 800367c:	e0e7      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x782>
 800367e:	bf00      	nop
 8003680:	40026010 	.word	0x40026010
 8003684:	40026410 	.word	0x40026410
 8003688:	40026070 	.word	0x40026070
 800368c:	40026470 	.word	0x40026470
 8003690:	40026028 	.word	0x40026028
 8003694:	40026428 	.word	0x40026428
 8003698:	40026088 	.word	0x40026088
 800369c:	40026488 	.word	0x40026488
 80036a0:	40026040 	.word	0x40026040
 80036a4:	40026440 	.word	0x40026440
 80036a8:	400260a0 	.word	0x400260a0
 80036ac:	400264a0 	.word	0x400264a0
 80036b0:	40026000 	.word	0x40026000
 80036b4:	40026458 	.word	0x40026458
 80036b8:	40026400 	.word	0x40026400
 80036bc:	400260b8 	.word	0x400260b8
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	461a      	mov	r2, r3
 80036c6:	4b96      	ldr	r3, [pc, #600]	; (8003920 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d960      	bls.n	800378e <HAL_DMAEx_MultiBufferStart_IT+0x6c2>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a94      	ldr	r2, [pc, #592]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d057      	beq.n	8003786 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a93      	ldr	r2, [pc, #588]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d050      	beq.n	8003782 <HAL_DMAEx_MultiBufferStart_IT+0x6b6>
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a91      	ldr	r2, [pc, #580]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d049      	beq.n	800377e <HAL_DMAEx_MultiBufferStart_IT+0x6b2>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a90      	ldr	r2, [pc, #576]	; (8003930 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d042      	beq.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a8e      	ldr	r2, [pc, #568]	; (8003934 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d03a      	beq.n	8003774 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a8d      	ldr	r2, [pc, #564]	; (8003938 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d032      	beq.n	800376e <HAL_DMAEx_MultiBufferStart_IT+0x6a2>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a8b      	ldr	r2, [pc, #556]	; (800393c <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d02a      	beq.n	8003768 <HAL_DMAEx_MultiBufferStart_IT+0x69c>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a8a      	ldr	r2, [pc, #552]	; (8003940 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d022      	beq.n	8003762 <HAL_DMAEx_MultiBufferStart_IT+0x696>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a88      	ldr	r2, [pc, #544]	; (8003944 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d01a      	beq.n	800375c <HAL_DMAEx_MultiBufferStart_IT+0x690>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a87      	ldr	r2, [pc, #540]	; (8003948 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d012      	beq.n	8003756 <HAL_DMAEx_MultiBufferStart_IT+0x68a>
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a85      	ldr	r2, [pc, #532]	; (800394c <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d00a      	beq.n	8003750 <HAL_DMAEx_MultiBufferStart_IT+0x684>
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a84      	ldr	r2, [pc, #528]	; (8003950 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d102      	bne.n	800374a <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 8003744:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003748:	e01e      	b.n	8003788 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800374a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800374e:	e01b      	b.n	8003788 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003750:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003754:	e018      	b.n	8003788 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003756:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800375a:	e015      	b.n	8003788 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800375c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003760:	e012      	b.n	8003788 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003762:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003766:	e00f      	b.n	8003788 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003768:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800376c:	e00c      	b.n	8003788 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800376e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003772:	e009      	b.n	8003788 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003774:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003778:	e006      	b.n	8003788 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800377a:	2310      	movs	r3, #16
 800377c:	e004      	b.n	8003788 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800377e:	2310      	movs	r3, #16
 8003780:	e002      	b.n	8003788 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003782:	2310      	movs	r3, #16
 8003784:	e000      	b.n	8003788 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003786:	2310      	movs	r3, #16
 8003788:	4a72      	ldr	r2, [pc, #456]	; (8003954 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 800378a:	60d3      	str	r3, [r2, #12]
 800378c:	e05f      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x782>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a64      	ldr	r2, [pc, #400]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d057      	beq.n	8003848 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a62      	ldr	r2, [pc, #392]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d050      	beq.n	8003844 <HAL_DMAEx_MultiBufferStart_IT+0x778>
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a61      	ldr	r2, [pc, #388]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d049      	beq.n	8003840 <HAL_DMAEx_MultiBufferStart_IT+0x774>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a5f      	ldr	r2, [pc, #380]	; (8003930 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d042      	beq.n	800383c <HAL_DMAEx_MultiBufferStart_IT+0x770>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a5e      	ldr	r2, [pc, #376]	; (8003934 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d03a      	beq.n	8003836 <HAL_DMAEx_MultiBufferStart_IT+0x76a>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a5c      	ldr	r2, [pc, #368]	; (8003938 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d032      	beq.n	8003830 <HAL_DMAEx_MultiBufferStart_IT+0x764>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a5b      	ldr	r2, [pc, #364]	; (800393c <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d02a      	beq.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0x75e>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a59      	ldr	r2, [pc, #356]	; (8003940 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d022      	beq.n	8003824 <HAL_DMAEx_MultiBufferStart_IT+0x758>
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a58      	ldr	r2, [pc, #352]	; (8003944 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d01a      	beq.n	800381e <HAL_DMAEx_MultiBufferStart_IT+0x752>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a56      	ldr	r2, [pc, #344]	; (8003948 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d012      	beq.n	8003818 <HAL_DMAEx_MultiBufferStart_IT+0x74c>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a55      	ldr	r2, [pc, #340]	; (800394c <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d00a      	beq.n	8003812 <HAL_DMAEx_MultiBufferStart_IT+0x746>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a53      	ldr	r2, [pc, #332]	; (8003950 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d102      	bne.n	800380c <HAL_DMAEx_MultiBufferStart_IT+0x740>
 8003806:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800380a:	e01e      	b.n	800384a <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800380c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003810:	e01b      	b.n	800384a <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003812:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003816:	e018      	b.n	800384a <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003818:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800381c:	e015      	b.n	800384a <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800381e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003822:	e012      	b.n	800384a <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003824:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003828:	e00f      	b.n	800384a <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800382a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800382e:	e00c      	b.n	800384a <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003830:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003834:	e009      	b.n	800384a <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003836:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800383a:	e006      	b.n	800384a <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800383c:	2310      	movs	r3, #16
 800383e:	e004      	b.n	800384a <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003840:	2310      	movs	r3, #16
 8003842:	e002      	b.n	800384a <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003844:	2310      	movs	r3, #16
 8003846:	e000      	b.n	800384a <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003848:	2310      	movs	r3, #16
 800384a:	4a42      	ldr	r2, [pc, #264]	; (8003954 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 800384c:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	461a      	mov	r2, r3
 8003854:	4b40      	ldr	r3, [pc, #256]	; (8003958 <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 8003856:	429a      	cmp	r2, r3
 8003858:	f240 8082 	bls.w	8003960 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a30      	ldr	r2, [pc, #192]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d057      	beq.n	8003916 <HAL_DMAEx_MultiBufferStart_IT+0x84a>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a2f      	ldr	r2, [pc, #188]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d050      	beq.n	8003912 <HAL_DMAEx_MultiBufferStart_IT+0x846>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a2d      	ldr	r2, [pc, #180]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d049      	beq.n	800390e <HAL_DMAEx_MultiBufferStart_IT+0x842>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a2c      	ldr	r2, [pc, #176]	; (8003930 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d042      	beq.n	800390a <HAL_DMAEx_MultiBufferStart_IT+0x83e>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a2a      	ldr	r2, [pc, #168]	; (8003934 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d03a      	beq.n	8003904 <HAL_DMAEx_MultiBufferStart_IT+0x838>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a29      	ldr	r2, [pc, #164]	; (8003938 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d032      	beq.n	80038fe <HAL_DMAEx_MultiBufferStart_IT+0x832>
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a27      	ldr	r2, [pc, #156]	; (800393c <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d02a      	beq.n	80038f8 <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a26      	ldr	r2, [pc, #152]	; (8003940 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d022      	beq.n	80038f2 <HAL_DMAEx_MultiBufferStart_IT+0x826>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a24      	ldr	r2, [pc, #144]	; (8003944 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d01a      	beq.n	80038ec <HAL_DMAEx_MultiBufferStart_IT+0x820>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a23      	ldr	r2, [pc, #140]	; (8003948 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d012      	beq.n	80038e6 <HAL_DMAEx_MultiBufferStart_IT+0x81a>
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a21      	ldr	r2, [pc, #132]	; (800394c <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d00a      	beq.n	80038e0 <HAL_DMAEx_MultiBufferStart_IT+0x814>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a20      	ldr	r2, [pc, #128]	; (8003950 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d102      	bne.n	80038da <HAL_DMAEx_MultiBufferStart_IT+0x80e>
 80038d4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038d8:	e01e      	b.n	8003918 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038de:	e01b      	b.n	8003918 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038e4:	e018      	b.n	8003918 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038e6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038ea:	e015      	b.n	8003918 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038ec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038f0:	e012      	b.n	8003918 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038f6:	e00f      	b.n	8003918 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038fc:	e00c      	b.n	8003918 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003902:	e009      	b.n	8003918 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003904:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003908:	e006      	b.n	8003918 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800390a:	2308      	movs	r3, #8
 800390c:	e004      	b.n	8003918 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800390e:	2308      	movs	r3, #8
 8003910:	e002      	b.n	8003918 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003912:	2308      	movs	r3, #8
 8003914:	e000      	b.n	8003918 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003916:	2308      	movs	r3, #8
 8003918:	4a10      	ldr	r2, [pc, #64]	; (800395c <HAL_DMAEx_MultiBufferStart_IT+0x890>)
 800391a:	60d3      	str	r3, [r2, #12]
 800391c:	e16f      	b.n	8003bfe <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 800391e:	bf00      	nop
 8003920:	40026058 	.word	0x40026058
 8003924:	40026010 	.word	0x40026010
 8003928:	40026410 	.word	0x40026410
 800392c:	40026070 	.word	0x40026070
 8003930:	40026470 	.word	0x40026470
 8003934:	40026028 	.word	0x40026028
 8003938:	40026428 	.word	0x40026428
 800393c:	40026088 	.word	0x40026088
 8003940:	40026488 	.word	0x40026488
 8003944:	40026040 	.word	0x40026040
 8003948:	40026440 	.word	0x40026440
 800394c:	400260a0 	.word	0x400260a0
 8003950:	400264a0 	.word	0x400264a0
 8003954:	40026000 	.word	0x40026000
 8003958:	40026458 	.word	0x40026458
 800395c:	40026400 	.word	0x40026400
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	461a      	mov	r2, r3
 8003966:	4b94      	ldr	r3, [pc, #592]	; (8003bb8 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8003968:	429a      	cmp	r2, r3
 800396a:	d960      	bls.n	8003a2e <HAL_DMAEx_MultiBufferStart_IT+0x962>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a92      	ldr	r2, [pc, #584]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d057      	beq.n	8003a26 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a91      	ldr	r2, [pc, #580]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d050      	beq.n	8003a22 <HAL_DMAEx_MultiBufferStart_IT+0x956>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a8f      	ldr	r2, [pc, #572]	; (8003bc4 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d049      	beq.n	8003a1e <HAL_DMAEx_MultiBufferStart_IT+0x952>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a8e      	ldr	r2, [pc, #568]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d042      	beq.n	8003a1a <HAL_DMAEx_MultiBufferStart_IT+0x94e>
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a8c      	ldr	r2, [pc, #560]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d03a      	beq.n	8003a14 <HAL_DMAEx_MultiBufferStart_IT+0x948>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a8b      	ldr	r2, [pc, #556]	; (8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d032      	beq.n	8003a0e <HAL_DMAEx_MultiBufferStart_IT+0x942>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a89      	ldr	r2, [pc, #548]	; (8003bd4 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d02a      	beq.n	8003a08 <HAL_DMAEx_MultiBufferStart_IT+0x93c>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a88      	ldr	r2, [pc, #544]	; (8003bd8 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d022      	beq.n	8003a02 <HAL_DMAEx_MultiBufferStart_IT+0x936>
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a86      	ldr	r2, [pc, #536]	; (8003bdc <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d01a      	beq.n	80039fc <HAL_DMAEx_MultiBufferStart_IT+0x930>
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a85      	ldr	r2, [pc, #532]	; (8003be0 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d012      	beq.n	80039f6 <HAL_DMAEx_MultiBufferStart_IT+0x92a>
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a83      	ldr	r2, [pc, #524]	; (8003be4 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d00a      	beq.n	80039f0 <HAL_DMAEx_MultiBufferStart_IT+0x924>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a82      	ldr	r2, [pc, #520]	; (8003be8 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d102      	bne.n	80039ea <HAL_DMAEx_MultiBufferStart_IT+0x91e>
 80039e4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039e8:	e01e      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039ee:	e01b      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039f0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039f4:	e018      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039f6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039fa:	e015      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039fc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003a00:	e012      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003a02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a06:	e00f      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003a08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a0c:	e00c      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003a0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a12:	e009      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003a14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a18:	e006      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003a1a:	2308      	movs	r3, #8
 8003a1c:	e004      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003a1e:	2308      	movs	r3, #8
 8003a20:	e002      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003a22:	2308      	movs	r3, #8
 8003a24:	e000      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003a26:	2308      	movs	r3, #8
 8003a28:	4a70      	ldr	r2, [pc, #448]	; (8003bec <HAL_DMAEx_MultiBufferStart_IT+0xb20>)
 8003a2a:	6093      	str	r3, [r2, #8]
 8003a2c:	e0e7      	b.n	8003bfe <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	461a      	mov	r2, r3
 8003a34:	4b6e      	ldr	r3, [pc, #440]	; (8003bf0 <HAL_DMAEx_MultiBufferStart_IT+0xb24>)
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d960      	bls.n	8003afc <HAL_DMAEx_MultiBufferStart_IT+0xa30>
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a5f      	ldr	r2, [pc, #380]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d057      	beq.n	8003af4 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a5d      	ldr	r2, [pc, #372]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d050      	beq.n	8003af0 <HAL_DMAEx_MultiBufferStart_IT+0xa24>
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a5c      	ldr	r2, [pc, #368]	; (8003bc4 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d049      	beq.n	8003aec <HAL_DMAEx_MultiBufferStart_IT+0xa20>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a5a      	ldr	r2, [pc, #360]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d042      	beq.n	8003ae8 <HAL_DMAEx_MultiBufferStart_IT+0xa1c>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a59      	ldr	r2, [pc, #356]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d03a      	beq.n	8003ae2 <HAL_DMAEx_MultiBufferStart_IT+0xa16>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a57      	ldr	r2, [pc, #348]	; (8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d032      	beq.n	8003adc <HAL_DMAEx_MultiBufferStart_IT+0xa10>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a56      	ldr	r2, [pc, #344]	; (8003bd4 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d02a      	beq.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0xa0a>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a54      	ldr	r2, [pc, #336]	; (8003bd8 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d022      	beq.n	8003ad0 <HAL_DMAEx_MultiBufferStart_IT+0xa04>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a53      	ldr	r2, [pc, #332]	; (8003bdc <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d01a      	beq.n	8003aca <HAL_DMAEx_MultiBufferStart_IT+0x9fe>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a51      	ldr	r2, [pc, #324]	; (8003be0 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d012      	beq.n	8003ac4 <HAL_DMAEx_MultiBufferStart_IT+0x9f8>
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a50      	ldr	r2, [pc, #320]	; (8003be4 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d00a      	beq.n	8003abe <HAL_DMAEx_MultiBufferStart_IT+0x9f2>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a4e      	ldr	r2, [pc, #312]	; (8003be8 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d102      	bne.n	8003ab8 <HAL_DMAEx_MultiBufferStart_IT+0x9ec>
 8003ab2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003ab6:	e01e      	b.n	8003af6 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003ab8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003abc:	e01b      	b.n	8003af6 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003abe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003ac2:	e018      	b.n	8003af6 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003ac4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003ac8:	e015      	b.n	8003af6 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003aca:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003ace:	e012      	b.n	8003af6 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003ad0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ad4:	e00f      	b.n	8003af6 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003ad6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ada:	e00c      	b.n	8003af6 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003adc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ae0:	e009      	b.n	8003af6 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003ae2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ae6:	e006      	b.n	8003af6 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003ae8:	2308      	movs	r3, #8
 8003aea:	e004      	b.n	8003af6 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003aec:	2308      	movs	r3, #8
 8003aee:	e002      	b.n	8003af6 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003af0:	2308      	movs	r3, #8
 8003af2:	e000      	b.n	8003af6 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003af4:	2308      	movs	r3, #8
 8003af6:	4a3f      	ldr	r2, [pc, #252]	; (8003bf4 <HAL_DMAEx_MultiBufferStart_IT+0xb28>)
 8003af8:	60d3      	str	r3, [r2, #12]
 8003afa:	e080      	b.n	8003bfe <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a2e      	ldr	r2, [pc, #184]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d078      	beq.n	8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a2d      	ldr	r2, [pc, #180]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d050      	beq.n	8003bb2 <HAL_DMAEx_MultiBufferStart_IT+0xae6>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a2b      	ldr	r2, [pc, #172]	; (8003bc4 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d049      	beq.n	8003bae <HAL_DMAEx_MultiBufferStart_IT+0xae2>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a2a      	ldr	r2, [pc, #168]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d042      	beq.n	8003baa <HAL_DMAEx_MultiBufferStart_IT+0xade>
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a28      	ldr	r2, [pc, #160]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d03a      	beq.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0xad8>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a27      	ldr	r2, [pc, #156]	; (8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d032      	beq.n	8003b9e <HAL_DMAEx_MultiBufferStart_IT+0xad2>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a25      	ldr	r2, [pc, #148]	; (8003bd4 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d02a      	beq.n	8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xacc>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a24      	ldr	r2, [pc, #144]	; (8003bd8 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d022      	beq.n	8003b92 <HAL_DMAEx_MultiBufferStart_IT+0xac6>
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a22      	ldr	r2, [pc, #136]	; (8003bdc <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d01a      	beq.n	8003b8c <HAL_DMAEx_MultiBufferStart_IT+0xac0>
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a21      	ldr	r2, [pc, #132]	; (8003be0 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d012      	beq.n	8003b86 <HAL_DMAEx_MultiBufferStart_IT+0xaba>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a1f      	ldr	r2, [pc, #124]	; (8003be4 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d00a      	beq.n	8003b80 <HAL_DMAEx_MultiBufferStart_IT+0xab4>
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a1e      	ldr	r2, [pc, #120]	; (8003be8 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d102      	bne.n	8003b7a <HAL_DMAEx_MultiBufferStart_IT+0xaae>
 8003b74:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b78:	e03f      	b.n	8003bfa <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b7a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b7e:	e03c      	b.n	8003bfa <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b80:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b84:	e039      	b.n	8003bfa <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b86:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b8a:	e036      	b.n	8003bfa <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b8c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b90:	e033      	b.n	8003bfa <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b92:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b96:	e030      	b.n	8003bfa <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b9c:	e02d      	b.n	8003bfa <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ba2:	e02a      	b.n	8003bfa <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003ba4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ba8:	e027      	b.n	8003bfa <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003baa:	2308      	movs	r3, #8
 8003bac:	e025      	b.n	8003bfa <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003bae:	2308      	movs	r3, #8
 8003bb0:	e023      	b.n	8003bfa <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003bb2:	2308      	movs	r3, #8
 8003bb4:	e021      	b.n	8003bfa <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003bb6:	bf00      	nop
 8003bb8:	400260b8 	.word	0x400260b8
 8003bbc:	40026010 	.word	0x40026010
 8003bc0:	40026410 	.word	0x40026410
 8003bc4:	40026070 	.word	0x40026070
 8003bc8:	40026470 	.word	0x40026470
 8003bcc:	40026028 	.word	0x40026028
 8003bd0:	40026428 	.word	0x40026428
 8003bd4:	40026088 	.word	0x40026088
 8003bd8:	40026488 	.word	0x40026488
 8003bdc:	40026040 	.word	0x40026040
 8003be0:	40026440 	.word	0x40026440
 8003be4:	400260a0 	.word	0x400260a0
 8003be8:	400264a0 	.word	0x400264a0
 8003bec:	40026400 	.word	0x40026400
 8003bf0:	40026058 	.word	0x40026058
 8003bf4:	40026000 	.word	0x40026000
 8003bf8:	2308      	movs	r3, #8
 8003bfa:	4a9a      	ldr	r2, [pc, #616]	; (8003e64 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8003bfc:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	461a      	mov	r2, r3
 8003c04:	4b98      	ldr	r3, [pc, #608]	; (8003e68 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>)
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d960      	bls.n	8003ccc <HAL_DMAEx_MultiBufferStart_IT+0xc00>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a97      	ldr	r2, [pc, #604]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d057      	beq.n	8003cc4 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a95      	ldr	r2, [pc, #596]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d050      	beq.n	8003cc0 <HAL_DMAEx_MultiBufferStart_IT+0xbf4>
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a94      	ldr	r2, [pc, #592]	; (8003e74 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d049      	beq.n	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0xbf0>
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a92      	ldr	r2, [pc, #584]	; (8003e78 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d042      	beq.n	8003cb8 <HAL_DMAEx_MultiBufferStart_IT+0xbec>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a91      	ldr	r2, [pc, #580]	; (8003e7c <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d03a      	beq.n	8003cb2 <HAL_DMAEx_MultiBufferStart_IT+0xbe6>
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a8f      	ldr	r2, [pc, #572]	; (8003e80 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d032      	beq.n	8003cac <HAL_DMAEx_MultiBufferStart_IT+0xbe0>
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a8e      	ldr	r2, [pc, #568]	; (8003e84 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d02a      	beq.n	8003ca6 <HAL_DMAEx_MultiBufferStart_IT+0xbda>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a8c      	ldr	r2, [pc, #560]	; (8003e88 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d022      	beq.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xbd4>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a8b      	ldr	r2, [pc, #556]	; (8003e8c <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d01a      	beq.n	8003c9a <HAL_DMAEx_MultiBufferStart_IT+0xbce>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a89      	ldr	r2, [pc, #548]	; (8003e90 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d012      	beq.n	8003c94 <HAL_DMAEx_MultiBufferStart_IT+0xbc8>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a88      	ldr	r2, [pc, #544]	; (8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d00a      	beq.n	8003c8e <HAL_DMAEx_MultiBufferStart_IT+0xbc2>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a86      	ldr	r2, [pc, #536]	; (8003e98 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d102      	bne.n	8003c88 <HAL_DMAEx_MultiBufferStart_IT+0xbbc>
 8003c82:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c86:	e01e      	b.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c8c:	e01b      	b.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c8e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c92:	e018      	b.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c94:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c98:	e015      	b.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c9a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c9e:	e012      	b.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ca0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ca4:	e00f      	b.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ca6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003caa:	e00c      	b.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003cac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003cb0:	e009      	b.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003cb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003cb6:	e006      	b.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003cb8:	2304      	movs	r3, #4
 8003cba:	e004      	b.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003cbc:	2304      	movs	r3, #4
 8003cbe:	e002      	b.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003cc0:	2304      	movs	r3, #4
 8003cc2:	e000      	b.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003cc4:	2304      	movs	r3, #4
 8003cc6:	4a75      	ldr	r2, [pc, #468]	; (8003e9c <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8003cc8:	60d3      	str	r3, [r2, #12]
 8003cca:	e151      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	4b73      	ldr	r3, [pc, #460]	; (8003ea0 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>)
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d960      	bls.n	8003d9a <HAL_DMAEx_MultiBufferStart_IT+0xcce>
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a63      	ldr	r2, [pc, #396]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d057      	beq.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a62      	ldr	r2, [pc, #392]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d050      	beq.n	8003d8e <HAL_DMAEx_MultiBufferStart_IT+0xcc2>
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a60      	ldr	r2, [pc, #384]	; (8003e74 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d049      	beq.n	8003d8a <HAL_DMAEx_MultiBufferStart_IT+0xcbe>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a5f      	ldr	r2, [pc, #380]	; (8003e78 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d042      	beq.n	8003d86 <HAL_DMAEx_MultiBufferStart_IT+0xcba>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a5d      	ldr	r2, [pc, #372]	; (8003e7c <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d03a      	beq.n	8003d80 <HAL_DMAEx_MultiBufferStart_IT+0xcb4>
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a5c      	ldr	r2, [pc, #368]	; (8003e80 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d032      	beq.n	8003d7a <HAL_DMAEx_MultiBufferStart_IT+0xcae>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a5a      	ldr	r2, [pc, #360]	; (8003e84 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d02a      	beq.n	8003d74 <HAL_DMAEx_MultiBufferStart_IT+0xca8>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a59      	ldr	r2, [pc, #356]	; (8003e88 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d022      	beq.n	8003d6e <HAL_DMAEx_MultiBufferStart_IT+0xca2>
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a57      	ldr	r2, [pc, #348]	; (8003e8c <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d01a      	beq.n	8003d68 <HAL_DMAEx_MultiBufferStart_IT+0xc9c>
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a56      	ldr	r2, [pc, #344]	; (8003e90 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d012      	beq.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0xc96>
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a54      	ldr	r2, [pc, #336]	; (8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d00a      	beq.n	8003d5c <HAL_DMAEx_MultiBufferStart_IT+0xc90>
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a53      	ldr	r2, [pc, #332]	; (8003e98 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d102      	bne.n	8003d56 <HAL_DMAEx_MultiBufferStart_IT+0xc8a>
 8003d50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d54:	e01e      	b.n	8003d94 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d56:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d5a:	e01b      	b.n	8003d94 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d5c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d60:	e018      	b.n	8003d94 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d62:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d66:	e015      	b.n	8003d94 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d68:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d6c:	e012      	b.n	8003d94 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d6e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d72:	e00f      	b.n	8003d94 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d78:	e00c      	b.n	8003d94 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d7e:	e009      	b.n	8003d94 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d84:	e006      	b.n	8003d94 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d86:	2304      	movs	r3, #4
 8003d88:	e004      	b.n	8003d94 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d8a:	2304      	movs	r3, #4
 8003d8c:	e002      	b.n	8003d94 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d8e:	2304      	movs	r3, #4
 8003d90:	e000      	b.n	8003d94 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d92:	2304      	movs	r3, #4
 8003d94:	4a41      	ldr	r2, [pc, #260]	; (8003e9c <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8003d96:	6093      	str	r3, [r2, #8]
 8003d98:	e0ea      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	461a      	mov	r2, r3
 8003da0:	4b40      	ldr	r3, [pc, #256]	; (8003ea4 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>)
 8003da2:	429a      	cmp	r2, r3
 8003da4:	f240 8084 	bls.w	8003eb0 <HAL_DMAEx_MultiBufferStart_IT+0xde4>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a2f      	ldr	r2, [pc, #188]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d07a      	beq.n	8003ea8 <HAL_DMAEx_MultiBufferStart_IT+0xddc>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a2e      	ldr	r2, [pc, #184]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d050      	beq.n	8003e5e <HAL_DMAEx_MultiBufferStart_IT+0xd92>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a2c      	ldr	r2, [pc, #176]	; (8003e74 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d049      	beq.n	8003e5a <HAL_DMAEx_MultiBufferStart_IT+0xd8e>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a2b      	ldr	r2, [pc, #172]	; (8003e78 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d042      	beq.n	8003e56 <HAL_DMAEx_MultiBufferStart_IT+0xd8a>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a29      	ldr	r2, [pc, #164]	; (8003e7c <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d03a      	beq.n	8003e50 <HAL_DMAEx_MultiBufferStart_IT+0xd84>
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a28      	ldr	r2, [pc, #160]	; (8003e80 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d032      	beq.n	8003e4a <HAL_DMAEx_MultiBufferStart_IT+0xd7e>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a26      	ldr	r2, [pc, #152]	; (8003e84 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d02a      	beq.n	8003e44 <HAL_DMAEx_MultiBufferStart_IT+0xd78>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a25      	ldr	r2, [pc, #148]	; (8003e88 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d022      	beq.n	8003e3e <HAL_DMAEx_MultiBufferStart_IT+0xd72>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a23      	ldr	r2, [pc, #140]	; (8003e8c <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d01a      	beq.n	8003e38 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a22      	ldr	r2, [pc, #136]	; (8003e90 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d012      	beq.n	8003e32 <HAL_DMAEx_MultiBufferStart_IT+0xd66>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a20      	ldr	r2, [pc, #128]	; (8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d00a      	beq.n	8003e2c <HAL_DMAEx_MultiBufferStart_IT+0xd60>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a1f      	ldr	r2, [pc, #124]	; (8003e98 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d102      	bne.n	8003e26 <HAL_DMAEx_MultiBufferStart_IT+0xd5a>
 8003e20:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003e24:	e041      	b.n	8003eaa <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e26:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e2a:	e03e      	b.n	8003eaa <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e2c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003e30:	e03b      	b.n	8003eaa <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e32:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003e36:	e038      	b.n	8003eaa <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e38:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003e3c:	e035      	b.n	8003eaa <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e42:	e032      	b.n	8003eaa <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e48:	e02f      	b.n	8003eaa <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e4e:	e02c      	b.n	8003eaa <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e50:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e54:	e029      	b.n	8003eaa <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e56:	2304      	movs	r3, #4
 8003e58:	e027      	b.n	8003eaa <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e5a:	2304      	movs	r3, #4
 8003e5c:	e025      	b.n	8003eaa <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e5e:	2304      	movs	r3, #4
 8003e60:	e023      	b.n	8003eaa <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e62:	bf00      	nop
 8003e64:	40026000 	.word	0x40026000
 8003e68:	40026458 	.word	0x40026458
 8003e6c:	40026010 	.word	0x40026010
 8003e70:	40026410 	.word	0x40026410
 8003e74:	40026070 	.word	0x40026070
 8003e78:	40026470 	.word	0x40026470
 8003e7c:	40026028 	.word	0x40026028
 8003e80:	40026428 	.word	0x40026428
 8003e84:	40026088 	.word	0x40026088
 8003e88:	40026488 	.word	0x40026488
 8003e8c:	40026040 	.word	0x40026040
 8003e90:	40026440 	.word	0x40026440
 8003e94:	400260a0 	.word	0x400260a0
 8003e98:	400264a0 	.word	0x400264a0
 8003e9c:	40026400 	.word	0x40026400
 8003ea0:	400260b8 	.word	0x400260b8
 8003ea4:	40026058 	.word	0x40026058
 8003ea8:	2304      	movs	r3, #4
 8003eaa:	4a94      	ldr	r2, [pc, #592]	; (80040fc <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8003eac:	60d3      	str	r3, [r2, #12]
 8003eae:	e05f      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a92      	ldr	r2, [pc, #584]	; (8004100 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d057      	beq.n	8003f6a <HAL_DMAEx_MultiBufferStart_IT+0xe9e>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a91      	ldr	r2, [pc, #580]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d050      	beq.n	8003f66 <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a8f      	ldr	r2, [pc, #572]	; (8004108 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d049      	beq.n	8003f62 <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a8e      	ldr	r2, [pc, #568]	; (800410c <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d042      	beq.n	8003f5e <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a8c      	ldr	r2, [pc, #560]	; (8004110 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d03a      	beq.n	8003f58 <HAL_DMAEx_MultiBufferStart_IT+0xe8c>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a8b      	ldr	r2, [pc, #556]	; (8004114 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d032      	beq.n	8003f52 <HAL_DMAEx_MultiBufferStart_IT+0xe86>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a89      	ldr	r2, [pc, #548]	; (8004118 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d02a      	beq.n	8003f4c <HAL_DMAEx_MultiBufferStart_IT+0xe80>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a88      	ldr	r2, [pc, #544]	; (800411c <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d022      	beq.n	8003f46 <HAL_DMAEx_MultiBufferStart_IT+0xe7a>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a86      	ldr	r2, [pc, #536]	; (8004120 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d01a      	beq.n	8003f40 <HAL_DMAEx_MultiBufferStart_IT+0xe74>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a85      	ldr	r2, [pc, #532]	; (8004124 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d012      	beq.n	8003f3a <HAL_DMAEx_MultiBufferStart_IT+0xe6e>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a83      	ldr	r2, [pc, #524]	; (8004128 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d00a      	beq.n	8003f34 <HAL_DMAEx_MultiBufferStart_IT+0xe68>
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a82      	ldr	r2, [pc, #520]	; (800412c <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d102      	bne.n	8003f2e <HAL_DMAEx_MultiBufferStart_IT+0xe62>
 8003f28:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f2c:	e01e      	b.n	8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f32:	e01b      	b.n	8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f34:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f38:	e018      	b.n	8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f3a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f3e:	e015      	b.n	8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f40:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f44:	e012      	b.n	8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f4a:	e00f      	b.n	8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f50:	e00c      	b.n	8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f52:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f56:	e009      	b.n	8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f5c:	e006      	b.n	8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f5e:	2304      	movs	r3, #4
 8003f60:	e004      	b.n	8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f62:	2304      	movs	r3, #4
 8003f64:	e002      	b.n	8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f66:	2304      	movs	r3, #4
 8003f68:	e000      	b.n	8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f6a:	2304      	movs	r3, #4
 8003f6c:	4a63      	ldr	r2, [pc, #396]	; (80040fc <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8003f6e:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	461a      	mov	r2, r3
 8003f76:	4b6e      	ldr	r3, [pc, #440]	; (8004130 <HAL_DMAEx_MultiBufferStart_IT+0x1064>)
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d95c      	bls.n	8004036 <HAL_DMAEx_MultiBufferStart_IT+0xf6a>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a5f      	ldr	r2, [pc, #380]	; (8004100 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d053      	beq.n	800402e <HAL_DMAEx_MultiBufferStart_IT+0xf62>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a5e      	ldr	r2, [pc, #376]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d04c      	beq.n	800402a <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a5c      	ldr	r2, [pc, #368]	; (8004108 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d045      	beq.n	8004026 <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a5b      	ldr	r2, [pc, #364]	; (800410c <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d03e      	beq.n	8004022 <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a59      	ldr	r2, [pc, #356]	; (8004110 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d037      	beq.n	800401e <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a58      	ldr	r2, [pc, #352]	; (8004114 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d030      	beq.n	800401a <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a56      	ldr	r2, [pc, #344]	; (8004118 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d029      	beq.n	8004016 <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a55      	ldr	r2, [pc, #340]	; (800411c <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d022      	beq.n	8004012 <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a53      	ldr	r2, [pc, #332]	; (8004120 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d01a      	beq.n	800400c <HAL_DMAEx_MultiBufferStart_IT+0xf40>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a52      	ldr	r2, [pc, #328]	; (8004124 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d012      	beq.n	8004006 <HAL_DMAEx_MultiBufferStart_IT+0xf3a>
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a50      	ldr	r2, [pc, #320]	; (8004128 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d00a      	beq.n	8004000 <HAL_DMAEx_MultiBufferStart_IT+0xf34>
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a4f      	ldr	r2, [pc, #316]	; (800412c <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d102      	bne.n	8003ffa <HAL_DMAEx_MultiBufferStart_IT+0xf2e>
 8003ff4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ff8:	e01a      	b.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003ffa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ffe:	e017      	b.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004000:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004004:	e014      	b.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004006:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800400a:	e011      	b.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800400c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004010:	e00e      	b.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004012:	2340      	movs	r3, #64	; 0x40
 8004014:	e00c      	b.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004016:	2340      	movs	r3, #64	; 0x40
 8004018:	e00a      	b.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800401a:	2340      	movs	r3, #64	; 0x40
 800401c:	e008      	b.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800401e:	2340      	movs	r3, #64	; 0x40
 8004020:	e006      	b.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004022:	2301      	movs	r3, #1
 8004024:	e004      	b.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004026:	2301      	movs	r3, #1
 8004028:	e002      	b.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800402a:	2301      	movs	r3, #1
 800402c:	e000      	b.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800402e:	2301      	movs	r3, #1
 8004030:	4a40      	ldr	r2, [pc, #256]	; (8004134 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 8004032:	60d3      	str	r3, [r2, #12]
 8004034:	e141      	b.n	80042ba <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	461a      	mov	r2, r3
 800403c:	4b3e      	ldr	r3, [pc, #248]	; (8004138 <HAL_DMAEx_MultiBufferStart_IT+0x106c>)
 800403e:	429a      	cmp	r2, r3
 8004040:	d97c      	bls.n	800413c <HAL_DMAEx_MultiBufferStart_IT+0x1070>
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a2e      	ldr	r2, [pc, #184]	; (8004100 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d053      	beq.n	80040f4 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a2c      	ldr	r2, [pc, #176]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d04c      	beq.n	80040f0 <HAL_DMAEx_MultiBufferStart_IT+0x1024>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a2b      	ldr	r2, [pc, #172]	; (8004108 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d045      	beq.n	80040ec <HAL_DMAEx_MultiBufferStart_IT+0x1020>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a29      	ldr	r2, [pc, #164]	; (800410c <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d03e      	beq.n	80040e8 <HAL_DMAEx_MultiBufferStart_IT+0x101c>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a28      	ldr	r2, [pc, #160]	; (8004110 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d037      	beq.n	80040e4 <HAL_DMAEx_MultiBufferStart_IT+0x1018>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a26      	ldr	r2, [pc, #152]	; (8004114 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d030      	beq.n	80040e0 <HAL_DMAEx_MultiBufferStart_IT+0x1014>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a25      	ldr	r2, [pc, #148]	; (8004118 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d029      	beq.n	80040dc <HAL_DMAEx_MultiBufferStart_IT+0x1010>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a23      	ldr	r2, [pc, #140]	; (800411c <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d022      	beq.n	80040d8 <HAL_DMAEx_MultiBufferStart_IT+0x100c>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a22      	ldr	r2, [pc, #136]	; (8004120 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d01a      	beq.n	80040d2 <HAL_DMAEx_MultiBufferStart_IT+0x1006>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a20      	ldr	r2, [pc, #128]	; (8004124 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d012      	beq.n	80040cc <HAL_DMAEx_MultiBufferStart_IT+0x1000>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a1f      	ldr	r2, [pc, #124]	; (8004128 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d00a      	beq.n	80040c6 <HAL_DMAEx_MultiBufferStart_IT+0xffa>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a1d      	ldr	r2, [pc, #116]	; (800412c <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d102      	bne.n	80040c0 <HAL_DMAEx_MultiBufferStart_IT+0xff4>
 80040ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040be:	e01a      	b.n	80040f6 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040c0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80040c4:	e017      	b.n	80040f6 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040ca:	e014      	b.n	80040f6 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040d0:	e011      	b.n	80040f6 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040d6:	e00e      	b.n	80040f6 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040d8:	2340      	movs	r3, #64	; 0x40
 80040da:	e00c      	b.n	80040f6 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040dc:	2340      	movs	r3, #64	; 0x40
 80040de:	e00a      	b.n	80040f6 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040e0:	2340      	movs	r3, #64	; 0x40
 80040e2:	e008      	b.n	80040f6 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040e4:	2340      	movs	r3, #64	; 0x40
 80040e6:	e006      	b.n	80040f6 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040e8:	2301      	movs	r3, #1
 80040ea:	e004      	b.n	80040f6 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040ec:	2301      	movs	r3, #1
 80040ee:	e002      	b.n	80040f6 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040f0:	2301      	movs	r3, #1
 80040f2:	e000      	b.n	80040f6 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040f4:	2301      	movs	r3, #1
 80040f6:	4a0f      	ldr	r2, [pc, #60]	; (8004134 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 80040f8:	6093      	str	r3, [r2, #8]
 80040fa:	e0de      	b.n	80042ba <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 80040fc:	40026000 	.word	0x40026000
 8004100:	40026010 	.word	0x40026010
 8004104:	40026410 	.word	0x40026410
 8004108:	40026070 	.word	0x40026070
 800410c:	40026470 	.word	0x40026470
 8004110:	40026028 	.word	0x40026028
 8004114:	40026428 	.word	0x40026428
 8004118:	40026088 	.word	0x40026088
 800411c:	40026488 	.word	0x40026488
 8004120:	40026040 	.word	0x40026040
 8004124:	40026440 	.word	0x40026440
 8004128:	400260a0 	.word	0x400260a0
 800412c:	400264a0 	.word	0x400264a0
 8004130:	40026458 	.word	0x40026458
 8004134:	40026400 	.word	0x40026400
 8004138:	400260b8 	.word	0x400260b8
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	461a      	mov	r2, r3
 8004142:	4b78      	ldr	r3, [pc, #480]	; (8004324 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 8004144:	429a      	cmp	r2, r3
 8004146:	d95c      	bls.n	8004202 <HAL_DMAEx_MultiBufferStart_IT+0x1136>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a76      	ldr	r2, [pc, #472]	; (8004328 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d053      	beq.n	80041fa <HAL_DMAEx_MultiBufferStart_IT+0x112e>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a75      	ldr	r2, [pc, #468]	; (800432c <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d04c      	beq.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a73      	ldr	r2, [pc, #460]	; (8004330 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d045      	beq.n	80041f2 <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a72      	ldr	r2, [pc, #456]	; (8004334 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d03e      	beq.n	80041ee <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a70      	ldr	r2, [pc, #448]	; (8004338 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d037      	beq.n	80041ea <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a6f      	ldr	r2, [pc, #444]	; (800433c <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d030      	beq.n	80041e6 <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a6d      	ldr	r2, [pc, #436]	; (8004340 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d029      	beq.n	80041e2 <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a6c      	ldr	r2, [pc, #432]	; (8004344 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d022      	beq.n	80041de <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a6a      	ldr	r2, [pc, #424]	; (8004348 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d01a      	beq.n	80041d8 <HAL_DMAEx_MultiBufferStart_IT+0x110c>
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a69      	ldr	r2, [pc, #420]	; (800434c <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d012      	beq.n	80041d2 <HAL_DMAEx_MultiBufferStart_IT+0x1106>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a67      	ldr	r2, [pc, #412]	; (8004350 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d00a      	beq.n	80041cc <HAL_DMAEx_MultiBufferStart_IT+0x1100>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a66      	ldr	r2, [pc, #408]	; (8004354 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d102      	bne.n	80041c6 <HAL_DMAEx_MultiBufferStart_IT+0x10fa>
 80041c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041c4:	e01a      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041c6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80041ca:	e017      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041d0:	e014      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041d6:	e011      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041dc:	e00e      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041de:	2340      	movs	r3, #64	; 0x40
 80041e0:	e00c      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041e2:	2340      	movs	r3, #64	; 0x40
 80041e4:	e00a      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041e6:	2340      	movs	r3, #64	; 0x40
 80041e8:	e008      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041ea:	2340      	movs	r3, #64	; 0x40
 80041ec:	e006      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041ee:	2301      	movs	r3, #1
 80041f0:	e004      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041f2:	2301      	movs	r3, #1
 80041f4:	e002      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041f6:	2301      	movs	r3, #1
 80041f8:	e000      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041fa:	2301      	movs	r3, #1
 80041fc:	4a56      	ldr	r2, [pc, #344]	; (8004358 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 80041fe:	60d3      	str	r3, [r2, #12]
 8004200:	e05b      	b.n	80042ba <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a48      	ldr	r2, [pc, #288]	; (8004328 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d053      	beq.n	80042b4 <HAL_DMAEx_MultiBufferStart_IT+0x11e8>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a46      	ldr	r2, [pc, #280]	; (800432c <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d04c      	beq.n	80042b0 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a45      	ldr	r2, [pc, #276]	; (8004330 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d045      	beq.n	80042ac <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a43      	ldr	r2, [pc, #268]	; (8004334 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d03e      	beq.n	80042a8 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a42      	ldr	r2, [pc, #264]	; (8004338 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d037      	beq.n	80042a4 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a40      	ldr	r2, [pc, #256]	; (800433c <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d030      	beq.n	80042a0 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a3f      	ldr	r2, [pc, #252]	; (8004340 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d029      	beq.n	800429c <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a3d      	ldr	r2, [pc, #244]	; (8004344 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d022      	beq.n	8004298 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a3c      	ldr	r2, [pc, #240]	; (8004348 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d01a      	beq.n	8004292 <HAL_DMAEx_MultiBufferStart_IT+0x11c6>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a3a      	ldr	r2, [pc, #232]	; (800434c <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d012      	beq.n	800428c <HAL_DMAEx_MultiBufferStart_IT+0x11c0>
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a39      	ldr	r2, [pc, #228]	; (8004350 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d00a      	beq.n	8004286 <HAL_DMAEx_MultiBufferStart_IT+0x11ba>
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a37      	ldr	r2, [pc, #220]	; (8004354 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d102      	bne.n	8004280 <HAL_DMAEx_MultiBufferStart_IT+0x11b4>
 800427a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800427e:	e01a      	b.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004280:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004284:	e017      	b.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004286:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800428a:	e014      	b.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800428c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004290:	e011      	b.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004292:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004296:	e00e      	b.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004298:	2340      	movs	r3, #64	; 0x40
 800429a:	e00c      	b.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800429c:	2340      	movs	r3, #64	; 0x40
 800429e:	e00a      	b.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80042a0:	2340      	movs	r3, #64	; 0x40
 80042a2:	e008      	b.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80042a4:	2340      	movs	r3, #64	; 0x40
 80042a6:	e006      	b.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80042a8:	2301      	movs	r3, #1
 80042aa:	e004      	b.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80042ac:	2301      	movs	r3, #1
 80042ae:	e002      	b.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80042b0:	2301      	movs	r3, #1
 80042b2:	e000      	b.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80042b4:	2301      	movs	r3, #1
 80042b6:	4a28      	ldr	r2, [pc, #160]	; (8004358 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 80042b8:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f042 0216 	orr.w	r2, r2, #22
 80042c8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	695a      	ldr	r2, [r3, #20]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80042d8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d103      	bne.n	80042ea <HAL_DMAEx_MultiBufferStart_IT+0x121e>
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d007      	beq.n	80042fa <HAL_DMAEx_MultiBufferStart_IT+0x122e>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f042 0208 	orr.w	r2, r2, #8
 80042f8:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f042 0201 	orr.w	r2, r2, #1
 8004308:	601a      	str	r2, [r3, #0]
 800430a:	e005      	b.n	8004318 <HAL_DMAEx_MultiBufferStart_IT+0x124c>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2200      	movs	r2, #0
 8004310:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004314:	2302      	movs	r3, #2
 8004316:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 8004318:	7dfb      	ldrb	r3, [r7, #23]
}
 800431a:	4618      	mov	r0, r3
 800431c:	3718      	adds	r7, #24
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	40026058 	.word	0x40026058
 8004328:	40026010 	.word	0x40026010
 800432c:	40026410 	.word	0x40026410
 8004330:	40026070 	.word	0x40026070
 8004334:	40026470 	.word	0x40026470
 8004338:	40026028 	.word	0x40026028
 800433c:	40026428 	.word	0x40026428
 8004340:	40026088 	.word	0x40026088
 8004344:	40026488 	.word	0x40026488
 8004348:	40026040 	.word	0x40026040
 800434c:	40026440 	.word	0x40026440
 8004350:	400260a0 	.word	0x400260a0
 8004354:	400264a0 	.word	0x400264a0
 8004358:	40026000 	.word	0x40026000

0800435c <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	4613      	mov	r3, r2
 8004368:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 800436a:	79fb      	ldrb	r3, [r7, #7]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d104      	bne.n	800437a <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68ba      	ldr	r2, [r7, #8]
 8004376:	60da      	str	r2, [r3, #12]
 8004378:	e003      	b.n	8004382 <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	68ba      	ldr	r2, [r7, #8]
 8004380:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004382:	2300      	movs	r3, #0
}
 8004384:	4618      	mov	r0, r3
 8004386:	3714      	adds	r7, #20
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr

08004390 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8004390:	b480      	push	{r7}
 8004392:	b085      	sub	sp, #20
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]
 800439c:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	683a      	ldr	r2, [r7, #0]
 80043a4:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	2b40      	cmp	r3, #64	; 0x40
 80043ac:	d108      	bne.n	80043c0 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68ba      	ldr	r2, [r7, #8]
 80043bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80043be:	e007      	b.n	80043d0 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	687a      	ldr	r2, [r7, #4]
 80043ce:	60da      	str	r2, [r3, #12]
}
 80043d0:	bf00      	nop
 80043d2:	3714      	adds	r7, #20
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr

080043dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043dc:	b480      	push	{r7}
 80043de:	b089      	sub	sp, #36	; 0x24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80043e6:	2300      	movs	r3, #0
 80043e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80043ea:	2300      	movs	r3, #0
 80043ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80043ee:	2300      	movs	r3, #0
 80043f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043f2:	2300      	movs	r3, #0
 80043f4:	61fb      	str	r3, [r7, #28]
 80043f6:	e16b      	b.n	80046d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80043f8:	2201      	movs	r2, #1
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004400:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	697a      	ldr	r2, [r7, #20]
 8004408:	4013      	ands	r3, r2
 800440a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800440c:	693a      	ldr	r2, [r7, #16]
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	429a      	cmp	r2, r3
 8004412:	f040 815a 	bne.w	80046ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	f003 0303 	and.w	r3, r3, #3
 800441e:	2b01      	cmp	r3, #1
 8004420:	d005      	beq.n	800442e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800442a:	2b02      	cmp	r3, #2
 800442c:	d130      	bne.n	8004490 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	005b      	lsls	r3, r3, #1
 8004438:	2203      	movs	r2, #3
 800443a:	fa02 f303 	lsl.w	r3, r2, r3
 800443e:	43db      	mvns	r3, r3
 8004440:	69ba      	ldr	r2, [r7, #24]
 8004442:	4013      	ands	r3, r2
 8004444:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	68da      	ldr	r2, [r3, #12]
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	005b      	lsls	r3, r3, #1
 800444e:	fa02 f303 	lsl.w	r3, r2, r3
 8004452:	69ba      	ldr	r2, [r7, #24]
 8004454:	4313      	orrs	r3, r2
 8004456:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	69ba      	ldr	r2, [r7, #24]
 800445c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004464:	2201      	movs	r2, #1
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	fa02 f303 	lsl.w	r3, r2, r3
 800446c:	43db      	mvns	r3, r3
 800446e:	69ba      	ldr	r2, [r7, #24]
 8004470:	4013      	ands	r3, r2
 8004472:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	091b      	lsrs	r3, r3, #4
 800447a:	f003 0201 	and.w	r2, r3, #1
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	fa02 f303 	lsl.w	r3, r2, r3
 8004484:	69ba      	ldr	r2, [r7, #24]
 8004486:	4313      	orrs	r3, r2
 8004488:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f003 0303 	and.w	r3, r3, #3
 8004498:	2b03      	cmp	r3, #3
 800449a:	d017      	beq.n	80044cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	005b      	lsls	r3, r3, #1
 80044a6:	2203      	movs	r2, #3
 80044a8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ac:	43db      	mvns	r3, r3
 80044ae:	69ba      	ldr	r2, [r7, #24]
 80044b0:	4013      	ands	r3, r2
 80044b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	689a      	ldr	r2, [r3, #8]
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	005b      	lsls	r3, r3, #1
 80044bc:	fa02 f303 	lsl.w	r3, r2, r3
 80044c0:	69ba      	ldr	r2, [r7, #24]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	69ba      	ldr	r2, [r7, #24]
 80044ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f003 0303 	and.w	r3, r3, #3
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d123      	bne.n	8004520 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	08da      	lsrs	r2, r3, #3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	3208      	adds	r2, #8
 80044e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	f003 0307 	and.w	r3, r3, #7
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	220f      	movs	r2, #15
 80044f0:	fa02 f303 	lsl.w	r3, r2, r3
 80044f4:	43db      	mvns	r3, r3
 80044f6:	69ba      	ldr	r2, [r7, #24]
 80044f8:	4013      	ands	r3, r2
 80044fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	691a      	ldr	r2, [r3, #16]
 8004500:	69fb      	ldr	r3, [r7, #28]
 8004502:	f003 0307 	and.w	r3, r3, #7
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	fa02 f303 	lsl.w	r3, r2, r3
 800450c:	69ba      	ldr	r2, [r7, #24]
 800450e:	4313      	orrs	r3, r2
 8004510:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	08da      	lsrs	r2, r3, #3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	3208      	adds	r2, #8
 800451a:	69b9      	ldr	r1, [r7, #24]
 800451c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	005b      	lsls	r3, r3, #1
 800452a:	2203      	movs	r2, #3
 800452c:	fa02 f303 	lsl.w	r3, r2, r3
 8004530:	43db      	mvns	r3, r3
 8004532:	69ba      	ldr	r2, [r7, #24]
 8004534:	4013      	ands	r3, r2
 8004536:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	f003 0203 	and.w	r2, r3, #3
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	005b      	lsls	r3, r3, #1
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	4313      	orrs	r3, r2
 800454c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	69ba      	ldr	r2, [r7, #24]
 8004552:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800455c:	2b00      	cmp	r3, #0
 800455e:	f000 80b4 	beq.w	80046ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004562:	2300      	movs	r3, #0
 8004564:	60fb      	str	r3, [r7, #12]
 8004566:	4b60      	ldr	r3, [pc, #384]	; (80046e8 <HAL_GPIO_Init+0x30c>)
 8004568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800456a:	4a5f      	ldr	r2, [pc, #380]	; (80046e8 <HAL_GPIO_Init+0x30c>)
 800456c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004570:	6453      	str	r3, [r2, #68]	; 0x44
 8004572:	4b5d      	ldr	r3, [pc, #372]	; (80046e8 <HAL_GPIO_Init+0x30c>)
 8004574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004576:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800457a:	60fb      	str	r3, [r7, #12]
 800457c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800457e:	4a5b      	ldr	r2, [pc, #364]	; (80046ec <HAL_GPIO_Init+0x310>)
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	089b      	lsrs	r3, r3, #2
 8004584:	3302      	adds	r3, #2
 8004586:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800458a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	f003 0303 	and.w	r3, r3, #3
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	220f      	movs	r2, #15
 8004596:	fa02 f303 	lsl.w	r3, r2, r3
 800459a:	43db      	mvns	r3, r3
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	4013      	ands	r3, r2
 80045a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a52      	ldr	r2, [pc, #328]	; (80046f0 <HAL_GPIO_Init+0x314>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d02b      	beq.n	8004602 <HAL_GPIO_Init+0x226>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4a51      	ldr	r2, [pc, #324]	; (80046f4 <HAL_GPIO_Init+0x318>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d025      	beq.n	80045fe <HAL_GPIO_Init+0x222>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	4a50      	ldr	r2, [pc, #320]	; (80046f8 <HAL_GPIO_Init+0x31c>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d01f      	beq.n	80045fa <HAL_GPIO_Init+0x21e>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a4f      	ldr	r2, [pc, #316]	; (80046fc <HAL_GPIO_Init+0x320>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d019      	beq.n	80045f6 <HAL_GPIO_Init+0x21a>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4a4e      	ldr	r2, [pc, #312]	; (8004700 <HAL_GPIO_Init+0x324>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d013      	beq.n	80045f2 <HAL_GPIO_Init+0x216>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a4d      	ldr	r2, [pc, #308]	; (8004704 <HAL_GPIO_Init+0x328>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d00d      	beq.n	80045ee <HAL_GPIO_Init+0x212>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a4c      	ldr	r2, [pc, #304]	; (8004708 <HAL_GPIO_Init+0x32c>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d007      	beq.n	80045ea <HAL_GPIO_Init+0x20e>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a4b      	ldr	r2, [pc, #300]	; (800470c <HAL_GPIO_Init+0x330>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d101      	bne.n	80045e6 <HAL_GPIO_Init+0x20a>
 80045e2:	2307      	movs	r3, #7
 80045e4:	e00e      	b.n	8004604 <HAL_GPIO_Init+0x228>
 80045e6:	2308      	movs	r3, #8
 80045e8:	e00c      	b.n	8004604 <HAL_GPIO_Init+0x228>
 80045ea:	2306      	movs	r3, #6
 80045ec:	e00a      	b.n	8004604 <HAL_GPIO_Init+0x228>
 80045ee:	2305      	movs	r3, #5
 80045f0:	e008      	b.n	8004604 <HAL_GPIO_Init+0x228>
 80045f2:	2304      	movs	r3, #4
 80045f4:	e006      	b.n	8004604 <HAL_GPIO_Init+0x228>
 80045f6:	2303      	movs	r3, #3
 80045f8:	e004      	b.n	8004604 <HAL_GPIO_Init+0x228>
 80045fa:	2302      	movs	r3, #2
 80045fc:	e002      	b.n	8004604 <HAL_GPIO_Init+0x228>
 80045fe:	2301      	movs	r3, #1
 8004600:	e000      	b.n	8004604 <HAL_GPIO_Init+0x228>
 8004602:	2300      	movs	r3, #0
 8004604:	69fa      	ldr	r2, [r7, #28]
 8004606:	f002 0203 	and.w	r2, r2, #3
 800460a:	0092      	lsls	r2, r2, #2
 800460c:	4093      	lsls	r3, r2
 800460e:	69ba      	ldr	r2, [r7, #24]
 8004610:	4313      	orrs	r3, r2
 8004612:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004614:	4935      	ldr	r1, [pc, #212]	; (80046ec <HAL_GPIO_Init+0x310>)
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	089b      	lsrs	r3, r3, #2
 800461a:	3302      	adds	r3, #2
 800461c:	69ba      	ldr	r2, [r7, #24]
 800461e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004622:	4b3b      	ldr	r3, [pc, #236]	; (8004710 <HAL_GPIO_Init+0x334>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	43db      	mvns	r3, r3
 800462c:	69ba      	ldr	r2, [r7, #24]
 800462e:	4013      	ands	r3, r2
 8004630:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d003      	beq.n	8004646 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800463e:	69ba      	ldr	r2, [r7, #24]
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	4313      	orrs	r3, r2
 8004644:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004646:	4a32      	ldr	r2, [pc, #200]	; (8004710 <HAL_GPIO_Init+0x334>)
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800464c:	4b30      	ldr	r3, [pc, #192]	; (8004710 <HAL_GPIO_Init+0x334>)
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	43db      	mvns	r3, r3
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	4013      	ands	r3, r2
 800465a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d003      	beq.n	8004670 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004668:	69ba      	ldr	r2, [r7, #24]
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	4313      	orrs	r3, r2
 800466e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004670:	4a27      	ldr	r2, [pc, #156]	; (8004710 <HAL_GPIO_Init+0x334>)
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004676:	4b26      	ldr	r3, [pc, #152]	; (8004710 <HAL_GPIO_Init+0x334>)
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	43db      	mvns	r3, r3
 8004680:	69ba      	ldr	r2, [r7, #24]
 8004682:	4013      	ands	r3, r2
 8004684:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d003      	beq.n	800469a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004692:	69ba      	ldr	r2, [r7, #24]
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	4313      	orrs	r3, r2
 8004698:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800469a:	4a1d      	ldr	r2, [pc, #116]	; (8004710 <HAL_GPIO_Init+0x334>)
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80046a0:	4b1b      	ldr	r3, [pc, #108]	; (8004710 <HAL_GPIO_Init+0x334>)
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	43db      	mvns	r3, r3
 80046aa:	69ba      	ldr	r2, [r7, #24]
 80046ac:	4013      	ands	r3, r2
 80046ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d003      	beq.n	80046c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046c4:	4a12      	ldr	r2, [pc, #72]	; (8004710 <HAL_GPIO_Init+0x334>)
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	3301      	adds	r3, #1
 80046ce:	61fb      	str	r3, [r7, #28]
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	2b0f      	cmp	r3, #15
 80046d4:	f67f ae90 	bls.w	80043f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046d8:	bf00      	nop
 80046da:	bf00      	nop
 80046dc:	3724      	adds	r7, #36	; 0x24
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr
 80046e6:	bf00      	nop
 80046e8:	40023800 	.word	0x40023800
 80046ec:	40013800 	.word	0x40013800
 80046f0:	40020000 	.word	0x40020000
 80046f4:	40020400 	.word	0x40020400
 80046f8:	40020800 	.word	0x40020800
 80046fc:	40020c00 	.word	0x40020c00
 8004700:	40021000 	.word	0x40021000
 8004704:	40021400 	.word	0x40021400
 8004708:	40021800 	.word	0x40021800
 800470c:	40021c00 	.word	0x40021c00
 8004710:	40013c00 	.word	0x40013c00

08004714 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	460b      	mov	r3, r1
 800471e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	691a      	ldr	r2, [r3, #16]
 8004724:	887b      	ldrh	r3, [r7, #2]
 8004726:	4013      	ands	r3, r2
 8004728:	2b00      	cmp	r3, #0
 800472a:	d002      	beq.n	8004732 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800472c:	2301      	movs	r3, #1
 800472e:	73fb      	strb	r3, [r7, #15]
 8004730:	e001      	b.n	8004736 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004732:	2300      	movs	r3, #0
 8004734:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004736:	7bfb      	ldrb	r3, [r7, #15]
}
 8004738:	4618      	mov	r0, r3
 800473a:	3714      	adds	r7, #20
 800473c:	46bd      	mov	sp, r7
 800473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004742:	4770      	bx	lr

08004744 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	460b      	mov	r3, r1
 800474e:	807b      	strh	r3, [r7, #2]
 8004750:	4613      	mov	r3, r2
 8004752:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004754:	787b      	ldrb	r3, [r7, #1]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d003      	beq.n	8004762 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800475a:	887a      	ldrh	r2, [r7, #2]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004760:	e003      	b.n	800476a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004762:	887b      	ldrh	r3, [r7, #2]
 8004764:	041a      	lsls	r2, r3, #16
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	619a      	str	r2, [r3, #24]
}
 800476a:	bf00      	nop
 800476c:	370c      	adds	r7, #12
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
	...

08004778 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d101      	bne.n	800478a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e12b      	b.n	80049e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	d106      	bne.n	80047a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f7fd f9d4 	bl	8001b4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2224      	movs	r2, #36	; 0x24
 80047a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f022 0201 	bic.w	r2, r2, #1
 80047ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80047dc:	f002 fd9c 	bl	8007318 <HAL_RCC_GetPCLK1Freq>
 80047e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	4a81      	ldr	r2, [pc, #516]	; (80049ec <HAL_I2C_Init+0x274>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d807      	bhi.n	80047fc <HAL_I2C_Init+0x84>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	4a80      	ldr	r2, [pc, #512]	; (80049f0 <HAL_I2C_Init+0x278>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	bf94      	ite	ls
 80047f4:	2301      	movls	r3, #1
 80047f6:	2300      	movhi	r3, #0
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	e006      	b.n	800480a <HAL_I2C_Init+0x92>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	4a7d      	ldr	r2, [pc, #500]	; (80049f4 <HAL_I2C_Init+0x27c>)
 8004800:	4293      	cmp	r3, r2
 8004802:	bf94      	ite	ls
 8004804:	2301      	movls	r3, #1
 8004806:	2300      	movhi	r3, #0
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d001      	beq.n	8004812 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e0e7      	b.n	80049e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	4a78      	ldr	r2, [pc, #480]	; (80049f8 <HAL_I2C_Init+0x280>)
 8004816:	fba2 2303 	umull	r2, r3, r2, r3
 800481a:	0c9b      	lsrs	r3, r3, #18
 800481c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	430a      	orrs	r2, r1
 8004830:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	6a1b      	ldr	r3, [r3, #32]
 8004838:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	4a6a      	ldr	r2, [pc, #424]	; (80049ec <HAL_I2C_Init+0x274>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d802      	bhi.n	800484c <HAL_I2C_Init+0xd4>
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	3301      	adds	r3, #1
 800484a:	e009      	b.n	8004860 <HAL_I2C_Init+0xe8>
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004852:	fb02 f303 	mul.w	r3, r2, r3
 8004856:	4a69      	ldr	r2, [pc, #420]	; (80049fc <HAL_I2C_Init+0x284>)
 8004858:	fba2 2303 	umull	r2, r3, r2, r3
 800485c:	099b      	lsrs	r3, r3, #6
 800485e:	3301      	adds	r3, #1
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	6812      	ldr	r2, [r2, #0]
 8004864:	430b      	orrs	r3, r1
 8004866:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	69db      	ldr	r3, [r3, #28]
 800486e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004872:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	495c      	ldr	r1, [pc, #368]	; (80049ec <HAL_I2C_Init+0x274>)
 800487c:	428b      	cmp	r3, r1
 800487e:	d819      	bhi.n	80048b4 <HAL_I2C_Init+0x13c>
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	1e59      	subs	r1, r3, #1
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	005b      	lsls	r3, r3, #1
 800488a:	fbb1 f3f3 	udiv	r3, r1, r3
 800488e:	1c59      	adds	r1, r3, #1
 8004890:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004894:	400b      	ands	r3, r1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00a      	beq.n	80048b0 <HAL_I2C_Init+0x138>
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	1e59      	subs	r1, r3, #1
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	005b      	lsls	r3, r3, #1
 80048a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80048a8:	3301      	adds	r3, #1
 80048aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048ae:	e051      	b.n	8004954 <HAL_I2C_Init+0x1dc>
 80048b0:	2304      	movs	r3, #4
 80048b2:	e04f      	b.n	8004954 <HAL_I2C_Init+0x1dc>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d111      	bne.n	80048e0 <HAL_I2C_Init+0x168>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	1e58      	subs	r0, r3, #1
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6859      	ldr	r1, [r3, #4]
 80048c4:	460b      	mov	r3, r1
 80048c6:	005b      	lsls	r3, r3, #1
 80048c8:	440b      	add	r3, r1
 80048ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80048ce:	3301      	adds	r3, #1
 80048d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	bf0c      	ite	eq
 80048d8:	2301      	moveq	r3, #1
 80048da:	2300      	movne	r3, #0
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	e012      	b.n	8004906 <HAL_I2C_Init+0x18e>
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	1e58      	subs	r0, r3, #1
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6859      	ldr	r1, [r3, #4]
 80048e8:	460b      	mov	r3, r1
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	440b      	add	r3, r1
 80048ee:	0099      	lsls	r1, r3, #2
 80048f0:	440b      	add	r3, r1
 80048f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80048f6:	3301      	adds	r3, #1
 80048f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	bf0c      	ite	eq
 8004900:	2301      	moveq	r3, #1
 8004902:	2300      	movne	r3, #0
 8004904:	b2db      	uxtb	r3, r3
 8004906:	2b00      	cmp	r3, #0
 8004908:	d001      	beq.n	800490e <HAL_I2C_Init+0x196>
 800490a:	2301      	movs	r3, #1
 800490c:	e022      	b.n	8004954 <HAL_I2C_Init+0x1dc>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10e      	bne.n	8004934 <HAL_I2C_Init+0x1bc>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	1e58      	subs	r0, r3, #1
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6859      	ldr	r1, [r3, #4]
 800491e:	460b      	mov	r3, r1
 8004920:	005b      	lsls	r3, r3, #1
 8004922:	440b      	add	r3, r1
 8004924:	fbb0 f3f3 	udiv	r3, r0, r3
 8004928:	3301      	adds	r3, #1
 800492a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800492e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004932:	e00f      	b.n	8004954 <HAL_I2C_Init+0x1dc>
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	1e58      	subs	r0, r3, #1
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6859      	ldr	r1, [r3, #4]
 800493c:	460b      	mov	r3, r1
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	440b      	add	r3, r1
 8004942:	0099      	lsls	r1, r3, #2
 8004944:	440b      	add	r3, r1
 8004946:	fbb0 f3f3 	udiv	r3, r0, r3
 800494a:	3301      	adds	r3, #1
 800494c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004950:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004954:	6879      	ldr	r1, [r7, #4]
 8004956:	6809      	ldr	r1, [r1, #0]
 8004958:	4313      	orrs	r3, r2
 800495a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	69da      	ldr	r2, [r3, #28]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a1b      	ldr	r3, [r3, #32]
 800496e:	431a      	orrs	r2, r3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	430a      	orrs	r2, r1
 8004976:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004982:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	6911      	ldr	r1, [r2, #16]
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	68d2      	ldr	r2, [r2, #12]
 800498e:	4311      	orrs	r1, r2
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	6812      	ldr	r2, [r2, #0]
 8004994:	430b      	orrs	r3, r1
 8004996:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	695a      	ldr	r2, [r3, #20]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	699b      	ldr	r3, [r3, #24]
 80049aa:	431a      	orrs	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	430a      	orrs	r2, r1
 80049b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f042 0201 	orr.w	r2, r2, #1
 80049c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2220      	movs	r2, #32
 80049ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3710      	adds	r7, #16
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	000186a0 	.word	0x000186a0
 80049f0:	001e847f 	.word	0x001e847f
 80049f4:	003d08ff 	.word	0x003d08ff
 80049f8:	431bde83 	.word	0x431bde83
 80049fc:	10624dd3 	.word	0x10624dd3

08004a00 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b088      	sub	sp, #32
 8004a04:	af02      	add	r7, sp, #8
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	607a      	str	r2, [r7, #4]
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	817b      	strh	r3, [r7, #10]
 8004a10:	4613      	mov	r3, r2
 8004a12:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a14:	f7fd fb56 	bl	80020c4 <HAL_GetTick>
 8004a18:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b20      	cmp	r3, #32
 8004a24:	f040 80e0 	bne.w	8004be8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	9300      	str	r3, [sp, #0]
 8004a2c:	2319      	movs	r3, #25
 8004a2e:	2201      	movs	r2, #1
 8004a30:	4970      	ldr	r1, [pc, #448]	; (8004bf4 <HAL_I2C_Master_Transmit+0x1f4>)
 8004a32:	68f8      	ldr	r0, [r7, #12]
 8004a34:	f001 fde8 	bl	8006608 <I2C_WaitOnFlagUntilTimeout>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d001      	beq.n	8004a42 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004a3e:	2302      	movs	r3, #2
 8004a40:	e0d3      	b.n	8004bea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d101      	bne.n	8004a50 <HAL_I2C_Master_Transmit+0x50>
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	e0cc      	b.n	8004bea <HAL_I2C_Master_Transmit+0x1ea>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d007      	beq.n	8004a76 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f042 0201 	orr.w	r2, r2, #1
 8004a74:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a84:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2221      	movs	r2, #33	; 0x21
 8004a8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2210      	movs	r2, #16
 8004a92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	893a      	ldrh	r2, [r7, #8]
 8004aa6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aac:	b29a      	uxth	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	4a50      	ldr	r2, [pc, #320]	; (8004bf8 <HAL_I2C_Master_Transmit+0x1f8>)
 8004ab6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004ab8:	8979      	ldrh	r1, [r7, #10]
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	6a3a      	ldr	r2, [r7, #32]
 8004abe:	68f8      	ldr	r0, [r7, #12]
 8004ac0:	f001 fc78 	bl	80063b4 <I2C_MasterRequestWrite>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d001      	beq.n	8004ace <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e08d      	b.n	8004bea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ace:	2300      	movs	r3, #0
 8004ad0:	613b      	str	r3, [r7, #16]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	613b      	str	r3, [r7, #16]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	613b      	str	r3, [r7, #16]
 8004ae2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004ae4:	e066      	b.n	8004bb4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ae6:	697a      	ldr	r2, [r7, #20]
 8004ae8:	6a39      	ldr	r1, [r7, #32]
 8004aea:	68f8      	ldr	r0, [r7, #12]
 8004aec:	f001 fe62 	bl	80067b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d00d      	beq.n	8004b12 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afa:	2b04      	cmp	r3, #4
 8004afc:	d107      	bne.n	8004b0e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b0c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e06b      	b.n	8004bea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b16:	781a      	ldrb	r2, [r3, #0]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b22:	1c5a      	adds	r2, r3, #1
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	b29a      	uxth	r2, r3
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b3a:	3b01      	subs	r3, #1
 8004b3c:	b29a      	uxth	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	695b      	ldr	r3, [r3, #20]
 8004b48:	f003 0304 	and.w	r3, r3, #4
 8004b4c:	2b04      	cmp	r3, #4
 8004b4e:	d11b      	bne.n	8004b88 <HAL_I2C_Master_Transmit+0x188>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d017      	beq.n	8004b88 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b5c:	781a      	ldrb	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b68:	1c5a      	adds	r2, r3, #1
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	3b01      	subs	r3, #1
 8004b76:	b29a      	uxth	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b80:	3b01      	subs	r3, #1
 8004b82:	b29a      	uxth	r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	6a39      	ldr	r1, [r7, #32]
 8004b8c:	68f8      	ldr	r0, [r7, #12]
 8004b8e:	f001 fe52 	bl	8006836 <I2C_WaitOnBTFFlagUntilTimeout>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d00d      	beq.n	8004bb4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9c:	2b04      	cmp	r3, #4
 8004b9e:	d107      	bne.n	8004bb0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e01a      	b.n	8004bea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d194      	bne.n	8004ae6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2220      	movs	r2, #32
 8004bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004be4:	2300      	movs	r3, #0
 8004be6:	e000      	b.n	8004bea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004be8:	2302      	movs	r3, #2
  }
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3718      	adds	r7, #24
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	00100002 	.word	0x00100002
 8004bf8:	ffff0000 	.word	0xffff0000

08004bfc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b088      	sub	sp, #32
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004c04:	2300      	movs	r3, #0
 8004c06:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c14:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c1c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c24:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004c26:	7bfb      	ldrb	r3, [r7, #15]
 8004c28:	2b10      	cmp	r3, #16
 8004c2a:	d003      	beq.n	8004c34 <HAL_I2C_EV_IRQHandler+0x38>
 8004c2c:	7bfb      	ldrb	r3, [r7, #15]
 8004c2e:	2b40      	cmp	r3, #64	; 0x40
 8004c30:	f040 80c1 	bne.w	8004db6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	695b      	ldr	r3, [r3, #20]
 8004c42:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d10d      	bne.n	8004c6a <HAL_I2C_EV_IRQHandler+0x6e>
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004c54:	d003      	beq.n	8004c5e <HAL_I2C_EV_IRQHandler+0x62>
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004c5c:	d101      	bne.n	8004c62 <HAL_I2C_EV_IRQHandler+0x66>
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e000      	b.n	8004c64 <HAL_I2C_EV_IRQHandler+0x68>
 8004c62:	2300      	movs	r3, #0
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	f000 8132 	beq.w	8004ece <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	f003 0301 	and.w	r3, r3, #1
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d00c      	beq.n	8004c8e <HAL_I2C_EV_IRQHandler+0x92>
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	0a5b      	lsrs	r3, r3, #9
 8004c78:	f003 0301 	and.w	r3, r3, #1
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d006      	beq.n	8004c8e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f001 fe7a 	bl	800697a <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f000 fd79 	bl	800577e <I2C_Master_SB>
 8004c8c:	e092      	b.n	8004db4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	08db      	lsrs	r3, r3, #3
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d009      	beq.n	8004cae <HAL_I2C_EV_IRQHandler+0xb2>
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	0a5b      	lsrs	r3, r3, #9
 8004c9e:	f003 0301 	and.w	r3, r3, #1
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d003      	beq.n	8004cae <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 fdef 	bl	800588a <I2C_Master_ADD10>
 8004cac:	e082      	b.n	8004db4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	085b      	lsrs	r3, r3, #1
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d009      	beq.n	8004cce <HAL_I2C_EV_IRQHandler+0xd2>
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	0a5b      	lsrs	r3, r3, #9
 8004cbe:	f003 0301 	and.w	r3, r3, #1
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d003      	beq.n	8004cce <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f000 fe09 	bl	80058de <I2C_Master_ADDR>
 8004ccc:	e072      	b.n	8004db4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	089b      	lsrs	r3, r3, #2
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d03b      	beq.n	8004d52 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ce4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ce8:	f000 80f3 	beq.w	8004ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	09db      	lsrs	r3, r3, #7
 8004cf0:	f003 0301 	and.w	r3, r3, #1
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d00f      	beq.n	8004d18 <HAL_I2C_EV_IRQHandler+0x11c>
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	0a9b      	lsrs	r3, r3, #10
 8004cfc:	f003 0301 	and.w	r3, r3, #1
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d009      	beq.n	8004d18 <HAL_I2C_EV_IRQHandler+0x11c>
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	089b      	lsrs	r3, r3, #2
 8004d08:	f003 0301 	and.w	r3, r3, #1
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d103      	bne.n	8004d18 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f000 f9f3 	bl	80050fc <I2C_MasterTransmit_TXE>
 8004d16:	e04d      	b.n	8004db4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	089b      	lsrs	r3, r3, #2
 8004d1c:	f003 0301 	and.w	r3, r3, #1
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	f000 80d6 	beq.w	8004ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	0a5b      	lsrs	r3, r3, #9
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	f000 80cf 	beq.w	8004ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004d34:	7bbb      	ldrb	r3, [r7, #14]
 8004d36:	2b21      	cmp	r3, #33	; 0x21
 8004d38:	d103      	bne.n	8004d42 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 fa7a 	bl	8005234 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d40:	e0c7      	b.n	8004ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004d42:	7bfb      	ldrb	r3, [r7, #15]
 8004d44:	2b40      	cmp	r3, #64	; 0x40
 8004d46:	f040 80c4 	bne.w	8004ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f000 fae8 	bl	8005320 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d50:	e0bf      	b.n	8004ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d60:	f000 80b7 	beq.w	8004ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	099b      	lsrs	r3, r3, #6
 8004d68:	f003 0301 	and.w	r3, r3, #1
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d00f      	beq.n	8004d90 <HAL_I2C_EV_IRQHandler+0x194>
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	0a9b      	lsrs	r3, r3, #10
 8004d74:	f003 0301 	and.w	r3, r3, #1
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d009      	beq.n	8004d90 <HAL_I2C_EV_IRQHandler+0x194>
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	089b      	lsrs	r3, r3, #2
 8004d80:	f003 0301 	and.w	r3, r3, #1
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d103      	bne.n	8004d90 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f000 fb5d 	bl	8005448 <I2C_MasterReceive_RXNE>
 8004d8e:	e011      	b.n	8004db4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	089b      	lsrs	r3, r3, #2
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	f000 809a 	beq.w	8004ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	0a5b      	lsrs	r3, r3, #9
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	f000 8093 	beq.w	8004ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f000 fbfc 	bl	80055aa <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004db2:	e08e      	b.n	8004ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004db4:	e08d      	b.n	8004ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d004      	beq.n	8004dc8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	695b      	ldr	r3, [r3, #20]
 8004dc4:	61fb      	str	r3, [r7, #28]
 8004dc6:	e007      	b.n	8004dd8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	695b      	ldr	r3, [r3, #20]
 8004dd6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	085b      	lsrs	r3, r3, #1
 8004ddc:	f003 0301 	and.w	r3, r3, #1
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d012      	beq.n	8004e0a <HAL_I2C_EV_IRQHandler+0x20e>
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	0a5b      	lsrs	r3, r3, #9
 8004de8:	f003 0301 	and.w	r3, r3, #1
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d00c      	beq.n	8004e0a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d003      	beq.n	8004e00 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	699b      	ldr	r3, [r3, #24]
 8004dfe:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004e00:	69b9      	ldr	r1, [r7, #24]
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 ffba 	bl	8005d7c <I2C_Slave_ADDR>
 8004e08:	e066      	b.n	8004ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	091b      	lsrs	r3, r3, #4
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d009      	beq.n	8004e2a <HAL_I2C_EV_IRQHandler+0x22e>
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	0a5b      	lsrs	r3, r3, #9
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d003      	beq.n	8004e2a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 fff4 	bl	8005e10 <I2C_Slave_STOPF>
 8004e28:	e056      	b.n	8004ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004e2a:	7bbb      	ldrb	r3, [r7, #14]
 8004e2c:	2b21      	cmp	r3, #33	; 0x21
 8004e2e:	d002      	beq.n	8004e36 <HAL_I2C_EV_IRQHandler+0x23a>
 8004e30:	7bbb      	ldrb	r3, [r7, #14]
 8004e32:	2b29      	cmp	r3, #41	; 0x29
 8004e34:	d125      	bne.n	8004e82 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	09db      	lsrs	r3, r3, #7
 8004e3a:	f003 0301 	and.w	r3, r3, #1
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00f      	beq.n	8004e62 <HAL_I2C_EV_IRQHandler+0x266>
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	0a9b      	lsrs	r3, r3, #10
 8004e46:	f003 0301 	and.w	r3, r3, #1
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d009      	beq.n	8004e62 <HAL_I2C_EV_IRQHandler+0x266>
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	089b      	lsrs	r3, r3, #2
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d103      	bne.n	8004e62 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f000 fed0 	bl	8005c00 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e60:	e039      	b.n	8004ed6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	089b      	lsrs	r3, r3, #2
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d033      	beq.n	8004ed6 <HAL_I2C_EV_IRQHandler+0x2da>
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	0a5b      	lsrs	r3, r3, #9
 8004e72:	f003 0301 	and.w	r3, r3, #1
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d02d      	beq.n	8004ed6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 fefd 	bl	8005c7a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e80:	e029      	b.n	8004ed6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e82:	69fb      	ldr	r3, [r7, #28]
 8004e84:	099b      	lsrs	r3, r3, #6
 8004e86:	f003 0301 	and.w	r3, r3, #1
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00f      	beq.n	8004eae <HAL_I2C_EV_IRQHandler+0x2b2>
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	0a9b      	lsrs	r3, r3, #10
 8004e92:	f003 0301 	and.w	r3, r3, #1
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d009      	beq.n	8004eae <HAL_I2C_EV_IRQHandler+0x2b2>
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	089b      	lsrs	r3, r3, #2
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d103      	bne.n	8004eae <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 ff08 	bl	8005cbc <I2C_SlaveReceive_RXNE>
 8004eac:	e014      	b.n	8004ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	089b      	lsrs	r3, r3, #2
 8004eb2:	f003 0301 	and.w	r3, r3, #1
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00e      	beq.n	8004ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	0a5b      	lsrs	r3, r3, #9
 8004ebe:	f003 0301 	and.w	r3, r3, #1
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d008      	beq.n	8004ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 ff36 	bl	8005d38 <I2C_SlaveReceive_BTF>
 8004ecc:	e004      	b.n	8004ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004ece:	bf00      	nop
 8004ed0:	e002      	b.n	8004ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ed2:	bf00      	nop
 8004ed4:	e000      	b.n	8004ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004ed6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004ed8:	3720      	adds	r7, #32
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}

08004ede <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004ede:	b580      	push	{r7, lr}
 8004ee0:	b08a      	sub	sp, #40	; 0x28
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	695b      	ldr	r3, [r3, #20]
 8004eec:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f00:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004f02:	6a3b      	ldr	r3, [r7, #32]
 8004f04:	0a1b      	lsrs	r3, r3, #8
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d00e      	beq.n	8004f2c <HAL_I2C_ER_IRQHandler+0x4e>
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	0a1b      	lsrs	r3, r3, #8
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d008      	beq.n	8004f2c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f1c:	f043 0301 	orr.w	r3, r3, #1
 8004f20:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004f2a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004f2c:	6a3b      	ldr	r3, [r7, #32]
 8004f2e:	0a5b      	lsrs	r3, r3, #9
 8004f30:	f003 0301 	and.w	r3, r3, #1
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d00e      	beq.n	8004f56 <HAL_I2C_ER_IRQHandler+0x78>
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	0a1b      	lsrs	r3, r3, #8
 8004f3c:	f003 0301 	and.w	r3, r3, #1
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d008      	beq.n	8004f56 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f46:	f043 0302 	orr.w	r3, r3, #2
 8004f4a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004f54:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004f56:	6a3b      	ldr	r3, [r7, #32]
 8004f58:	0a9b      	lsrs	r3, r3, #10
 8004f5a:	f003 0301 	and.w	r3, r3, #1
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d03f      	beq.n	8004fe2 <HAL_I2C_ER_IRQHandler+0x104>
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	0a1b      	lsrs	r3, r3, #8
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d039      	beq.n	8004fe2 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004f6e:	7efb      	ldrb	r3, [r7, #27]
 8004f70:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f80:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f86:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004f88:	7ebb      	ldrb	r3, [r7, #26]
 8004f8a:	2b20      	cmp	r3, #32
 8004f8c:	d112      	bne.n	8004fb4 <HAL_I2C_ER_IRQHandler+0xd6>
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d10f      	bne.n	8004fb4 <HAL_I2C_ER_IRQHandler+0xd6>
 8004f94:	7cfb      	ldrb	r3, [r7, #19]
 8004f96:	2b21      	cmp	r3, #33	; 0x21
 8004f98:	d008      	beq.n	8004fac <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004f9a:	7cfb      	ldrb	r3, [r7, #19]
 8004f9c:	2b29      	cmp	r3, #41	; 0x29
 8004f9e:	d005      	beq.n	8004fac <HAL_I2C_ER_IRQHandler+0xce>
 8004fa0:	7cfb      	ldrb	r3, [r7, #19]
 8004fa2:	2b28      	cmp	r3, #40	; 0x28
 8004fa4:	d106      	bne.n	8004fb4 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2b21      	cmp	r3, #33	; 0x21
 8004faa:	d103      	bne.n	8004fb4 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f001 f85f 	bl	8006070 <I2C_Slave_AF>
 8004fb2:	e016      	b.n	8004fe2 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004fbc:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc0:	f043 0304 	orr.w	r3, r3, #4
 8004fc4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004fc6:	7efb      	ldrb	r3, [r7, #27]
 8004fc8:	2b10      	cmp	r3, #16
 8004fca:	d002      	beq.n	8004fd2 <HAL_I2C_ER_IRQHandler+0xf4>
 8004fcc:	7efb      	ldrb	r3, [r7, #27]
 8004fce:	2b40      	cmp	r3, #64	; 0x40
 8004fd0:	d107      	bne.n	8004fe2 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fe0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004fe2:	6a3b      	ldr	r3, [r7, #32]
 8004fe4:	0adb      	lsrs	r3, r3, #11
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00e      	beq.n	800500c <HAL_I2C_ER_IRQHandler+0x12e>
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	0a1b      	lsrs	r3, r3, #8
 8004ff2:	f003 0301 	and.w	r3, r3, #1
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d008      	beq.n	800500c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ffc:	f043 0308 	orr.w	r3, r3, #8
 8005000:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800500a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800500c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800500e:	2b00      	cmp	r3, #0
 8005010:	d008      	beq.n	8005024 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005018:	431a      	orrs	r2, r3
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f001 f896 	bl	8006150 <I2C_ITError>
  }
}
 8005024:	bf00      	nop
 8005026:	3728      	adds	r7, #40	; 0x28
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}

0800502c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr

08005040 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800505c:	bf00      	nop
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	460b      	mov	r3, r1
 8005086:	70fb      	strb	r3, [r7, #3]
 8005088:	4613      	mov	r3, r2
 800508a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800508c:	bf00      	nop
 800508e:	370c      	adds	r7, #12
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80050a0:	bf00      	nop
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80050b4:	bf00      	nop
 80050b6:	370c      	adds	r7, #12
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr

080050c0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80050c8:	bf00      	nop
 80050ca:	370c      	adds	r7, #12
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80050dc:	bf00      	nop
 80050de:	370c      	adds	r7, #12
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b083      	sub	sp, #12
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80050f0:	bf00      	nop
 80050f2:	370c      	adds	r7, #12
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800510a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005112:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005118:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800511e:	2b00      	cmp	r3, #0
 8005120:	d150      	bne.n	80051c4 <I2C_MasterTransmit_TXE+0xc8>
 8005122:	7bfb      	ldrb	r3, [r7, #15]
 8005124:	2b21      	cmp	r3, #33	; 0x21
 8005126:	d14d      	bne.n	80051c4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	2b08      	cmp	r3, #8
 800512c:	d01d      	beq.n	800516a <I2C_MasterTransmit_TXE+0x6e>
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	2b20      	cmp	r3, #32
 8005132:	d01a      	beq.n	800516a <I2C_MasterTransmit_TXE+0x6e>
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800513a:	d016      	beq.n	800516a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	685a      	ldr	r2, [r3, #4]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800514a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2211      	movs	r2, #17
 8005150:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2220      	movs	r2, #32
 800515e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f7ff ff62 	bl	800502c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005168:	e060      	b.n	800522c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	685a      	ldr	r2, [r3, #4]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005178:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005188:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2220      	movs	r2, #32
 8005194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	2b40      	cmp	r3, #64	; 0x40
 80051a2:	d107      	bne.n	80051b4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f7ff ff7d 	bl	80050ac <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80051b2:	e03b      	b.n	800522c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2200      	movs	r2, #0
 80051b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f7ff ff35 	bl	800502c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80051c2:	e033      	b.n	800522c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80051c4:	7bfb      	ldrb	r3, [r7, #15]
 80051c6:	2b21      	cmp	r3, #33	; 0x21
 80051c8:	d005      	beq.n	80051d6 <I2C_MasterTransmit_TXE+0xda>
 80051ca:	7bbb      	ldrb	r3, [r7, #14]
 80051cc:	2b40      	cmp	r3, #64	; 0x40
 80051ce:	d12d      	bne.n	800522c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80051d0:	7bfb      	ldrb	r3, [r7, #15]
 80051d2:	2b22      	cmp	r3, #34	; 0x22
 80051d4:	d12a      	bne.n	800522c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051da:	b29b      	uxth	r3, r3
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d108      	bne.n	80051f2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	685a      	ldr	r2, [r3, #4]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051ee:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80051f0:	e01c      	b.n	800522c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b40      	cmp	r3, #64	; 0x40
 80051fc:	d103      	bne.n	8005206 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 f88e 	bl	8005320 <I2C_MemoryTransmit_TXE_BTF>
}
 8005204:	e012      	b.n	800522c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520a:	781a      	ldrb	r2, [r3, #0]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005216:	1c5a      	adds	r2, r3, #1
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005220:	b29b      	uxth	r3, r3
 8005222:	3b01      	subs	r3, #1
 8005224:	b29a      	uxth	r2, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800522a:	e7ff      	b.n	800522c <I2C_MasterTransmit_TXE+0x130>
 800522c:	bf00      	nop
 800522e:	3710      	adds	r7, #16
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005240:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005248:	b2db      	uxtb	r3, r3
 800524a:	2b21      	cmp	r3, #33	; 0x21
 800524c:	d164      	bne.n	8005318 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005252:	b29b      	uxth	r3, r3
 8005254:	2b00      	cmp	r3, #0
 8005256:	d012      	beq.n	800527e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800525c:	781a      	ldrb	r2, [r3, #0]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005268:	1c5a      	adds	r2, r3, #1
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005272:	b29b      	uxth	r3, r3
 8005274:	3b01      	subs	r3, #1
 8005276:	b29a      	uxth	r2, r3
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800527c:	e04c      	b.n	8005318 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2b08      	cmp	r3, #8
 8005282:	d01d      	beq.n	80052c0 <I2C_MasterTransmit_BTF+0x8c>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2b20      	cmp	r3, #32
 8005288:	d01a      	beq.n	80052c0 <I2C_MasterTransmit_BTF+0x8c>
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005290:	d016      	beq.n	80052c0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	685a      	ldr	r2, [r3, #4]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80052a0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2211      	movs	r2, #17
 80052a6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2220      	movs	r2, #32
 80052b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f7ff feb7 	bl	800502c <HAL_I2C_MasterTxCpltCallback>
}
 80052be:	e02b      	b.n	8005318 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	685a      	ldr	r2, [r3, #4]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80052ce:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052de:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2220      	movs	r2, #32
 80052ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	2b40      	cmp	r3, #64	; 0x40
 80052f8:	d107      	bne.n	800530a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f7ff fed2 	bl	80050ac <HAL_I2C_MemTxCpltCallback>
}
 8005308:	e006      	b.n	8005318 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f7ff fe8a 	bl	800502c <HAL_I2C_MasterTxCpltCallback>
}
 8005318:	bf00      	nop
 800531a:	3710      	adds	r7, #16
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800532e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005334:	2b00      	cmp	r3, #0
 8005336:	d11d      	bne.n	8005374 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800533c:	2b01      	cmp	r3, #1
 800533e:	d10b      	bne.n	8005358 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005344:	b2da      	uxtb	r2, r3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005350:	1c9a      	adds	r2, r3, #2
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005356:	e073      	b.n	8005440 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800535c:	b29b      	uxth	r3, r3
 800535e:	121b      	asrs	r3, r3, #8
 8005360:	b2da      	uxtb	r2, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800536c:	1c5a      	adds	r2, r3, #1
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005372:	e065      	b.n	8005440 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005378:	2b01      	cmp	r3, #1
 800537a:	d10b      	bne.n	8005394 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005380:	b2da      	uxtb	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800538c:	1c5a      	adds	r2, r3, #1
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005392:	e055      	b.n	8005440 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005398:	2b02      	cmp	r3, #2
 800539a:	d151      	bne.n	8005440 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800539c:	7bfb      	ldrb	r3, [r7, #15]
 800539e:	2b22      	cmp	r3, #34	; 0x22
 80053a0:	d10d      	bne.n	80053be <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053b0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053b6:	1c5a      	adds	r2, r3, #1
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	651a      	str	r2, [r3, #80]	; 0x50
}
 80053bc:	e040      	b.n	8005440 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d015      	beq.n	80053f4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80053c8:	7bfb      	ldrb	r3, [r7, #15]
 80053ca:	2b21      	cmp	r3, #33	; 0x21
 80053cc:	d112      	bne.n	80053f4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d2:	781a      	ldrb	r2, [r3, #0]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053de:	1c5a      	adds	r2, r3, #1
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	3b01      	subs	r3, #1
 80053ec:	b29a      	uxth	r2, r3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80053f2:	e025      	b.n	8005440 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d120      	bne.n	8005440 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80053fe:	7bfb      	ldrb	r3, [r7, #15]
 8005400:	2b21      	cmp	r3, #33	; 0x21
 8005402:	d11d      	bne.n	8005440 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	685a      	ldr	r2, [r3, #4]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005412:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005422:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2220      	movs	r2, #32
 800542e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f7ff fe36 	bl	80050ac <HAL_I2C_MemTxCpltCallback>
}
 8005440:	bf00      	nop
 8005442:	3710      	adds	r7, #16
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}

08005448 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005456:	b2db      	uxtb	r3, r3
 8005458:	2b22      	cmp	r3, #34	; 0x22
 800545a:	f040 80a2 	bne.w	80055a2 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005462:	b29b      	uxth	r3, r3
 8005464:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2b03      	cmp	r3, #3
 800546a:	d921      	bls.n	80054b0 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	691a      	ldr	r2, [r3, #16]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005476:	b2d2      	uxtb	r2, r2
 8005478:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547e:	1c5a      	adds	r2, r3, #1
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005488:	b29b      	uxth	r3, r3
 800548a:	3b01      	subs	r3, #1
 800548c:	b29a      	uxth	r2, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005496:	b29b      	uxth	r3, r3
 8005498:	2b03      	cmp	r3, #3
 800549a:	f040 8082 	bne.w	80055a2 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	685a      	ldr	r2, [r3, #4]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054ac:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80054ae:	e078      	b.n	80055a2 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054b4:	2b02      	cmp	r3, #2
 80054b6:	d074      	beq.n	80055a2 <I2C_MasterReceive_RXNE+0x15a>
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d002      	beq.n	80054c4 <I2C_MasterReceive_RXNE+0x7c>
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d16e      	bne.n	80055a2 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f001 f9f7 	bl	80068b8 <I2C_WaitOnSTOPRequestThroughIT>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d142      	bne.n	8005556 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054de:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80054ee:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	691a      	ldr	r2, [r3, #16]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fa:	b2d2      	uxtb	r2, r2
 80054fc:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005502:	1c5a      	adds	r2, r3, #1
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800550c:	b29b      	uxth	r3, r3
 800550e:	3b01      	subs	r3, #1
 8005510:	b29a      	uxth	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2220      	movs	r2, #32
 800551a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b40      	cmp	r3, #64	; 0x40
 8005528:	d10a      	bne.n	8005540 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f7ff fdc1 	bl	80050c0 <HAL_I2C_MemRxCpltCallback>
}
 800553e:	e030      	b.n	80055a2 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2212      	movs	r2, #18
 800554c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f7ff fd76 	bl	8005040 <HAL_I2C_MasterRxCpltCallback>
}
 8005554:	e025      	b.n	80055a2 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	685a      	ldr	r2, [r3, #4]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005564:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	691a      	ldr	r2, [r3, #16]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005570:	b2d2      	uxtb	r2, r2
 8005572:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005578:	1c5a      	adds	r2, r3, #1
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005582:	b29b      	uxth	r3, r3
 8005584:	3b01      	subs	r3, #1
 8005586:	b29a      	uxth	r2, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2220      	movs	r2, #32
 8005590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f7ff fd99 	bl	80050d4 <HAL_I2C_ErrorCallback>
}
 80055a2:	bf00      	nop
 80055a4:	3710      	adds	r7, #16
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}

080055aa <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b084      	sub	sp, #16
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b6:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055bc:	b29b      	uxth	r3, r3
 80055be:	2b04      	cmp	r3, #4
 80055c0:	d11b      	bne.n	80055fa <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	685a      	ldr	r2, [r3, #4]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055d0:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	691a      	ldr	r2, [r3, #16]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055dc:	b2d2      	uxtb	r2, r2
 80055de:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e4:	1c5a      	adds	r2, r3, #1
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	3b01      	subs	r3, #1
 80055f2:	b29a      	uxth	r2, r3
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80055f8:	e0bd      	b.n	8005776 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055fe:	b29b      	uxth	r3, r3
 8005600:	2b03      	cmp	r3, #3
 8005602:	d129      	bne.n	8005658 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	685a      	ldr	r2, [r3, #4]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005612:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2b04      	cmp	r3, #4
 8005618:	d00a      	beq.n	8005630 <I2C_MasterReceive_BTF+0x86>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2b02      	cmp	r3, #2
 800561e:	d007      	beq.n	8005630 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800562e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	691a      	ldr	r2, [r3, #16]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563a:	b2d2      	uxtb	r2, r2
 800563c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005642:	1c5a      	adds	r2, r3, #1
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800564c:	b29b      	uxth	r3, r3
 800564e:	3b01      	subs	r3, #1
 8005650:	b29a      	uxth	r2, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005656:	e08e      	b.n	8005776 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800565c:	b29b      	uxth	r3, r3
 800565e:	2b02      	cmp	r3, #2
 8005660:	d176      	bne.n	8005750 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d002      	beq.n	800566e <I2C_MasterReceive_BTF+0xc4>
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2b10      	cmp	r3, #16
 800566c:	d108      	bne.n	8005680 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800567c:	601a      	str	r2, [r3, #0]
 800567e:	e019      	b.n	80056b4 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2b04      	cmp	r3, #4
 8005684:	d002      	beq.n	800568c <I2C_MasterReceive_BTF+0xe2>
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2b02      	cmp	r3, #2
 800568a:	d108      	bne.n	800569e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800569a:	601a      	str	r2, [r3, #0]
 800569c:	e00a      	b.n	80056b4 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2b10      	cmp	r3, #16
 80056a2:	d007      	beq.n	80056b4 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056b2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	691a      	ldr	r2, [r3, #16]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056be:	b2d2      	uxtb	r2, r2
 80056c0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c6:	1c5a      	adds	r2, r3, #1
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	3b01      	subs	r3, #1
 80056d4:	b29a      	uxth	r2, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	691a      	ldr	r2, [r3, #16]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e4:	b2d2      	uxtb	r2, r2
 80056e6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ec:	1c5a      	adds	r2, r3, #1
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	3b01      	subs	r3, #1
 80056fa:	b29a      	uxth	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	685a      	ldr	r2, [r3, #4]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800570e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2220      	movs	r2, #32
 8005714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800571e:	b2db      	uxtb	r3, r3
 8005720:	2b40      	cmp	r3, #64	; 0x40
 8005722:	d10a      	bne.n	800573a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f7ff fcc4 	bl	80050c0 <HAL_I2C_MemRxCpltCallback>
}
 8005738:	e01d      	b.n	8005776 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2212      	movs	r2, #18
 8005746:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f7ff fc79 	bl	8005040 <HAL_I2C_MasterRxCpltCallback>
}
 800574e:	e012      	b.n	8005776 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	691a      	ldr	r2, [r3, #16]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575a:	b2d2      	uxtb	r2, r2
 800575c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005762:	1c5a      	adds	r2, r3, #1
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800576c:	b29b      	uxth	r3, r3
 800576e:	3b01      	subs	r3, #1
 8005770:	b29a      	uxth	r2, r3
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005776:	bf00      	nop
 8005778:	3710      	adds	r7, #16
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800577e:	b480      	push	{r7}
 8005780:	b083      	sub	sp, #12
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800578c:	b2db      	uxtb	r3, r3
 800578e:	2b40      	cmp	r3, #64	; 0x40
 8005790:	d117      	bne.n	80057c2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005796:	2b00      	cmp	r3, #0
 8005798:	d109      	bne.n	80057ae <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	461a      	mov	r2, r3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80057aa:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80057ac:	e067      	b.n	800587e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	f043 0301 	orr.w	r3, r3, #1
 80057b8:	b2da      	uxtb	r2, r3
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	611a      	str	r2, [r3, #16]
}
 80057c0:	e05d      	b.n	800587e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80057ca:	d133      	bne.n	8005834 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	2b21      	cmp	r3, #33	; 0x21
 80057d6:	d109      	bne.n	80057ec <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	461a      	mov	r2, r3
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80057e8:	611a      	str	r2, [r3, #16]
 80057ea:	e008      	b.n	80057fe <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	f043 0301 	orr.w	r3, r3, #1
 80057f6:	b2da      	uxtb	r2, r3
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005802:	2b00      	cmp	r3, #0
 8005804:	d004      	beq.n	8005810 <I2C_Master_SB+0x92>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800580a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800580c:	2b00      	cmp	r3, #0
 800580e:	d108      	bne.n	8005822 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005814:	2b00      	cmp	r3, #0
 8005816:	d032      	beq.n	800587e <I2C_Master_SB+0x100>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800581c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800581e:	2b00      	cmp	r3, #0
 8005820:	d02d      	beq.n	800587e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	685a      	ldr	r2, [r3, #4]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005830:	605a      	str	r2, [r3, #4]
}
 8005832:	e024      	b.n	800587e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005838:	2b00      	cmp	r3, #0
 800583a:	d10e      	bne.n	800585a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005840:	b29b      	uxth	r3, r3
 8005842:	11db      	asrs	r3, r3, #7
 8005844:	b2db      	uxtb	r3, r3
 8005846:	f003 0306 	and.w	r3, r3, #6
 800584a:	b2db      	uxtb	r3, r3
 800584c:	f063 030f 	orn	r3, r3, #15
 8005850:	b2da      	uxtb	r2, r3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	611a      	str	r2, [r3, #16]
}
 8005858:	e011      	b.n	800587e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800585e:	2b01      	cmp	r3, #1
 8005860:	d10d      	bne.n	800587e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005866:	b29b      	uxth	r3, r3
 8005868:	11db      	asrs	r3, r3, #7
 800586a:	b2db      	uxtb	r3, r3
 800586c:	f003 0306 	and.w	r3, r3, #6
 8005870:	b2db      	uxtb	r3, r3
 8005872:	f063 030e 	orn	r3, r3, #14
 8005876:	b2da      	uxtb	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	611a      	str	r2, [r3, #16]
}
 800587e:	bf00      	nop
 8005880:	370c      	adds	r7, #12
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr

0800588a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800588a:	b480      	push	{r7}
 800588c:	b083      	sub	sp, #12
 800588e:	af00      	add	r7, sp, #0
 8005890:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005896:	b2da      	uxtb	r2, r3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d004      	beq.n	80058b0 <I2C_Master_ADD10+0x26>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d108      	bne.n	80058c2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d00c      	beq.n	80058d2 <I2C_Master_ADD10+0x48>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d007      	beq.n	80058d2 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	685a      	ldr	r2, [r3, #4]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058d0:	605a      	str	r2, [r3, #4]
  }
}
 80058d2:	bf00      	nop
 80058d4:	370c      	adds	r7, #12
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr

080058de <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80058de:	b480      	push	{r7}
 80058e0:	b091      	sub	sp, #68	; 0x44
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058ec:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f4:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058fa:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005902:	b2db      	uxtb	r3, r3
 8005904:	2b22      	cmp	r3, #34	; 0x22
 8005906:	f040 8169 	bne.w	8005bdc <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800590e:	2b00      	cmp	r3, #0
 8005910:	d10f      	bne.n	8005932 <I2C_Master_ADDR+0x54>
 8005912:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005916:	2b40      	cmp	r3, #64	; 0x40
 8005918:	d10b      	bne.n	8005932 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800591a:	2300      	movs	r3, #0
 800591c:	633b      	str	r3, [r7, #48]	; 0x30
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	695b      	ldr	r3, [r3, #20]
 8005924:	633b      	str	r3, [r7, #48]	; 0x30
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	699b      	ldr	r3, [r3, #24]
 800592c:	633b      	str	r3, [r7, #48]	; 0x30
 800592e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005930:	e160      	b.n	8005bf4 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005936:	2b00      	cmp	r3, #0
 8005938:	d11d      	bne.n	8005976 <I2C_Master_ADDR+0x98>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005942:	d118      	bne.n	8005976 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005944:	2300      	movs	r3, #0
 8005946:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	699b      	ldr	r3, [r3, #24]
 8005956:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005958:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005968:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800596e:	1c5a      	adds	r2, r3, #1
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	651a      	str	r2, [r3, #80]	; 0x50
 8005974:	e13e      	b.n	8005bf4 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800597a:	b29b      	uxth	r3, r3
 800597c:	2b00      	cmp	r3, #0
 800597e:	d113      	bne.n	80059a8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005980:	2300      	movs	r3, #0
 8005982:	62bb      	str	r3, [r7, #40]	; 0x28
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	695b      	ldr	r3, [r3, #20]
 800598a:	62bb      	str	r3, [r7, #40]	; 0x28
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	699b      	ldr	r3, [r3, #24]
 8005992:	62bb      	str	r3, [r7, #40]	; 0x28
 8005994:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059a4:	601a      	str	r2, [r3, #0]
 80059a6:	e115      	b.n	8005bd4 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	f040 808a 	bne.w	8005ac8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80059b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059b6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80059ba:	d137      	bne.n	8005a2c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059ca:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059da:	d113      	bne.n	8005a04 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059ea:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059ec:	2300      	movs	r3, #0
 80059ee:	627b      	str	r3, [r7, #36]	; 0x24
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	627b      	str	r3, [r7, #36]	; 0x24
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	699b      	ldr	r3, [r3, #24]
 80059fe:	627b      	str	r3, [r7, #36]	; 0x24
 8005a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a02:	e0e7      	b.n	8005bd4 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a04:	2300      	movs	r3, #0
 8005a06:	623b      	str	r3, [r7, #32]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	695b      	ldr	r3, [r3, #20]
 8005a0e:	623b      	str	r3, [r7, #32]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	699b      	ldr	r3, [r3, #24]
 8005a16:	623b      	str	r3, [r7, #32]
 8005a18:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a28:	601a      	str	r2, [r3, #0]
 8005a2a:	e0d3      	b.n	8005bd4 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a2e:	2b08      	cmp	r3, #8
 8005a30:	d02e      	beq.n	8005a90 <I2C_Master_ADDR+0x1b2>
 8005a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a34:	2b20      	cmp	r3, #32
 8005a36:	d02b      	beq.n	8005a90 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005a38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a3a:	2b12      	cmp	r3, #18
 8005a3c:	d102      	bne.n	8005a44 <I2C_Master_ADDR+0x166>
 8005a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d125      	bne.n	8005a90 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a46:	2b04      	cmp	r3, #4
 8005a48:	d00e      	beq.n	8005a68 <I2C_Master_ADDR+0x18a>
 8005a4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a4c:	2b02      	cmp	r3, #2
 8005a4e:	d00b      	beq.n	8005a68 <I2C_Master_ADDR+0x18a>
 8005a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a52:	2b10      	cmp	r3, #16
 8005a54:	d008      	beq.n	8005a68 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a64:	601a      	str	r2, [r3, #0]
 8005a66:	e007      	b.n	8005a78 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a76:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a78:	2300      	movs	r3, #0
 8005a7a:	61fb      	str	r3, [r7, #28]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	695b      	ldr	r3, [r3, #20]
 8005a82:	61fb      	str	r3, [r7, #28]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	699b      	ldr	r3, [r3, #24]
 8005a8a:	61fb      	str	r3, [r7, #28]
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	e0a1      	b.n	8005bd4 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a9e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	61bb      	str	r3, [r7, #24]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	695b      	ldr	r3, [r3, #20]
 8005aaa:	61bb      	str	r3, [r7, #24]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	699b      	ldr	r3, [r3, #24]
 8005ab2:	61bb      	str	r3, [r7, #24]
 8005ab4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ac4:	601a      	str	r2, [r3, #0]
 8005ac6:	e085      	b.n	8005bd4 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	d14d      	bne.n	8005b6e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ad4:	2b04      	cmp	r3, #4
 8005ad6:	d016      	beq.n	8005b06 <I2C_Master_ADDR+0x228>
 8005ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ada:	2b02      	cmp	r3, #2
 8005adc:	d013      	beq.n	8005b06 <I2C_Master_ADDR+0x228>
 8005ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ae0:	2b10      	cmp	r3, #16
 8005ae2:	d010      	beq.n	8005b06 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005af2:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b02:	601a      	str	r2, [r3, #0]
 8005b04:	e007      	b.n	8005b16 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005b14:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b24:	d117      	bne.n	8005b56 <I2C_Master_ADDR+0x278>
 8005b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b28:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005b2c:	d00b      	beq.n	8005b46 <I2C_Master_ADDR+0x268>
 8005b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d008      	beq.n	8005b46 <I2C_Master_ADDR+0x268>
 8005b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b36:	2b08      	cmp	r3, #8
 8005b38:	d005      	beq.n	8005b46 <I2C_Master_ADDR+0x268>
 8005b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b3c:	2b10      	cmp	r3, #16
 8005b3e:	d002      	beq.n	8005b46 <I2C_Master_ADDR+0x268>
 8005b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b42:	2b20      	cmp	r3, #32
 8005b44:	d107      	bne.n	8005b56 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	685a      	ldr	r2, [r3, #4]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b54:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b56:	2300      	movs	r3, #0
 8005b58:	617b      	str	r3, [r7, #20]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	695b      	ldr	r3, [r3, #20]
 8005b60:	617b      	str	r3, [r7, #20]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	699b      	ldr	r3, [r3, #24]
 8005b68:	617b      	str	r3, [r7, #20]
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	e032      	b.n	8005bd4 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005b7c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b8c:	d117      	bne.n	8005bbe <I2C_Master_ADDR+0x2e0>
 8005b8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b90:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005b94:	d00b      	beq.n	8005bae <I2C_Master_ADDR+0x2d0>
 8005b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d008      	beq.n	8005bae <I2C_Master_ADDR+0x2d0>
 8005b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b9e:	2b08      	cmp	r3, #8
 8005ba0:	d005      	beq.n	8005bae <I2C_Master_ADDR+0x2d0>
 8005ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ba4:	2b10      	cmp	r3, #16
 8005ba6:	d002      	beq.n	8005bae <I2C_Master_ADDR+0x2d0>
 8005ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005baa:	2b20      	cmp	r3, #32
 8005bac:	d107      	bne.n	8005bbe <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	685a      	ldr	r2, [r3, #4]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005bbc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	613b      	str	r3, [r7, #16]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	695b      	ldr	r3, [r3, #20]
 8005bc8:	613b      	str	r3, [r7, #16]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	699b      	ldr	r3, [r3, #24]
 8005bd0:	613b      	str	r3, [r7, #16]
 8005bd2:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005bda:	e00b      	b.n	8005bf4 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bdc:	2300      	movs	r3, #0
 8005bde:	60fb      	str	r3, [r7, #12]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	60fb      	str	r3, [r7, #12]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	699b      	ldr	r3, [r3, #24]
 8005bee:	60fb      	str	r3, [r7, #12]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
}
 8005bf2:	e7ff      	b.n	8005bf4 <I2C_Master_ADDR+0x316>
 8005bf4:	bf00      	nop
 8005bf6:	3744      	adds	r7, #68	; 0x44
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr

08005c00 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c0e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d02b      	beq.n	8005c72 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c1e:	781a      	ldrb	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2a:	1c5a      	adds	r2, r3, #1
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	3b01      	subs	r3, #1
 8005c38:	b29a      	uxth	r2, r3
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d114      	bne.n	8005c72 <I2C_SlaveTransmit_TXE+0x72>
 8005c48:	7bfb      	ldrb	r3, [r7, #15]
 8005c4a:	2b29      	cmp	r3, #41	; 0x29
 8005c4c:	d111      	bne.n	8005c72 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	685a      	ldr	r2, [r3, #4]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c5c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2221      	movs	r2, #33	; 0x21
 8005c62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2228      	movs	r2, #40	; 0x28
 8005c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f7ff f9f1 	bl	8005054 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005c72:	bf00      	nop
 8005c74:	3710      	adds	r7, #16
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}

08005c7a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c7a:	b480      	push	{r7}
 8005c7c:	b083      	sub	sp, #12
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d011      	beq.n	8005cb0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c90:	781a      	ldrb	r2, [r3, #0]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9c:	1c5a      	adds	r2, r3, #1
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	b29a      	uxth	r2, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cca:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d02c      	beq.n	8005d30 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	691a      	ldr	r2, [r3, #16]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce0:	b2d2      	uxtb	r2, r2
 8005ce2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce8:	1c5a      	adds	r2, r3, #1
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	3b01      	subs	r3, #1
 8005cf6:	b29a      	uxth	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d114      	bne.n	8005d30 <I2C_SlaveReceive_RXNE+0x74>
 8005d06:	7bfb      	ldrb	r3, [r7, #15]
 8005d08:	2b2a      	cmp	r3, #42	; 0x2a
 8005d0a:	d111      	bne.n	8005d30 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	685a      	ldr	r2, [r3, #4]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d1a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2222      	movs	r2, #34	; 0x22
 8005d20:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2228      	movs	r2, #40	; 0x28
 8005d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f7ff f99c 	bl	8005068 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005d30:	bf00      	nop
 8005d32:	3710      	adds	r7, #16
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d012      	beq.n	8005d70 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	691a      	ldr	r2, [r3, #16]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d54:	b2d2      	uxtb	r2, r2
 8005d56:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d5c:	1c5a      	adds	r2, r3, #1
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	3b01      	subs	r3, #1
 8005d6a:	b29a      	uxth	r2, r3
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005d70:	bf00      	nop
 8005d72:	370c      	adds	r7, #12
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr

08005d7c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b084      	sub	sp, #16
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005d86:	2300      	movs	r3, #0
 8005d88:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005d96:	2b28      	cmp	r3, #40	; 0x28
 8005d98:	d127      	bne.n	8005dea <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	685a      	ldr	r2, [r3, #4]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005da8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	089b      	lsrs	r3, r3, #2
 8005dae:	f003 0301 	and.w	r3, r3, #1
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d101      	bne.n	8005dba <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005db6:	2301      	movs	r3, #1
 8005db8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	09db      	lsrs	r3, r3, #7
 8005dbe:	f003 0301 	and.w	r3, r3, #1
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d103      	bne.n	8005dce <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	68db      	ldr	r3, [r3, #12]
 8005dca:	81bb      	strh	r3, [r7, #12]
 8005dcc:	e002      	b.n	8005dd4 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	699b      	ldr	r3, [r3, #24]
 8005dd2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005ddc:	89ba      	ldrh	r2, [r7, #12]
 8005dde:	7bfb      	ldrb	r3, [r7, #15]
 8005de0:	4619      	mov	r1, r3
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f7ff f94a 	bl	800507c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005de8:	e00e      	b.n	8005e08 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dea:	2300      	movs	r3, #0
 8005dec:	60bb      	str	r3, [r7, #8]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	695b      	ldr	r3, [r3, #20]
 8005df4:	60bb      	str	r3, [r7, #8]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	699b      	ldr	r3, [r3, #24]
 8005dfc:	60bb      	str	r3, [r7, #8]
 8005dfe:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005e08:	bf00      	nop
 8005e0a:	3710      	adds	r7, #16
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}

08005e10 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b084      	sub	sp, #16
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e1e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	685a      	ldr	r2, [r3, #4]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005e2e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005e30:	2300      	movs	r3, #0
 8005e32:	60bb      	str	r3, [r7, #8]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	695b      	ldr	r3, [r3, #20]
 8005e3a:	60bb      	str	r3, [r7, #8]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f042 0201 	orr.w	r2, r2, #1
 8005e4a:	601a      	str	r2, [r3, #0]
 8005e4c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e5c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e6c:	d172      	bne.n	8005f54 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005e6e:	7bfb      	ldrb	r3, [r7, #15]
 8005e70:	2b22      	cmp	r3, #34	; 0x22
 8005e72:	d002      	beq.n	8005e7a <I2C_Slave_STOPF+0x6a>
 8005e74:	7bfb      	ldrb	r3, [r7, #15]
 8005e76:	2b2a      	cmp	r3, #42	; 0x2a
 8005e78:	d135      	bne.n	8005ee6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	b29a      	uxth	r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d005      	beq.n	8005e9e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e96:	f043 0204 	orr.w	r2, r3, #4
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	685a      	ldr	r2, [r3, #4]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005eac:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7fd f81c 	bl	8002ef0 <HAL_DMA_GetState>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b01      	cmp	r3, #1
 8005ebc:	d049      	beq.n	8005f52 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ec2:	4a69      	ldr	r2, [pc, #420]	; (8006068 <I2C_Slave_STOPF+0x258>)
 8005ec4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f7fc fe64 	bl	8002b98 <HAL_DMA_Abort_IT>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d03d      	beq.n	8005f52 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005edc:	687a      	ldr	r2, [r7, #4]
 8005ede:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ee0:	4610      	mov	r0, r2
 8005ee2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005ee4:	e035      	b.n	8005f52 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	b29a      	uxth	r2, r3
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d005      	beq.n	8005f0a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f02:	f043 0204 	orr.w	r2, r3, #4
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	685a      	ldr	r2, [r3, #4]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f18:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f7fc ffe6 	bl	8002ef0 <HAL_DMA_GetState>
 8005f24:	4603      	mov	r3, r0
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d014      	beq.n	8005f54 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f2e:	4a4e      	ldr	r2, [pc, #312]	; (8006068 <I2C_Slave_STOPF+0x258>)
 8005f30:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7fc fe2e 	bl	8002b98 <HAL_DMA_Abort_IT>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d008      	beq.n	8005f54 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005f4c:	4610      	mov	r0, r2
 8005f4e:	4798      	blx	r3
 8005f50:	e000      	b.n	8005f54 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005f52:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d03e      	beq.n	8005fdc <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	695b      	ldr	r3, [r3, #20]
 8005f64:	f003 0304 	and.w	r3, r3, #4
 8005f68:	2b04      	cmp	r3, #4
 8005f6a:	d112      	bne.n	8005f92 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	691a      	ldr	r2, [r3, #16]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f76:	b2d2      	uxtb	r2, r2
 8005f78:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f7e:	1c5a      	adds	r2, r3, #1
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	b29a      	uxth	r2, r3
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	695b      	ldr	r3, [r3, #20]
 8005f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f9c:	2b40      	cmp	r3, #64	; 0x40
 8005f9e:	d112      	bne.n	8005fc6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	691a      	ldr	r2, [r3, #16]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005faa:	b2d2      	uxtb	r2, r2
 8005fac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fb2:	1c5a      	adds	r2, r3, #1
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	b29a      	uxth	r2, r3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fca:	b29b      	uxth	r3, r3
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d005      	beq.n	8005fdc <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd4:	f043 0204 	orr.w	r2, r3, #4
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d003      	beq.n	8005fec <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f000 f8b3 	bl	8006150 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005fea:	e039      	b.n	8006060 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005fec:	7bfb      	ldrb	r3, [r7, #15]
 8005fee:	2b2a      	cmp	r3, #42	; 0x2a
 8005ff0:	d109      	bne.n	8006006 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2228      	movs	r2, #40	; 0x28
 8005ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f7ff f831 	bl	8005068 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b28      	cmp	r3, #40	; 0x28
 8006010:	d111      	bne.n	8006036 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a15      	ldr	r2, [pc, #84]	; (800606c <I2C_Slave_STOPF+0x25c>)
 8006016:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2200      	movs	r2, #0
 800601c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2220      	movs	r2, #32
 8006022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f7ff f832 	bl	8005098 <HAL_I2C_ListenCpltCallback>
}
 8006034:	e014      	b.n	8006060 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800603a:	2b22      	cmp	r3, #34	; 0x22
 800603c:	d002      	beq.n	8006044 <I2C_Slave_STOPF+0x234>
 800603e:	7bfb      	ldrb	r3, [r7, #15]
 8006040:	2b22      	cmp	r3, #34	; 0x22
 8006042:	d10d      	bne.n	8006060 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2220      	movs	r2, #32
 800604e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f7ff f804 	bl	8005068 <HAL_I2C_SlaveRxCpltCallback>
}
 8006060:	bf00      	nop
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}
 8006068:	080064b9 	.word	0x080064b9
 800606c:	ffff0000 	.word	0xffff0000

08006070 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b084      	sub	sp, #16
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800607e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006084:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	2b08      	cmp	r3, #8
 800608a:	d002      	beq.n	8006092 <I2C_Slave_AF+0x22>
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	2b20      	cmp	r3, #32
 8006090:	d129      	bne.n	80060e6 <I2C_Slave_AF+0x76>
 8006092:	7bfb      	ldrb	r3, [r7, #15]
 8006094:	2b28      	cmp	r3, #40	; 0x28
 8006096:	d126      	bne.n	80060e6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a2c      	ldr	r2, [pc, #176]	; (800614c <I2C_Slave_AF+0xdc>)
 800609c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	685a      	ldr	r2, [r3, #4]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80060ac:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80060b6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060c6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2220      	movs	r2, #32
 80060d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f7fe ffda 	bl	8005098 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80060e4:	e02e      	b.n	8006144 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80060e6:	7bfb      	ldrb	r3, [r7, #15]
 80060e8:	2b21      	cmp	r3, #33	; 0x21
 80060ea:	d126      	bne.n	800613a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	4a17      	ldr	r2, [pc, #92]	; (800614c <I2C_Slave_AF+0xdc>)
 80060f0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2221      	movs	r2, #33	; 0x21
 80060f6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2220      	movs	r2, #32
 80060fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	685a      	ldr	r2, [r3, #4]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006116:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006120:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006130:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f7fe ff8e 	bl	8005054 <HAL_I2C_SlaveTxCpltCallback>
}
 8006138:	e004      	b.n	8006144 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006142:	615a      	str	r2, [r3, #20]
}
 8006144:	bf00      	nop
 8006146:	3710      	adds	r7, #16
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}
 800614c:	ffff0000 	.word	0xffff0000

08006150 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800615e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006166:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006168:	7bbb      	ldrb	r3, [r7, #14]
 800616a:	2b10      	cmp	r3, #16
 800616c:	d002      	beq.n	8006174 <I2C_ITError+0x24>
 800616e:	7bbb      	ldrb	r3, [r7, #14]
 8006170:	2b40      	cmp	r3, #64	; 0x40
 8006172:	d10a      	bne.n	800618a <I2C_ITError+0x3a>
 8006174:	7bfb      	ldrb	r3, [r7, #15]
 8006176:	2b22      	cmp	r3, #34	; 0x22
 8006178:	d107      	bne.n	800618a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006188:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800618a:	7bfb      	ldrb	r3, [r7, #15]
 800618c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006190:	2b28      	cmp	r3, #40	; 0x28
 8006192:	d107      	bne.n	80061a4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2228      	movs	r2, #40	; 0x28
 800619e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80061a2:	e015      	b.n	80061d0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061b2:	d00a      	beq.n	80061ca <I2C_ITError+0x7a>
 80061b4:	7bfb      	ldrb	r3, [r7, #15]
 80061b6:	2b60      	cmp	r3, #96	; 0x60
 80061b8:	d007      	beq.n	80061ca <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2220      	movs	r2, #32
 80061be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061de:	d162      	bne.n	80062a6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	685a      	ldr	r2, [r3, #4]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061ee:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d020      	beq.n	8006240 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006202:	4a6a      	ldr	r2, [pc, #424]	; (80063ac <I2C_ITError+0x25c>)
 8006204:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800620a:	4618      	mov	r0, r3
 800620c:	f7fc fcc4 	bl	8002b98 <HAL_DMA_Abort_IT>
 8006210:	4603      	mov	r3, r0
 8006212:	2b00      	cmp	r3, #0
 8006214:	f000 8089 	beq.w	800632a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f022 0201 	bic.w	r2, r2, #1
 8006226:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2220      	movs	r2, #32
 800622c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006234:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800623a:	4610      	mov	r0, r2
 800623c:	4798      	blx	r3
 800623e:	e074      	b.n	800632a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006244:	4a59      	ldr	r2, [pc, #356]	; (80063ac <I2C_ITError+0x25c>)
 8006246:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800624c:	4618      	mov	r0, r3
 800624e:	f7fc fca3 	bl	8002b98 <HAL_DMA_Abort_IT>
 8006252:	4603      	mov	r3, r0
 8006254:	2b00      	cmp	r3, #0
 8006256:	d068      	beq.n	800632a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	695b      	ldr	r3, [r3, #20]
 800625e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006262:	2b40      	cmp	r3, #64	; 0x40
 8006264:	d10b      	bne.n	800627e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	691a      	ldr	r2, [r3, #16]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006270:	b2d2      	uxtb	r2, r2
 8006272:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006278:	1c5a      	adds	r2, r3, #1
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f022 0201 	bic.w	r2, r2, #1
 800628c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2220      	movs	r2, #32
 8006292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800629a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800629c:	687a      	ldr	r2, [r7, #4]
 800629e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80062a0:	4610      	mov	r0, r2
 80062a2:	4798      	blx	r3
 80062a4:	e041      	b.n	800632a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	2b60      	cmp	r3, #96	; 0x60
 80062b0:	d125      	bne.n	80062fe <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2220      	movs	r2, #32
 80062b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	695b      	ldr	r3, [r3, #20]
 80062c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ca:	2b40      	cmp	r3, #64	; 0x40
 80062cc:	d10b      	bne.n	80062e6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	691a      	ldr	r2, [r3, #16]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062d8:	b2d2      	uxtb	r2, r2
 80062da:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e0:	1c5a      	adds	r2, r3, #1
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f022 0201 	bic.w	r2, r2, #1
 80062f4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f7fe fef6 	bl	80050e8 <HAL_I2C_AbortCpltCallback>
 80062fc:	e015      	b.n	800632a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	695b      	ldr	r3, [r3, #20]
 8006304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006308:	2b40      	cmp	r3, #64	; 0x40
 800630a:	d10b      	bne.n	8006324 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	691a      	ldr	r2, [r3, #16]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006316:	b2d2      	uxtb	r2, r2
 8006318:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631e:	1c5a      	adds	r2, r3, #1
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f7fe fed5 	bl	80050d4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800632e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	f003 0301 	and.w	r3, r3, #1
 8006336:	2b00      	cmp	r3, #0
 8006338:	d10e      	bne.n	8006358 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006340:	2b00      	cmp	r3, #0
 8006342:	d109      	bne.n	8006358 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800634a:	2b00      	cmp	r3, #0
 800634c:	d104      	bne.n	8006358 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006354:	2b00      	cmp	r3, #0
 8006356:	d007      	beq.n	8006368 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	685a      	ldr	r2, [r3, #4]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006366:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800636e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006374:	f003 0304 	and.w	r3, r3, #4
 8006378:	2b04      	cmp	r3, #4
 800637a:	d113      	bne.n	80063a4 <I2C_ITError+0x254>
 800637c:	7bfb      	ldrb	r3, [r7, #15]
 800637e:	2b28      	cmp	r3, #40	; 0x28
 8006380:	d110      	bne.n	80063a4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	4a0a      	ldr	r2, [pc, #40]	; (80063b0 <I2C_ITError+0x260>)
 8006386:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2220      	movs	r2, #32
 8006392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2200      	movs	r2, #0
 800639a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f7fe fe7a 	bl	8005098 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80063a4:	bf00      	nop
 80063a6:	3710      	adds	r7, #16
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	080064b9 	.word	0x080064b9
 80063b0:	ffff0000 	.word	0xffff0000

080063b4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b088      	sub	sp, #32
 80063b8:	af02      	add	r7, sp, #8
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	607a      	str	r2, [r7, #4]
 80063be:	603b      	str	r3, [r7, #0]
 80063c0:	460b      	mov	r3, r1
 80063c2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	2b08      	cmp	r3, #8
 80063ce:	d006      	beq.n	80063de <I2C_MasterRequestWrite+0x2a>
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d003      	beq.n	80063de <I2C_MasterRequestWrite+0x2a>
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80063dc:	d108      	bne.n	80063f0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063ec:	601a      	str	r2, [r3, #0]
 80063ee:	e00b      	b.n	8006408 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063f4:	2b12      	cmp	r3, #18
 80063f6:	d107      	bne.n	8006408 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006406:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	9300      	str	r3, [sp, #0]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2200      	movs	r2, #0
 8006410:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006414:	68f8      	ldr	r0, [r7, #12]
 8006416:	f000 f8f7 	bl	8006608 <I2C_WaitOnFlagUntilTimeout>
 800641a:	4603      	mov	r3, r0
 800641c:	2b00      	cmp	r3, #0
 800641e:	d00d      	beq.n	800643c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800642a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800642e:	d103      	bne.n	8006438 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006436:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006438:	2303      	movs	r3, #3
 800643a:	e035      	b.n	80064a8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	691b      	ldr	r3, [r3, #16]
 8006440:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006444:	d108      	bne.n	8006458 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006446:	897b      	ldrh	r3, [r7, #10]
 8006448:	b2db      	uxtb	r3, r3
 800644a:	461a      	mov	r2, r3
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006454:	611a      	str	r2, [r3, #16]
 8006456:	e01b      	b.n	8006490 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006458:	897b      	ldrh	r3, [r7, #10]
 800645a:	11db      	asrs	r3, r3, #7
 800645c:	b2db      	uxtb	r3, r3
 800645e:	f003 0306 	and.w	r3, r3, #6
 8006462:	b2db      	uxtb	r3, r3
 8006464:	f063 030f 	orn	r3, r3, #15
 8006468:	b2da      	uxtb	r2, r3
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	490e      	ldr	r1, [pc, #56]	; (80064b0 <I2C_MasterRequestWrite+0xfc>)
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	f000 f91d 	bl	80066b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800647c:	4603      	mov	r3, r0
 800647e:	2b00      	cmp	r3, #0
 8006480:	d001      	beq.n	8006486 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	e010      	b.n	80064a8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006486:	897b      	ldrh	r3, [r7, #10]
 8006488:	b2da      	uxtb	r2, r3
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	4907      	ldr	r1, [pc, #28]	; (80064b4 <I2C_MasterRequestWrite+0x100>)
 8006496:	68f8      	ldr	r0, [r7, #12]
 8006498:	f000 f90d 	bl	80066b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d001      	beq.n	80064a6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e000      	b.n	80064a8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80064a6:	2300      	movs	r3, #0
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3718      	adds	r7, #24
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}
 80064b0:	00010008 	.word	0x00010008
 80064b4:	00010002 	.word	0x00010002

080064b8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b086      	sub	sp, #24
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80064c0:	2300      	movs	r3, #0
 80064c2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064d0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80064d2:	4b4b      	ldr	r3, [pc, #300]	; (8006600 <I2C_DMAAbort+0x148>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	08db      	lsrs	r3, r3, #3
 80064d8:	4a4a      	ldr	r2, [pc, #296]	; (8006604 <I2C_DMAAbort+0x14c>)
 80064da:	fba2 2303 	umull	r2, r3, r2, r3
 80064de:	0a1a      	lsrs	r2, r3, #8
 80064e0:	4613      	mov	r3, r2
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	4413      	add	r3, r2
 80064e6:	00da      	lsls	r2, r3, #3
 80064e8:	1ad3      	subs	r3, r2, r3
 80064ea:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d106      	bne.n	8006500 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f6:	f043 0220 	orr.w	r2, r3, #32
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80064fe:	e00a      	b.n	8006516 <I2C_DMAAbort+0x5e>
    }
    count--;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	3b01      	subs	r3, #1
 8006504:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006510:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006514:	d0ea      	beq.n	80064ec <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800651a:	2b00      	cmp	r3, #0
 800651c:	d003      	beq.n	8006526 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006522:	2200      	movs	r2, #0
 8006524:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800652a:	2b00      	cmp	r3, #0
 800652c:	d003      	beq.n	8006536 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006532:	2200      	movs	r2, #0
 8006534:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006544:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	2200      	movs	r2, #0
 800654a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006550:	2b00      	cmp	r3, #0
 8006552:	d003      	beq.n	800655c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006558:	2200      	movs	r2, #0
 800655a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006560:	2b00      	cmp	r3, #0
 8006562:	d003      	beq.n	800656c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006568:	2200      	movs	r2, #0
 800656a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f022 0201 	bic.w	r2, r2, #1
 800657a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006582:	b2db      	uxtb	r3, r3
 8006584:	2b60      	cmp	r3, #96	; 0x60
 8006586:	d10e      	bne.n	80065a6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	2220      	movs	r2, #32
 800658c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	2200      	movs	r2, #0
 8006594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	2200      	movs	r2, #0
 800659c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800659e:	6978      	ldr	r0, [r7, #20]
 80065a0:	f7fe fda2 	bl	80050e8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80065a4:	e027      	b.n	80065f6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80065a6:	7cfb      	ldrb	r3, [r7, #19]
 80065a8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80065ac:	2b28      	cmp	r3, #40	; 0x28
 80065ae:	d117      	bne.n	80065e0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f042 0201 	orr.w	r2, r2, #1
 80065be:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80065ce:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	2200      	movs	r2, #0
 80065d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	2228      	movs	r2, #40	; 0x28
 80065da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80065de:	e007      	b.n	80065f0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	2220      	movs	r2, #32
 80065e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	2200      	movs	r2, #0
 80065ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80065f0:	6978      	ldr	r0, [r7, #20]
 80065f2:	f7fe fd6f 	bl	80050d4 <HAL_I2C_ErrorCallback>
}
 80065f6:	bf00      	nop
 80065f8:	3718      	adds	r7, #24
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}
 80065fe:	bf00      	nop
 8006600:	20000024 	.word	0x20000024
 8006604:	14f8b589 	.word	0x14f8b589

08006608 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	60f8      	str	r0, [r7, #12]
 8006610:	60b9      	str	r1, [r7, #8]
 8006612:	603b      	str	r3, [r7, #0]
 8006614:	4613      	mov	r3, r2
 8006616:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006618:	e025      	b.n	8006666 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006620:	d021      	beq.n	8006666 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006622:	f7fb fd4f 	bl	80020c4 <HAL_GetTick>
 8006626:	4602      	mov	r2, r0
 8006628:	69bb      	ldr	r3, [r7, #24]
 800662a:	1ad3      	subs	r3, r2, r3
 800662c:	683a      	ldr	r2, [r7, #0]
 800662e:	429a      	cmp	r2, r3
 8006630:	d302      	bcc.n	8006638 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d116      	bne.n	8006666 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2200      	movs	r2, #0
 800663c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2220      	movs	r2, #32
 8006642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006652:	f043 0220 	orr.w	r2, r3, #32
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2200      	movs	r2, #0
 800665e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e023      	b.n	80066ae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	0c1b      	lsrs	r3, r3, #16
 800666a:	b2db      	uxtb	r3, r3
 800666c:	2b01      	cmp	r3, #1
 800666e:	d10d      	bne.n	800668c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	695b      	ldr	r3, [r3, #20]
 8006676:	43da      	mvns	r2, r3
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	4013      	ands	r3, r2
 800667c:	b29b      	uxth	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	bf0c      	ite	eq
 8006682:	2301      	moveq	r3, #1
 8006684:	2300      	movne	r3, #0
 8006686:	b2db      	uxtb	r3, r3
 8006688:	461a      	mov	r2, r3
 800668a:	e00c      	b.n	80066a6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	699b      	ldr	r3, [r3, #24]
 8006692:	43da      	mvns	r2, r3
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	4013      	ands	r3, r2
 8006698:	b29b      	uxth	r3, r3
 800669a:	2b00      	cmp	r3, #0
 800669c:	bf0c      	ite	eq
 800669e:	2301      	moveq	r3, #1
 80066a0:	2300      	movne	r3, #0
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	461a      	mov	r2, r3
 80066a6:	79fb      	ldrb	r3, [r7, #7]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d0b6      	beq.n	800661a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3710      	adds	r7, #16
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}

080066b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80066b6:	b580      	push	{r7, lr}
 80066b8:	b084      	sub	sp, #16
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	60f8      	str	r0, [r7, #12]
 80066be:	60b9      	str	r1, [r7, #8]
 80066c0:	607a      	str	r2, [r7, #4]
 80066c2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80066c4:	e051      	b.n	800676a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	695b      	ldr	r3, [r3, #20]
 80066cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066d4:	d123      	bne.n	800671e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066e4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80066ee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2200      	movs	r2, #0
 80066f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2220      	movs	r2, #32
 80066fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2200      	movs	r2, #0
 8006702:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800670a:	f043 0204 	orr.w	r2, r3, #4
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	e046      	b.n	80067ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006724:	d021      	beq.n	800676a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006726:	f7fb fccd 	bl	80020c4 <HAL_GetTick>
 800672a:	4602      	mov	r2, r0
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	429a      	cmp	r2, r3
 8006734:	d302      	bcc.n	800673c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d116      	bne.n	800676a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2200      	movs	r2, #0
 8006740:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2220      	movs	r2, #32
 8006746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006756:	f043 0220 	orr.w	r2, r3, #32
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2200      	movs	r2, #0
 8006762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e020      	b.n	80067ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	0c1b      	lsrs	r3, r3, #16
 800676e:	b2db      	uxtb	r3, r3
 8006770:	2b01      	cmp	r3, #1
 8006772:	d10c      	bne.n	800678e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	43da      	mvns	r2, r3
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	4013      	ands	r3, r2
 8006780:	b29b      	uxth	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	bf14      	ite	ne
 8006786:	2301      	movne	r3, #1
 8006788:	2300      	moveq	r3, #0
 800678a:	b2db      	uxtb	r3, r3
 800678c:	e00b      	b.n	80067a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	699b      	ldr	r3, [r3, #24]
 8006794:	43da      	mvns	r2, r3
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	4013      	ands	r3, r2
 800679a:	b29b      	uxth	r3, r3
 800679c:	2b00      	cmp	r3, #0
 800679e:	bf14      	ite	ne
 80067a0:	2301      	movne	r3, #1
 80067a2:	2300      	moveq	r3, #0
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d18d      	bne.n	80066c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3710      	adds	r7, #16
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b084      	sub	sp, #16
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	60f8      	str	r0, [r7, #12]
 80067bc:	60b9      	str	r1, [r7, #8]
 80067be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067c0:	e02d      	b.n	800681e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80067c2:	68f8      	ldr	r0, [r7, #12]
 80067c4:	f000 f8aa 	bl	800691c <I2C_IsAcknowledgeFailed>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d001      	beq.n	80067d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80067ce:	2301      	movs	r3, #1
 80067d0:	e02d      	b.n	800682e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d8:	d021      	beq.n	800681e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067da:	f7fb fc73 	bl	80020c4 <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	68ba      	ldr	r2, [r7, #8]
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d302      	bcc.n	80067f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d116      	bne.n	800681e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2200      	movs	r2, #0
 80067f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2220      	movs	r2, #32
 80067fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800680a:	f043 0220 	orr.w	r2, r3, #32
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2200      	movs	r2, #0
 8006816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	e007      	b.n	800682e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006828:	2b80      	cmp	r3, #128	; 0x80
 800682a:	d1ca      	bne.n	80067c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	3710      	adds	r7, #16
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}

08006836 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006836:	b580      	push	{r7, lr}
 8006838:	b084      	sub	sp, #16
 800683a:	af00      	add	r7, sp, #0
 800683c:	60f8      	str	r0, [r7, #12]
 800683e:	60b9      	str	r1, [r7, #8]
 8006840:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006842:	e02d      	b.n	80068a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006844:	68f8      	ldr	r0, [r7, #12]
 8006846:	f000 f869 	bl	800691c <I2C_IsAcknowledgeFailed>
 800684a:	4603      	mov	r3, r0
 800684c:	2b00      	cmp	r3, #0
 800684e:	d001      	beq.n	8006854 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	e02d      	b.n	80068b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800685a:	d021      	beq.n	80068a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800685c:	f7fb fc32 	bl	80020c4 <HAL_GetTick>
 8006860:	4602      	mov	r2, r0
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	1ad3      	subs	r3, r2, r3
 8006866:	68ba      	ldr	r2, [r7, #8]
 8006868:	429a      	cmp	r2, r3
 800686a:	d302      	bcc.n	8006872 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d116      	bne.n	80068a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2200      	movs	r2, #0
 8006876:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2220      	movs	r2, #32
 800687c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2200      	movs	r2, #0
 8006884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800688c:	f043 0220 	orr.w	r2, r3, #32
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2200      	movs	r2, #0
 8006898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	e007      	b.n	80068b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	695b      	ldr	r3, [r3, #20]
 80068a6:	f003 0304 	and.w	r3, r3, #4
 80068aa:	2b04      	cmp	r3, #4
 80068ac:	d1ca      	bne.n	8006844 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80068ae:	2300      	movs	r3, #0
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3710      	adds	r7, #16
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}

080068b8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b085      	sub	sp, #20
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80068c0:	2300      	movs	r3, #0
 80068c2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80068c4:	4b13      	ldr	r3, [pc, #76]	; (8006914 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	08db      	lsrs	r3, r3, #3
 80068ca:	4a13      	ldr	r2, [pc, #76]	; (8006918 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80068cc:	fba2 2303 	umull	r2, r3, r2, r3
 80068d0:	0a1a      	lsrs	r2, r3, #8
 80068d2:	4613      	mov	r3, r2
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	4413      	add	r3, r2
 80068d8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	3b01      	subs	r3, #1
 80068de:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d107      	bne.n	80068f6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ea:	f043 0220 	orr.w	r2, r3, #32
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e008      	b.n	8006908 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006900:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006904:	d0e9      	beq.n	80068da <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006906:	2300      	movs	r3, #0
}
 8006908:	4618      	mov	r0, r3
 800690a:	3714      	adds	r7, #20
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr
 8006914:	20000024 	.word	0x20000024
 8006918:	14f8b589 	.word	0x14f8b589

0800691c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800691c:	b480      	push	{r7}
 800691e:	b083      	sub	sp, #12
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	695b      	ldr	r3, [r3, #20]
 800692a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800692e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006932:	d11b      	bne.n	800696c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800693c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2200      	movs	r2, #0
 8006942:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2220      	movs	r2, #32
 8006948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006958:	f043 0204 	orr.w	r2, r3, #4
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	e000      	b.n	800696e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	370c      	adds	r7, #12
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr

0800697a <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800697a:	b480      	push	{r7}
 800697c:	b083      	sub	sp, #12
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006986:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800698a:	d103      	bne.n	8006994 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2201      	movs	r2, #1
 8006990:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006992:	e007      	b.n	80069a4 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006998:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800699c:	d102      	bne.n	80069a4 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2208      	movs	r2, #8
 80069a2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80069a4:	bf00      	nop
 80069a6:	370c      	adds	r7, #12
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b086      	sub	sp, #24
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d101      	bne.n	80069c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	e264      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f003 0301 	and.w	r3, r3, #1
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d075      	beq.n	8006aba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80069ce:	4ba3      	ldr	r3, [pc, #652]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	f003 030c 	and.w	r3, r3, #12
 80069d6:	2b04      	cmp	r3, #4
 80069d8:	d00c      	beq.n	80069f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80069da:	4ba0      	ldr	r3, [pc, #640]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80069e2:	2b08      	cmp	r3, #8
 80069e4:	d112      	bne.n	8006a0c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80069e6:	4b9d      	ldr	r3, [pc, #628]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80069ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80069f2:	d10b      	bne.n	8006a0c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069f4:	4b99      	ldr	r3, [pc, #612]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d05b      	beq.n	8006ab8 <HAL_RCC_OscConfig+0x108>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d157      	bne.n	8006ab8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e23f      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a14:	d106      	bne.n	8006a24 <HAL_RCC_OscConfig+0x74>
 8006a16:	4b91      	ldr	r3, [pc, #580]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a90      	ldr	r2, [pc, #576]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006a1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a20:	6013      	str	r3, [r2, #0]
 8006a22:	e01d      	b.n	8006a60 <HAL_RCC_OscConfig+0xb0>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006a2c:	d10c      	bne.n	8006a48 <HAL_RCC_OscConfig+0x98>
 8006a2e:	4b8b      	ldr	r3, [pc, #556]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a8a      	ldr	r2, [pc, #552]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006a34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006a38:	6013      	str	r3, [r2, #0]
 8006a3a:	4b88      	ldr	r3, [pc, #544]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a87      	ldr	r2, [pc, #540]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006a40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a44:	6013      	str	r3, [r2, #0]
 8006a46:	e00b      	b.n	8006a60 <HAL_RCC_OscConfig+0xb0>
 8006a48:	4b84      	ldr	r3, [pc, #528]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4a83      	ldr	r2, [pc, #524]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006a4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a52:	6013      	str	r3, [r2, #0]
 8006a54:	4b81      	ldr	r3, [pc, #516]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a80      	ldr	r2, [pc, #512]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006a5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d013      	beq.n	8006a90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a68:	f7fb fb2c 	bl	80020c4 <HAL_GetTick>
 8006a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a6e:	e008      	b.n	8006a82 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006a70:	f7fb fb28 	bl	80020c4 <HAL_GetTick>
 8006a74:	4602      	mov	r2, r0
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	1ad3      	subs	r3, r2, r3
 8006a7a:	2b64      	cmp	r3, #100	; 0x64
 8006a7c:	d901      	bls.n	8006a82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006a7e:	2303      	movs	r3, #3
 8006a80:	e204      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a82:	4b76      	ldr	r3, [pc, #472]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d0f0      	beq.n	8006a70 <HAL_RCC_OscConfig+0xc0>
 8006a8e:	e014      	b.n	8006aba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a90:	f7fb fb18 	bl	80020c4 <HAL_GetTick>
 8006a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a96:	e008      	b.n	8006aaa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006a98:	f7fb fb14 	bl	80020c4 <HAL_GetTick>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	2b64      	cmp	r3, #100	; 0x64
 8006aa4:	d901      	bls.n	8006aaa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006aa6:	2303      	movs	r3, #3
 8006aa8:	e1f0      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006aaa:	4b6c      	ldr	r3, [pc, #432]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d1f0      	bne.n	8006a98 <HAL_RCC_OscConfig+0xe8>
 8006ab6:	e000      	b.n	8006aba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ab8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f003 0302 	and.w	r3, r3, #2
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d063      	beq.n	8006b8e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006ac6:	4b65      	ldr	r3, [pc, #404]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	f003 030c 	and.w	r3, r3, #12
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00b      	beq.n	8006aea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006ad2:	4b62      	ldr	r3, [pc, #392]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006ada:	2b08      	cmp	r3, #8
 8006adc:	d11c      	bne.n	8006b18 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006ade:	4b5f      	ldr	r3, [pc, #380]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d116      	bne.n	8006b18 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006aea:	4b5c      	ldr	r3, [pc, #368]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 0302 	and.w	r3, r3, #2
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d005      	beq.n	8006b02 <HAL_RCC_OscConfig+0x152>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	2b01      	cmp	r3, #1
 8006afc:	d001      	beq.n	8006b02 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006afe:	2301      	movs	r3, #1
 8006b00:	e1c4      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b02:	4b56      	ldr	r3, [pc, #344]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	691b      	ldr	r3, [r3, #16]
 8006b0e:	00db      	lsls	r3, r3, #3
 8006b10:	4952      	ldr	r1, [pc, #328]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006b12:	4313      	orrs	r3, r2
 8006b14:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b16:	e03a      	b.n	8006b8e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	68db      	ldr	r3, [r3, #12]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d020      	beq.n	8006b62 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b20:	4b4f      	ldr	r3, [pc, #316]	; (8006c60 <HAL_RCC_OscConfig+0x2b0>)
 8006b22:	2201      	movs	r2, #1
 8006b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b26:	f7fb facd 	bl	80020c4 <HAL_GetTick>
 8006b2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b2c:	e008      	b.n	8006b40 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006b2e:	f7fb fac9 	bl	80020c4 <HAL_GetTick>
 8006b32:	4602      	mov	r2, r0
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	1ad3      	subs	r3, r2, r3
 8006b38:	2b02      	cmp	r3, #2
 8006b3a:	d901      	bls.n	8006b40 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006b3c:	2303      	movs	r3, #3
 8006b3e:	e1a5      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b40:	4b46      	ldr	r3, [pc, #280]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 0302 	and.w	r3, r3, #2
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d0f0      	beq.n	8006b2e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b4c:	4b43      	ldr	r3, [pc, #268]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	691b      	ldr	r3, [r3, #16]
 8006b58:	00db      	lsls	r3, r3, #3
 8006b5a:	4940      	ldr	r1, [pc, #256]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	600b      	str	r3, [r1, #0]
 8006b60:	e015      	b.n	8006b8e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b62:	4b3f      	ldr	r3, [pc, #252]	; (8006c60 <HAL_RCC_OscConfig+0x2b0>)
 8006b64:	2200      	movs	r2, #0
 8006b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b68:	f7fb faac 	bl	80020c4 <HAL_GetTick>
 8006b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b6e:	e008      	b.n	8006b82 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006b70:	f7fb faa8 	bl	80020c4 <HAL_GetTick>
 8006b74:	4602      	mov	r2, r0
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	1ad3      	subs	r3, r2, r3
 8006b7a:	2b02      	cmp	r3, #2
 8006b7c:	d901      	bls.n	8006b82 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006b7e:	2303      	movs	r3, #3
 8006b80:	e184      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b82:	4b36      	ldr	r3, [pc, #216]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 0302 	and.w	r3, r3, #2
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d1f0      	bne.n	8006b70 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 0308 	and.w	r3, r3, #8
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d030      	beq.n	8006bfc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	695b      	ldr	r3, [r3, #20]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d016      	beq.n	8006bd0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ba2:	4b30      	ldr	r3, [pc, #192]	; (8006c64 <HAL_RCC_OscConfig+0x2b4>)
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ba8:	f7fb fa8c 	bl	80020c4 <HAL_GetTick>
 8006bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006bae:	e008      	b.n	8006bc2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006bb0:	f7fb fa88 	bl	80020c4 <HAL_GetTick>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	1ad3      	subs	r3, r2, r3
 8006bba:	2b02      	cmp	r3, #2
 8006bbc:	d901      	bls.n	8006bc2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006bbe:	2303      	movs	r3, #3
 8006bc0:	e164      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006bc2:	4b26      	ldr	r3, [pc, #152]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006bc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006bc6:	f003 0302 	and.w	r3, r3, #2
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d0f0      	beq.n	8006bb0 <HAL_RCC_OscConfig+0x200>
 8006bce:	e015      	b.n	8006bfc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006bd0:	4b24      	ldr	r3, [pc, #144]	; (8006c64 <HAL_RCC_OscConfig+0x2b4>)
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006bd6:	f7fb fa75 	bl	80020c4 <HAL_GetTick>
 8006bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006bdc:	e008      	b.n	8006bf0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006bde:	f7fb fa71 	bl	80020c4 <HAL_GetTick>
 8006be2:	4602      	mov	r2, r0
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	1ad3      	subs	r3, r2, r3
 8006be8:	2b02      	cmp	r3, #2
 8006bea:	d901      	bls.n	8006bf0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006bec:	2303      	movs	r3, #3
 8006bee:	e14d      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006bf0:	4b1a      	ldr	r3, [pc, #104]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006bf2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006bf4:	f003 0302 	and.w	r3, r3, #2
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d1f0      	bne.n	8006bde <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0304 	and.w	r3, r3, #4
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	f000 80a0 	beq.w	8006d4a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c0e:	4b13      	ldr	r3, [pc, #76]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d10f      	bne.n	8006c3a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	60bb      	str	r3, [r7, #8]
 8006c1e:	4b0f      	ldr	r3, [pc, #60]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c22:	4a0e      	ldr	r2, [pc, #56]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006c24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c28:	6413      	str	r3, [r2, #64]	; 0x40
 8006c2a:	4b0c      	ldr	r3, [pc, #48]	; (8006c5c <HAL_RCC_OscConfig+0x2ac>)
 8006c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c32:	60bb      	str	r3, [r7, #8]
 8006c34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c36:	2301      	movs	r3, #1
 8006c38:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c3a:	4b0b      	ldr	r3, [pc, #44]	; (8006c68 <HAL_RCC_OscConfig+0x2b8>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d121      	bne.n	8006c8a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006c46:	4b08      	ldr	r3, [pc, #32]	; (8006c68 <HAL_RCC_OscConfig+0x2b8>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	4a07      	ldr	r2, [pc, #28]	; (8006c68 <HAL_RCC_OscConfig+0x2b8>)
 8006c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c52:	f7fb fa37 	bl	80020c4 <HAL_GetTick>
 8006c56:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c58:	e011      	b.n	8006c7e <HAL_RCC_OscConfig+0x2ce>
 8006c5a:	bf00      	nop
 8006c5c:	40023800 	.word	0x40023800
 8006c60:	42470000 	.word	0x42470000
 8006c64:	42470e80 	.word	0x42470e80
 8006c68:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c6c:	f7fb fa2a 	bl	80020c4 <HAL_GetTick>
 8006c70:	4602      	mov	r2, r0
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	1ad3      	subs	r3, r2, r3
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	d901      	bls.n	8006c7e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006c7a:	2303      	movs	r3, #3
 8006c7c:	e106      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c7e:	4b85      	ldr	r3, [pc, #532]	; (8006e94 <HAL_RCC_OscConfig+0x4e4>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d0f0      	beq.n	8006c6c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d106      	bne.n	8006ca0 <HAL_RCC_OscConfig+0x2f0>
 8006c92:	4b81      	ldr	r3, [pc, #516]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c96:	4a80      	ldr	r2, [pc, #512]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006c98:	f043 0301 	orr.w	r3, r3, #1
 8006c9c:	6713      	str	r3, [r2, #112]	; 0x70
 8006c9e:	e01c      	b.n	8006cda <HAL_RCC_OscConfig+0x32a>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	2b05      	cmp	r3, #5
 8006ca6:	d10c      	bne.n	8006cc2 <HAL_RCC_OscConfig+0x312>
 8006ca8:	4b7b      	ldr	r3, [pc, #492]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006caa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cac:	4a7a      	ldr	r2, [pc, #488]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006cae:	f043 0304 	orr.w	r3, r3, #4
 8006cb2:	6713      	str	r3, [r2, #112]	; 0x70
 8006cb4:	4b78      	ldr	r3, [pc, #480]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cb8:	4a77      	ldr	r2, [pc, #476]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006cba:	f043 0301 	orr.w	r3, r3, #1
 8006cbe:	6713      	str	r3, [r2, #112]	; 0x70
 8006cc0:	e00b      	b.n	8006cda <HAL_RCC_OscConfig+0x32a>
 8006cc2:	4b75      	ldr	r3, [pc, #468]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cc6:	4a74      	ldr	r2, [pc, #464]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006cc8:	f023 0301 	bic.w	r3, r3, #1
 8006ccc:	6713      	str	r3, [r2, #112]	; 0x70
 8006cce:	4b72      	ldr	r3, [pc, #456]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cd2:	4a71      	ldr	r2, [pc, #452]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006cd4:	f023 0304 	bic.w	r3, r3, #4
 8006cd8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d015      	beq.n	8006d0e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ce2:	f7fb f9ef 	bl	80020c4 <HAL_GetTick>
 8006ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ce8:	e00a      	b.n	8006d00 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006cea:	f7fb f9eb 	bl	80020c4 <HAL_GetTick>
 8006cee:	4602      	mov	r2, r0
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	1ad3      	subs	r3, r2, r3
 8006cf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d901      	bls.n	8006d00 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006cfc:	2303      	movs	r3, #3
 8006cfe:	e0c5      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d00:	4b65      	ldr	r3, [pc, #404]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d04:	f003 0302 	and.w	r3, r3, #2
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d0ee      	beq.n	8006cea <HAL_RCC_OscConfig+0x33a>
 8006d0c:	e014      	b.n	8006d38 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d0e:	f7fb f9d9 	bl	80020c4 <HAL_GetTick>
 8006d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d14:	e00a      	b.n	8006d2c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d16:	f7fb f9d5 	bl	80020c4 <HAL_GetTick>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	1ad3      	subs	r3, r2, r3
 8006d20:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d901      	bls.n	8006d2c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	e0af      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d2c:	4b5a      	ldr	r3, [pc, #360]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d30:	f003 0302 	and.w	r3, r3, #2
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d1ee      	bne.n	8006d16 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d38:	7dfb      	ldrb	r3, [r7, #23]
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d105      	bne.n	8006d4a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d3e:	4b56      	ldr	r3, [pc, #344]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d42:	4a55      	ldr	r2, [pc, #340]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006d44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d48:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	699b      	ldr	r3, [r3, #24]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	f000 809b 	beq.w	8006e8a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d54:	4b50      	ldr	r3, [pc, #320]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	f003 030c 	and.w	r3, r3, #12
 8006d5c:	2b08      	cmp	r3, #8
 8006d5e:	d05c      	beq.n	8006e1a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	699b      	ldr	r3, [r3, #24]
 8006d64:	2b02      	cmp	r3, #2
 8006d66:	d141      	bne.n	8006dec <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d68:	4b4c      	ldr	r3, [pc, #304]	; (8006e9c <HAL_RCC_OscConfig+0x4ec>)
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d6e:	f7fb f9a9 	bl	80020c4 <HAL_GetTick>
 8006d72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d74:	e008      	b.n	8006d88 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d76:	f7fb f9a5 	bl	80020c4 <HAL_GetTick>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	1ad3      	subs	r3, r2, r3
 8006d80:	2b02      	cmp	r3, #2
 8006d82:	d901      	bls.n	8006d88 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006d84:	2303      	movs	r3, #3
 8006d86:	e081      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d88:	4b43      	ldr	r3, [pc, #268]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1f0      	bne.n	8006d76 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	69da      	ldr	r2, [r3, #28]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6a1b      	ldr	r3, [r3, #32]
 8006d9c:	431a      	orrs	r2, r3
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da2:	019b      	lsls	r3, r3, #6
 8006da4:	431a      	orrs	r2, r3
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006daa:	085b      	lsrs	r3, r3, #1
 8006dac:	3b01      	subs	r3, #1
 8006dae:	041b      	lsls	r3, r3, #16
 8006db0:	431a      	orrs	r2, r3
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006db6:	061b      	lsls	r3, r3, #24
 8006db8:	4937      	ldr	r1, [pc, #220]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006dbe:	4b37      	ldr	r3, [pc, #220]	; (8006e9c <HAL_RCC_OscConfig+0x4ec>)
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dc4:	f7fb f97e 	bl	80020c4 <HAL_GetTick>
 8006dc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006dca:	e008      	b.n	8006dde <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006dcc:	f7fb f97a 	bl	80020c4 <HAL_GetTick>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	1ad3      	subs	r3, r2, r3
 8006dd6:	2b02      	cmp	r3, #2
 8006dd8:	d901      	bls.n	8006dde <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006dda:	2303      	movs	r3, #3
 8006ddc:	e056      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006dde:	4b2e      	ldr	r3, [pc, #184]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d0f0      	beq.n	8006dcc <HAL_RCC_OscConfig+0x41c>
 8006dea:	e04e      	b.n	8006e8a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dec:	4b2b      	ldr	r3, [pc, #172]	; (8006e9c <HAL_RCC_OscConfig+0x4ec>)
 8006dee:	2200      	movs	r2, #0
 8006df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006df2:	f7fb f967 	bl	80020c4 <HAL_GetTick>
 8006df6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006df8:	e008      	b.n	8006e0c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006dfa:	f7fb f963 	bl	80020c4 <HAL_GetTick>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	1ad3      	subs	r3, r2, r3
 8006e04:	2b02      	cmp	r3, #2
 8006e06:	d901      	bls.n	8006e0c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006e08:	2303      	movs	r3, #3
 8006e0a:	e03f      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e0c:	4b22      	ldr	r3, [pc, #136]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1f0      	bne.n	8006dfa <HAL_RCC_OscConfig+0x44a>
 8006e18:	e037      	b.n	8006e8a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	699b      	ldr	r3, [r3, #24]
 8006e1e:	2b01      	cmp	r3, #1
 8006e20:	d101      	bne.n	8006e26 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e032      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006e26:	4b1c      	ldr	r3, [pc, #112]	; (8006e98 <HAL_RCC_OscConfig+0x4e8>)
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	699b      	ldr	r3, [r3, #24]
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d028      	beq.n	8006e86 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006e3e:	429a      	cmp	r2, r3
 8006e40:	d121      	bne.n	8006e86 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	d11a      	bne.n	8006e86 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006e50:	68fa      	ldr	r2, [r7, #12]
 8006e52:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006e56:	4013      	ands	r3, r2
 8006e58:	687a      	ldr	r2, [r7, #4]
 8006e5a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006e5c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d111      	bne.n	8006e86 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e6c:	085b      	lsrs	r3, r3, #1
 8006e6e:	3b01      	subs	r3, #1
 8006e70:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d107      	bne.n	8006e86 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e80:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d001      	beq.n	8006e8a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
 8006e88:	e000      	b.n	8006e8c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006e8a:	2300      	movs	r3, #0
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3718      	adds	r7, #24
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	40007000 	.word	0x40007000
 8006e98:	40023800 	.word	0x40023800
 8006e9c:	42470060 	.word	0x42470060

08006ea0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b084      	sub	sp, #16
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
 8006ea8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d101      	bne.n	8006eb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e0cc      	b.n	800704e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006eb4:	4b68      	ldr	r3, [pc, #416]	; (8007058 <HAL_RCC_ClockConfig+0x1b8>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f003 0307 	and.w	r3, r3, #7
 8006ebc:	683a      	ldr	r2, [r7, #0]
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	d90c      	bls.n	8006edc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ec2:	4b65      	ldr	r3, [pc, #404]	; (8007058 <HAL_RCC_ClockConfig+0x1b8>)
 8006ec4:	683a      	ldr	r2, [r7, #0]
 8006ec6:	b2d2      	uxtb	r2, r2
 8006ec8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006eca:	4b63      	ldr	r3, [pc, #396]	; (8007058 <HAL_RCC_ClockConfig+0x1b8>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 0307 	and.w	r3, r3, #7
 8006ed2:	683a      	ldr	r2, [r7, #0]
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d001      	beq.n	8006edc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e0b8      	b.n	800704e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f003 0302 	and.w	r3, r3, #2
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d020      	beq.n	8006f2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 0304 	and.w	r3, r3, #4
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d005      	beq.n	8006f00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ef4:	4b59      	ldr	r3, [pc, #356]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	4a58      	ldr	r2, [pc, #352]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8006efa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006efe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f003 0308 	and.w	r3, r3, #8
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d005      	beq.n	8006f18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006f0c:	4b53      	ldr	r3, [pc, #332]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	4a52      	ldr	r2, [pc, #328]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8006f12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006f16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f18:	4b50      	ldr	r3, [pc, #320]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	494d      	ldr	r1, [pc, #308]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8006f26:	4313      	orrs	r3, r2
 8006f28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f003 0301 	and.w	r3, r3, #1
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d044      	beq.n	8006fc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d107      	bne.n	8006f4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f3e:	4b47      	ldr	r3, [pc, #284]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d119      	bne.n	8006f7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e07f      	b.n	800704e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	2b02      	cmp	r3, #2
 8006f54:	d003      	beq.n	8006f5e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f5a:	2b03      	cmp	r3, #3
 8006f5c:	d107      	bne.n	8006f6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f5e:	4b3f      	ldr	r3, [pc, #252]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d109      	bne.n	8006f7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e06f      	b.n	800704e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f6e:	4b3b      	ldr	r3, [pc, #236]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f003 0302 	and.w	r3, r3, #2
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d101      	bne.n	8006f7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e067      	b.n	800704e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006f7e:	4b37      	ldr	r3, [pc, #220]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	f023 0203 	bic.w	r2, r3, #3
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	4934      	ldr	r1, [pc, #208]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006f90:	f7fb f898 	bl	80020c4 <HAL_GetTick>
 8006f94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f96:	e00a      	b.n	8006fae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f98:	f7fb f894 	bl	80020c4 <HAL_GetTick>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	1ad3      	subs	r3, r2, r3
 8006fa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d901      	bls.n	8006fae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006faa:	2303      	movs	r3, #3
 8006fac:	e04f      	b.n	800704e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fae:	4b2b      	ldr	r3, [pc, #172]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	f003 020c 	and.w	r2, r3, #12
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d1eb      	bne.n	8006f98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006fc0:	4b25      	ldr	r3, [pc, #148]	; (8007058 <HAL_RCC_ClockConfig+0x1b8>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0307 	and.w	r3, r3, #7
 8006fc8:	683a      	ldr	r2, [r7, #0]
 8006fca:	429a      	cmp	r2, r3
 8006fcc:	d20c      	bcs.n	8006fe8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fce:	4b22      	ldr	r3, [pc, #136]	; (8007058 <HAL_RCC_ClockConfig+0x1b8>)
 8006fd0:	683a      	ldr	r2, [r7, #0]
 8006fd2:	b2d2      	uxtb	r2, r2
 8006fd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fd6:	4b20      	ldr	r3, [pc, #128]	; (8007058 <HAL_RCC_ClockConfig+0x1b8>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 0307 	and.w	r3, r3, #7
 8006fde:	683a      	ldr	r2, [r7, #0]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d001      	beq.n	8006fe8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e032      	b.n	800704e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f003 0304 	and.w	r3, r3, #4
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d008      	beq.n	8007006 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ff4:	4b19      	ldr	r3, [pc, #100]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	4916      	ldr	r1, [pc, #88]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8007002:	4313      	orrs	r3, r2
 8007004:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 0308 	and.w	r3, r3, #8
 800700e:	2b00      	cmp	r3, #0
 8007010:	d009      	beq.n	8007026 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007012:	4b12      	ldr	r3, [pc, #72]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	691b      	ldr	r3, [r3, #16]
 800701e:	00db      	lsls	r3, r3, #3
 8007020:	490e      	ldr	r1, [pc, #56]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 8007022:	4313      	orrs	r3, r2
 8007024:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007026:	f000 f889 	bl	800713c <HAL_RCC_GetSysClockFreq>
 800702a:	4602      	mov	r2, r0
 800702c:	4b0b      	ldr	r3, [pc, #44]	; (800705c <HAL_RCC_ClockConfig+0x1bc>)
 800702e:	689b      	ldr	r3, [r3, #8]
 8007030:	091b      	lsrs	r3, r3, #4
 8007032:	f003 030f 	and.w	r3, r3, #15
 8007036:	490a      	ldr	r1, [pc, #40]	; (8007060 <HAL_RCC_ClockConfig+0x1c0>)
 8007038:	5ccb      	ldrb	r3, [r1, r3]
 800703a:	fa22 f303 	lsr.w	r3, r2, r3
 800703e:	4a09      	ldr	r2, [pc, #36]	; (8007064 <HAL_RCC_ClockConfig+0x1c4>)
 8007040:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007042:	4b09      	ldr	r3, [pc, #36]	; (8007068 <HAL_RCC_ClockConfig+0x1c8>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4618      	mov	r0, r3
 8007048:	f7fa fff8 	bl	800203c <HAL_InitTick>

  return HAL_OK;
 800704c:	2300      	movs	r3, #0
}
 800704e:	4618      	mov	r0, r3
 8007050:	3710      	adds	r7, #16
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
 8007056:	bf00      	nop
 8007058:	40023c00 	.word	0x40023c00
 800705c:	40023800 	.word	0x40023800
 8007060:	08008b94 	.word	0x08008b94
 8007064:	20000024 	.word	0x20000024
 8007068:	20000028 	.word	0x20000028

0800706c <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b08c      	sub	sp, #48	; 0x30
 8007070:	af00      	add	r7, sp, #0
 8007072:	60f8      	str	r0, [r7, #12]
 8007074:	60b9      	str	r1, [r7, #8]
 8007076:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d129      	bne.n	80070d2 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 800707e:	2300      	movs	r3, #0
 8007080:	61bb      	str	r3, [r7, #24]
 8007082:	4b2b      	ldr	r3, [pc, #172]	; (8007130 <HAL_RCC_MCOConfig+0xc4>)
 8007084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007086:	4a2a      	ldr	r2, [pc, #168]	; (8007130 <HAL_RCC_MCOConfig+0xc4>)
 8007088:	f043 0301 	orr.w	r3, r3, #1
 800708c:	6313      	str	r3, [r2, #48]	; 0x30
 800708e:	4b28      	ldr	r3, [pc, #160]	; (8007130 <HAL_RCC_MCOConfig+0xc4>)
 8007090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007092:	f003 0301 	and.w	r3, r3, #1
 8007096:	61bb      	str	r3, [r7, #24]
 8007098:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800709a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800709e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070a0:	2302      	movs	r3, #2
 80070a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80070a4:	2303      	movs	r3, #3
 80070a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070a8:	2300      	movs	r3, #0
 80070aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80070ac:	2300      	movs	r3, #0
 80070ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80070b0:	f107 031c 	add.w	r3, r7, #28
 80070b4:	4619      	mov	r1, r3
 80070b6:	481f      	ldr	r0, [pc, #124]	; (8007134 <HAL_RCC_MCOConfig+0xc8>)
 80070b8:	f7fd f990 	bl	80043dc <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80070bc:	4b1c      	ldr	r3, [pc, #112]	; (8007130 <HAL_RCC_MCOConfig+0xc4>)
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 80070c4:	68b9      	ldr	r1, [r7, #8]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	430b      	orrs	r3, r1
 80070ca:	4919      	ldr	r1, [pc, #100]	; (8007130 <HAL_RCC_MCOConfig+0xc4>)
 80070cc:	4313      	orrs	r3, r2
 80070ce:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 80070d0:	e029      	b.n	8007126 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 80070d2:	2300      	movs	r3, #0
 80070d4:	617b      	str	r3, [r7, #20]
 80070d6:	4b16      	ldr	r3, [pc, #88]	; (8007130 <HAL_RCC_MCOConfig+0xc4>)
 80070d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070da:	4a15      	ldr	r2, [pc, #84]	; (8007130 <HAL_RCC_MCOConfig+0xc4>)
 80070dc:	f043 0304 	orr.w	r3, r3, #4
 80070e0:	6313      	str	r3, [r2, #48]	; 0x30
 80070e2:	4b13      	ldr	r3, [pc, #76]	; (8007130 <HAL_RCC_MCOConfig+0xc4>)
 80070e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070e6:	f003 0304 	and.w	r3, r3, #4
 80070ea:	617b      	str	r3, [r7, #20]
 80070ec:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 80070ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80070f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070f4:	2302      	movs	r3, #2
 80070f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80070f8:	2303      	movs	r3, #3
 80070fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070fc:	2300      	movs	r3, #0
 80070fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007100:	2300      	movs	r3, #0
 8007102:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8007104:	f107 031c 	add.w	r3, r7, #28
 8007108:	4619      	mov	r1, r3
 800710a:	480b      	ldr	r0, [pc, #44]	; (8007138 <HAL_RCC_MCOConfig+0xcc>)
 800710c:	f7fd f966 	bl	80043dc <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8007110:	4b07      	ldr	r3, [pc, #28]	; (8007130 <HAL_RCC_MCOConfig+0xc4>)
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	00d9      	lsls	r1, r3, #3
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	430b      	orrs	r3, r1
 8007120:	4903      	ldr	r1, [pc, #12]	; (8007130 <HAL_RCC_MCOConfig+0xc4>)
 8007122:	4313      	orrs	r3, r2
 8007124:	608b      	str	r3, [r1, #8]
}
 8007126:	bf00      	nop
 8007128:	3730      	adds	r7, #48	; 0x30
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}
 800712e:	bf00      	nop
 8007130:	40023800 	.word	0x40023800
 8007134:	40020000 	.word	0x40020000
 8007138:	40020800 	.word	0x40020800

0800713c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800713c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007140:	b084      	sub	sp, #16
 8007142:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007144:	2300      	movs	r3, #0
 8007146:	607b      	str	r3, [r7, #4]
 8007148:	2300      	movs	r3, #0
 800714a:	60fb      	str	r3, [r7, #12]
 800714c:	2300      	movs	r3, #0
 800714e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007150:	2300      	movs	r3, #0
 8007152:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007154:	4b67      	ldr	r3, [pc, #412]	; (80072f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007156:	689b      	ldr	r3, [r3, #8]
 8007158:	f003 030c 	and.w	r3, r3, #12
 800715c:	2b08      	cmp	r3, #8
 800715e:	d00d      	beq.n	800717c <HAL_RCC_GetSysClockFreq+0x40>
 8007160:	2b08      	cmp	r3, #8
 8007162:	f200 80bd 	bhi.w	80072e0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8007166:	2b00      	cmp	r3, #0
 8007168:	d002      	beq.n	8007170 <HAL_RCC_GetSysClockFreq+0x34>
 800716a:	2b04      	cmp	r3, #4
 800716c:	d003      	beq.n	8007176 <HAL_RCC_GetSysClockFreq+0x3a>
 800716e:	e0b7      	b.n	80072e0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007170:	4b61      	ldr	r3, [pc, #388]	; (80072f8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007172:	60bb      	str	r3, [r7, #8]
       break;
 8007174:	e0b7      	b.n	80072e6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007176:	4b61      	ldr	r3, [pc, #388]	; (80072fc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8007178:	60bb      	str	r3, [r7, #8]
      break;
 800717a:	e0b4      	b.n	80072e6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800717c:	4b5d      	ldr	r3, [pc, #372]	; (80072f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007184:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007186:	4b5b      	ldr	r3, [pc, #364]	; (80072f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800718e:	2b00      	cmp	r3, #0
 8007190:	d04d      	beq.n	800722e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007192:	4b58      	ldr	r3, [pc, #352]	; (80072f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	099b      	lsrs	r3, r3, #6
 8007198:	461a      	mov	r2, r3
 800719a:	f04f 0300 	mov.w	r3, #0
 800719e:	f240 10ff 	movw	r0, #511	; 0x1ff
 80071a2:	f04f 0100 	mov.w	r1, #0
 80071a6:	ea02 0800 	and.w	r8, r2, r0
 80071aa:	ea03 0901 	and.w	r9, r3, r1
 80071ae:	4640      	mov	r0, r8
 80071b0:	4649      	mov	r1, r9
 80071b2:	f04f 0200 	mov.w	r2, #0
 80071b6:	f04f 0300 	mov.w	r3, #0
 80071ba:	014b      	lsls	r3, r1, #5
 80071bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80071c0:	0142      	lsls	r2, r0, #5
 80071c2:	4610      	mov	r0, r2
 80071c4:	4619      	mov	r1, r3
 80071c6:	ebb0 0008 	subs.w	r0, r0, r8
 80071ca:	eb61 0109 	sbc.w	r1, r1, r9
 80071ce:	f04f 0200 	mov.w	r2, #0
 80071d2:	f04f 0300 	mov.w	r3, #0
 80071d6:	018b      	lsls	r3, r1, #6
 80071d8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80071dc:	0182      	lsls	r2, r0, #6
 80071de:	1a12      	subs	r2, r2, r0
 80071e0:	eb63 0301 	sbc.w	r3, r3, r1
 80071e4:	f04f 0000 	mov.w	r0, #0
 80071e8:	f04f 0100 	mov.w	r1, #0
 80071ec:	00d9      	lsls	r1, r3, #3
 80071ee:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80071f2:	00d0      	lsls	r0, r2, #3
 80071f4:	4602      	mov	r2, r0
 80071f6:	460b      	mov	r3, r1
 80071f8:	eb12 0208 	adds.w	r2, r2, r8
 80071fc:	eb43 0309 	adc.w	r3, r3, r9
 8007200:	f04f 0000 	mov.w	r0, #0
 8007204:	f04f 0100 	mov.w	r1, #0
 8007208:	0259      	lsls	r1, r3, #9
 800720a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800720e:	0250      	lsls	r0, r2, #9
 8007210:	4602      	mov	r2, r0
 8007212:	460b      	mov	r3, r1
 8007214:	4610      	mov	r0, r2
 8007216:	4619      	mov	r1, r3
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	461a      	mov	r2, r3
 800721c:	f04f 0300 	mov.w	r3, #0
 8007220:	f7f8 ffd2 	bl	80001c8 <__aeabi_uldivmod>
 8007224:	4602      	mov	r2, r0
 8007226:	460b      	mov	r3, r1
 8007228:	4613      	mov	r3, r2
 800722a:	60fb      	str	r3, [r7, #12]
 800722c:	e04a      	b.n	80072c4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800722e:	4b31      	ldr	r3, [pc, #196]	; (80072f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	099b      	lsrs	r3, r3, #6
 8007234:	461a      	mov	r2, r3
 8007236:	f04f 0300 	mov.w	r3, #0
 800723a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800723e:	f04f 0100 	mov.w	r1, #0
 8007242:	ea02 0400 	and.w	r4, r2, r0
 8007246:	ea03 0501 	and.w	r5, r3, r1
 800724a:	4620      	mov	r0, r4
 800724c:	4629      	mov	r1, r5
 800724e:	f04f 0200 	mov.w	r2, #0
 8007252:	f04f 0300 	mov.w	r3, #0
 8007256:	014b      	lsls	r3, r1, #5
 8007258:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800725c:	0142      	lsls	r2, r0, #5
 800725e:	4610      	mov	r0, r2
 8007260:	4619      	mov	r1, r3
 8007262:	1b00      	subs	r0, r0, r4
 8007264:	eb61 0105 	sbc.w	r1, r1, r5
 8007268:	f04f 0200 	mov.w	r2, #0
 800726c:	f04f 0300 	mov.w	r3, #0
 8007270:	018b      	lsls	r3, r1, #6
 8007272:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007276:	0182      	lsls	r2, r0, #6
 8007278:	1a12      	subs	r2, r2, r0
 800727a:	eb63 0301 	sbc.w	r3, r3, r1
 800727e:	f04f 0000 	mov.w	r0, #0
 8007282:	f04f 0100 	mov.w	r1, #0
 8007286:	00d9      	lsls	r1, r3, #3
 8007288:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800728c:	00d0      	lsls	r0, r2, #3
 800728e:	4602      	mov	r2, r0
 8007290:	460b      	mov	r3, r1
 8007292:	1912      	adds	r2, r2, r4
 8007294:	eb45 0303 	adc.w	r3, r5, r3
 8007298:	f04f 0000 	mov.w	r0, #0
 800729c:	f04f 0100 	mov.w	r1, #0
 80072a0:	0299      	lsls	r1, r3, #10
 80072a2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80072a6:	0290      	lsls	r0, r2, #10
 80072a8:	4602      	mov	r2, r0
 80072aa:	460b      	mov	r3, r1
 80072ac:	4610      	mov	r0, r2
 80072ae:	4619      	mov	r1, r3
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	461a      	mov	r2, r3
 80072b4:	f04f 0300 	mov.w	r3, #0
 80072b8:	f7f8 ff86 	bl	80001c8 <__aeabi_uldivmod>
 80072bc:	4602      	mov	r2, r0
 80072be:	460b      	mov	r3, r1
 80072c0:	4613      	mov	r3, r2
 80072c2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80072c4:	4b0b      	ldr	r3, [pc, #44]	; (80072f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	0c1b      	lsrs	r3, r3, #16
 80072ca:	f003 0303 	and.w	r3, r3, #3
 80072ce:	3301      	adds	r3, #1
 80072d0:	005b      	lsls	r3, r3, #1
 80072d2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80072d4:	68fa      	ldr	r2, [r7, #12]
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80072dc:	60bb      	str	r3, [r7, #8]
      break;
 80072de:	e002      	b.n	80072e6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80072e0:	4b05      	ldr	r3, [pc, #20]	; (80072f8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80072e2:	60bb      	str	r3, [r7, #8]
      break;
 80072e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80072e6:	68bb      	ldr	r3, [r7, #8]
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3710      	adds	r7, #16
 80072ec:	46bd      	mov	sp, r7
 80072ee:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80072f2:	bf00      	nop
 80072f4:	40023800 	.word	0x40023800
 80072f8:	00f42400 	.word	0x00f42400
 80072fc:	007a1200 	.word	0x007a1200

08007300 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007300:	b480      	push	{r7}
 8007302:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007304:	4b03      	ldr	r3, [pc, #12]	; (8007314 <HAL_RCC_GetHCLKFreq+0x14>)
 8007306:	681b      	ldr	r3, [r3, #0]
}
 8007308:	4618      	mov	r0, r3
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr
 8007312:	bf00      	nop
 8007314:	20000024 	.word	0x20000024

08007318 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800731c:	f7ff fff0 	bl	8007300 <HAL_RCC_GetHCLKFreq>
 8007320:	4602      	mov	r2, r0
 8007322:	4b05      	ldr	r3, [pc, #20]	; (8007338 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	0a9b      	lsrs	r3, r3, #10
 8007328:	f003 0307 	and.w	r3, r3, #7
 800732c:	4903      	ldr	r1, [pc, #12]	; (800733c <HAL_RCC_GetPCLK1Freq+0x24>)
 800732e:	5ccb      	ldrb	r3, [r1, r3]
 8007330:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007334:	4618      	mov	r0, r3
 8007336:	bd80      	pop	{r7, pc}
 8007338:	40023800 	.word	0x40023800
 800733c:	08008ba4 	.word	0x08008ba4

08007340 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b082      	sub	sp, #8
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d101      	bne.n	8007352 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	e07b      	b.n	800744a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007356:	2b00      	cmp	r3, #0
 8007358:	d108      	bne.n	800736c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007362:	d009      	beq.n	8007378 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	61da      	str	r2, [r3, #28]
 800736a:	e005      	b.n	8007378 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2200      	movs	r2, #0
 8007370:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2200      	movs	r2, #0
 8007376:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2200      	movs	r2, #0
 800737c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007384:	b2db      	uxtb	r3, r3
 8007386:	2b00      	cmp	r3, #0
 8007388:	d106      	bne.n	8007398 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f7fa fc32 	bl	8001bfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2202      	movs	r2, #2
 800739c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073ae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	689b      	ldr	r3, [r3, #8]
 80073bc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80073c0:	431a      	orrs	r2, r3
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073ca:	431a      	orrs	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	691b      	ldr	r3, [r3, #16]
 80073d0:	f003 0302 	and.w	r3, r3, #2
 80073d4:	431a      	orrs	r2, r3
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	695b      	ldr	r3, [r3, #20]
 80073da:	f003 0301 	and.w	r3, r3, #1
 80073de:	431a      	orrs	r2, r3
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	699b      	ldr	r3, [r3, #24]
 80073e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80073e8:	431a      	orrs	r2, r3
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	69db      	ldr	r3, [r3, #28]
 80073ee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80073f2:	431a      	orrs	r2, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6a1b      	ldr	r3, [r3, #32]
 80073f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073fc:	ea42 0103 	orr.w	r1, r2, r3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007404:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	430a      	orrs	r2, r1
 800740e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	0c1b      	lsrs	r3, r3, #16
 8007416:	f003 0104 	and.w	r1, r3, #4
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800741e:	f003 0210 	and.w	r2, r3, #16
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	430a      	orrs	r2, r1
 8007428:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	69da      	ldr	r2, [r3, #28]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007438:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2200      	movs	r2, #0
 800743e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007448:	2300      	movs	r3, #0
}
 800744a:	4618      	mov	r0, r3
 800744c:	3708      	adds	r7, #8
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}

08007452 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007452:	b580      	push	{r7, lr}
 8007454:	b088      	sub	sp, #32
 8007456:	af00      	add	r7, sp, #0
 8007458:	60f8      	str	r0, [r7, #12]
 800745a:	60b9      	str	r1, [r7, #8]
 800745c:	603b      	str	r3, [r7, #0]
 800745e:	4613      	mov	r3, r2
 8007460:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007462:	2300      	movs	r3, #0
 8007464:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800746c:	2b01      	cmp	r3, #1
 800746e:	d101      	bne.n	8007474 <HAL_SPI_Transmit+0x22>
 8007470:	2302      	movs	r3, #2
 8007472:	e126      	b.n	80076c2 <HAL_SPI_Transmit+0x270>
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800747c:	f7fa fe22 	bl	80020c4 <HAL_GetTick>
 8007480:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007482:	88fb      	ldrh	r3, [r7, #6]
 8007484:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800748c:	b2db      	uxtb	r3, r3
 800748e:	2b01      	cmp	r3, #1
 8007490:	d002      	beq.n	8007498 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007492:	2302      	movs	r3, #2
 8007494:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007496:	e10b      	b.n	80076b0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d002      	beq.n	80074a4 <HAL_SPI_Transmit+0x52>
 800749e:	88fb      	ldrh	r3, [r7, #6]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d102      	bne.n	80074aa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80074a4:	2301      	movs	r3, #1
 80074a6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80074a8:	e102      	b.n	80076b0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2203      	movs	r2, #3
 80074ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2200      	movs	r2, #0
 80074b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	68ba      	ldr	r2, [r7, #8]
 80074bc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	88fa      	ldrh	r2, [r7, #6]
 80074c2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	88fa      	ldrh	r2, [r7, #6]
 80074c8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2200      	movs	r2, #0
 80074d4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2200      	movs	r2, #0
 80074da:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2200      	movs	r2, #0
 80074e0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2200      	movs	r2, #0
 80074e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074f0:	d10f      	bne.n	8007512 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007500:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	681a      	ldr	r2, [r3, #0]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007510:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800751c:	2b40      	cmp	r3, #64	; 0x40
 800751e:	d007      	beq.n	8007530 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800752e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	68db      	ldr	r3, [r3, #12]
 8007534:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007538:	d14b      	bne.n	80075d2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d002      	beq.n	8007548 <HAL_SPI_Transmit+0xf6>
 8007542:	8afb      	ldrh	r3, [r7, #22]
 8007544:	2b01      	cmp	r3, #1
 8007546:	d13e      	bne.n	80075c6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800754c:	881a      	ldrh	r2, [r3, #0]
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007558:	1c9a      	adds	r2, r3, #2
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007562:	b29b      	uxth	r3, r3
 8007564:	3b01      	subs	r3, #1
 8007566:	b29a      	uxth	r2, r3
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800756c:	e02b      	b.n	80075c6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	f003 0302 	and.w	r3, r3, #2
 8007578:	2b02      	cmp	r3, #2
 800757a:	d112      	bne.n	80075a2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007580:	881a      	ldrh	r2, [r3, #0]
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800758c:	1c9a      	adds	r2, r3, #2
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007596:	b29b      	uxth	r3, r3
 8007598:	3b01      	subs	r3, #1
 800759a:	b29a      	uxth	r2, r3
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	86da      	strh	r2, [r3, #54]	; 0x36
 80075a0:	e011      	b.n	80075c6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80075a2:	f7fa fd8f 	bl	80020c4 <HAL_GetTick>
 80075a6:	4602      	mov	r2, r0
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	1ad3      	subs	r3, r2, r3
 80075ac:	683a      	ldr	r2, [r7, #0]
 80075ae:	429a      	cmp	r2, r3
 80075b0:	d803      	bhi.n	80075ba <HAL_SPI_Transmit+0x168>
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075b8:	d102      	bne.n	80075c0 <HAL_SPI_Transmit+0x16e>
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d102      	bne.n	80075c6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80075c0:	2303      	movs	r3, #3
 80075c2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80075c4:	e074      	b.n	80076b0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1ce      	bne.n	800756e <HAL_SPI_Transmit+0x11c>
 80075d0:	e04c      	b.n	800766c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	685b      	ldr	r3, [r3, #4]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d002      	beq.n	80075e0 <HAL_SPI_Transmit+0x18e>
 80075da:	8afb      	ldrh	r3, [r7, #22]
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d140      	bne.n	8007662 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	330c      	adds	r3, #12
 80075ea:	7812      	ldrb	r2, [r2, #0]
 80075ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075f2:	1c5a      	adds	r2, r3, #1
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075fc:	b29b      	uxth	r3, r3
 80075fe:	3b01      	subs	r3, #1
 8007600:	b29a      	uxth	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007606:	e02c      	b.n	8007662 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	f003 0302 	and.w	r3, r3, #2
 8007612:	2b02      	cmp	r3, #2
 8007614:	d113      	bne.n	800763e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	330c      	adds	r3, #12
 8007620:	7812      	ldrb	r2, [r2, #0]
 8007622:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007628:	1c5a      	adds	r2, r3, #1
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007632:	b29b      	uxth	r3, r3
 8007634:	3b01      	subs	r3, #1
 8007636:	b29a      	uxth	r2, r3
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	86da      	strh	r2, [r3, #54]	; 0x36
 800763c:	e011      	b.n	8007662 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800763e:	f7fa fd41 	bl	80020c4 <HAL_GetTick>
 8007642:	4602      	mov	r2, r0
 8007644:	69bb      	ldr	r3, [r7, #24]
 8007646:	1ad3      	subs	r3, r2, r3
 8007648:	683a      	ldr	r2, [r7, #0]
 800764a:	429a      	cmp	r2, r3
 800764c:	d803      	bhi.n	8007656 <HAL_SPI_Transmit+0x204>
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007654:	d102      	bne.n	800765c <HAL_SPI_Transmit+0x20a>
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d102      	bne.n	8007662 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800765c:	2303      	movs	r3, #3
 800765e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007660:	e026      	b.n	80076b0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007666:	b29b      	uxth	r3, r3
 8007668:	2b00      	cmp	r3, #0
 800766a:	d1cd      	bne.n	8007608 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800766c:	69ba      	ldr	r2, [r7, #24]
 800766e:	6839      	ldr	r1, [r7, #0]
 8007670:	68f8      	ldr	r0, [r7, #12]
 8007672:	f000 f8b3 	bl	80077dc <SPI_EndRxTxTransaction>
 8007676:	4603      	mov	r3, r0
 8007678:	2b00      	cmp	r3, #0
 800767a:	d002      	beq.n	8007682 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	2220      	movs	r2, #32
 8007680:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d10a      	bne.n	80076a0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800768a:	2300      	movs	r3, #0
 800768c:	613b      	str	r3, [r7, #16]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	68db      	ldr	r3, [r3, #12]
 8007694:	613b      	str	r3, [r7, #16]
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	689b      	ldr	r3, [r3, #8]
 800769c:	613b      	str	r3, [r7, #16]
 800769e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d002      	beq.n	80076ae <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80076a8:	2301      	movs	r3, #1
 80076aa:	77fb      	strb	r3, [r7, #31]
 80076ac:	e000      	b.n	80076b0 <HAL_SPI_Transmit+0x25e>
  }

error:
 80076ae:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	2201      	movs	r2, #1
 80076b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2200      	movs	r2, #0
 80076bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80076c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3720      	adds	r7, #32
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}
	...

080076cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b088      	sub	sp, #32
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	60f8      	str	r0, [r7, #12]
 80076d4:	60b9      	str	r1, [r7, #8]
 80076d6:	603b      	str	r3, [r7, #0]
 80076d8:	4613      	mov	r3, r2
 80076da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80076dc:	f7fa fcf2 	bl	80020c4 <HAL_GetTick>
 80076e0:	4602      	mov	r2, r0
 80076e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076e4:	1a9b      	subs	r3, r3, r2
 80076e6:	683a      	ldr	r2, [r7, #0]
 80076e8:	4413      	add	r3, r2
 80076ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80076ec:	f7fa fcea 	bl	80020c4 <HAL_GetTick>
 80076f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80076f2:	4b39      	ldr	r3, [pc, #228]	; (80077d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	015b      	lsls	r3, r3, #5
 80076f8:	0d1b      	lsrs	r3, r3, #20
 80076fa:	69fa      	ldr	r2, [r7, #28]
 80076fc:	fb02 f303 	mul.w	r3, r2, r3
 8007700:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007702:	e054      	b.n	80077ae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800770a:	d050      	beq.n	80077ae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800770c:	f7fa fcda 	bl	80020c4 <HAL_GetTick>
 8007710:	4602      	mov	r2, r0
 8007712:	69bb      	ldr	r3, [r7, #24]
 8007714:	1ad3      	subs	r3, r2, r3
 8007716:	69fa      	ldr	r2, [r7, #28]
 8007718:	429a      	cmp	r2, r3
 800771a:	d902      	bls.n	8007722 <SPI_WaitFlagStateUntilTimeout+0x56>
 800771c:	69fb      	ldr	r3, [r7, #28]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d13d      	bne.n	800779e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	685a      	ldr	r2, [r3, #4]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007730:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800773a:	d111      	bne.n	8007760 <SPI_WaitFlagStateUntilTimeout+0x94>
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007744:	d004      	beq.n	8007750 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800774e:	d107      	bne.n	8007760 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800775e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007764:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007768:	d10f      	bne.n	800778a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	681a      	ldr	r2, [r3, #0]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007778:	601a      	str	r2, [r3, #0]
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007788:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	2201      	movs	r2, #1
 800778e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800779a:	2303      	movs	r3, #3
 800779c:	e017      	b.n	80077ce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d101      	bne.n	80077a8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80077a4:	2300      	movs	r3, #0
 80077a6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	3b01      	subs	r3, #1
 80077ac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	689a      	ldr	r2, [r3, #8]
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	4013      	ands	r3, r2
 80077b8:	68ba      	ldr	r2, [r7, #8]
 80077ba:	429a      	cmp	r2, r3
 80077bc:	bf0c      	ite	eq
 80077be:	2301      	moveq	r3, #1
 80077c0:	2300      	movne	r3, #0
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	461a      	mov	r2, r3
 80077c6:	79fb      	ldrb	r3, [r7, #7]
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d19b      	bne.n	8007704 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80077cc:	2300      	movs	r3, #0
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3720      	adds	r7, #32
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}
 80077d6:	bf00      	nop
 80077d8:	20000024 	.word	0x20000024

080077dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b088      	sub	sp, #32
 80077e0:	af02      	add	r7, sp, #8
 80077e2:	60f8      	str	r0, [r7, #12]
 80077e4:	60b9      	str	r1, [r7, #8]
 80077e6:	607a      	str	r2, [r7, #4]
  /* Timeout in Âµs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80077e8:	4b1b      	ldr	r3, [pc, #108]	; (8007858 <SPI_EndRxTxTransaction+0x7c>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a1b      	ldr	r2, [pc, #108]	; (800785c <SPI_EndRxTxTransaction+0x80>)
 80077ee:	fba2 2303 	umull	r2, r3, r2, r3
 80077f2:	0d5b      	lsrs	r3, r3, #21
 80077f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80077f8:	fb02 f303 	mul.w	r3, r2, r3
 80077fc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007806:	d112      	bne.n	800782e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	9300      	str	r3, [sp, #0]
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	2200      	movs	r2, #0
 8007810:	2180      	movs	r1, #128	; 0x80
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f7ff ff5a 	bl	80076cc <SPI_WaitFlagStateUntilTimeout>
 8007818:	4603      	mov	r3, r0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d016      	beq.n	800784c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007822:	f043 0220 	orr.w	r2, r3, #32
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800782a:	2303      	movs	r3, #3
 800782c:	e00f      	b.n	800784e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d00a      	beq.n	800784a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	3b01      	subs	r3, #1
 8007838:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	689b      	ldr	r3, [r3, #8]
 8007840:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007844:	2b80      	cmp	r3, #128	; 0x80
 8007846:	d0f2      	beq.n	800782e <SPI_EndRxTxTransaction+0x52>
 8007848:	e000      	b.n	800784c <SPI_EndRxTxTransaction+0x70>
        break;
 800784a:	bf00      	nop
  }

  return HAL_OK;
 800784c:	2300      	movs	r3, #0
}
 800784e:	4618      	mov	r0, r3
 8007850:	3718      	adds	r7, #24
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}
 8007856:	bf00      	nop
 8007858:	20000024 	.word	0x20000024
 800785c:	165e9f81 	.word	0x165e9f81

08007860 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
 8007866:	60f8      	str	r0, [r7, #12]
 8007868:	60b9      	str	r1, [r7, #8]
 800786a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d101      	bne.n	8007876 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	e034      	b.n	80078e0 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800787c:	b2db      	uxtb	r3, r3
 800787e:	2b00      	cmp	r3, #0
 8007880:	d106      	bne.n	8007890 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2200      	movs	r2, #0
 8007886:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800788a:	68f8      	ldr	r0, [r7, #12]
 800788c:	f7fa fafe 	bl	8001e8c <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	3308      	adds	r3, #8
 8007898:	4619      	mov	r1, r3
 800789a:	4610      	mov	r0, r2
 800789c:	f001 f844 	bl	8008928 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	6818      	ldr	r0, [r3, #0]
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	461a      	mov	r2, r3
 80078aa:	68b9      	ldr	r1, [r7, #8]
 80078ac:	f001 f88e 	bl	80089cc <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	6858      	ldr	r0, [r3, #4]
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	689a      	ldr	r2, [r3, #8]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078bc:	6879      	ldr	r1, [r7, #4]
 80078be:	f001 f8c3 	bl	8008a48 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	68fa      	ldr	r2, [r7, #12]
 80078c8:	6892      	ldr	r2, [r2, #8]
 80078ca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	68fa      	ldr	r2, [r7, #12]
 80078d4:	6892      	ldr	r2, [r2, #8]
 80078d6:	f041 0101 	orr.w	r1, r1, #1
 80078da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80078de:	2300      	movs	r3, #0
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3710      	adds	r7, #16
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b082      	sub	sp, #8
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d101      	bne.n	80078fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80078f6:	2301      	movs	r3, #1
 80078f8:	e041      	b.n	800797e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007900:	b2db      	uxtb	r3, r3
 8007902:	2b00      	cmp	r3, #0
 8007904:	d106      	bne.n	8007914 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f7fa f9dc 	bl	8001ccc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2202      	movs	r2, #2
 8007918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	3304      	adds	r3, #4
 8007924:	4619      	mov	r1, r3
 8007926:	4610      	mov	r0, r2
 8007928:	f000 fce4 	bl	80082f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2201      	movs	r2, #1
 8007930:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2201      	movs	r2, #1
 8007938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2201      	movs	r2, #1
 8007940:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2201      	movs	r2, #1
 8007948:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2201      	movs	r2, #1
 8007950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2201      	movs	r2, #1
 8007958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2201      	movs	r2, #1
 8007960:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2201      	movs	r2, #1
 8007968:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2201      	movs	r2, #1
 8007970:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2201      	movs	r2, #1
 8007978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800797c:	2300      	movs	r3, #0
}
 800797e:	4618      	mov	r0, r3
 8007980:	3708      	adds	r7, #8
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}
	...

08007988 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007988:	b480      	push	{r7}
 800798a:	b085      	sub	sp, #20
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007996:	b2db      	uxtb	r3, r3
 8007998:	2b01      	cmp	r3, #1
 800799a:	d001      	beq.n	80079a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800799c:	2301      	movs	r3, #1
 800799e:	e04e      	b.n	8007a3e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2202      	movs	r2, #2
 80079a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	68da      	ldr	r2, [r3, #12]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f042 0201 	orr.w	r2, r2, #1
 80079b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a23      	ldr	r2, [pc, #140]	; (8007a4c <HAL_TIM_Base_Start_IT+0xc4>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d022      	beq.n	8007a08 <HAL_TIM_Base_Start_IT+0x80>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079ca:	d01d      	beq.n	8007a08 <HAL_TIM_Base_Start_IT+0x80>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a1f      	ldr	r2, [pc, #124]	; (8007a50 <HAL_TIM_Base_Start_IT+0xc8>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d018      	beq.n	8007a08 <HAL_TIM_Base_Start_IT+0x80>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4a1e      	ldr	r2, [pc, #120]	; (8007a54 <HAL_TIM_Base_Start_IT+0xcc>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d013      	beq.n	8007a08 <HAL_TIM_Base_Start_IT+0x80>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a1c      	ldr	r2, [pc, #112]	; (8007a58 <HAL_TIM_Base_Start_IT+0xd0>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d00e      	beq.n	8007a08 <HAL_TIM_Base_Start_IT+0x80>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4a1b      	ldr	r2, [pc, #108]	; (8007a5c <HAL_TIM_Base_Start_IT+0xd4>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d009      	beq.n	8007a08 <HAL_TIM_Base_Start_IT+0x80>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a19      	ldr	r2, [pc, #100]	; (8007a60 <HAL_TIM_Base_Start_IT+0xd8>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d004      	beq.n	8007a08 <HAL_TIM_Base_Start_IT+0x80>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a18      	ldr	r2, [pc, #96]	; (8007a64 <HAL_TIM_Base_Start_IT+0xdc>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d111      	bne.n	8007a2c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	689b      	ldr	r3, [r3, #8]
 8007a0e:	f003 0307 	and.w	r3, r3, #7
 8007a12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2b06      	cmp	r3, #6
 8007a18:	d010      	beq.n	8007a3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f042 0201 	orr.w	r2, r2, #1
 8007a28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a2a:	e007      	b.n	8007a3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	681a      	ldr	r2, [r3, #0]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f042 0201 	orr.w	r2, r2, #1
 8007a3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a3c:	2300      	movs	r3, #0
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3714      	adds	r7, #20
 8007a42:	46bd      	mov	sp, r7
 8007a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a48:	4770      	bx	lr
 8007a4a:	bf00      	nop
 8007a4c:	40010000 	.word	0x40010000
 8007a50:	40000400 	.word	0x40000400
 8007a54:	40000800 	.word	0x40000800
 8007a58:	40000c00 	.word	0x40000c00
 8007a5c:	40010400 	.word	0x40010400
 8007a60:	40014000 	.word	0x40014000
 8007a64:	40001800 	.word	0x40001800

08007a68 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b082      	sub	sp, #8
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d101      	bne.n	8007a7a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	e041      	b.n	8007afe <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a80:	b2db      	uxtb	r3, r3
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d106      	bne.n	8007a94 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f7fa f960 	bl	8001d54 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2202      	movs	r2, #2
 8007a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	3304      	adds	r3, #4
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	4610      	mov	r0, r2
 8007aa8:	f000 fc24 	bl	80082f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2201      	movs	r2, #1
 8007ab0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2201      	movs	r2, #1
 8007ac0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2201      	movs	r2, #1
 8007ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2201      	movs	r2, #1
 8007af0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2201      	movs	r2, #1
 8007af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007afc:	2300      	movs	r3, #0
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3708      	adds	r7, #8
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
	...

08007b08 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b084      	sub	sp, #16
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
 8007b10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b12:	2300      	movs	r3, #0
 8007b14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d104      	bne.n	8007b26 <HAL_TIM_IC_Start_IT+0x1e>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007b22:	b2db      	uxtb	r3, r3
 8007b24:	e013      	b.n	8007b4e <HAL_TIM_IC_Start_IT+0x46>
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	2b04      	cmp	r3, #4
 8007b2a:	d104      	bne.n	8007b36 <HAL_TIM_IC_Start_IT+0x2e>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	e00b      	b.n	8007b4e <HAL_TIM_IC_Start_IT+0x46>
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	2b08      	cmp	r3, #8
 8007b3a:	d104      	bne.n	8007b46 <HAL_TIM_IC_Start_IT+0x3e>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b42:	b2db      	uxtb	r3, r3
 8007b44:	e003      	b.n	8007b4e <HAL_TIM_IC_Start_IT+0x46>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b4c:	b2db      	uxtb	r3, r3
 8007b4e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d104      	bne.n	8007b60 <HAL_TIM_IC_Start_IT+0x58>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007b5c:	b2db      	uxtb	r3, r3
 8007b5e:	e013      	b.n	8007b88 <HAL_TIM_IC_Start_IT+0x80>
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	2b04      	cmp	r3, #4
 8007b64:	d104      	bne.n	8007b70 <HAL_TIM_IC_Start_IT+0x68>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	e00b      	b.n	8007b88 <HAL_TIM_IC_Start_IT+0x80>
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	2b08      	cmp	r3, #8
 8007b74:	d104      	bne.n	8007b80 <HAL_TIM_IC_Start_IT+0x78>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007b7c:	b2db      	uxtb	r3, r3
 8007b7e:	e003      	b.n	8007b88 <HAL_TIM_IC_Start_IT+0x80>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007b86:	b2db      	uxtb	r3, r3
 8007b88:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007b8a:	7bbb      	ldrb	r3, [r7, #14]
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d102      	bne.n	8007b96 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007b90:	7b7b      	ldrb	r3, [r7, #13]
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	d001      	beq.n	8007b9a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e0cc      	b.n	8007d34 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d104      	bne.n	8007baa <HAL_TIM_IC_Start_IT+0xa2>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2202      	movs	r2, #2
 8007ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ba8:	e013      	b.n	8007bd2 <HAL_TIM_IC_Start_IT+0xca>
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	2b04      	cmp	r3, #4
 8007bae:	d104      	bne.n	8007bba <HAL_TIM_IC_Start_IT+0xb2>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2202      	movs	r2, #2
 8007bb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007bb8:	e00b      	b.n	8007bd2 <HAL_TIM_IC_Start_IT+0xca>
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	2b08      	cmp	r3, #8
 8007bbe:	d104      	bne.n	8007bca <HAL_TIM_IC_Start_IT+0xc2>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2202      	movs	r2, #2
 8007bc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007bc8:	e003      	b.n	8007bd2 <HAL_TIM_IC_Start_IT+0xca>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2202      	movs	r2, #2
 8007bce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d104      	bne.n	8007be2 <HAL_TIM_IC_Start_IT+0xda>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2202      	movs	r2, #2
 8007bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007be0:	e013      	b.n	8007c0a <HAL_TIM_IC_Start_IT+0x102>
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	2b04      	cmp	r3, #4
 8007be6:	d104      	bne.n	8007bf2 <HAL_TIM_IC_Start_IT+0xea>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2202      	movs	r2, #2
 8007bec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007bf0:	e00b      	b.n	8007c0a <HAL_TIM_IC_Start_IT+0x102>
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	2b08      	cmp	r3, #8
 8007bf6:	d104      	bne.n	8007c02 <HAL_TIM_IC_Start_IT+0xfa>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2202      	movs	r2, #2
 8007bfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c00:	e003      	b.n	8007c0a <HAL_TIM_IC_Start_IT+0x102>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2202      	movs	r2, #2
 8007c06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	2b0c      	cmp	r3, #12
 8007c0e:	d841      	bhi.n	8007c94 <HAL_TIM_IC_Start_IT+0x18c>
 8007c10:	a201      	add	r2, pc, #4	; (adr r2, 8007c18 <HAL_TIM_IC_Start_IT+0x110>)
 8007c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c16:	bf00      	nop
 8007c18:	08007c4d 	.word	0x08007c4d
 8007c1c:	08007c95 	.word	0x08007c95
 8007c20:	08007c95 	.word	0x08007c95
 8007c24:	08007c95 	.word	0x08007c95
 8007c28:	08007c5f 	.word	0x08007c5f
 8007c2c:	08007c95 	.word	0x08007c95
 8007c30:	08007c95 	.word	0x08007c95
 8007c34:	08007c95 	.word	0x08007c95
 8007c38:	08007c71 	.word	0x08007c71
 8007c3c:	08007c95 	.word	0x08007c95
 8007c40:	08007c95 	.word	0x08007c95
 8007c44:	08007c95 	.word	0x08007c95
 8007c48:	08007c83 	.word	0x08007c83
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	68da      	ldr	r2, [r3, #12]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f042 0202 	orr.w	r2, r2, #2
 8007c5a:	60da      	str	r2, [r3, #12]
      break;
 8007c5c:	e01d      	b.n	8007c9a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	68da      	ldr	r2, [r3, #12]
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f042 0204 	orr.w	r2, r2, #4
 8007c6c:	60da      	str	r2, [r3, #12]
      break;
 8007c6e:	e014      	b.n	8007c9a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68da      	ldr	r2, [r3, #12]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f042 0208 	orr.w	r2, r2, #8
 8007c7e:	60da      	str	r2, [r3, #12]
      break;
 8007c80:	e00b      	b.n	8007c9a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	68da      	ldr	r2, [r3, #12]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f042 0210 	orr.w	r2, r2, #16
 8007c90:	60da      	str	r2, [r3, #12]
      break;
 8007c92:	e002      	b.n	8007c9a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007c94:	2301      	movs	r3, #1
 8007c96:	73fb      	strb	r3, [r7, #15]
      break;
 8007c98:	bf00      	nop
  }

  if (status == HAL_OK)
 8007c9a:	7bfb      	ldrb	r3, [r7, #15]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d148      	bne.n	8007d32 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	6839      	ldr	r1, [r7, #0]
 8007ca8:	4618      	mov	r0, r3
 8007caa:	f000 fd87 	bl	80087bc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4a22      	ldr	r2, [pc, #136]	; (8007d3c <HAL_TIM_IC_Start_IT+0x234>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d022      	beq.n	8007cfe <HAL_TIM_IC_Start_IT+0x1f6>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cc0:	d01d      	beq.n	8007cfe <HAL_TIM_IC_Start_IT+0x1f6>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a1e      	ldr	r2, [pc, #120]	; (8007d40 <HAL_TIM_IC_Start_IT+0x238>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d018      	beq.n	8007cfe <HAL_TIM_IC_Start_IT+0x1f6>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a1c      	ldr	r2, [pc, #112]	; (8007d44 <HAL_TIM_IC_Start_IT+0x23c>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d013      	beq.n	8007cfe <HAL_TIM_IC_Start_IT+0x1f6>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4a1b      	ldr	r2, [pc, #108]	; (8007d48 <HAL_TIM_IC_Start_IT+0x240>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d00e      	beq.n	8007cfe <HAL_TIM_IC_Start_IT+0x1f6>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a19      	ldr	r2, [pc, #100]	; (8007d4c <HAL_TIM_IC_Start_IT+0x244>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d009      	beq.n	8007cfe <HAL_TIM_IC_Start_IT+0x1f6>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a18      	ldr	r2, [pc, #96]	; (8007d50 <HAL_TIM_IC_Start_IT+0x248>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d004      	beq.n	8007cfe <HAL_TIM_IC_Start_IT+0x1f6>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a16      	ldr	r2, [pc, #88]	; (8007d54 <HAL_TIM_IC_Start_IT+0x24c>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d111      	bne.n	8007d22 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	f003 0307 	and.w	r3, r3, #7
 8007d08:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	2b06      	cmp	r3, #6
 8007d0e:	d010      	beq.n	8007d32 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	681a      	ldr	r2, [r3, #0]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f042 0201 	orr.w	r2, r2, #1
 8007d1e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d20:	e007      	b.n	8007d32 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681a      	ldr	r2, [r3, #0]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f042 0201 	orr.w	r2, r2, #1
 8007d30:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3710      	adds	r7, #16
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}
 8007d3c:	40010000 	.word	0x40010000
 8007d40:	40000400 	.word	0x40000400
 8007d44:	40000800 	.word	0x40000800
 8007d48:	40000c00 	.word	0x40000c00
 8007d4c:	40010400 	.word	0x40010400
 8007d50:	40014000 	.word	0x40014000
 8007d54:	40001800 	.word	0x40001800

08007d58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b082      	sub	sp, #8
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	691b      	ldr	r3, [r3, #16]
 8007d66:	f003 0302 	and.w	r3, r3, #2
 8007d6a:	2b02      	cmp	r3, #2
 8007d6c:	d122      	bne.n	8007db4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	f003 0302 	and.w	r3, r3, #2
 8007d78:	2b02      	cmp	r3, #2
 8007d7a:	d11b      	bne.n	8007db4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f06f 0202 	mvn.w	r2, #2
 8007d84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2201      	movs	r2, #1
 8007d8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	699b      	ldr	r3, [r3, #24]
 8007d92:	f003 0303 	and.w	r3, r3, #3
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d003      	beq.n	8007da2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f7f8 ff94 	bl	8000cc8 <HAL_TIM_IC_CaptureCallback>
 8007da0:	e005      	b.n	8007dae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 fa88 	bl	80082b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	f000 fa8f 	bl	80082cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2200      	movs	r2, #0
 8007db2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	691b      	ldr	r3, [r3, #16]
 8007dba:	f003 0304 	and.w	r3, r3, #4
 8007dbe:	2b04      	cmp	r3, #4
 8007dc0:	d122      	bne.n	8007e08 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	68db      	ldr	r3, [r3, #12]
 8007dc8:	f003 0304 	and.w	r3, r3, #4
 8007dcc:	2b04      	cmp	r3, #4
 8007dce:	d11b      	bne.n	8007e08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f06f 0204 	mvn.w	r2, #4
 8007dd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2202      	movs	r2, #2
 8007dde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	699b      	ldr	r3, [r3, #24]
 8007de6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d003      	beq.n	8007df6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f7f8 ff6a 	bl	8000cc8 <HAL_TIM_IC_CaptureCallback>
 8007df4:	e005      	b.n	8007e02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f000 fa5e 	bl	80082b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f000 fa65 	bl	80082cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2200      	movs	r2, #0
 8007e06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	691b      	ldr	r3, [r3, #16]
 8007e0e:	f003 0308 	and.w	r3, r3, #8
 8007e12:	2b08      	cmp	r3, #8
 8007e14:	d122      	bne.n	8007e5c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	68db      	ldr	r3, [r3, #12]
 8007e1c:	f003 0308 	and.w	r3, r3, #8
 8007e20:	2b08      	cmp	r3, #8
 8007e22:	d11b      	bne.n	8007e5c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f06f 0208 	mvn.w	r2, #8
 8007e2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2204      	movs	r2, #4
 8007e32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	69db      	ldr	r3, [r3, #28]
 8007e3a:	f003 0303 	and.w	r3, r3, #3
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d003      	beq.n	8007e4a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f7f8 ff40 	bl	8000cc8 <HAL_TIM_IC_CaptureCallback>
 8007e48:	e005      	b.n	8007e56 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f000 fa34 	bl	80082b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	f000 fa3b 	bl	80082cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	691b      	ldr	r3, [r3, #16]
 8007e62:	f003 0310 	and.w	r3, r3, #16
 8007e66:	2b10      	cmp	r3, #16
 8007e68:	d122      	bne.n	8007eb0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	68db      	ldr	r3, [r3, #12]
 8007e70:	f003 0310 	and.w	r3, r3, #16
 8007e74:	2b10      	cmp	r3, #16
 8007e76:	d11b      	bne.n	8007eb0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f06f 0210 	mvn.w	r2, #16
 8007e80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2208      	movs	r2, #8
 8007e86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	69db      	ldr	r3, [r3, #28]
 8007e8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d003      	beq.n	8007e9e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f7f8 ff16 	bl	8000cc8 <HAL_TIM_IC_CaptureCallback>
 8007e9c:	e005      	b.n	8007eaa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f000 fa0a 	bl	80082b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f000 fa11 	bl	80082cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2200      	movs	r2, #0
 8007eae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	691b      	ldr	r3, [r3, #16]
 8007eb6:	f003 0301 	and.w	r3, r3, #1
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d10e      	bne.n	8007edc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	68db      	ldr	r3, [r3, #12]
 8007ec4:	f003 0301 	and.w	r3, r3, #1
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d107      	bne.n	8007edc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f06f 0201 	mvn.w	r2, #1
 8007ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f7f9 fd1a 	bl	8001910 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	691b      	ldr	r3, [r3, #16]
 8007ee2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ee6:	2b80      	cmp	r3, #128	; 0x80
 8007ee8:	d10e      	bne.n	8007f08 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ef4:	2b80      	cmp	r3, #128	; 0x80
 8007ef6:	d107      	bne.n	8007f08 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 fd06 	bl	8008914 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	691b      	ldr	r3, [r3, #16]
 8007f0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f12:	2b40      	cmp	r3, #64	; 0x40
 8007f14:	d10e      	bne.n	8007f34 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68db      	ldr	r3, [r3, #12]
 8007f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f20:	2b40      	cmp	r3, #64	; 0x40
 8007f22:	d107      	bne.n	8007f34 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007f2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 f9d6 	bl	80082e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	691b      	ldr	r3, [r3, #16]
 8007f3a:	f003 0320 	and.w	r3, r3, #32
 8007f3e:	2b20      	cmp	r3, #32
 8007f40:	d10e      	bne.n	8007f60 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	68db      	ldr	r3, [r3, #12]
 8007f48:	f003 0320 	and.w	r3, r3, #32
 8007f4c:	2b20      	cmp	r3, #32
 8007f4e:	d107      	bne.n	8007f60 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f06f 0220 	mvn.w	r2, #32
 8007f58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 fcd0 	bl	8008900 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007f60:	bf00      	nop
 8007f62:	3708      	adds	r7, #8
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}

08007f68 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b086      	sub	sp, #24
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f74:	2300      	movs	r3, #0
 8007f76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	d101      	bne.n	8007f86 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007f82:	2302      	movs	r3, #2
 8007f84:	e088      	b.n	8008098 <HAL_TIM_IC_ConfigChannel+0x130>
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2201      	movs	r2, #1
 8007f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d11b      	bne.n	8007fcc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6818      	ldr	r0, [r3, #0]
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	6819      	ldr	r1, [r3, #0]
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	685a      	ldr	r2, [r3, #4]
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	68db      	ldr	r3, [r3, #12]
 8007fa4:	f000 fa46 	bl	8008434 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	699a      	ldr	r2, [r3, #24]
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f022 020c 	bic.w	r2, r2, #12
 8007fb6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	6999      	ldr	r1, [r3, #24]
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	689a      	ldr	r2, [r3, #8]
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	430a      	orrs	r2, r1
 8007fc8:	619a      	str	r2, [r3, #24]
 8007fca:	e060      	b.n	800808e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2b04      	cmp	r3, #4
 8007fd0:	d11c      	bne.n	800800c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	6818      	ldr	r0, [r3, #0]
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	6819      	ldr	r1, [r3, #0]
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	685a      	ldr	r2, [r3, #4]
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	68db      	ldr	r3, [r3, #12]
 8007fe2:	f000 faca 	bl	800857a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	699a      	ldr	r2, [r3, #24]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007ff4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	6999      	ldr	r1, [r3, #24]
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	021a      	lsls	r2, r3, #8
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	430a      	orrs	r2, r1
 8008008:	619a      	str	r2, [r3, #24]
 800800a:	e040      	b.n	800808e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2b08      	cmp	r3, #8
 8008010:	d11b      	bne.n	800804a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	6818      	ldr	r0, [r3, #0]
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	6819      	ldr	r1, [r3, #0]
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	685a      	ldr	r2, [r3, #4]
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	68db      	ldr	r3, [r3, #12]
 8008022:	f000 fb17 	bl	8008654 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	69da      	ldr	r2, [r3, #28]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f022 020c 	bic.w	r2, r2, #12
 8008034:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	69d9      	ldr	r1, [r3, #28]
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	689a      	ldr	r2, [r3, #8]
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	430a      	orrs	r2, r1
 8008046:	61da      	str	r2, [r3, #28]
 8008048:	e021      	b.n	800808e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2b0c      	cmp	r3, #12
 800804e:	d11c      	bne.n	800808a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	6818      	ldr	r0, [r3, #0]
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	6819      	ldr	r1, [r3, #0]
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	685a      	ldr	r2, [r3, #4]
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	f000 fb34 	bl	80086cc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	69da      	ldr	r2, [r3, #28]
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008072:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	69d9      	ldr	r1, [r3, #28]
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	021a      	lsls	r2, r3, #8
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	430a      	orrs	r2, r1
 8008086:	61da      	str	r2, [r3, #28]
 8008088:	e001      	b.n	800808e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2200      	movs	r2, #0
 8008092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008096:	7dfb      	ldrb	r3, [r7, #23]
}
 8008098:	4618      	mov	r0, r3
 800809a:	3718      	adds	r7, #24
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}

080080a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b084      	sub	sp, #16
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080aa:	2300      	movs	r3, #0
 80080ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080b4:	2b01      	cmp	r3, #1
 80080b6:	d101      	bne.n	80080bc <HAL_TIM_ConfigClockSource+0x1c>
 80080b8:	2302      	movs	r3, #2
 80080ba:	e0b4      	b.n	8008226 <HAL_TIM_ConfigClockSource+0x186>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2201      	movs	r2, #1
 80080c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2202      	movs	r2, #2
 80080c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80080da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80080e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	68ba      	ldr	r2, [r7, #8]
 80080ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080f4:	d03e      	beq.n	8008174 <HAL_TIM_ConfigClockSource+0xd4>
 80080f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080fa:	f200 8087 	bhi.w	800820c <HAL_TIM_ConfigClockSource+0x16c>
 80080fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008102:	f000 8086 	beq.w	8008212 <HAL_TIM_ConfigClockSource+0x172>
 8008106:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800810a:	d87f      	bhi.n	800820c <HAL_TIM_ConfigClockSource+0x16c>
 800810c:	2b70      	cmp	r3, #112	; 0x70
 800810e:	d01a      	beq.n	8008146 <HAL_TIM_ConfigClockSource+0xa6>
 8008110:	2b70      	cmp	r3, #112	; 0x70
 8008112:	d87b      	bhi.n	800820c <HAL_TIM_ConfigClockSource+0x16c>
 8008114:	2b60      	cmp	r3, #96	; 0x60
 8008116:	d050      	beq.n	80081ba <HAL_TIM_ConfigClockSource+0x11a>
 8008118:	2b60      	cmp	r3, #96	; 0x60
 800811a:	d877      	bhi.n	800820c <HAL_TIM_ConfigClockSource+0x16c>
 800811c:	2b50      	cmp	r3, #80	; 0x50
 800811e:	d03c      	beq.n	800819a <HAL_TIM_ConfigClockSource+0xfa>
 8008120:	2b50      	cmp	r3, #80	; 0x50
 8008122:	d873      	bhi.n	800820c <HAL_TIM_ConfigClockSource+0x16c>
 8008124:	2b40      	cmp	r3, #64	; 0x40
 8008126:	d058      	beq.n	80081da <HAL_TIM_ConfigClockSource+0x13a>
 8008128:	2b40      	cmp	r3, #64	; 0x40
 800812a:	d86f      	bhi.n	800820c <HAL_TIM_ConfigClockSource+0x16c>
 800812c:	2b30      	cmp	r3, #48	; 0x30
 800812e:	d064      	beq.n	80081fa <HAL_TIM_ConfigClockSource+0x15a>
 8008130:	2b30      	cmp	r3, #48	; 0x30
 8008132:	d86b      	bhi.n	800820c <HAL_TIM_ConfigClockSource+0x16c>
 8008134:	2b20      	cmp	r3, #32
 8008136:	d060      	beq.n	80081fa <HAL_TIM_ConfigClockSource+0x15a>
 8008138:	2b20      	cmp	r3, #32
 800813a:	d867      	bhi.n	800820c <HAL_TIM_ConfigClockSource+0x16c>
 800813c:	2b00      	cmp	r3, #0
 800813e:	d05c      	beq.n	80081fa <HAL_TIM_ConfigClockSource+0x15a>
 8008140:	2b10      	cmp	r3, #16
 8008142:	d05a      	beq.n	80081fa <HAL_TIM_ConfigClockSource+0x15a>
 8008144:	e062      	b.n	800820c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6818      	ldr	r0, [r3, #0]
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	6899      	ldr	r1, [r3, #8]
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	685a      	ldr	r2, [r3, #4]
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	68db      	ldr	r3, [r3, #12]
 8008156:	f000 fb11 	bl	800877c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008168:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	68ba      	ldr	r2, [r7, #8]
 8008170:	609a      	str	r2, [r3, #8]
      break;
 8008172:	e04f      	b.n	8008214 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6818      	ldr	r0, [r3, #0]
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	6899      	ldr	r1, [r3, #8]
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	685a      	ldr	r2, [r3, #4]
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	68db      	ldr	r3, [r3, #12]
 8008184:	f000 fafa 	bl	800877c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	689a      	ldr	r2, [r3, #8]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008196:	609a      	str	r2, [r3, #8]
      break;
 8008198:	e03c      	b.n	8008214 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6818      	ldr	r0, [r3, #0]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	6859      	ldr	r1, [r3, #4]
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	68db      	ldr	r3, [r3, #12]
 80081a6:	461a      	mov	r2, r3
 80081a8:	f000 f9b8 	bl	800851c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2150      	movs	r1, #80	; 0x50
 80081b2:	4618      	mov	r0, r3
 80081b4:	f000 fac7 	bl	8008746 <TIM_ITRx_SetConfig>
      break;
 80081b8:	e02c      	b.n	8008214 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6818      	ldr	r0, [r3, #0]
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	6859      	ldr	r1, [r3, #4]
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	461a      	mov	r2, r3
 80081c8:	f000 fa14 	bl	80085f4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2160      	movs	r1, #96	; 0x60
 80081d2:	4618      	mov	r0, r3
 80081d4:	f000 fab7 	bl	8008746 <TIM_ITRx_SetConfig>
      break;
 80081d8:	e01c      	b.n	8008214 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6818      	ldr	r0, [r3, #0]
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	6859      	ldr	r1, [r3, #4]
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	68db      	ldr	r3, [r3, #12]
 80081e6:	461a      	mov	r2, r3
 80081e8:	f000 f998 	bl	800851c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	2140      	movs	r1, #64	; 0x40
 80081f2:	4618      	mov	r0, r3
 80081f4:	f000 faa7 	bl	8008746 <TIM_ITRx_SetConfig>
      break;
 80081f8:	e00c      	b.n	8008214 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681a      	ldr	r2, [r3, #0]
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4619      	mov	r1, r3
 8008204:	4610      	mov	r0, r2
 8008206:	f000 fa9e 	bl	8008746 <TIM_ITRx_SetConfig>
      break;
 800820a:	e003      	b.n	8008214 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	73fb      	strb	r3, [r7, #15]
      break;
 8008210:	e000      	b.n	8008214 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008212:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2201      	movs	r2, #1
 8008218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008224:	7bfb      	ldrb	r3, [r7, #15]
}
 8008226:	4618      	mov	r0, r3
 8008228:	3710      	adds	r7, #16
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}
	...

08008230 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008230:	b480      	push	{r7}
 8008232:	b085      	sub	sp, #20
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800823a:	2300      	movs	r3, #0
 800823c:	60fb      	str	r3, [r7, #12]
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	2b0c      	cmp	r3, #12
 8008242:	d831      	bhi.n	80082a8 <HAL_TIM_ReadCapturedValue+0x78>
 8008244:	a201      	add	r2, pc, #4	; (adr r2, 800824c <HAL_TIM_ReadCapturedValue+0x1c>)
 8008246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800824a:	bf00      	nop
 800824c:	08008281 	.word	0x08008281
 8008250:	080082a9 	.word	0x080082a9
 8008254:	080082a9 	.word	0x080082a9
 8008258:	080082a9 	.word	0x080082a9
 800825c:	0800828b 	.word	0x0800828b
 8008260:	080082a9 	.word	0x080082a9
 8008264:	080082a9 	.word	0x080082a9
 8008268:	080082a9 	.word	0x080082a9
 800826c:	08008295 	.word	0x08008295
 8008270:	080082a9 	.word	0x080082a9
 8008274:	080082a9 	.word	0x080082a9
 8008278:	080082a9 	.word	0x080082a9
 800827c:	0800829f 	.word	0x0800829f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008286:	60fb      	str	r3, [r7, #12]

      break;
 8008288:	e00f      	b.n	80082aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008290:	60fb      	str	r3, [r7, #12]

      break;
 8008292:	e00a      	b.n	80082aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800829a:	60fb      	str	r3, [r7, #12]

      break;
 800829c:	e005      	b.n	80082aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a4:	60fb      	str	r3, [r7, #12]

      break;
 80082a6:	e000      	b.n	80082aa <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80082a8:	bf00      	nop
  }

  return tmpreg;
 80082aa:	68fb      	ldr	r3, [r7, #12]
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3714      	adds	r7, #20
 80082b0:	46bd      	mov	sp, r7
 80082b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b6:	4770      	bx	lr

080082b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80082d4:	bf00      	nop
 80082d6:	370c      	adds	r7, #12
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80082e8:	bf00      	nop
 80082ea:	370c      	adds	r7, #12
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr

080082f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b085      	sub	sp, #20
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
 80082fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	4a40      	ldr	r2, [pc, #256]	; (8008408 <TIM_Base_SetConfig+0x114>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d013      	beq.n	8008334 <TIM_Base_SetConfig+0x40>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008312:	d00f      	beq.n	8008334 <TIM_Base_SetConfig+0x40>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	4a3d      	ldr	r2, [pc, #244]	; (800840c <TIM_Base_SetConfig+0x118>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d00b      	beq.n	8008334 <TIM_Base_SetConfig+0x40>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4a3c      	ldr	r2, [pc, #240]	; (8008410 <TIM_Base_SetConfig+0x11c>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d007      	beq.n	8008334 <TIM_Base_SetConfig+0x40>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	4a3b      	ldr	r2, [pc, #236]	; (8008414 <TIM_Base_SetConfig+0x120>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d003      	beq.n	8008334 <TIM_Base_SetConfig+0x40>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	4a3a      	ldr	r2, [pc, #232]	; (8008418 <TIM_Base_SetConfig+0x124>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d108      	bne.n	8008346 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800833a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	68fa      	ldr	r2, [r7, #12]
 8008342:	4313      	orrs	r3, r2
 8008344:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	4a2f      	ldr	r2, [pc, #188]	; (8008408 <TIM_Base_SetConfig+0x114>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d02b      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008354:	d027      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	4a2c      	ldr	r2, [pc, #176]	; (800840c <TIM_Base_SetConfig+0x118>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d023      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	4a2b      	ldr	r2, [pc, #172]	; (8008410 <TIM_Base_SetConfig+0x11c>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d01f      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	4a2a      	ldr	r2, [pc, #168]	; (8008414 <TIM_Base_SetConfig+0x120>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d01b      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	4a29      	ldr	r2, [pc, #164]	; (8008418 <TIM_Base_SetConfig+0x124>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d017      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	4a28      	ldr	r2, [pc, #160]	; (800841c <TIM_Base_SetConfig+0x128>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d013      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	4a27      	ldr	r2, [pc, #156]	; (8008420 <TIM_Base_SetConfig+0x12c>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d00f      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	4a26      	ldr	r2, [pc, #152]	; (8008424 <TIM_Base_SetConfig+0x130>)
 800838a:	4293      	cmp	r3, r2
 800838c:	d00b      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	4a25      	ldr	r2, [pc, #148]	; (8008428 <TIM_Base_SetConfig+0x134>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d007      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	4a24      	ldr	r2, [pc, #144]	; (800842c <TIM_Base_SetConfig+0x138>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d003      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4a23      	ldr	r2, [pc, #140]	; (8008430 <TIM_Base_SetConfig+0x13c>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d108      	bne.n	80083b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	68db      	ldr	r3, [r3, #12]
 80083b2:	68fa      	ldr	r2, [r7, #12]
 80083b4:	4313      	orrs	r3, r2
 80083b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	695b      	ldr	r3, [r3, #20]
 80083c2:	4313      	orrs	r3, r2
 80083c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	68fa      	ldr	r2, [r7, #12]
 80083ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	689a      	ldr	r2, [r3, #8]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4a0a      	ldr	r2, [pc, #40]	; (8008408 <TIM_Base_SetConfig+0x114>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d003      	beq.n	80083ec <TIM_Base_SetConfig+0xf8>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	4a0c      	ldr	r2, [pc, #48]	; (8008418 <TIM_Base_SetConfig+0x124>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d103      	bne.n	80083f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	691a      	ldr	r2, [r3, #16]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	615a      	str	r2, [r3, #20]
}
 80083fa:	bf00      	nop
 80083fc:	3714      	adds	r7, #20
 80083fe:	46bd      	mov	sp, r7
 8008400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008404:	4770      	bx	lr
 8008406:	bf00      	nop
 8008408:	40010000 	.word	0x40010000
 800840c:	40000400 	.word	0x40000400
 8008410:	40000800 	.word	0x40000800
 8008414:	40000c00 	.word	0x40000c00
 8008418:	40010400 	.word	0x40010400
 800841c:	40014000 	.word	0x40014000
 8008420:	40014400 	.word	0x40014400
 8008424:	40014800 	.word	0x40014800
 8008428:	40001800 	.word	0x40001800
 800842c:	40001c00 	.word	0x40001c00
 8008430:	40002000 	.word	0x40002000

08008434 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008434:	b480      	push	{r7}
 8008436:	b087      	sub	sp, #28
 8008438:	af00      	add	r7, sp, #0
 800843a:	60f8      	str	r0, [r7, #12]
 800843c:	60b9      	str	r1, [r7, #8]
 800843e:	607a      	str	r2, [r7, #4]
 8008440:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	6a1b      	ldr	r3, [r3, #32]
 8008446:	f023 0201 	bic.w	r2, r3, #1
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	699b      	ldr	r3, [r3, #24]
 8008452:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	6a1b      	ldr	r3, [r3, #32]
 8008458:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	4a28      	ldr	r2, [pc, #160]	; (8008500 <TIM_TI1_SetConfig+0xcc>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d01b      	beq.n	800849a <TIM_TI1_SetConfig+0x66>
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008468:	d017      	beq.n	800849a <TIM_TI1_SetConfig+0x66>
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	4a25      	ldr	r2, [pc, #148]	; (8008504 <TIM_TI1_SetConfig+0xd0>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d013      	beq.n	800849a <TIM_TI1_SetConfig+0x66>
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	4a24      	ldr	r2, [pc, #144]	; (8008508 <TIM_TI1_SetConfig+0xd4>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d00f      	beq.n	800849a <TIM_TI1_SetConfig+0x66>
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	4a23      	ldr	r2, [pc, #140]	; (800850c <TIM_TI1_SetConfig+0xd8>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d00b      	beq.n	800849a <TIM_TI1_SetConfig+0x66>
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	4a22      	ldr	r2, [pc, #136]	; (8008510 <TIM_TI1_SetConfig+0xdc>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d007      	beq.n	800849a <TIM_TI1_SetConfig+0x66>
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	4a21      	ldr	r2, [pc, #132]	; (8008514 <TIM_TI1_SetConfig+0xe0>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d003      	beq.n	800849a <TIM_TI1_SetConfig+0x66>
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	4a20      	ldr	r2, [pc, #128]	; (8008518 <TIM_TI1_SetConfig+0xe4>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d101      	bne.n	800849e <TIM_TI1_SetConfig+0x6a>
 800849a:	2301      	movs	r3, #1
 800849c:	e000      	b.n	80084a0 <TIM_TI1_SetConfig+0x6c>
 800849e:	2300      	movs	r3, #0
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d008      	beq.n	80084b6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80084a4:	697b      	ldr	r3, [r7, #20]
 80084a6:	f023 0303 	bic.w	r3, r3, #3
 80084aa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80084ac:	697a      	ldr	r2, [r7, #20]
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	4313      	orrs	r3, r2
 80084b2:	617b      	str	r3, [r7, #20]
 80084b4:	e003      	b.n	80084be <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	f043 0301 	orr.w	r3, r3, #1
 80084bc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80084c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	011b      	lsls	r3, r3, #4
 80084ca:	b2db      	uxtb	r3, r3
 80084cc:	697a      	ldr	r2, [r7, #20]
 80084ce:	4313      	orrs	r3, r2
 80084d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80084d2:	693b      	ldr	r3, [r7, #16]
 80084d4:	f023 030a 	bic.w	r3, r3, #10
 80084d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	f003 030a 	and.w	r3, r3, #10
 80084e0:	693a      	ldr	r2, [r7, #16]
 80084e2:	4313      	orrs	r3, r2
 80084e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	697a      	ldr	r2, [r7, #20]
 80084ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	693a      	ldr	r2, [r7, #16]
 80084f0:	621a      	str	r2, [r3, #32]
}
 80084f2:	bf00      	nop
 80084f4:	371c      	adds	r7, #28
 80084f6:	46bd      	mov	sp, r7
 80084f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fc:	4770      	bx	lr
 80084fe:	bf00      	nop
 8008500:	40010000 	.word	0x40010000
 8008504:	40000400 	.word	0x40000400
 8008508:	40000800 	.word	0x40000800
 800850c:	40000c00 	.word	0x40000c00
 8008510:	40010400 	.word	0x40010400
 8008514:	40014000 	.word	0x40014000
 8008518:	40001800 	.word	0x40001800

0800851c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800851c:	b480      	push	{r7}
 800851e:	b087      	sub	sp, #28
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	6a1b      	ldr	r3, [r3, #32]
 800852c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	6a1b      	ldr	r3, [r3, #32]
 8008532:	f023 0201 	bic.w	r2, r3, #1
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	699b      	ldr	r3, [r3, #24]
 800853e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008546:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	011b      	lsls	r3, r3, #4
 800854c:	693a      	ldr	r2, [r7, #16]
 800854e:	4313      	orrs	r3, r2
 8008550:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	f023 030a 	bic.w	r3, r3, #10
 8008558:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800855a:	697a      	ldr	r2, [r7, #20]
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	4313      	orrs	r3, r2
 8008560:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	693a      	ldr	r2, [r7, #16]
 8008566:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	697a      	ldr	r2, [r7, #20]
 800856c:	621a      	str	r2, [r3, #32]
}
 800856e:	bf00      	nop
 8008570:	371c      	adds	r7, #28
 8008572:	46bd      	mov	sp, r7
 8008574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008578:	4770      	bx	lr

0800857a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800857a:	b480      	push	{r7}
 800857c:	b087      	sub	sp, #28
 800857e:	af00      	add	r7, sp, #0
 8008580:	60f8      	str	r0, [r7, #12]
 8008582:	60b9      	str	r1, [r7, #8]
 8008584:	607a      	str	r2, [r7, #4]
 8008586:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	6a1b      	ldr	r3, [r3, #32]
 800858c:	f023 0210 	bic.w	r2, r3, #16
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	699b      	ldr	r3, [r3, #24]
 8008598:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	6a1b      	ldr	r3, [r3, #32]
 800859e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085a6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	021b      	lsls	r3, r3, #8
 80085ac:	697a      	ldr	r2, [r7, #20]
 80085ae:	4313      	orrs	r3, r2
 80085b0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80085b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	031b      	lsls	r3, r3, #12
 80085be:	b29b      	uxth	r3, r3
 80085c0:	697a      	ldr	r2, [r7, #20]
 80085c2:	4313      	orrs	r3, r2
 80085c4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80085cc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	011b      	lsls	r3, r3, #4
 80085d2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80085d6:	693a      	ldr	r2, [r7, #16]
 80085d8:	4313      	orrs	r3, r2
 80085da:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	697a      	ldr	r2, [r7, #20]
 80085e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	693a      	ldr	r2, [r7, #16]
 80085e6:	621a      	str	r2, [r3, #32]
}
 80085e8:	bf00      	nop
 80085ea:	371c      	adds	r7, #28
 80085ec:	46bd      	mov	sp, r7
 80085ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f2:	4770      	bx	lr

080085f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b087      	sub	sp, #28
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	60f8      	str	r0, [r7, #12]
 80085fc:	60b9      	str	r1, [r7, #8]
 80085fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6a1b      	ldr	r3, [r3, #32]
 8008604:	f023 0210 	bic.w	r2, r3, #16
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	699b      	ldr	r3, [r3, #24]
 8008610:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	6a1b      	ldr	r3, [r3, #32]
 8008616:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008618:	697b      	ldr	r3, [r7, #20]
 800861a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800861e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	031b      	lsls	r3, r3, #12
 8008624:	697a      	ldr	r2, [r7, #20]
 8008626:	4313      	orrs	r3, r2
 8008628:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008630:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	011b      	lsls	r3, r3, #4
 8008636:	693a      	ldr	r2, [r7, #16]
 8008638:	4313      	orrs	r3, r2
 800863a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	697a      	ldr	r2, [r7, #20]
 8008640:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	693a      	ldr	r2, [r7, #16]
 8008646:	621a      	str	r2, [r3, #32]
}
 8008648:	bf00      	nop
 800864a:	371c      	adds	r7, #28
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr

08008654 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008654:	b480      	push	{r7}
 8008656:	b087      	sub	sp, #28
 8008658:	af00      	add	r7, sp, #0
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	60b9      	str	r1, [r7, #8]
 800865e:	607a      	str	r2, [r7, #4]
 8008660:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	6a1b      	ldr	r3, [r3, #32]
 8008666:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	69db      	ldr	r3, [r3, #28]
 8008672:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	6a1b      	ldr	r3, [r3, #32]
 8008678:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	f023 0303 	bic.w	r3, r3, #3
 8008680:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008682:	697a      	ldr	r2, [r7, #20]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	4313      	orrs	r3, r2
 8008688:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008690:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	011b      	lsls	r3, r3, #4
 8008696:	b2db      	uxtb	r3, r3
 8008698:	697a      	ldr	r2, [r7, #20]
 800869a:	4313      	orrs	r3, r2
 800869c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80086a4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	021b      	lsls	r3, r3, #8
 80086aa:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80086ae:	693a      	ldr	r2, [r7, #16]
 80086b0:	4313      	orrs	r3, r2
 80086b2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	697a      	ldr	r2, [r7, #20]
 80086b8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	693a      	ldr	r2, [r7, #16]
 80086be:	621a      	str	r2, [r3, #32]
}
 80086c0:	bf00      	nop
 80086c2:	371c      	adds	r7, #28
 80086c4:	46bd      	mov	sp, r7
 80086c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ca:	4770      	bx	lr

080086cc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80086cc:	b480      	push	{r7}
 80086ce:	b087      	sub	sp, #28
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	60f8      	str	r0, [r7, #12]
 80086d4:	60b9      	str	r1, [r7, #8]
 80086d6:	607a      	str	r2, [r7, #4]
 80086d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	6a1b      	ldr	r3, [r3, #32]
 80086de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	69db      	ldr	r3, [r3, #28]
 80086ea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	6a1b      	ldr	r3, [r3, #32]
 80086f0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086f8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	021b      	lsls	r3, r3, #8
 80086fe:	697a      	ldr	r2, [r7, #20]
 8008700:	4313      	orrs	r3, r2
 8008702:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800870a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	031b      	lsls	r3, r3, #12
 8008710:	b29b      	uxth	r3, r3
 8008712:	697a      	ldr	r2, [r7, #20]
 8008714:	4313      	orrs	r3, r2
 8008716:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800871e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	031b      	lsls	r3, r3, #12
 8008724:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008728:	693a      	ldr	r2, [r7, #16]
 800872a:	4313      	orrs	r3, r2
 800872c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	697a      	ldr	r2, [r7, #20]
 8008732:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	693a      	ldr	r2, [r7, #16]
 8008738:	621a      	str	r2, [r3, #32]
}
 800873a:	bf00      	nop
 800873c:	371c      	adds	r7, #28
 800873e:	46bd      	mov	sp, r7
 8008740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008744:	4770      	bx	lr

08008746 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008746:	b480      	push	{r7}
 8008748:	b085      	sub	sp, #20
 800874a:	af00      	add	r7, sp, #0
 800874c:	6078      	str	r0, [r7, #4]
 800874e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	689b      	ldr	r3, [r3, #8]
 8008754:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800875c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800875e:	683a      	ldr	r2, [r7, #0]
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	4313      	orrs	r3, r2
 8008764:	f043 0307 	orr.w	r3, r3, #7
 8008768:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	68fa      	ldr	r2, [r7, #12]
 800876e:	609a      	str	r2, [r3, #8]
}
 8008770:	bf00      	nop
 8008772:	3714      	adds	r7, #20
 8008774:	46bd      	mov	sp, r7
 8008776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877a:	4770      	bx	lr

0800877c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800877c:	b480      	push	{r7}
 800877e:	b087      	sub	sp, #28
 8008780:	af00      	add	r7, sp, #0
 8008782:	60f8      	str	r0, [r7, #12]
 8008784:	60b9      	str	r1, [r7, #8]
 8008786:	607a      	str	r2, [r7, #4]
 8008788:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	689b      	ldr	r3, [r3, #8]
 800878e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008796:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	021a      	lsls	r2, r3, #8
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	431a      	orrs	r2, r3
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	4313      	orrs	r3, r2
 80087a4:	697a      	ldr	r2, [r7, #20]
 80087a6:	4313      	orrs	r3, r2
 80087a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	697a      	ldr	r2, [r7, #20]
 80087ae:	609a      	str	r2, [r3, #8]
}
 80087b0:	bf00      	nop
 80087b2:	371c      	adds	r7, #28
 80087b4:	46bd      	mov	sp, r7
 80087b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ba:	4770      	bx	lr

080087bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80087bc:	b480      	push	{r7}
 80087be:	b087      	sub	sp, #28
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	60f8      	str	r0, [r7, #12]
 80087c4:	60b9      	str	r1, [r7, #8]
 80087c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	f003 031f 	and.w	r3, r3, #31
 80087ce:	2201      	movs	r2, #1
 80087d0:	fa02 f303 	lsl.w	r3, r2, r3
 80087d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	6a1a      	ldr	r2, [r3, #32]
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	43db      	mvns	r3, r3
 80087de:	401a      	ands	r2, r3
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6a1a      	ldr	r2, [r3, #32]
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	f003 031f 	and.w	r3, r3, #31
 80087ee:	6879      	ldr	r1, [r7, #4]
 80087f0:	fa01 f303 	lsl.w	r3, r1, r3
 80087f4:	431a      	orrs	r2, r3
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	621a      	str	r2, [r3, #32]
}
 80087fa:	bf00      	nop
 80087fc:	371c      	adds	r7, #28
 80087fe:	46bd      	mov	sp, r7
 8008800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008804:	4770      	bx	lr
	...

08008808 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008808:	b480      	push	{r7}
 800880a:	b085      	sub	sp, #20
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
 8008810:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008818:	2b01      	cmp	r3, #1
 800881a:	d101      	bne.n	8008820 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800881c:	2302      	movs	r3, #2
 800881e:	e05a      	b.n	80088d6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2201      	movs	r2, #1
 8008824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2202      	movs	r2, #2
 800882c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008846:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	68fa      	ldr	r2, [r7, #12]
 800884e:	4313      	orrs	r3, r2
 8008850:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	68fa      	ldr	r2, [r7, #12]
 8008858:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a21      	ldr	r2, [pc, #132]	; (80088e4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d022      	beq.n	80088aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800886c:	d01d      	beq.n	80088aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	4a1d      	ldr	r2, [pc, #116]	; (80088e8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008874:	4293      	cmp	r3, r2
 8008876:	d018      	beq.n	80088aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a1b      	ldr	r2, [pc, #108]	; (80088ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d013      	beq.n	80088aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a1a      	ldr	r2, [pc, #104]	; (80088f0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d00e      	beq.n	80088aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4a18      	ldr	r2, [pc, #96]	; (80088f4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d009      	beq.n	80088aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a17      	ldr	r2, [pc, #92]	; (80088f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d004      	beq.n	80088aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	4a15      	ldr	r2, [pc, #84]	; (80088fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d10c      	bne.n	80088c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80088aa:	68bb      	ldr	r3, [r7, #8]
 80088ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80088b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	68ba      	ldr	r2, [r7, #8]
 80088b8:	4313      	orrs	r3, r2
 80088ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	68ba      	ldr	r2, [r7, #8]
 80088c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2201      	movs	r2, #1
 80088c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80088d4:	2300      	movs	r3, #0
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3714      	adds	r7, #20
 80088da:	46bd      	mov	sp, r7
 80088dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e0:	4770      	bx	lr
 80088e2:	bf00      	nop
 80088e4:	40010000 	.word	0x40010000
 80088e8:	40000400 	.word	0x40000400
 80088ec:	40000800 	.word	0x40000800
 80088f0:	40000c00 	.word	0x40000c00
 80088f4:	40010400 	.word	0x40010400
 80088f8:	40014000 	.word	0x40014000
 80088fc:	40001800 	.word	0x40001800

08008900 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008900:	b480      	push	{r7}
 8008902:	b083      	sub	sp, #12
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008908:	bf00      	nop
 800890a:	370c      	adds	r7, #12
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr

08008914 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008914:	b480      	push	{r7}
 8008916:	b083      	sub	sp, #12
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800891c:	bf00      	nop
 800891e:	370c      	adds	r7, #12
 8008920:	46bd      	mov	sp, r7
 8008922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008926:	4770      	bx	lr

08008928 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8008928:	b480      	push	{r7}
 800892a:	b085      	sub	sp, #20
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
 8008930:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8008932:	2300      	movs	r3, #0
 8008934:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	681a      	ldr	r2, [r3, #0]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008940:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8008942:	68fa      	ldr	r2, [r7, #12]
 8008944:	4b20      	ldr	r3, [pc, #128]	; (80089c8 <FSMC_NORSRAM_Init+0xa0>)
 8008946:	4013      	ands	r3, r2
 8008948:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008952:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8008958:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800895e:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008964:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800896a:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8008970:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8008976:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800897c:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8008982:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8008988:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800898e:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8008994:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008996:	68fa      	ldr	r2, [r7, #12]
 8008998:	4313      	orrs	r3, r2
 800899a:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	689b      	ldr	r3, [r3, #8]
 80089a0:	2b08      	cmp	r3, #8
 80089a2:	d103      	bne.n	80089ac <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089aa:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	681a      	ldr	r2, [r3, #0]
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	68f9      	ldr	r1, [r7, #12]
 80089b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80089b8:	2300      	movs	r3, #0
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3714      	adds	r7, #20
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr
 80089c6:	bf00      	nop
 80089c8:	fff00080 	.word	0xfff00080

080089cc <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b087      	sub	sp, #28
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	60f8      	str	r0, [r7, #12]
 80089d4:	60b9      	str	r1, [r7, #8]
 80089d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80089d8:	2300      	movs	r3, #0
 80089da:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	1c5a      	adds	r2, r3, #1
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089e6:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80089ee:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	685b      	ldr	r3, [r3, #4]
 80089f8:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80089fa:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	689b      	ldr	r3, [r3, #8]
 8008a00:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008a02:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	68db      	ldr	r3, [r3, #12]
 8008a08:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8008a0a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	691b      	ldr	r3, [r3, #16]
 8008a10:	3b01      	subs	r3, #1
 8008a12:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008a14:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	695b      	ldr	r3, [r3, #20]
 8008a1a:	3b02      	subs	r3, #2
 8008a1c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008a1e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008a24:	4313      	orrs	r3, r2
 8008a26:	697a      	ldr	r2, [r7, #20]
 8008a28:	4313      	orrs	r3, r2
 8008a2a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	1c5a      	adds	r2, r3, #1
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6979      	ldr	r1, [r7, #20]
 8008a34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008a38:	2300      	movs	r3, #0
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	371c      	adds	r7, #28
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr
	...

08008a48 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b087      	sub	sp, #28
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	60f8      	str	r0, [r7, #12]
 8008a50:	60b9      	str	r1, [r7, #8]
 8008a52:	607a      	str	r2, [r7, #4]
 8008a54:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8008a56:	2300      	movs	r3, #0
 8008a58:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008a60:	d122      	bne.n	8008aa8 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a6a:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8008a6c:	697a      	ldr	r2, [r7, #20]
 8008a6e:	4b15      	ldr	r3, [pc, #84]	; (8008ac4 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8008a70:	4013      	ands	r3, r2
 8008a72:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	685b      	ldr	r3, [r3, #4]
 8008a7c:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008a7e:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8008a80:	68bb      	ldr	r3, [r7, #8]
 8008a82:	689b      	ldr	r3, [r3, #8]
 8008a84:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008a86:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	68db      	ldr	r3, [r3, #12]
 8008a8c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8008a8e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008a94:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008a96:	697a      	ldr	r2, [r7, #20]
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	687a      	ldr	r2, [r7, #4]
 8008aa0:	6979      	ldr	r1, [r7, #20]
 8008aa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008aa6:	e005      	b.n	8008ab4 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	687a      	ldr	r2, [r7, #4]
 8008aac:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008ab0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8008ab4:	2300      	movs	r3, #0
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	371c      	adds	r7, #28
 8008aba:	46bd      	mov	sp, r7
 8008abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac0:	4770      	bx	lr
 8008ac2:	bf00      	nop
 8008ac4:	cff00000 	.word	0xcff00000

08008ac8 <__libc_init_array>:
 8008ac8:	b570      	push	{r4, r5, r6, lr}
 8008aca:	4d0d      	ldr	r5, [pc, #52]	; (8008b00 <__libc_init_array+0x38>)
 8008acc:	4c0d      	ldr	r4, [pc, #52]	; (8008b04 <__libc_init_array+0x3c>)
 8008ace:	1b64      	subs	r4, r4, r5
 8008ad0:	10a4      	asrs	r4, r4, #2
 8008ad2:	2600      	movs	r6, #0
 8008ad4:	42a6      	cmp	r6, r4
 8008ad6:	d109      	bne.n	8008aec <__libc_init_array+0x24>
 8008ad8:	4d0b      	ldr	r5, [pc, #44]	; (8008b08 <__libc_init_array+0x40>)
 8008ada:	4c0c      	ldr	r4, [pc, #48]	; (8008b0c <__libc_init_array+0x44>)
 8008adc:	f000 f820 	bl	8008b20 <_init>
 8008ae0:	1b64      	subs	r4, r4, r5
 8008ae2:	10a4      	asrs	r4, r4, #2
 8008ae4:	2600      	movs	r6, #0
 8008ae6:	42a6      	cmp	r6, r4
 8008ae8:	d105      	bne.n	8008af6 <__libc_init_array+0x2e>
 8008aea:	bd70      	pop	{r4, r5, r6, pc}
 8008aec:	f855 3b04 	ldr.w	r3, [r5], #4
 8008af0:	4798      	blx	r3
 8008af2:	3601      	adds	r6, #1
 8008af4:	e7ee      	b.n	8008ad4 <__libc_init_array+0xc>
 8008af6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008afa:	4798      	blx	r3
 8008afc:	3601      	adds	r6, #1
 8008afe:	e7f2      	b.n	8008ae6 <__libc_init_array+0x1e>
 8008b00:	08008bbc 	.word	0x08008bbc
 8008b04:	08008bbc 	.word	0x08008bbc
 8008b08:	08008bbc 	.word	0x08008bbc
 8008b0c:	08008bc0 	.word	0x08008bc0

08008b10 <memset>:
 8008b10:	4402      	add	r2, r0
 8008b12:	4603      	mov	r3, r0
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d100      	bne.n	8008b1a <memset+0xa>
 8008b18:	4770      	bx	lr
 8008b1a:	f803 1b01 	strb.w	r1, [r3], #1
 8008b1e:	e7f9      	b.n	8008b14 <memset+0x4>

08008b20 <_init>:
 8008b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b22:	bf00      	nop
 8008b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b26:	bc08      	pop	{r3}
 8008b28:	469e      	mov	lr, r3
 8008b2a:	4770      	bx	lr

08008b2c <_fini>:
 8008b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b2e:	bf00      	nop
 8008b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b32:	bc08      	pop	{r3}
 8008b34:	469e      	mov	lr, r3
 8008b36:	4770      	bx	lr
