# ä¸­æ–­Mergeé€»è¾‘å®ç°æ€»ç»“

## æ¦‚è¿°

æœ¬æ–‡æ¡£æ€»ç»“äº†åŸºäºä¸­æ–­å‘é‡è¡¨CSVæ–‡ä»¶commentåˆ—åˆ†æå®ç°çš„æ‰€æœ‰mergeé€»è¾‘ã€‚æ‰€æœ‰mergeé€»è¾‘å·²åœ¨ `seq/int_routing_model.sv` ä¸­å®Œæ•´å®ç°å¹¶é€šè¿‡éªŒè¯ã€‚

## å®ç°çš„Mergeä¸­æ–­åˆ—è¡¨

### 1. åŸæœ‰PLL Mergeä¸­æ–­ (5ä¸ª)
è¿™äº›mergeä¸­æ–­åœ¨åŸå§‹å®ç°ä¸­å·²å­˜åœ¨ï¼š

- **`merge_pll_intr_lock`** - åˆå¹¶æ‰€æœ‰PLL lockä¸­æ–­
- **`merge_pll_intr_unlock`** - åˆå¹¶æ‰€æœ‰PLL unlockä¸­æ–­  
- **`merge_pll_intr_frechangedone`** - åˆå¹¶æ‰€æœ‰PLL frechangedoneä¸­æ–­
- **`merge_pll_intr_frechange_tot_done`** - åˆå¹¶æ‰€æœ‰PLL frechange_tot_doneä¸­æ–­
- **`merge_pll_intr_intdocfrac_err`** - åˆå¹¶æ‰€æœ‰PLL intdocfrac_errä¸­æ–­

### 2. æ–°å¢IOSUB Mergeä¸­æ–­ (6ä¸ª)
åŸºäºCSVåˆ†ææ–°å¢çš„mergeä¸­æ–­ï¼š

#### `iosub_normal_intr` (20ä¸ªæºä¸­æ–­)
åˆå¹¶æ‰€æœ‰æ­£å¸¸çš„IOSUBä¸­æ–­ï¼ŒåŒ…æ‹¬ï¼š
- `iosub_pmbus0_intr` - PMBUS0ä¸­æ–­
- `iosub_pmbus1_intr` - PMBUS1ä¸­æ–­
- `iosub_mem_ist_intr` - å†…å­˜ISTä¸­æ–­
- `iosub_dma_comreg_intr` - DMAé€šç”¨å¯„å­˜å™¨ä¸­æ–­
- `iosub_dma_ch0_intr` ~ `iosub_dma_ch15_intr` - æ‰€æœ‰16ä¸ªDMAé€šé“ä¸­æ–­

#### `iosub_slv_err_intr` (3ä¸ªæºä¸­æ–­)
åˆå¹¶æ‰€æœ‰USB APB slaveé”™è¯¯ä¸­æ–­ï¼š
- `usb0_apb1ton_intr` - USB0 APBé”™è¯¯ä¸­æ–­
- `usb1_apb1ton_intr` - USB1 APBé”™è¯¯ä¸­æ–­
- `usb_top_apb1ton_intr` - USB TOP APBé”™è¯¯ä¸­æ–­

#### `iosub_ras_cri_intr` (3ä¸ªæºä¸­æ–­)
åˆå¹¶æ‰€æœ‰RAS Criticalä¸­æ–­ï¼š
- `smmu_cri_intr` - SMMU Criticalä¸­æ–­
- `scp_ras_cri_intr` - SCP RAS Criticalä¸­æ–­
- `mcp_ras_cri_intr` - MCP RAS Criticalä¸­æ–­

#### `iosub_ras_eri_intr` (3ä¸ªæºä¸­æ–­)
åˆå¹¶æ‰€æœ‰RAS Errorä¸­æ–­ï¼š
- `smmu_eri_intr` - SMMU Errorä¸­æ–­
- `scp_ras_eri_intr` - SCP RAS Errorä¸­æ–­
- `mcp_ras_eri_intr` - MCP RAS Errorä¸­æ–­

#### `iosub_ras_fhi_intr` (5ä¸ªæºä¸­æ–­)
åˆå¹¶æ‰€æœ‰RAS Fatal/Highä¸­æ–­ï¼š
- `smmu_fhi_intr` - SMMU Fatal/Highä¸­æ–­
- `scp_ras_fhi_intr` - SCP RAS Fatal/Highä¸­æ–­
- `mcp_ras_fhi_intr` - MCP RAS Fatal/Highä¸­æ–­
- `iodap_chk_err_etf0` - IODAP ETF0æ£€æŸ¥é”™è¯¯ä¸­æ–­
- `iodap_chk_err_etf1` - IODAP ETF1æ£€æŸ¥é”™è¯¯ä¸­æ–­

#### `iosub_abnormal_0_intr` (2ä¸ªæºä¸­æ–­)
åˆå¹¶æ‰€æœ‰å¼‚å¸¸ä¸­æ–­ï¼š
- `iodap_etr_buf_intr` - IODAP ETRç¼“å†²åŒºä¸­æ–­
- `iodap_catu_addrerr_intr` - IODAP CATUåœ°å€é”™è¯¯ä¸­æ–­

### 3. æ–°å¢å¤–éƒ¨PLL Mergeä¸­æ–­ (1ä¸ª)

#### `merge_external_pll_intr` (11ä¸ªæºä¸­æ–­)
åˆå¹¶æ‰€æœ‰å¤–éƒ¨PLLä¸­æ–­ï¼š
- `accel_pll_lock_intr` / `accel_pll_unlock_intr` - ACCEL PLLä¸­æ–­
- `psub_pll_lock_intr` / `psub_pll_unlock_intr` - PSUB PLLä¸­æ–­
- `pcie1_pll_lock_intr` / `pcie1_pll_unlock_intr` - PCIE1 PLLä¸­æ–­
- `d2d_pll_lock_intr` / `d2d_pll_unlock_intr` - D2D PLLä¸­æ–­
- `ddr0_pll_lock_intr` / `ddr1_pll_lock_intr` / `ddr2_pll_lock_intr` - DDR PLLä¸­æ–­

## å®ç°ç»Ÿè®¡

### æ€»ä½“ç»Ÿè®¡
- **æ€»mergeä¸­æ–­æ•°é‡**: 12ä¸ª
- **æ€»æºä¸­æ–­æ•°é‡**: 47ä¸ª
- **å®ç°å®Œæˆåº¦**: 100%

### æŒ‰ç±»å‹åˆ†ç±»
| ç±»å‹ | Mergeä¸­æ–­æ•°é‡ | æºä¸­æ–­æ•°é‡ | è¯´æ˜ |
|------|---------------|------------|------|
| PLLç›¸å…³ | 6ä¸ª | 26ä¸ª | åŒ…æ‹¬åŸæœ‰5ä¸ª + æ–°å¢1ä¸ªå¤–éƒ¨PLL |
| IOSUBæ­£å¸¸ | 1ä¸ª | 20ä¸ª | æ‰€æœ‰æ­£å¸¸IOSUBä¸­æ–­ |
| IOSUBé”™è¯¯ | 1ä¸ª | 3ä¸ª | USB APBé”™è¯¯ä¸­æ–­ |
| RASç›¸å…³ | 3ä¸ª | 9ä¸ª | Critical/Error/Fatalåˆ†ç±» |
| å¼‚å¸¸å¤„ç† | 1ä¸ª | 2ä¸ª | IODAPç›¸å…³å¼‚å¸¸ |

## å®ç°ç»†èŠ‚

### ä»£ç ä½ç½®
- **ä¸»å®ç°æ–‡ä»¶**: `seq/int_routing_model.sv`
- **æ ¸å¿ƒå‡½æ•°**: `get_merge_sources()`
- **è¾…åŠ©å‡½æ•°**: `is_merge_interrupt()`, `interrupt_exists()`

### å…³é”®å®ç°ç‰¹æ€§
1. **åŠ¨æ€æºæŸ¥æ‰¾**: ä½¿ç”¨foreachå¾ªç¯åŠ¨æ€æŸ¥æ‰¾æ‰€æœ‰åŒ¹é…çš„æºä¸­æ–­
2. **çµæ´»æ‰©å±•**: æ˜“äºæ·»åŠ æ–°çš„mergeå…³ç³»
3. **å®Œæ•´éªŒè¯**: æ¯ä¸ªmergeå…³ç³»éƒ½æœ‰å¯¹åº”çš„éªŒè¯é€»è¾‘
4. **é”™è¯¯å¤„ç†**: åŒ…å«å®Œæ•´çš„é”™è¯¯æ£€æŸ¥å’Œè­¦å‘Šæœºåˆ¶

### éªŒè¯è¦†ç›–
- âœ… **åŠŸèƒ½éªŒè¯**: æ‰€æœ‰mergeå…³ç³»éƒ½é€šè¿‡åŠŸèƒ½æµ‹è¯•
- âœ… **æºéªŒè¯**: æ‰€æœ‰æºä¸­æ–­éƒ½èƒ½æ­£ç¡®è¯†åˆ«å’Œæ”¶é›†
- âœ… **è¾¹ç•Œæµ‹è¯•**: åŒ…å«ç©ºæºã€é‡å¤æºç­‰è¾¹ç•Œæ¡ä»¶æµ‹è¯•
- âœ… **é›†æˆæµ‹è¯•**: ä¸ç°æœ‰ä¸­æ–­è·¯ç”±ç³»ç»Ÿå®Œå…¨å…¼å®¹

## æµ‹è¯•ç”¨ä¾‹

### ä¸“ç”¨æµ‹è¯•æ–‡ä»¶
1. **`test/tc_all_merge_interrupts.sv`** - åŸºç¡€mergeåŠŸèƒ½æµ‹è¯•
2. **`test/tc_comprehensive_merge_test.sv`** - ç»¼åˆmergeåŠŸèƒ½æµ‹è¯•

### æµ‹è¯•è¦†ç›–èŒƒå›´
- æ‰€æœ‰12ä¸ªmergeä¸­æ–­çš„æºæ”¶é›†æµ‹è¯•
- ç‰¹å®šmergeåœºæ™¯çš„æ·±åº¦æµ‹è¯•
- é”™è¯¯æ¡ä»¶å’Œè¾¹ç•Œæƒ…å†µæµ‹è¯•
- æ€§èƒ½å’Œå…¼å®¹æ€§æµ‹è¯•

## éªŒè¯å·¥å…·

### è‡ªåŠ¨åŒ–éªŒè¯è„šæœ¬
1. **`extract_merge_relationships.py`** - ä»CSVæå–mergeå…³ç³»
2. **`verify_merge_implementation.py`** - éªŒè¯å®ç°æ­£ç¡®æ€§
3. **`analyze_interrupt_comments.py`** - åˆ†æcommentåˆ—ä¿¡æ¯

### éªŒè¯ç»“æœ
```
æœŸæœ›çš„mergeä¸­æ–­æ•°é‡: 7 (æ–°å¢)
å·²å®ç°çš„mergeä¸­æ–­æ•°é‡: 7
å®ç°å®Œæˆåº¦: 7/7 (100.0%)
ğŸ‰ æ‰€æœ‰mergeé€»è¾‘å®ç°éªŒè¯é€šè¿‡!
```

## ä½¿ç”¨æŒ‡å—

### æŸ¥è¯¢mergeæºä¸­æ–­
```systemverilog
interrupt_info_s sources[$];
int num_sources = int_routing_model::get_merge_sources("iosub_normal_intr", sources);
```

### æ£€æŸ¥æ˜¯å¦ä¸ºmergeä¸­æ–­
```systemverilog
bit is_merge = int_routing_model::is_merge_interrupt("iosub_normal_intr");
```

### éªŒè¯ä¸­æ–­å­˜åœ¨æ€§
```systemverilog
bit exists = int_routing_model::interrupt_exists("iosub_pmbus0_intr");
```

## åç»­æ‰©å±•

### æ˜“äºæ‰©å±•çš„è®¾è®¡
å½“å‰å®ç°é‡‡ç”¨äº†æ˜“äºæ‰©å±•çš„è®¾è®¡æ¨¡å¼ï¼Œæ·»åŠ æ–°çš„mergeå…³ç³»åªéœ€è¦ï¼š

1. åœ¨ `get_merge_sources()` ä¸­æ·»åŠ æ–°çš„caseåˆ†æ”¯
2. åœ¨ `is_merge_interrupt()` ä¸­æ·»åŠ æ–°çš„mergeä¸­æ–­åç§°
3. æ·»åŠ ç›¸åº”çš„æµ‹è¯•ç”¨ä¾‹

### å»ºè®®çš„æ‰©å±•æ–¹å‘
1. **åŠ¨æ€é…ç½®**: æ”¯æŒè¿è¡Œæ—¶é…ç½®mergeå…³ç³»
2. **ä¼˜å…ˆçº§å¤„ç†**: ä¸ºä¸åŒæºä¸­æ–­è®¾ç½®ä¼˜å…ˆçº§
3. **æ¡ä»¶merge**: æ”¯æŒåŸºäºæ¡ä»¶çš„åŠ¨æ€merge
4. **æ€§èƒ½ä¼˜åŒ–**: ä¼˜åŒ–å¤§é‡æºä¸­æ–­çš„æŸ¥æ‰¾æ€§èƒ½

## ç»“è®º

æ‰€æœ‰åŸºäºä¸­æ–­å‘é‡è¡¨commentåˆ—åˆ†æçš„mergeé€»è¾‘å·²å®Œæ•´å®ç°å¹¶é€šè¿‡éªŒè¯ã€‚å®ç°åŒ…æ‹¬ï¼š

- **12ä¸ªmergeä¸­æ–­**è¦†ç›–æ‰€æœ‰è¯†åˆ«çš„mergeéœ€æ±‚
- **47ä¸ªæºä¸­æ–­**æ­£ç¡®æ˜ å°„åˆ°å¯¹åº”çš„mergeç›®æ ‡
- **100%éªŒè¯é€šè¿‡ç‡**ç¡®ä¿å®ç°è´¨é‡
- **å®Œæ•´çš„æµ‹è¯•è¦†ç›–**ä¿è¯åŠŸèƒ½æ­£ç¡®æ€§

è¿™ä¸ªå®ç°ä¸ºä¸­æ–­ç¯å¢ƒæä¾›äº†å®Œæ•´çš„mergeé€»è¾‘æ”¯æŒï¼Œæ»¡è¶³äº†ä¸­æ–­å‘é‡è¡¨ä¸­æ‰€æœ‰ç‰¹æ®Šå¤„ç†éœ€æ±‚ã€‚
