# EESchema Netlist Version 1.1 created  Sun 07 Apr 2013 12:56:02 PM PDT
(
 ( /5129BCC5/51588F51 $noname  C29 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5129BCC5/51588F4E $noname  C28 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5129BCC5/51588F4C $noname  C27 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5129BCC5/51588F4A $noname  C26 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5129BCC5/51588F48 $noname  C25 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5129BCC5/51588F3B $noname  C24 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5129BCC5/5129BD1C $noname  U1 EP4CE30F29 {Lib=EP4CE30F29}
  (   A2 /front_end/FE_VCCIO_B )
  (   A3 /fpga_front_end_bank_0/D18 )
  (   A4 /fpga_front_end_bank_0/D22 )
  (   A5 /front_end/FE_VCCIO_B )
  (   A6 /fpga_front_end_bank_0/D26 )
  (   A7 /fpga_front_end_bank_0/D30 )
  (   A8 /fpga_front_end_bank_0/D34 )
  (   A9 /front_end/FE_VCCIO_B )
  (  A10 /fpga_front_end_bank_0/D38 )
  (  A11 /fpga_front_end_bank_0/D42 )
  (  A12 /fpga_front_end_bank_0/D44 )
  (  A13 /front_end/FE_VCCIO_B )
  (  A14 /fpga_front_end_bank_0/D48 )
  (  A15 /fpga_front_end_bank_1/D0 )
  (  A16 /front_end/FE_VCCIO_C )
  (  A17 /fpga_front_end_bank_1/D4 )
  (  A18 /fpga_front_end_bank_1/D8 )
  (  A19 /fpga_front_end_bank_1/D12 )
  (  A20 /front_end/FE_VCCIO_C )
  (  A21 /fpga_front_end_bank_1/D16 )
  (  A22 /fpga_front_end_bank_1/D20 )
  (  A23 /fpga_front_end_bank_1/D24 )
  (  A24 /front_end/FE_VCCIO_C )
  (  A25 /fpga_front_end_bank_1/D28 )
  (  A26 /fpga_front_end_bank_1/D32 )
  (  A27 /front_end/FE_VCCIO_C )
  (  AA1 V1P8 )
  (  AA2 GND )
  (  AA3 /fpga_usb0/PIPE_RX_DATA11 )
  (  AA4 ? )
  (  AA5 /fpga_usb0/PIPE_TX_DEEMPH0 )
  (  AA6 /fpga_usb0/PIPE_RX_STATUS2 )
  (  AA7 /fpga_usb0/PIPE_TX_DEEMPH1 )
  (  AA8 ? )
  (  AA9 GND )
  ( AA10 ? )
  ( AA11 V1P8 )
  ( AA12 /ddr2/VREF )
  ( AA13 ? )
  ( AA14 /ddr2/VREF )
  ( AA15 /ddr2/VREF )
  ( AA16 ? )
  ( AA17 N-000051 )
  ( AA18 V1P8 )
  ( AA19 ? )
  ( AA20 GND )
  ( AA21 ? )
  ( AA22 N-000050 )
  ( AA23 ? )
  ( AA24 /ddr2/VREF )
  ( AA25 ? )
  ( AA26 ? )
  ( AA27 GND )
  ( AA28 V1P8 )
  (  AB1 /fpga_usb0/PIPE_TX_DATA11 )
  (  AB2 /fpga_usb0/PIPE_TX_DATA10 )
  (  AB3 /fpga_usb0/PIPE_RX_DATA9 )
  (  AB4 ? )
  (  AB5 /fpga_usb0/PIPE_PWRPRESENT )
  (  AB6 /fpga_usb0/PIPE_RESETN )
  (  AB7 ? )
  (  AB8 ? )
  (  AB9 /ddr2/DM6 )
  ( AB10 V1P8 )
  ( AB11 /ddr2/VREF )
  ( AB12 ? )
  ( AB13 /ddr2/A10 )
  ( AB14 ? )
  ( AB15 /ddr2/A1 )
  ( AB16 /ddr2/DQ39 )
  ( AB17 N-000077 )
  ( AB18 ? )
  ( AB19 ? )
  ( AB20 /ddr2/VREF )
  ( AB21 ? )
  ( AB22 ? )
  ( AB23 N-000049 )
  ( AB24 /ddr2/DM1 )
  ( AB25 ? )
  ( AB26 /ddr2/DQ12 )
  ( AB27 /ddr2/DQ7 )
  ( AB28 /ddr2/DM0 )
  (  AC1 /fpga_usb0/PIPE_TX_CLK )
  (  AC2 /fpga_usb0/PIPE_TX_DATAK0 )
  (  AC3 /fpga_usb0/PIPE_RX_DATAK1 )
  (  AC4 /fpga_usb0/PIPE_RX_DATA10 )
  (  AC5 /fpga_usb0/PIPE_RX_POLARITY )
  (  AC6 GND )
  (  AC7 ? )
  (  AC8 /ddr2/DQ54 )
  (  AC9 GND )
  ( AC10 /ddr2/S#1 )
  ( AC11 /ddr2/CAS# )
  ( AC12 ? )
  ( AC13 GND )
  ( AC14 /ddr2/RAS# )
  ( AC15 /ddr2/DM4 )
  ( AC16 GND )
  ( AC17 /ddr2/A14 )
  ( AC18 /ddr2/VREF )
  ( AC19 ? )
  ( AC20 GND )
  ( AC21 ? )
  ( AC22 ? )
  ( AC23 GND )
  ( AC24 ? )
  ( AC25 ? )
  ( AC26 ? )
  ( AC27 /ddr2/DQ9 )
  ( AC28 /ddr2/DQ8 )
  (  AD1 /fpga_usb0/PIPE_TX_DATA12 )
  (  AD2 /fpga_usb0/PIPE_TX_DATA13 )
  (  AD3 /fpga_usb0/PIPE_RX_DATA12 )
  (  AD4 /fpga_usb0/PIPE_RX_DATAK0 )
  (  AD5 /usb0_interfaces/ELAS_BUF_MODE )
  (  AD6 V1P8 )
  (  AD7 /ddr2/DQS7 )
  (  AD8 /ddr2/DQ60 )
  (  AD9 V1P8 )
  ( AD10 /ddr2/DQ53 )
  ( AD11 /ddr2/WE# )
  ( AD12 /ddr2/BA0 )
  ( AD13 V1P8 )
  ( AD14 /ddr2/A11 )
  ( AD15 /ddr2/A3 )
  ( AD16 V1P8 )
  ( AD17 /ddr2/DQ31 )
  ( AD18 /ddr2/DQ23 )
  ( AD19 /ddr2/A12 )
  ( AD20 V1P8 )
  ( AD21 ? )
  ( AD22 /ddr2/CK0 )
  ( AD23 V1P8 )
  ( AD24 ? )
  ( AD25 ? )
  ( AD26 /ddr2/DQ14 )
  ( AD27 /ddr2/DQ11 )
  ( AD28 /ddr2/DQ10 )
  (  AE1 /fpga_usb0/PIPE_TX_DATA14 )
  (  AE2 /fpga_usb0/PIPE_TX_DATAK1 )
  (  AE3 /fpga_usb0/PIPE_RX_DATA15 )
  (  AE4 /fpga_usb0/PIPE_RX_DATA13 )
  (  AE5 /ddr2/ODT1 )
  (  AE6 /ddr2/DM7 )
  (  AE7 /ddr2/CK1 )
  (  AE8 /ddr2/CK#1 )
  (  AE9 /ddr2/DQ46 )
  ( AE10 /ddr2/DQS6 )
  ( AE11 /ddr2/DQ45 )
  ( AE12 /ddr2/DQ44 )
  ( AE13 /ddr2/A0 )
  ( AE14 /ddr2/A6 )
  ( AE15 /ddr2/A5 )
  ( AE16 /ddr2/A15 )
  ( AE17 /ddr2/DQ36 )
  ( AE18 /ddr2/DQS3 )
  ( AE19 /ddr2/DQ30 )
  ( AE20 /ddr2/A7 )
  ( AE21 /ddr2/DQ19 )
  ( AE22 /ddr2/CK#0 )
  ( AE23 ? )
  ( AE24 /ddr2/DQ21 )
  ( AE25 /ddr2/DQ20 )
  ( AE26 ? )
  ( AE27 ? )
  ( AE28 /ddr2/DQ15 )
  (  AF1 GND )
  (  AF2 /fpga_usb0/PIPE_TX_DATA15 )
  (  AF3 /fpga_usb0/PIPE_RX_DATA14 )
  (  AF4 /ddr2/DQ62 )
  (  AF5 ? )
  (  AF6 /ddr2/DQ61 )
  (  AF7 /ddr2/DQ55 )
  (  AF8 /ddr2/DM5 )
  (  AF9 /ddr2/DQ52 )
  ( AF10 /ddr2/DQ47 )
  ( AF11 /ddr2/DQS5 )
  ( AF12 /ddr2/ODT0 )
  ( AF13 /ddr2/S#0 )
  ( AF14 /ddr2/A4 )
  ( AF15 /ddr2/DQ38 )
  ( AF16 /ddr2/DQ37 )
  ( AF17 /ddr2/DQS4 )
  ( AF18 /ddr2/A2 )
  ( AF19 /ddr2/A8 )
  ( AF20 /ddr2/DQ22 )
  ( AF21 /ddr2/BA2 )
  ( AF22 /ddr2/DQ18 )
  ( AF23 /ddr2/CKE0 )
  ( AF24 /ddr2/DQ28 )
  ( AF25 /ddr2/DM2 )
  ( AF26 /ddr2/DQS2 )
  ( AF27 /ddr2/DQS1 )
  ( AF28 GND )
  (  AG1 V1P8 )
  (  AG2 GND )
  (  AG3 /ddr2/DQ63 )
  (  AG4 ? )
  (  AG5 GND )
  (  AG6 /ddr2/DQ57 )
  (  AG7 /ddr2/DQ51 )
  (  AG8 /ddr2/DQ49 )
  (  AG9 GND )
  ( AG10 /ddr2/DQ43 )
  ( AG11 /ddr2/DQ42 )
  ( AG12 /ddr2/DQ40 )
  ( AG13 GND )
  ( AG14 /fpga_ddr2/CLK_P0 )
  ( AG15 ? )
  ( AG16 GND )
  ( AG17 /ddr2/DQ34 )
  ( AG18 /ddr2/DQ32 )
  ( AG19 /ddr2/A9 )
  ( AG20 GND )
  ( AG21 /ddr2/DQ26 )
  ( AG22 /ddr2/DQ24 )
  ( AG23 /ddr2/CKE1 )
  ( AG24 GND )
  ( AG25 ? )
  ( AG26 /ddr2/DQ16 )
  ( AG27 GND )
  ( AG28 V1P8 )
  (  AH2 V1P8 )
  (  AH3 /ddr2/DQ59 )
  (  AH4 /ddr2/DQ58 )
  (  AH5 V1P8 )
  (  AH6 /ddr2/DQ56 )
  (  AH7 /ddr2/DQ50 )
  (  AH8 /ddr2/DQ48 )
  (  AH9 V1P8 )
  ( AH10 /ddr2/A13 )
  ( AH11 /ddr2/DQ41 )
  ( AH12 /ddr2/BA1 )
  ( AH13 V1P8 )
  ( AH14 /fpga_ddr2/CLK_N0 )
  ( AH15 ? )
  ( AH16 V1P8 )
  ( AH17 /ddr2/DQ35 )
  ( AH18 /ddr2/DQ33 )
  ( AH19 /ddr2/DM3 )
  ( AH20 V1P8 )
  ( AH21 /ddr2/DQ27 )
  ( AH22 /ddr2/DQ25 )
  ( AH23 /ddr2/DQ29 )
  ( AH24 V1P8 )
  ( AH25 /ddr2/DQ17 )
  ( AH26 ? )
  ( AH27 V1P8 )
  (   B1 V1P8 )
  (   B2 GND )
  (   B3 /fpga_front_end_bank_0/D16 )
  (   B4 /fpga_front_end_bank_0/D20 )
  (   B5 GND )
  (   B6 /fpga_front_end_bank_0/D24 )
  (   B7 /fpga_front_end_bank_0/D28 )
  (   B8 /fpga_front_end_bank_0/D32 )
  (   B9 GND )
  (  B10 /fpga_front_end_bank_0/D36 )
  (  B11 /fpga_front_end_bank_0/D40 )
  (  B12 GND )
  (  B13 GND )
  (  B14 /fpga_front_end_bank_0/D50 )
  (  B15 /fpga_front_end_bank_1/D2 )
  (  B16 GND )
  (  B17 /fpga_front_end_bank_1/D6 )
  (  B18 /fpga_front_end_bank_1/D10 )
  (  B19 /fpga_front_end_bank_1/D14 )
  (  B20 GND )
  (  B21 /fpga_front_end_bank_1/D18 )
  (  B22 /fpga_front_end_bank_1/D22 )
  (  B23 /fpga_front_end_bank_1/D26 )
  (  B24 GND )
  (  B25 /fpga_front_end_bank_1/D30 )
  (  B26 /fpga_front_end_bank_1/D34 )
  (  B27 GND )
  (  B28 /front_end/FE_VCCIO_A )
  (   C1 GND )
  (   C2 ? )
  (   C3 /fpga_front_end_bank_0/D13 )
  (   C4 /fpga_front_end_bank_0/D17 )
  (   C5 /fpga_front_end_bank_0/D19 )
  (   C6 /fpga_front_end_bank_0/D23 )
  (   C7 /fpga_front_end_bank_0/D27 )
  (   C8 /fpga_front_end_bank_0/D31 )
  (   C9 /fpga_front_end_bank_0/D35 )
  (  C10 /fpga_front_end_bank_0/D37 )
  (  C11 /fpga_front_end_bank_0/D41 )
  (  C12 /fpga_front_end_bank_0/D43 )
  (  C13 /fpga_front_end_bank_0/D47 )
  (  C14 /fpga_front_end_bank_0/D46 )
  (  C15 /fpga_front_end_bank_1/D5 )
  (  C16 /fpga_front_end_bank_1/D7 )
  (  C17 /fpga_front_end_bank_1/D11 )
  (  C18 /fpga_front_end_bank_1/D15 )
  (  C19 /fpga_front_end_bank_1/D19 )
  (  C20 /fpga_front_end_bank_1/D23 )
  (  C21 /fpga_front_end_bank_1/D25 )
  (  C22 /fpga_front_end_bank_1/D29 )
  (  C23 /fpga_front_end_bank_1/D33 )
  (  C24 /fpga_front_end_bank_1/D37 )
  (  C25 /fpga_front_end_bank_1/D39 )
  (  C26 ? )
  (  C27 ? )
  (  C28 GND )
  (   D1 ? )
  (   D2 ? )
  (   D3 GND )
  (   D4 /fpga_front_end_bank_0/D15 )
  (   D5 /fpga_front_end_bank_0/D21 )
  (   D6 /fpga_front_end_bank_0/D25 )
  (   D7 /fpga_front_end_bank_0/D29 )
  (   D8 /fpga_front_end_bank_0/D33 )
  (   D9 /fpga_front_end_bank_0/D9 )
  (  D10 /fpga_front_end_bank_0/D39 )
  (  D11 /fpga_front_end_bank_0/D8 )
  (  D12 /fpga_front_end_bank_0/D45 )
  (  D13 /fpga_front_end_bank_0/D49 )
  (  D14 /fpga_front_end_bank_0/D51 )
  (  D15 /fpga_front_end_bank_1/D1 )
  (  D16 /fpga_front_end_bank_1/D3 )
  (  D17 /fpga_front_end_bank_1/D9 )
  (  D18 /fpga_front_end_bank_1/D13 )
  (  D19 /fpga_front_end_bank_1/D17 )
  (  D20 /fpga_front_end_bank_1/D21 )
  (  D21 /fpga_front_end_bank_1/D27 )
  (  D22 /fpga_front_end_bank_1/D31 )
  (  D23 /fpga_front_end_bank_1/D35 )
  (  D24 ? )
  (  D25 ? )
  (  D26 ? )
  (  D27 ? )
  (  D28 ? )
  (   E1 ? )
  (   E2 ? )
  (   E3 ? )
  (   E4 ? )
  (   E5 ? )
  (   E6 /front_end/FE_VCCIO_B )
  (   E7 /fpga_front_end_bank_0/D1 )
  (   E8 /fpga_front_end_bank_0/D5 )
  (   E9 /front_end/FE_VCCIO_B )
  (  E10 /fpga_front_end_bank_0/D0 )
  (  E11 /fpga_front_end_bank_0/D4 )
  (  E12 /fpga_front_end_bank_0/D10 )
  (  E13 /front_end/FE_VCCIO_B )
  (  E14 /fpga_front_end_bank_0/D14 )
  (  E15 /fpga_front_end_bank_1/D38 )
  (  E16 /front_end/FE_VCCIO_C )
  (  E17 /fpga_front_end_bank_1/D40 )
  (  E18 /fpga_front_end_bank_1/D44 )
  (  E19 N-000243 )
  (  E20 /front_end/FE_VCCIO_C )
  (  E21 /fpga_front_end_bank_1/D45 )
  (  E22 /fpga_front_end_bank_1/D49 )
  (  E23 /front_end/FE_VCCIO_C )
  (  E24 ? )
  (  E25 ? )
  (  E26 ? )
  (  E27 ? )
  (  E28 ? )
  (   F1 ? )
  (   F2 ? )
  (   F3 ? )
  (   F4 ? )
  (   F5 ? )
  (   F6 GND )
  (   F7 /fpga_front_end_bank_0/D3 )
  (   F8 /fpga_front_end_bank_0/D7 )
  (   F9 GND )
  (  F10 /fpga_front_end_bank_0/D2 )
  (  F11 /fpga_front_end_bank_0/VREF )
  (  F12 /fpga_front_end_bank_0/D12 )
  (  F13 GND )
  (  F14 ? )
  (  F15 /fpga_front_end_bank_1/D36 )
  (  F16 GND )
  (  F17 /fpga_front_end_bank_1/D42 )
  (  F18 /fpga_front_end_bank_1/VREF )
  (  F19 N-000251 )
  (  F20 GND )
  (  F21 /fpga_front_end_bank_1/D41 )
  (  F22 /fpga_front_end_bank_1/VREF )
  (  F23 GND )
  (  F24 ? )
  (  F25 ? )
  (  F26 ? )
  (  F27 ? )
  (  F28 ? )
  (   G1 /fpga_configuration/ULPI_NXT )
  (   G2 ? )
  (   G3 /usb0_interfaces/OUT_ENABLE )
  (   G4 /fpga_configuration/PIPE_TX_MARGIN2 )
  (   G5 ? )
  (   G6 ? )
  (   G7 ? )
  (   G8 /fpga_front_end_bank_0/D11 )
  (   G9 /fpga_front_end_bank_0/VREF )
  (  G10 ? )
  (  G11 /fpga_front_end_bank_0/D6 )
  (  G12 /fpga_front_end_bank_0/VREF )
  (  G13 ? )
  (  G14 /fpga_front_end_bank_0/VREF )
  (  G15 /fpga_front_end_bank_1/VREF )
  (  G16 /fpga_front_end_bank_1/D46 )
  (  G17 /fpga_front_end_bank_1/VREF )
  (  G18 /fpga_front_end_bank_1/D50 )
  (  G19 /fpga_front_end_bank_1/D43 )
  (  G20 /fpga_front_end_bank_1/D47 )
  (  G21 /fpga_front_end_bank_1/D51 )
  (  G22 ? )
  (  G23 ? )
  (  G24 ? )
  (  G25 ? )
  (  G26 ? )
  (  G27 ? )
  (  G28 ? )
  (   H1 V1P8 )
  (   H2 GND )
  (   H3 /fpga_configuration/PIPE_TX_MARGIN1 )
  (   H4 ? )
  (   H5 ? )
  (   H6 ? )
  (   H7 ? )
  (   H8 ? )
  (   H9 GND )
  (  H10 ? )
  (  H11 /front_end/FE_VCCIO_B )
  (  H12 ? )
  (  H13 ? )
  (  H14 ? )
  (  H15 ? )
  (  H16 ? )
  (  H17 /fpga_front_end_bank_1/D48 )
  (  H18 /front_end/FE_VCCIO_C )
  (  H19 ? )
  (  H20 GND )
  (  H21 ? )
  (  H22 ? )
  (  H23 ? )
  (  H24 ? )
  (  H25 ? )
  (  H26 ? )
  (  H27 GND )
  (  H28 /front_end/FE_VCCIO_A )
  (   J1 /fpga_configuration/ULPI_CLK )
  (   J2 GND )
  (   J3 /fpga_configuration/ULPI_STP )
  (   J4 ? )
  (   J5 ? )
  (   J6 ? )
  (   J7 ? )
  (   J8 V2P5 )
  (   J9 V1P2 )
  (  J10 ? )
  (  J11 GND )
  (  J12 ? )
  (  J13 /front_end/FE_VCCIO_B )
  (  J14 ? )
  (  J15 /front_end/FE_VCCIO_C )
  (  J16 ? )
  (  J17 ? )
  (  J18 GND )
  (  J19 ? )
  (  J20 V1P2 )
  (  J21 V2P5 )
  (  J22 /fpga_front_end_misc/VREF )
  (  J23 ? )
  (  J24 ? )
  (  J25 ? )
  (  J26 ? )
  (  J27 /fpga_front_end_misc/D39 )
  (  J28 /fpga_front_end_misc/D37 )
  (   K1 /fpga_configuration/ULPI_DATA0 )
  (   K2 /fpga_configuration/ULPI_DATA1 )
  (   K3 /fpga_configuration/PIPE_TX_MARGIN0 )
  (   K4 /fpga_configuration/PIPE_TX_DETRX_LPBK )
  (   K5 V1P8 )
  (   K6 GND )
  (   K7 ? )
  (   K8 V1P8 )
  (   K9 V1P2 )
  (  K10 GND )
  (  K11 V1P2 )
  (  K12 GND )
  (  K13 ? )
  (  K14 GND )
  (  K15 ? )
  (  K16 GND )
  (  K17 V1P2 )
  (  K18 GND )
  (  K19 V1P2 )
  (  K20 GND )
  (  K21 ? )
  (  K22 ? )
  (  K23 GND )
  (  K24 /front_end/FE_VCCIO_A )
  (  K25 ? )
  (  K26 ? )
  (  K27 ? )
  (  K28 ? )
  (   L1 /fpga_configuration/ULPI_DATA3 )
  (   L2 /fpga_configuration/ULPI_DATA2 )
  (   L3 /fpga_configuration/ULPI_DIR )
  (   L4 /fpga_configuration/PIPE_TX_SWING )
  (   L5 ? )
  (   L6 ? )
  (   L7 ? )
  (   L8 ? )
  (   L9 GND )
  (  L10 V1P2 )
  (  L11 GND )
  (  L12 V1P2 )
  (  L13 GND )
  (  L14 V1P2 )
  (  L15 GND )
  (  L16 V1P2 )
  (  L17 GND )
  (  L18 V1P2 )
  (  L19 GND )
  (  L20 ? )
  (  L21 /front_end/FE_VCCIO_A )
  (  L22 ? )
  (  L23 ? )
  (  L24 ? )
  (  L25 ? )
  (  L26 ? )
  (  L27 ? )
  (  L28 ? )
  (   M1 /fpga_configuration/ULPI_DATA5 )
  (   M2 /fpga_configuration/ULPI_DATA4 )
  (   M3 /fpga_configuration/PIPE_TX_ONESZEROS )
  (   M4 /fpga_configuration/PIPE_TX_ELECIDLE )
  (   M5 ? )
  (   M6 /clock_generator/CLOCKGEN_INTR )
  (   M7 ? )
  (   M8 ? )
  (   M9 ? )
  (  M10 GND )
  (  M11 V1P2 )
  (  M12 GND )
  (  M13 V1P2 )
  (  M14 GND )
  (  M15 V1P2 )
  (  M16 GND )
  (  M17 V1P2 )
  (  M18 GND )
  (  M19 V1P2 )
  (  M20 GND )
  (  M21 /fpga_front_end_misc/VREF )
  (  M22 GND )
  (  M23 ? )
  (  M24 ? )
  (  M25 /fpga_front_end_misc/VREF )
  (  M26 ? )
  (  M27 ? )
  (  M28 ? )
  (   N1 V1P8 )
  (   N2 GND )
  (   N3 /fpga_configuration/PIPE_RATE )
  (   N4 /usb0_interfaces/PHY_RESETN )
  (   N5 V1P8 )
  (   N6 GND )
  (   N7 /fpga_configuration/DATA0 )
  (   N8 ? )
  (   N9 GND )
  (  N10 V1P2 )
  (  N11 GND )
  (  N12 V1P2 )
  (  N13 GND )
  (  N14 V1P2 )
  (  N15 GND )
  (  N16 V1P2 )
  (  N17 GND )
  (  N18 V1P2 )
  (  N19 GND )
  (  N20 V1P2 )
  (  N21 /fpga_front_end_misc/VREF )
  (  N22 GND )
  (  N23 GND )
  (  N24 /front_end/FE_VCCIO_A )
  (  N25 ? )
  (  N26 ? )
  (  N27 GND )
  (  N28 /front_end/FE_VCCIO_A )
  (   P1 /fpga_configuration/ULPI_DATA7 )
  (   P2 /fpga_configuration/ULPI_DATA6 )
  (   P3 /fpga_configuration/DCLK )
  (   P4 /fpga_configuration/NCONFIG )
  (   P5 /clock_generator/CLOCKGEN_INTR )
  (   P6 /clock_generator/CLOCKGEN_INTR )
  (   P7 /clock_generator/CLOCKGEN_INTR )
  (   P8 /clock_generator/CLOCKGEN_INTR )
  (   P9 V1P2 )
  (  P10 GND )
  (  P11 V1P2 )
  (  P12 GND )
  (  P13 V1P2 )
  (  P14 GND )
  (  P15 V1P2 )
  (  P16 GND )
  (  P17 V1P2 )
  (  P18 GND )
  (  P19 V1P2 )
  (  P20 GND )
  (  P21 ? )
  (  P22 GND )
  (  P23 GND )
  (  P24 /clock_generator/CLOCKGEN_INTR )
  (  P25 ? )
  (  P26 ? )
  (  P27 ? )
  (  P28 ? )
  (   R1 /fpga_usb0/PIPE_TX_DATA1 )
  (   R2 /fpga_usb0/PIPE_TX_DATA2 )
  (   R3 /fpga_usb0/PIPE_TX_DATA0 )
  (   R4 /fpga_usb0/PIPE_RX_VALID )
  (   R5 /fpga_usb0/PIPE_POWERDOWN1 )
  (   R6 /fpga_usb0/PIPE_RX_ELECIDLE )
  (   R7 /fpga_usb0/PIPE_POWERDOWN0 )
  (   R8 /fpga_configuration/NCE )
  (   R9 GND )
  (  R10 V1P2 )
  (  R11 GND )
  (  R12 V1P2 )
  (  R13 GND )
  (  R14 V1P2 )
  (  R15 GND )
  (  R16 V1P2 )
  (  R17 GND )
  (  R18 V1P2 )
  (  R19 GND )
  (  R20 V1P2 )
  (  R21 ? )
  (  R22 ? )
  (  R23 ? )
  (  R24 /ddr2/VREF )
  (  R25 ? )
  (  R26 ? )
  (  R27 ? )
  (  R28 ? )
  (   T1 V1P8 )
  (   T2 GND )
  (   T3 /fpga_usb0/PIPE_TX_DATA3 )
  (   T4 /fpga_usb0/PIPE_RX_DATA0 )
  (   T5 V1P8 )
  (   T6 GND )
  (   T7 ? )
  (   T8 ? )
  (   T9 ? )
  (  T10 GND )
  (  T11 V1P2 )
  (  T12 GND )
  (  T13 V1P2 )
  (  T14 GND )
  (  T15 V1P2 )
  (  T16 GND )
  (  T17 V1P2 )
  (  T18 GND )
  (  T19 V1P2 )
  (  T20 GND )
  (  T21 ? )
  (  T22 ? )
  (  T23 GND )
  (  T24 V1P8 )
  (  T25 /ddr2/DQS0 )
  (  T26 ? )
  (  T27 GND )
  (  T28 V1P8 )
  (   U1 /fpga_usb0/PIPE_TX_DATA4 )
  (   U2 /fpga_usb0/PIPE_TX_DATA6 )
  (   U3 /fpga_usb0/PIPE_RX_DATA1 )
  (   U4 /fpga_usb0/PIPE_RX_DATA2 )
  (   U5 /fpga_usb0/PIPE_RX_TERMINATION )
  (   U6 ? )
  (   U7 ? )
  (   U8 ? )
  (   U9 GND )
  (  U10 V1P2 )
  (  U11 GND )
  (  U12 V1P2 )
  (  U13 GND )
  (  U14 V1P2 )
  (  U15 GND )
  (  U16 V1P2 )
  (  U17 GND )
  (  U18 V1P2 )
  (  U19 GND )
  (  U20 ? )
  (  U21 V1P8 )
  (  U22 ? )
  (  U23 /ddr2/VREF )
  (  U24 /ddr2/VREF )
  (  U25 ? )
  (  U26 ? )
  (  U27 ? )
  (  U28 /ddr2/DQ0 )
  (   V1 /fpga_usb0/PIPE_TX_DATA5 )
  (   V2 /fpga_usb0/PIPE_TX_DATA7 )
  (   V3 /fpga_usb0/PIPE_RX_DATA4 )
  (   V4 /fpga_usb0/PIPE_RX_DATA3 )
  (   V5 /usb0_interfaces/PHY_STATUS )
  (   V6 ? )
  (   V7 /fpga_usb0/PIPE_RX_STATUS0 )
  (   V8 ? )
  (   V9 ? )
  (  V10 GND )
  (  V11 V1P2 )
  (  V12 GND )
  (  V13 V1P2 )
  (  V14 GND )
  (  V15 V1P2 )
  (  V16 GND )
  (  V17 V1P2 )
  (  V18 GND )
  (  V19 V1P2 )
  (  V20 ? )
  (  V21 ? )
  (  V22 ? )
  (  V23 ? )
  (  V24 ? )
  (  V25 /ddr2/DQ4 )
  (  V26 ? )
  (  V27 ? )
  (  V28 /ddr2/DQ1 )
  (   W1 /fpga_usb0/PIPE_TX_DATA9 )
  (   W2 /fpga_usb0/PIPE_TX_DATA8 )
  (   W3 /fpga_usb0/PIPE_RX_DATA6 )
  (   W4 /fpga_usb0/PIPE_RX_DATA5 )
  (   W5 V1P8 )
  (   W6 GND )
  (   W7 V1P8 )
  (   W8 ? )
  (   W9 ? )
  (  W10 ? )
  (  W11 GND )
  (  W12 V1P2 )
  (  W13 GND )
  (  W14 V1P2 )
  (  W15 GND )
  (  W16 ? )
  (  W17 GND )
  (  W18 V1P2 )
  (  W19 GND )
  (  W20 ? )
  (  W21 ? )
  (  W22 ? )
  (  W23 GND )
  (  W24 V1P8 )
  (  W25 ? )
  (  W26 /ddr2/DQ5 )
  (  W27 /ddr2/DQ3 )
  (  W28 /ddr2/DQ2 )
  (   Y1 ? )
  (   Y2 /usb0_interfaces/PCLK )
  (   Y3 /fpga_usb0/PIPE_RX_DATA8 )
  (   Y4 /fpga_usb0/PIPE_RX_DATA7 )
  (   Y5 ? )
  (   Y6 /fpga_usb0/PIPE_RX_STATUS1 )
  (   Y7 ? )
  (   Y8 V2P5 )
  (   Y9 V1P2 )
  (  Y10 /ddr2/VREF )
  (  Y11 GND )
  (  Y12 ? )
  (  Y13 ? )
  (  Y14 ? )
  (  Y15 ? )
  (  Y16 V1P8 )
  (  Y17 /ddr2/VREF )
  (  Y18 GND )
  (  Y19 ? )
  (  Y20 V1P2 )
  (  Y21 V2P5 )
  (  Y22 ? )
  (  Y23 ? )
  (  Y24 /ddr2/DQ13 )
  (  Y25 ? )
  (  Y26 /ddr2/DQ6 )
  (  Y27 /fpga_ddr2/CLK_P1 )
  (  Y28 /fpga_ddr2/CLK_N1 )
 )
 ( /5129C23F/515A61C9 $noname  C156 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5129C23F/515A61C6 $noname  C155 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5129C23F/515A61C4 $noname  C154 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5129C23F/515A61C1 $noname  C153 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5129C23F/515A61BE $noname  C152 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5129C23F/515A61B2 $noname  C151 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5129C23F/5159F883 $noname  R49 1K {Lib=R}
  (    1 /clock_generator/CLOCKGEN_INTR )
  (    2 GND )
 )
 ( /5129C23F/5159F86C $noname  R45 10K {Lib=R}
  (    1 V1P8 )
  (    2 /clock_generator/CLOCKGEN_INTR )
 )
 ( /5129C23F/5159F867 $noname  R44 10K {Lib=R}
  (    1 V1P8 )
  (    2 /clock_generator/CLOCKGEN_INTR )
 )
 ( /5129C23F/5159EFFC $noname  R50 10K {Lib=R}
  (    1 V1P8 )
  (    2 /clock_generator/CLOCKGEN_INTR )
 )
 ( /5129C23F/5159EECE $noname  R48 10K {Lib=R}
  (    1 /fpga_configuration/NCE )
  (    2 GND )
 )
 ( /5129C23F/5159EE10 $noname  R43 10K {Lib=R}
  (    1 V1P8 )
  (    2 /fpga_configuration/NCONFIG )
 )
 ( /5129C23F/5159EE0A $noname  R47 10K {Lib=R}
  (    1 /fpga_configuration/DATA0 )
  (    2 GND )
 )
 ( /5129C23F/5159EDF9 $noname  R46 10K {Lib=R}
  (    1 /fpga_configuration/DCLK )
  (    2 GND )
 )
 ( /5148D8EF/514DF31C $noname  Q1 BC857 {Lib=PNP_SOT23}
  (    1 N-000328 )
  (    2 V3P3 )
  (    3 N-000322 )
 )
 ( /5148D8EF/514DEFD7 $noname  C205 10N {Lib=C}
  (    1 N-000323 )
  (    2 GND )
 )
 ( /5148D8EF/514DEF20 $noname  R65 24K {Lib=R}
  (    1 V3P3 )
  (    2 N-000328 )
 )
 ( /5148D8EF/514DEE8C $noname  R64 3K {Lib=R}
  (    1 N-000348 )
  (    2 N-000328 )
 )
 ( /5148D8EF/514DEB40 $noname  C204 10N {Lib=C}
  (    1 /microcontroller/USB2_SHIELD )
  (    2 GND )
 )
 ( /5148D8EF/514DEB3F $noname  R63 1M {Lib=R}
  (    1 /microcontroller/USB2_SHIELD )
  (    2 GND )
 )
 ( /5148D8EF/514DD885 $noname  J3 GSG-USB-MICRO-B-SHIELD {Lib=GSG-USB-MICRO-B-SHIELD}
  (    1 N-000323 )
  (    2 N-000326 )
  (    3 N-000320 )
  (    4 ? )
  (    5 GND )
  (    6 /microcontroller/USB2_SHIELD )
 )
 ( /5148D8EF/514CFCEB $noname  R59 1K5 {Lib=R}
  (    1 N-000322 )
  (    2 N-000320 )
 )
 ( /5148D8EF/514CFADD $noname  R60 100R {Lib=R}
  (    1 N-000327 )
  (    2 N-000323 )
 )
 ( /5148D8EF/514CFA64 $noname  R62 33R {Lib=R}
  (    1 N-000343 )
  (    2 N-000320 )
 )
 ( /5148D8EF/514CFA50 $noname  R61 33R {Lib=R}
  (    1 N-000324 )
  (    2 N-000326 )
 )
 ( /5148D8EF/514CF814 $noname  R55 10K {Lib=R}
  (    1 /microcontroller/SWCLK )
  (    2 GND )
 )
 ( /5148D8EF/514CF7F4 $noname  R53 10K {Lib=R}
  (    1 V3P3 )
  (    2 /microcontroller/SWDIO )
 )
 ( /5148D8EF/514CF69B $noname  J4 CONN_5X2 {Lib=CONN_5X2}
  (    1 V3P3 )
  (    2 /microcontroller/SWDIO )
  (    3 GND )
  (    4 /microcontroller/SWCLK )
  (    5 GND )
  (    6 ? )
  (    7 ? )
  (    8 ? )
  (    9 GND )
  (   10 /microcontroller/RESET# )
 )
 ( /5148D8EF/514CF13E $noname  R54 10K {Lib=R}
  (    1 V3P3 )
  (    2 /microcontroller/RESET# )
 )
 ( /5148D8EF/514CEE60 $noname  C201 C {Lib=C}
  (    1 V3P3 )
  (    2 GND )
 )
 ( /5148D8EF/514CEE59 $noname  C200 C {Lib=C}
  (    1 V3P3 )
  (    2 GND )
 )
 ( /5148D8EF/514CED59 $noname  C202 18P {Lib=C}
  (    1 GND )
  (    2 N-000341 )
 )
 ( /5148D8EF/514CED50 $noname  C203 18P {Lib=C}
  (    1 N-000325 )
  (    2 GND )
 )
 ( /5148D8EF/514CECAC $noname  X2 12M {Lib=QUARTZCMS4_GROUND}
  (    1 N-000341 )
  (    2 GND )
  (    3 N-000325 )
  (    4 GND )
 )
 ( /5148D8EF/514CE90F $noname  U3 LPC11U1X {Lib=LPC11U1X}
  (    1 ? )
  (    2 /microcontroller/SPI_SSEL1 )
  (    3 /microcontroller/RESET# )
  (    4 ? )
  (    5 GND )
  (    6 N-000325 )
  (    7 N-000341 )
  (    8 V3P3 )
  (    9 ? )
  (   10 ? )
  (   11 ? )
  (   12 ? )
  (   13 /microcontroller/SPI_SCK1 )
  (   14 N-000327 )
  (   15 /front_end/FE_I2C_SCL )
  (   16 /front_end/FE_I2C_SDA )
  (   17 /microcontroller/SPI_MOSI1 )
  (   18 /microcontroller/SPI_SSEL1 )
  (   19 N-000324 )
  (   20 N-000343 )
  (   21 ? )
  (   22 N-000348 )
  (   23 ? )
  (   24 ? )
  (   25 ? )
  (   26 /microcontroller/SPI_MISO1 )
  (   27 ? )
  (   28 ? )
  (   29 /microcontroller/SWCLK )
  (   30 /microcontroller/SPI_MISO1 )
  (   31 ? )
  (   32 ? )
  (   33 ? )
  (   34 ? )
  (   35 ? )
  (   36 ? )
  (   37 ? )
  (   38 /microcontroller/SPI_MOSI1 )
  (   39 /microcontroller/SWDIO )
  (   40 ? )
  (   41 GND )
  (   42 ? )
  (   43 /microcontroller/SPI_SCK1 )
  (   44 V3P3 )
  (   45 ? )
  (   46 ? )
  (   47 ? )
  (   48 ? )
 )
 ( /5148D8EF/514CA594 $noname  R52 10K {Lib=R}
  (    1 V3P3 )
  (    2 ? )
 )
 ( /5148D8EF/514CA538 $noname  R58 1K {Lib=R}
  (    1 V3P3 )
  (    2 /front_end/FE_I2C_SDA )
 )
 ( /5148D8EF/514CA532 $noname  R57 1K {Lib=R}
  (    1 V3P3 )
  (    2 /front_end/FE_I2C_SCL )
 )
 ( /5109FB2D/5159AA99 $noname  U2 TUSB1310A {Lib=TUSB1310A}
  (   A2 /fpga_usb0/PIPE_RX_DATA6 )
  (   A3 /fpga_usb0/PIPE_RX_DATA7 )
  (   A4 /fpga_usb0/PIPE_RX_DATA9 )
  (   A5 V1P1 )
  (   A6 /usb0_interfaces/PCLK )
  (   A7 /fpga_usb0/PIPE_RX_DATAK0 )
  (   A8 /fpga_usb0/PIPE_RX_DATA13 )
  (   A9 /fpga_usb0/PIPE_RX_DATA14 )
  (  A10 V1P1 )
  (  A11 /usb0_interfaces/XO )
  (  A12 /usb0_interfaces/XI )
  (  A13 /usb0_power/A1P8 )
  (  A14 ? )
  (   B1 /fpga_usb0/PIPE_RX_DATA5 )
  (   B2 V1P8 )
  (   B3 /fpga_usb0/PIPE_RX_DATA8 )
  (   B4 /fpga_usb0/PIPE_RX_DATA10 )
  (   B5 /fpga_usb0/PIPE_RX_DATA11 )
  (   B6 V1P1 )
  (   B7 /fpga_usb0/PIPE_RX_DATAK1 )
  (   B8 /fpga_usb0/PIPE_RX_DATA12 )
  (   B9 /fpga_usb0/PIPE_RX_DATA15 )
  (  B10 V1P1 )
  (  B11 GND )
  (  B12 /usb0_interfaces/VSSOSC )
  (  B13 GND )
  (  B14 GND )
  (   C1 /fpga_usb0/PIPE_RX_DATA3 )
  (   C2 /fpga_usb0/PIPE_RX_DATA4 )
  (   C3 V1P8 )
  (   C4 V1P1 )
  (   C5 /fpga_usb0/PIPE_RX_STATUS0 )
  (   C6 /fpga_usb0/PIPE_RX_STATUS1 )
  (   C7 /fpga_usb0/PIPE_RX_STATUS2 )
  (   C8 /fpga_usb0/PIPE_RX_POLARITY )
  (   C9 /usb0_interfaces/ELAS_BUF_MODE )
  (  C10 /usb0_power/A1P8 )
  (  C11 /usb0_power/A1P1 )
  (  C12 /usb0_power/A1P1 )
  (  C13 ? )
  (  C14 ? )
  (   D1 /fpga_usb0/PIPE_RX_DATA2 )
  (   D2 /fpga_usb0/PIPE_RX_DATA1 )
  (   D3 /fpga_usb0/PIPE_RX_TERMINATION )
  (   D4 V1P8 )
  (   D5 ? )
  (   D6 ? )
  (   D7 V1P8 )
  (   D8 V1P8 )
  (   D9 V1P8 )
  (  D10 ? )
  (  D11 ? )
  (  D12 GND )
  (  D13 V1P1 )
  (  D14 /usb0_power/A1P1 )
  (   E1 V1P1 )
  (   E2 /fpga_usb0/PIPE_RX_DATA0 )
  (   E3 /usb0_interfaces/PHY_STATUS )
  (   E4 V1P8 )
  (  E11 ? )
  (  E12 ? )
  (  E13 GND )
  (  E14 /usb0_interfaces/SSRXP )
  (   F1 /fpga_usb0/PIPE_RX_VALID )
  (   F2 V1P1 )
  (   F3 /fpga_usb0/PIPE_RX_ELECIDLE )
  (   F4 V1P8 )
  (   F6 GND )
  (   F7 GND )
  (   F8 GND )
  (   F9 GND )
  (  F11 ? )
  (  F12 GND )
  (  F13 GND )
  (  F14 /usb0_interfaces/SSRXM )
  (   G1 /fpga_usb0/PIPE_TX_DATAK1 )
  (   G2 /fpga_usb0/PIPE_TX_DATA15 )
  (   G3 /fpga_usb0/PIPE_POWERDOWN1 )
  (   G4 V1P8 )
  (   G6 GND )
  (   G7 GND )
  (   G8 GND )
  (   G9 GND )
  (  G11 ? )
  (  G12 GND )
  (  G13 /usb0_power/A1P1 )
  (  G14 /usb0_power/A1P1 )
  (   H1 /fpga_usb0/PIPE_TX_DATA13 )
  (   H2 /fpga_usb0/PIPE_TX_DATA14 )
  (   H3 /fpga_usb0/PIPE_POWERDOWN0 )
  (   H4 V1P8 )
  (   H6 GND )
  (   H7 GND )
  (   H8 GND )
  (   H9 GND )
  (  H11 /fpga_usb0/PIPE_PWRPRESENT )
  (  H12 ? )
  (  H13 GND )
  (  H14 /usb0_interfaces/SSTXP )
  (   J1 /fpga_usb0/PIPE_TX_DATAK0 )
  (   J2 /fpga_usb0/PIPE_TX_DATA12 )
  (   J3 /usb0_interfaces/PHY_RESETN )
  (   J4 ? )
  (   J6 GND )
  (   J7 GND )
  (   J8 GND )
  (   J9 GND )
  (  J11 /fpga_usb0/PIPE_RESETN )
  (  J12 ? )
  (  J13 GND )
  (  J14 /usb0_interfaces/SSTXM )
  (   K1 /fpga_usb0/PIPE_TX_CLK )
  (   K2 V1P1 )
  (   K3 /fpga_configuration/PIPE_TX_ELECIDLE )
  (   K4 ? )
  (  K11 /fpga_usb0/PIPE_TX_DEEMPH1 )
  (  K12 GND )
  (  K13 V1P1 )
  (  K14 /usb0_power/A1P1 )
  (   L1 V1P1 )
  (   L2 /fpga_usb0/PIPE_TX_DATA10 )
  (   L3 /fpga_usb0/PIPE_TX_DATA11 )
  (   L4 V1P8 )
  (   L5 V1P8 )
  (   L6 /fpga_configuration/PIPE_RATE )
  (   L7 V1P8 )
  (   L8 V1P8 )
  (   L9 V1P8 )
  (  L10 /usb0_interfaces/OUT_ENABLE )
  (  L11 /fpga_usb0/PIPE_TX_DEEMPH0 )
  (  L12 GND )
  (  L13 N-000149 )
  (  L14 N-000150 )
  (   M1 /fpga_usb0/PIPE_TX_DATA8 )
  (   M2 /fpga_usb0/PIPE_TX_DATA9 )
  (   M3 V1P8 )
  (   M4 /fpga_configuration/PIPE_TX_ONESZEROS )
  (   M5 /fpga_configuration/PIPE_TX_SWING )
  (   M6 /fpga_configuration/PIPE_TX_DETRX_LPBK )
  (   M7 /fpga_configuration/ULPI_DIR )
  (   M8 /fpga_configuration/ULPI_STP )
  (   M9 /fpga_configuration/PIPE_TX_MARGIN0 )
  (  M10 /fpga_configuration/PIPE_TX_MARGIN1 )
  (  M11 /fpga_configuration/PIPE_TX_MARGIN2 )
  (  M12 GND )
  (  M13 GND )
  (  M14 /usb0_power/A1P1 )
  (   N1 /fpga_usb0/PIPE_TX_DATA7 )
  (   N2 /fpga_usb0/PIPE_TX_DATA5 )
  (   N3 /fpga_usb0/PIPE_TX_DATA3 )
  (   N4 /fpga_usb0/PIPE_TX_DATA1 )
  (   N5 V1P1 )
  (   N6 /fpga_configuration/ULPI_DATA7 )
  (   N7 /fpga_configuration/ULPI_DATA5 )
  (   N8 /fpga_configuration/ULPI_DATA3 )
  (   N9 /fpga_configuration/ULPI_DATA0 )
  (  N10 V1P1 )
  (  N11 /fpga_configuration/ULPI_NXT )
  (  N12 /usb0_interfaces/VBUS )
  (  N13 GND )
  (  N14 /usb0_power/A1P8 )
  (   P1 /fpga_usb0/PIPE_TX_DATA6 )
  (   P2 /fpga_usb0/PIPE_TX_DATA4 )
  (   P3 /fpga_usb0/PIPE_TX_DATA2 )
  (   P4 V1P1 )
  (   P5 /fpga_usb0/PIPE_TX_DATA0 )
  (   P6 /fpga_configuration/ULPI_DATA6 )
  (   P7 /fpga_configuration/ULPI_DATA4 )
  (   P8 /fpga_configuration/ULPI_DATA2 )
  (   P9 /fpga_configuration/ULPI_DATA1 )
  (  P10 V1P1 )
  (  P11 /fpga_configuration/ULPI_CLK )
  (  P12 /usb0_power/A3P3 )
  (  P13 /usb0_interfaces/DM )
  (  P14 /usb0_interfaces/DP )
 )
 ( /5109FB2D/5159AA98 $noname  R16 10K {Lib=R}
  (    1 GND )
  (    2 /fpga_usb0/PIPE_RESETN )
 )
 ( /5109FB2D/5159AA96 $noname  R17 10K {Lib=R}
  (    1 GND )
  (    2 /usb0_interfaces/OUT_ENABLE )
 )
 ( /5109FB2D/5159AA94 $noname  R18 10K {Lib=R}
  (    1 N-000149 )
  (    2 N-000150 )
 )
 ( /5109FB2D/5159AA93 $noname  C170 C {Lib=C}
  (    1 /usb0_interfaces/XI )
  (    2 /usb0_interfaces/VSSOSC )
 )
 ( /5109FB2D/5159AA92 $noname  C171 C {Lib=C}
  (    1 /usb0_interfaces/XO )
  (    2 /usb0_interfaces/VSSOSC )
 )
 ( /5109FB2D/5159AA91 $noname  X1 40M {Lib=QUARTZCMS4_GROUND}
  (    1 /usb0_interfaces/XO )
  (    2 /usb0_interfaces/VSSOSC )
  (    3 /usb0_interfaces/XI )
  (    4 /usb0_interfaces/VSSOSC )
 )
 ( /5109FB2D/5153BA75 $noname  C4 100N {Lib=C}
  (    1 /usb0_interfaces/SSTXM )
  (    2 /usb0_interfaces/SSTXM_C )
 )
 ( /5109FB2D/5153BA3F $noname  C3 100N {Lib=C}
  (    1 /usb0_interfaces/SSTXP )
  (    2 /usb0_interfaces/SSTXP_C )
 )
 ( /5109FB2D/5153B8D1 $noname  U7 USB3_ESD_SON50-10 {Lib=USB3_ESD_SON50-10}
  (    1 /usb0_interfaces/SSRXP )
  (    2 /usb0_interfaces/SSRXM )
  (    3 GND )
  (    4 /usb0_interfaces/SSTXP_C )
  (    5 /usb0_interfaces/SSTXM_C )
 )
 ( /5109FB2D/51538740 $noname  C2 C {Lib=C}
  (    1 /usb0_interfaces/USB3_SHIELD )
  (    2 GND )
 )
 ( /5109FB2D/51538738 $noname  L4 INDUCTOR {Lib=INDUCTOR}
  (    1 /usb0_interfaces/USB3_SHIELD )
  (    2 GND )
 )
 ( /5109FB2D/51533B85 $noname  J5 USB3_MICRO_AB {Lib=USB3_MICRO_AB}
  (    1 N-000156 )
  (    2 /usb0_interfaces/DM )
  (    3 /usb0_interfaces/DP )
  (    4 ? )
  (    5 GND )
  (    6 /usb0_interfaces/SSRXP )
  (    7 /usb0_interfaces/SSRXM )
  (    8 GND )
  (    9 /usb0_interfaces/SSTXP_C )
  (   10 /usb0_interfaces/SSTXM_C )
  (   11 /usb0_interfaces/USB3_SHIELD )
 )
 ( /5109FB2D/511488CA $noname  R9 10K {Lib=R}
  (    1 GND )
  (    2 /usb0_interfaces/VBUS )
 )
 ( /5109FB2D/511488C6 $noname  R8 90K9 {Lib=R}
  (    1 /usb0_interfaces/VBUS )
  (    2 N-000156 )
 )
 ( /514BB3A7/514E57C7 $noname  R15 10K {Lib=R}
  (    1 V3P3 )
  (    2 /clock_generator/CLOCKGEN_INTR )
 )
 ( /514BB3A7/514E55CD $noname  C16 C {Lib=C}
  (    1 V3P3 )
  (    2 GND )
 )
 ( /514BB3A7/514E55CA $noname  C15 C {Lib=C}
  (    1 V3P3 )
  (    2 GND )
 )
 ( /514BB3A7/514E55C7 $noname  C14 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /514BB3A7/514E558C $noname  C13 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /514BB3A7/514E5578 $noname  C12 C {Lib=C}
  (    1 V3P3 )
  (    2 GND )
 )
 ( /514BB3A7/514E542D $noname  R14 4K7 {Lib=R}
  (    1 V3P3 )
  (    2 /clock_generator/CLOCKGEN_INTR )
 )
 ( /514BB3A7/514E530B $noname  C11 C {Lib=C}
  (    1 N-000364 )
  (    2 GND )
 )
 ( /514BB3A7/514E5301 $noname  C10 C {Lib=C}
  (    1 GND )
  (    2 N-000365 )
 )
 ( /514BB3A7/514E52C4 $noname  X3 25M {Lib=QUARTZCMS4_GROUND}
  (    1 N-000365 )
  (    2 GND )
  (    3 N-000364 )
  (    4 GND )
 )
 ( /514BB3A7/514E5234 $noname  U4 SI5351C-B {Lib=SI5351C-B}
  (    1 N-000364 )
  (    2 N-000365 )
  (    3 /clock_generator/CLOCKGEN_INTR )
  (    4 /front_end/FE_I2C_SCL )
  (    5 /front_end/FE_I2C_SDA )
  (    6 /clock_generator/FE_CLKSRC )
  (    7 /clock_generator/CLOCKGEN_INTR )
  (    8 /fpga_ddr2/CLK_N1 )
  (    9 /fpga_ddr2/CLK_P1 )
  (   10 V1P8 )
  (   11 V1P8 )
  (   12 /fpga_ddr2/CLK_N0 )
  (   13 /fpga_ddr2/CLK_P0 )
  (   14 V3P3 )
  (   15 /clock_generator/FE_CLK_N1 )
  (   16 /clock_generator/FE_CLK_P1 )
  (   17 /clock_generator/FE_CLK_N0 )
  (   18 V3P3 )
  (   19 /clock_generator/FE_CLK_P0 )
  (   20 V3P3 )
  (   21 GND )
 )
 ( /5138E240/513914AE $noname  J2 SAMTEC_QTH-090-D {Lib=SAMTEC_QTH-090-D}
  (    1 /front_end/FE_I2C_SCL )
  (    2 VRAW_FE )
  (    3 /front_end/FE_I2C_SDA )
  (    4 VRAW_FE )
  (    5 ? )
  (    6 ? )
  (    7 ? )
  (    8 ? )
  (    9 ? )
  (   10 ? )
  (   11 /front_end/FE_VCCIO_A )
  (   12 V3P3 )
  (   13 ? )
  (   14 ? )
  (   15 ? )
  (   16 ? )
  (   17 ? )
  (   18 ? )
  (   19 ? )
  (   20 ? )
  (   21 ? )
  (   22 ? )
  (   23 /front_end/FE_VCCIO_A )
  (   24 V3P3 )
  (   25 ? )
  (   26 ? )
  (   27 ? )
  (   28 ? )
  (   29 ? )
  (   30 ? )
  (   31 ? )
  (   32 ? )
  (   33 ? )
  (   34 ? )
  (   35 /front_end/FE_VCCIO_A )
  (   36 V1P8 )
  (   37 ? )
  (   38 ? )
  (   39 ? )
  (   40 ? )
  (   41 ? )
  (   42 ? )
  (   43 ? )
  (   44 ? )
  (   45 ? )
  (   46 ? )
  (   47 /front_end/FE_VCCIO_A )
  (   48 V1P8 )
  (   49 /fpga_front_end_misc/D37 )
  (   50 ? )
  (   51 /fpga_front_end_misc/D39 )
  (   52 ? )
  (   53 ? )
  (   54 ? )
  (   55 /clock_generator/FE_CLK_P1 )
  (   56 /clock_generator/FE_CLK_P0 )
  (   57 /clock_generator/FE_CLK_N1 )
  (   58 /clock_generator/FE_CLK_N0 )
  (   59 ? )
  (   60 /clock_generator/FE_CLKSRC )
  (   61 /fpga_front_end_bank_0/D1 )
  (   62 /fpga_front_end_bank_0/D0 )
  (   63 /fpga_front_end_bank_0/D3 )
  (   64 /fpga_front_end_bank_0/D2 )
  (   65 /fpga_front_end_bank_0/D5 )
  (   66 /fpga_front_end_bank_0/D4 )
  (   67 /fpga_front_end_bank_0/D7 )
  (   68 /fpga_front_end_bank_0/D6 )
  (   69 /fpga_front_end_bank_0/D9 )
  (   70 /fpga_front_end_bank_0/D8 )
  (   71 /front_end/FE_VCCIO_B )
  (   72 /front_end/FE_VCCIO_B )
  (   73 /fpga_front_end_bank_0/D11 )
  (   74 /fpga_front_end_bank_0/D10 )
  (   75 /fpga_front_end_bank_0/D13 )
  (   76 /fpga_front_end_bank_0/D12 )
  (   77 /fpga_front_end_bank_0/D15 )
  (   78 /fpga_front_end_bank_0/D14 )
  (   79 /fpga_front_end_bank_0/D17 )
  (   80 /fpga_front_end_bank_0/D16 )
  (   81 /fpga_front_end_bank_0/D19 )
  (   82 /fpga_front_end_bank_0/D18 )
  (   83 /front_end/FE_VCCIO_B )
  (   84 /front_end/FE_VCCIO_B )
  (   85 /fpga_front_end_bank_0/D21 )
  (   86 /fpga_front_end_bank_0/D20 )
  (   87 /fpga_front_end_bank_0/D23 )
  (   88 /fpga_front_end_bank_0/D22 )
  (   89 /fpga_front_end_bank_0/D25 )
  (   90 /fpga_front_end_bank_0/D24 )
  (   91 /fpga_front_end_bank_0/D27 )
  (   92 /fpga_front_end_bank_0/D26 )
  (   93 /fpga_front_end_bank_0/D29 )
  (   94 /fpga_front_end_bank_0/D28 )
  (   95 /front_end/FE_VCCIO_B )
  (   96 /front_end/FE_VCCIO_B )
  (   97 /fpga_front_end_bank_0/D31 )
  (   98 /fpga_front_end_bank_0/D30 )
  (   99 /fpga_front_end_bank_0/D33 )
  (  100 /fpga_front_end_bank_0/D32 )
  (  101 /fpga_front_end_bank_0/D35 )
  (  102 /fpga_front_end_bank_0/D34 )
  (  103 /fpga_front_end_bank_0/D37 )
  (  104 /fpga_front_end_bank_0/D36 )
  (  105 /fpga_front_end_bank_0/D39 )
  (  106 /fpga_front_end_bank_0/D38 )
  (  107 /front_end/FE_VCCIO_B )
  (  108 /front_end/FE_VCCIO_B )
  (  109 /fpga_front_end_bank_0/D41 )
  (  110 /fpga_front_end_bank_0/D40 )
  (  111 /fpga_front_end_bank_0/D43 )
  (  112 /fpga_front_end_bank_0/D42 )
  (  113 /fpga_front_end_bank_0/D45 )
  (  114 /fpga_front_end_bank_0/D44 )
  (  115 /fpga_front_end_bank_0/D47 )
  (  116 /fpga_front_end_bank_0/D46 )
  (  117 /fpga_front_end_bank_0/D49 )
  (  118 /fpga_front_end_bank_0/D48 )
  (  119 /fpga_front_end_bank_0/D51 )
  (  120 /fpga_front_end_bank_0/D50 )
  (  121 /fpga_front_end_bank_1/D1 )
  (  122 /fpga_front_end_bank_1/D0 )
  (  123 /fpga_front_end_bank_1/D3 )
  (  124 /fpga_front_end_bank_1/D2 )
  (  125 /fpga_front_end_bank_1/D5 )
  (  126 /fpga_front_end_bank_1/D4 )
  (  127 /fpga_front_end_bank_1/D7 )
  (  128 /fpga_front_end_bank_1/D6 )
  (  129 /fpga_front_end_bank_1/D9 )
  (  130 /fpga_front_end_bank_1/D8 )
  (  131 /front_end/FE_VCCIO_C )
  (  132 /front_end/FE_VCCIO_C )
  (  133 /fpga_front_end_bank_1/D11 )
  (  134 /fpga_front_end_bank_1/D10 )
  (  135 /fpga_front_end_bank_1/D13 )
  (  136 /fpga_front_end_bank_1/D12 )
  (  137 /fpga_front_end_bank_1/D15 )
  (  138 /fpga_front_end_bank_1/D14 )
  (  139 /fpga_front_end_bank_1/D17 )
  (  140 /fpga_front_end_bank_1/D16 )
  (  141 /fpga_front_end_bank_1/D19 )
  (  142 /fpga_front_end_bank_1/D18 )
  (  143 /front_end/FE_VCCIO_C )
  (  144 /front_end/FE_VCCIO_C )
  (  145 /fpga_front_end_bank_1/D21 )
  (  146 /fpga_front_end_bank_1/D20 )
  (  147 /fpga_front_end_bank_1/D23 )
  (  148 /fpga_front_end_bank_1/D22 )
  (  149 /fpga_front_end_bank_1/D25 )
  (  150 /fpga_front_end_bank_1/D24 )
  (  151 /fpga_front_end_bank_1/D27 )
  (  152 /fpga_front_end_bank_1/D26 )
  (  153 /fpga_front_end_bank_1/D29 )
  (  154 /fpga_front_end_bank_1/D28 )
  (  155 /front_end/FE_VCCIO_C )
  (  156 /front_end/FE_VCCIO_C )
  (  157 /fpga_front_end_bank_1/D31 )
  (  158 /fpga_front_end_bank_1/D30 )
  (  159 /fpga_front_end_bank_1/D33 )
  (  160 /fpga_front_end_bank_1/D32 )
  (  161 /fpga_front_end_bank_1/D35 )
  (  162 /fpga_front_end_bank_1/D34 )
  (  163 /fpga_front_end_bank_1/D37 )
  (  164 /fpga_front_end_bank_1/D36 )
  (  165 /fpga_front_end_bank_1/D39 )
  (  166 /fpga_front_end_bank_1/D38 )
  (  167 /front_end/FE_VCCIO_C )
  (  168 /front_end/FE_VCCIO_C )
  (  169 /fpga_front_end_bank_1/D41 )
  (  170 /fpga_front_end_bank_1/D40 )
  (  171 /fpga_front_end_bank_1/D43 )
  (  172 /fpga_front_end_bank_1/D42 )
  (  173 /fpga_front_end_bank_1/D45 )
  (  174 /fpga_front_end_bank_1/D44 )
  (  175 /fpga_front_end_bank_1/D47 )
  (  176 /fpga_front_end_bank_1/D46 )
  (  177 /fpga_front_end_bank_1/D49 )
  (  178 /fpga_front_end_bank_1/D48 )
  (  179 /fpga_front_end_bank_1/D51 )
  (  180 /fpga_front_end_bank_1/D50 )
  (   A0 GND )
  (   A1 GND )
  (   A2 GND )
  (   A3 GND )
  (   B0 GND )
  (   B1 GND )
  (   B2 GND )
  (   B3 GND )
  (   C0 GND )
  (   C1 GND )
  (   C2 GND )
  (   C3 GND )
 )
 ( /51394328/5161CD48 $noname  C18 C {Lib=C}
  (    1 /front_end/FE_VCCIO_A )
  (    2 /fpga_front_end_misc/VREF )
 )
 ( /51394328/5159FA13 $noname  R51 10K {Lib=R}
  (    1 V1P8 )
  (    2 /clock_generator/CLOCKGEN_INTR )
 )
 ( /51394328/514F7BE2 $noname  C95 C {Lib=C}
  (    1 /front_end/FE_VCCIO_A )
  (    2 GND )
 )
 ( /51394328/514F7BDC $noname  C94 C {Lib=C}
  (    1 /front_end/FE_VCCIO_A )
  (    2 GND )
 )
 ( /51394328/514F7BD9 $noname  C93 C {Lib=C}
  (    1 /front_end/FE_VCCIO_A )
  (    2 GND )
 )
 ( /51394328/514F7BD8 $noname  C92 C {Lib=C}
  (    1 /front_end/FE_VCCIO_A )
  (    2 GND )
 )
 ( /51394328/514F7BD5 $noname  C91 C {Lib=C}
  (    1 /front_end/FE_VCCIO_A )
  (    2 GND )
 )
 ( /51394328/514F7BCB $noname  C90 C {Lib=C}
  (    1 /front_end/FE_VCCIO_A )
  (    2 GND )
 )
 ( /51394328/514BA511 $noname  C21 C {Lib=C}
  (    1 /fpga_front_end_misc/VREF )
  (    2 GND )
 )
 ( /51394328/514BA28B $noname  R24 1K0 {Lib=R}
  (    1 GND )
  (    2 /fpga_front_end_misc/VREF )
 )
 ( /51394328/514BA27F $noname  R23 1K0 {Lib=R}
  (    1 /fpga_front_end_misc/VREF )
  (    2 /front_end/FE_VCCIO_A )
 )
 ( /50FA09AE/51610BD8 $noname  C222 100N {Lib=C}
  (    1 /ddr2/VREF )
  (    2 GND )
 )
 ( /50FA09AE/515B781D $noname  C221 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /50FA09AE/515B781B $noname  C220 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /50FA09AE/515B781A $noname  C219 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /50FA09AE/515B7818 $noname  C218 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /50FA09AE/515B7817 $noname  C217 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /50FA09AE/515B7816 $noname  C216 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /50FA09AE/515B7815 $noname  C215 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /50FA09AE/515B7811 $noname  C214 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /50FA09AE/515B7810 $noname  C213 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /50FA09AE/515B780E $noname  C212 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /50FA09AE/515B780B $noname  C211 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /50FA09AE/515B77EF $noname  C210 100N {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /50FA09AE/514B69D5 $noname  J1 DDR2_SDRAM_SODIMM {Lib=DDR2_SDRAM_SODIMM}
  (    1 /ddr2/VREF )
  (    2 GND )
  (    3 GND )
  (    4 /ddr2/DQ4 )
  (    5 /ddr2/DQ0 )
  (    6 /ddr2/DQ5 )
  (    7 /ddr2/DQ1 )
  (    8 GND )
  (    9 GND )
  (   10 /ddr2/DM0 )
  (   11 GND )
  (   12 GND )
  (   13 /ddr2/DQS0 )
  (   14 /ddr2/DQ6 )
  (   15 GND )
  (   16 /ddr2/DQ7 )
  (   17 /ddr2/DQ2 )
  (   18 GND )
  (   19 /ddr2/DQ3 )
  (   20 /ddr2/DQ12 )
  (   21 GND )
  (   22 /ddr2/DQ13 )
  (   23 /ddr2/DQ8 )
  (   24 GND )
  (   25 /ddr2/DQ9 )
  (   26 /ddr2/DM1 )
  (   27 GND )
  (   28 GND )
  (   29 GND )
  (   30 /ddr2/CK0 )
  (   31 /ddr2/DQS1 )
  (   32 /ddr2/CK#0 )
  (   33 GND )
  (   34 GND )
  (   35 /ddr2/DQ10 )
  (   36 /ddr2/DQ14 )
  (   37 /ddr2/DQ11 )
  (   38 /ddr2/DQ15 )
  (   39 GND )
  (   40 GND )
  (   41 GND )
  (   42 GND )
  (   43 /ddr2/DQ16 )
  (   44 /ddr2/DQ20 )
  (   45 /ddr2/DQ17 )
  (   46 /ddr2/DQ21 )
  (   47 GND )
  (   48 GND )
  (   49 GND )
  (   51 /ddr2/DQS2 )
  (   52 /ddr2/DM2 )
  (   53 GND )
  (   54 GND )
  (   55 /ddr2/DQ18 )
  (   56 /ddr2/DQ22 )
  (   57 /ddr2/DQ19 )
  (   58 /ddr2/DQ23 )
  (   59 GND )
  (   60 GND )
  (   61 /ddr2/DQ24 )
  (   62 /ddr2/DQ28 )
  (   63 /ddr2/DQ25 )
  (   64 /ddr2/DQ29 )
  (   65 GND )
  (   66 GND )
  (   67 /ddr2/DM3 )
  (   68 GND )
  (   69 ? )
  (   70 /ddr2/DQS3 )
  (   71 GND )
  (   72 GND )
  (   73 /ddr2/DQ26 )
  (   74 /ddr2/DQ30 )
  (   75 /ddr2/DQ27 )
  (   76 /ddr2/DQ31 )
  (   77 GND )
  (   78 GND )
  (   79 /ddr2/CKE0 )
  (   80 /ddr2/CKE1 )
  (   81 V1P8 )
  (   82 V1P8 )
  (   83 ? )
  (   84 /ddr2/A15 )
  (   85 /ddr2/BA2 )
  (   86 /ddr2/A14 )
  (   87 V1P8 )
  (   88 V1P8 )
  (   89 /ddr2/A12 )
  (   90 /ddr2/A11 )
  (   91 /ddr2/A9 )
  (   92 /ddr2/A7 )
  (   93 /ddr2/A8 )
  (   94 /ddr2/A6 )
  (   95 V1P8 )
  (   96 V1P8 )
  (   97 /ddr2/A5 )
  (   98 /ddr2/A4 )
  (   99 /ddr2/A3 )
  (  100 /ddr2/A2 )
  (  101 /ddr2/A1 )
  (  102 /ddr2/A0 )
  (  103 V1P8 )
  (  104 V1P8 )
  (  105 /ddr2/A10 )
  (  106 /ddr2/BA1 )
  (  107 /ddr2/BA0 )
  (  108 /ddr2/RAS# )
  (  109 /ddr2/WE# )
  (  110 /ddr2/S#0 )
  (  111 V1P8 )
  (  112 V1P8 )
  (  113 /ddr2/CAS# )
  (  114 /ddr2/ODT0 )
  (  115 /ddr2/S#1 )
  (  116 /ddr2/A13 )
  (  117 V1P8 )
  (  118 V1P8 )
  (  119 /ddr2/ODT1 )
  (  120 ? )
  (  121 GND )
  (  122 GND )
  (  123 /ddr2/DQ32 )
  (  124 /ddr2/DQ36 )
  (  125 /ddr2/DQ33 )
  (  126 /ddr2/DQ37 )
  (  127 GND )
  (  128 GND )
  (  129 GND )
  (  130 /ddr2/DM4 )
  (  131 /ddr2/DQS4 )
  (  132 GND )
  (  133 GND )
  (  134 /ddr2/DQ38 )
  (  135 /ddr2/DQ34 )
  (  136 /ddr2/DQ39 )
  (  137 /ddr2/DQ35 )
  (  138 GND )
  (  139 GND )
  (  140 /ddr2/DQ44 )
  (  141 /ddr2/DQ40 )
  (  142 /ddr2/DQ45 )
  (  143 /ddr2/DQ41 )
  (  144 GND )
  (  145 GND )
  (  146 GND )
  (  147 /ddr2/DM5 )
  (  148 /ddr2/DQS5 )
  (  149 GND )
  (  150 GND )
  (  151 /ddr2/DQ42 )
  (  152 /ddr2/DQ46 )
  (  153 /ddr2/DQ43 )
  (  154 /ddr2/DQ47 )
  (  155 GND )
  (  156 GND )
  (  157 /ddr2/DQ48 )
  (  158 /ddr2/DQ52 )
  (  159 /ddr2/DQ49 )
  (  160 /ddr2/DQ53 )
  (  161 GND )
  (  162 GND )
  (  163 ? )
  (  164 /ddr2/CK1 )
  (  165 GND )
  (  166 /ddr2/CK#1 )
  (  167 GND )
  (  168 GND )
  (  169 /ddr2/DQS6 )
  (  170 /ddr2/DM6 )
  (  171 GND )
  (  172 GND )
  (  173 /ddr2/DQ50 )
  (  174 /ddr2/DQ54 )
  (  175 /ddr2/DQ51 )
  (  176 /ddr2/DQ55 )
  (  177 GND )
  (  178 GND )
  (  179 /ddr2/DQ56 )
  (  180 /ddr2/DQ60 )
  (  181 /ddr2/DQ57 )
  (  182 /ddr2/DQ61 )
  (  183 GND )
  (  184 GND )
  (  185 /ddr2/DM7 )
  (  186 GND )
  (  187 GND )
  (  188 /ddr2/DQS7 )
  (  189 /ddr2/DQ58 )
  (  190 GND )
  (  191 /ddr2/DQ59 )
  (  192 /ddr2/DQ62 )
  (  193 GND )
  (  194 /ddr2/DQ63 )
  (  195 /front_end/FE_I2C_SDA )
  (  196 GND )
  (  197 /front_end/FE_I2C_SCL )
  (  198 ? )
  (  199 V3P3 )
  (  200 ? )
 )
 ( /5101C6D6/51610B51 $noname  R21 1K {Lib=R}
  (    1 /ddr2/VREF )
  (    2 GND )
 )
 ( /5101C6D6/51610B4A $noname  R20 1K {Lib=R}
  (    1 V1P8 )
  (    2 /ddr2/VREF )
 )
 ( /5101C6D6/51562CD5 $noname  C180 C {Lib=C}
  (    1 V1P8 )
  (    2 /ddr2/VREF )
 )
 ( /5101C6D6/51562CD3 $noname  C181 C {Lib=C}
  (    1 /ddr2/VREF )
  (    2 GND )
 )
 ( /5101C6D6/51562CD1 $noname  C182 C {Lib=C}
  (    1 V1P8 )
  (    2 /ddr2/VREF )
 )
 ( /5101C6D6/51562CBC $noname  C185 C {Lib=C}
  (    1 /ddr2/VREF )
  (    2 GND )
 )
 ( /5101C6D6/51562CB7 $noname  C183 C {Lib=C}
  (    1 /ddr2/VREF )
  (    2 GND )
 )
 ( /5101C6D6/51562C84 $noname  C184 C {Lib=C}
  (    1 V1P8 )
  (    2 /ddr2/VREF )
 )
 ( /5101C6D6/513E053B $noname  C64 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E0539 $noname  C63 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E0537 $noname  C62 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E04DA $noname  C41 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E04D4 $noname  C61 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E04D1 $noname  C60 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E04CF $noname  C59 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E04CD $noname  C58 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E04CA $noname  C57 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E04C7 $noname  C56 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E04C4 $noname  C55 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E04C1 $noname  C54 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E0492 $noname  C53 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E0491 $noname  C52 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E0490 $noname  C51 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E048F $noname  C50 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E048E $noname  C49 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E048D $noname  C48 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E048C $noname  C47 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E048B $noname  C46 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E048A $noname  C45 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E0489 $noname  C44 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E0488 $noname  C43 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/513E0487 $noname  C42 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5101C6D6/5115599E $noname  R4 50R {Lib=R}
  (    1 GND )
  (    2 N-000049 )
 )
 ( /5101C6D6/51155995 $noname  R3 50R {Lib=R}
  (    1 N-000050 )
  (    2 V1P8 )
 )
 ( /5101C6D6/51155899 $noname  R2 50R {Lib=R}
  (    1 GND )
  (    2 N-000077 )
 )
 ( /5101C6D6/51155893 $noname  R1 50R {Lib=R}
  (    1 N-000051 )
  (    2 V1P8 )
 )
 ( /510B2194/5151F99F $noname  R30 10K {Lib=R}
  (    1 GND )
  (    2 /microcontroller/V2P5_ENABLE )
 )
 ( /510B2194/5151F64C $noname  C36 470P {Lib=C}
  (    1 N-000166 )
  (    2 GND )
 )
 ( /510B2194/5151F642 $noname  R32 R {Lib=R}
  (    1 V2P5 )
  (    2 N-000166 )
 )
 ( /510B2194/5151F62E $noname  R31 R {Lib=R}
  (    1 N-000166 )
  (    2 GND )
 )
 ( /510B2194/5151F508 $noname  C37 10U {Lib=C}
  (    1 V2P5 )
  (    2 GND )
 )
 ( /510B2194/5151F501 $noname  C35 10U {Lib=C}
  (    1 V3P3 )
  (    2 GND )
 )
 ( /510B2194/5151F4ED $noname  U6 MIC5207-BM5 {Lib=MIC5207-BM5}
  (    1 V3P3 )
  (    2 GND )
  (    3 /microcontroller/V2P5_ENABLE )
  (    4 N-000166 )
  (    5 V2P5 )
 )
 ( /510B2194/5151F271 $noname  P1 CONN_2 {Lib=CONN_2}
  (    1 N-000172 )
  (    2 V1P8 )
 )
 ( /510B2194/5151F263 $noname  P2 CONN_2 {Lib=CONN_2}
  (    1 N-000167 )
  (    2 V3P3 )
 )
 ( /510B2194/5150DCD4 $noname  R33 10K {Lib=R}
  (    1 GND )
  (    2 /power/SMPS_MODE )
 )
 ( /510B2194/5150D148 $noname  R36 162K {Lib=R}
  (    1 GND )
  (    2 N-000171 )
 )
 ( /510B2194/5150D142 $noname  R34 162K {Lib=R}
  (    1 GND )
  (    2 N-000170 )
 )
 ( /510B2194/5150D0D4 $noname  C30 10U {Lib=C}
  (    1 VRAW )
  (    2 GND )
 )
 ( /510B2194/5150D0C5 $noname  R35 330K {Lib=R}
  (    1 N-000170 )
  (    2 N-000172 )
 )
 ( /510B2194/5150D0BC $noname  C38 33P {Lib=C}
  (    1 N-000171 )
  (    2 N-000167 )
 )
 ( /510B2194/5150D0B0 $noname  R37 715K {Lib=R}
  (    1 N-000171 )
  (    2 N-000167 )
 )
 ( /510B2194/5150D073 $noname  R38 10K {Lib=R}
  (    1 GND )
  (    2 /microcontroller/V1P8_ENABLE )
 )
 ( /510B2194/5150D045 $noname  C34 10U {Lib=C}
  (    1 GND )
  (    2 N-000172 )
 )
 ( /510B2194/5150D040 $noname  C33 10U {Lib=C}
  (    1 GND )
  (    2 N-000172 )
 )
 ( /510B2194/5150D035 $noname  C32 10U {Lib=C}
  (    1 N-000167 )
  (    2 GND )
 )
 ( /510B2194/5150D032 $noname  C31 10U {Lib=C}
  (    1 N-000167 )
  (    2 GND )
 )
 ( /510B2194/5150CE03 $noname  L11 4U7 {Lib=INDUCTOR}
  (    1 N-000172 )
  (    2 N-000169 )
 )
 ( /510B2194/5150CDF9 $noname  L10 4U7 {Lib=INDUCTOR}
  (    1 N-000168 )
  (    2 N-000167 )
 )
 ( /510B2194/5150CCD6 $noname  U5 TPS62420 {Lib=TPS62410}
  (    0 GND )
  (    1 N-000171 )
  (    2 /power/SMPS_MODE )
  (    3 VRAW )
  (    4 N-000172 )
  (    5 N-000170 )
  (    6 N-000169 )
  (    7 /microcontroller/V1P8_ENABLE )
  (    8 GND )
  (    9 VRAW )
  (   10 N-000168 )
 )
 ( /5138E12B/5161C39E $noname  C20 C {Lib=C}
  (    1 /front_end/FE_VCCIO_B )
  (    2 /fpga_front_end_bank_0/VREF )
 )
 ( /5138E12B/514BAB61 $noname  C22 C {Lib=C}
  (    1 /fpga_front_end_bank_0/VREF )
  (    2 GND )
 )
 ( /5138E12B/514BAB55 $noname  R42 1K0 {Lib=R}
  (    1 /fpga_front_end_bank_0/VREF )
  (    2 GND )
 )
 ( /5138E12B/514BAB23 $noname  R41 1K0 {Lib=R}
  (    1 /front_end/FE_VCCIO_B )
  (    2 /fpga_front_end_bank_0/VREF )
 )
 ( /5138E12B/513E1ED7 $noname  C79 C {Lib=C}
  (    1 /front_end/FE_VCCIO_B )
  (    2 GND )
 )
 ( /5138E12B/513E1ED5 $noname  C78 C {Lib=C}
  (    1 /front_end/FE_VCCIO_B )
  (    2 GND )
 )
 ( /5138E12B/513E1ED0 $noname  C77 C {Lib=C}
  (    1 /front_end/FE_VCCIO_B )
  (    2 GND )
 )
 ( /5138E12B/513E1ECA $noname  C76 C {Lib=C}
  (    1 /front_end/FE_VCCIO_B )
  (    2 GND )
 )
 ( /5138E12B/513E1EC8 $noname  C75 C {Lib=C}
  (    1 /front_end/FE_VCCIO_B )
  (    2 GND )
 )
 ( /5138E12B/513E1EC5 $noname  C74 C {Lib=C}
  (    1 /front_end/FE_VCCIO_B )
  (    2 GND )
 )
 ( /5138E12B/513E1EC1 $noname  C73 C {Lib=C}
  (    1 /front_end/FE_VCCIO_B )
  (    2 GND )
 )
 ( /5138E12B/513E1EB6 $noname  C72 C {Lib=C}
  (    1 /front_end/FE_VCCIO_B )
  (    2 GND )
 )
 ( /5138E12B/513E1EA6 $noname  C71 C {Lib=C}
  (    1 /front_end/FE_VCCIO_B )
  (    2 GND )
 )
 ( /510239FC/51560F12 $noname  C4048 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560F11 $noname  C4045 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560F10 $noname  C4042 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560F0D $noname  C4039 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560F0B $noname  C4036 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560F07 $noname  C4033 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560F05 $noname  C4030 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560EFF $noname  C4050 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560EFC $noname  C4047 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560EE1 $noname  C4044 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560EE0 $noname  C4041 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560EDE $noname  C4038 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560EDD $noname  C4035 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560EDB $noname  C4032 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560ED9 $noname  C4029 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560EC8 $noname  C4049 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560EC4 $noname  C4046 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560E79 $noname  C4043 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560E78 $noname  C4040 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560E75 $noname  C4037 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560E73 $noname  C4034 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560E71 $noname  C4031 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/51560E6C $noname  C4028 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/514E9116 $noname  C4067 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/514E9115 $noname  C4066 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/514E9113 $noname  C4065 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/514E9110 $noname  C4064 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/514E90B1 $noname  C4063 100N {Lib=C}
  (    1 V2P5 )
  (    2 GND )
 )
 ( /510239FC/514E90A8 $noname  C4062 100N {Lib=C}
  (    1 V2P5 )
  (    2 GND )
 )
 ( /510239FC/514E90A5 $noname  C4061 100N {Lib=C}
  (    1 V2P5 )
  (    2 GND )
 )
 ( /510239FC/514E90A2 $noname  C4060 100N {Lib=C}
  (    1 V2P5 )
  (    2 GND )
 )
 ( /510239FC/50FE3B4D $noname  C4025 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE3B6C $noname  C4022 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE3B72 $noname  C4019 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE3B78 $noname  C4016 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE3B7E $noname  C4013 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE3B84 $noname  C4010 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE3B8A $noname  C4007 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE54C6 $noname  C4027 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE54CC $noname  C4024 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE54D2 $noname  C4021 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE54D8 $noname  C4018 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE54DE $noname  C4015 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE54E4 $noname  C4012 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE54EA $noname  C4009 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE5513 $noname  C4026 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE5519 $noname  C4023 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE551F $noname  C4020 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE5525 $noname  C4017 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE552B $noname  C4014 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE5531 $noname  C4011 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE5537 $noname  C4008 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE555F $noname  C4004 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE5565 $noname  C4001 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE556B $noname  C4005 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE5571 $noname  C4002 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE5577 $noname  C4006 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /510239FC/50FE557D $noname  C4003 100N {Lib=C}
  (    1 V1P2 )
  (    2 GND )
 )
 ( /5138E160/5161C3DA $noname  C19 C {Lib=C}
  (    1 /front_end/FE_VCCIO_C )
  (    2 /fpga_front_end_bank_1/VREF )
 )
 ( /5138E160/514BAC16 $noname  C23 C {Lib=C}
  (    1 /fpga_front_end_bank_1/VREF )
  (    2 GND )
 )
 ( /5138E160/514BABF8 $noname  R13 1K0 {Lib=R}
  (    1 GND )
  (    2 /fpga_front_end_bank_1/VREF )
 )
 ( /5138E160/514BABD4 $noname  R12 1K0 {Lib=R}
  (    1 /fpga_front_end_bank_1/VREF )
  (    2 /front_end/FE_VCCIO_C )
 )
 ( /5138E160/513E1FD0 $noname  C89 C {Lib=C}
  (    1 /front_end/FE_VCCIO_C )
  (    2 GND )
 )
 ( /5138E160/513E1FCC $noname  C88 C {Lib=C}
  (    1 /front_end/FE_VCCIO_C )
  (    2 GND )
 )
 ( /5138E160/513E1FC9 $noname  C87 C {Lib=C}
  (    1 /front_end/FE_VCCIO_C )
  (    2 GND )
 )
 ( /5138E160/513E1FC4 $noname  C86 C {Lib=C}
  (    1 /front_end/FE_VCCIO_C )
  (    2 GND )
 )
 ( /5138E160/513E1FBE $noname  C85 C {Lib=C}
  (    1 /front_end/FE_VCCIO_C )
  (    2 GND )
 )
 ( /5138E160/513E1FBB $noname  C84 C {Lib=C}
  (    1 /front_end/FE_VCCIO_C )
  (    2 GND )
 )
 ( /5138E160/513E1FAE $noname  C83 C {Lib=C}
  (    1 /front_end/FE_VCCIO_C )
  (    2 GND )
 )
 ( /5138E160/513E1FAC $noname  C82 C {Lib=C}
  (    1 /front_end/FE_VCCIO_C )
  (    2 GND )
 )
 ( /5138E160/513E1FA3 $noname  C81 C {Lib=C}
  (    1 /front_end/FE_VCCIO_C )
  (    2 GND )
 )
 ( /5138E160/51393D16 $noname  R11 50R {Lib=R}
  (    1 GND )
  (    2 N-000243 )
 )
 ( /5138E160/51393D12 $noname  R10 50R {Lib=R}
  (    1 N-000251 )
  (    2 /front_end/FE_VCCIO_C )
 )
 ( /5109F714/5144DC8D $noname  L3 INDUCTOR {Lib=INDUCTOR}
  (    1 V1P1 )
  (    2 /usb0_power/A1P1 )
 )
 ( /5109F714/5144DC60 $noname  C162 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/5144DC57 $noname  L2 INDUCTOR {Lib=INDUCTOR}
  (    1 V1P8 )
  (    2 /usb0_power/A1P8 )
 )
 ( /5109F714/5144DC55 $noname  C161 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/5144DC0C $noname  L1 INDUCTOR {Lib=INDUCTOR}
  (    1 V3P3 )
  (    2 /usb0_power/A3P3 )
 )
 ( /5109F714/5144DBD7 $noname  C160 C {Lib=C}
  (    1 V3P3 )
  (    2 GND )
 )
 ( /5109F714/51429E10 $noname  C150 C {Lib=C}
  (    1 /usb0_power/A1P1 )
  (    2 GND )
 )
 ( /5109F714/51429E0F $noname  C149 C {Lib=C}
  (    1 /usb0_power/A1P1 )
  (    2 GND )
 )
 ( /5109F714/51429E0D $noname  C148 C {Lib=C}
  (    1 /usb0_power/A1P1 )
  (    2 GND )
 )
 ( /5109F714/51429E0C $noname  C147 C {Lib=C}
  (    1 /usb0_power/A1P1 )
  (    2 GND )
 )
 ( /5109F714/51429E0A $noname  C146 C {Lib=C}
  (    1 /usb0_power/A1P1 )
  (    2 GND )
 )
 ( /5109F714/51429E01 $noname  C145 C {Lib=C}
  (    1 /usb0_power/A1P1 )
  (    2 GND )
 )
 ( /5109F714/51429DFD $noname  C144 C {Lib=C}
  (    1 /usb0_power/A1P8 )
  (    2 GND )
 )
 ( /5109F714/51429DF8 $noname  C143 C {Lib=C}
  (    1 /usb0_power/A1P8 )
  (    2 GND )
 )
 ( /5109F714/51429DF3 $noname  C142 C {Lib=C}
  (    1 /usb0_power/A1P8 )
  (    2 GND )
 )
 ( /5109F714/51429DEB $noname  C141 C {Lib=C}
  (    1 /usb0_power/A3P3 )
  (    2 GND )
 )
 ( /5109F714/51429D2E $noname  C135 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429D2C $noname  C134 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429D2A $noname  C133 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429D28 $noname  C132 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429D26 $noname  C131 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429D22 $noname  C130 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429D20 $noname  C129 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429D1E $noname  C128 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429D1C $noname  C127 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429D1A $noname  C126 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429D18 $noname  C125 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429D16 $noname  C124 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429D14 $noname  C123 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429D0B $noname  C122 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429D06 $noname  C121 C {Lib=C}
  (    1 V1P1 )
  (    2 GND )
 )
 ( /5109F714/51429C5C $noname  C116 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429C59 $noname  C115 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429BD2 $noname  C114 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429BD0 $noname  C113 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429BCF $noname  C112 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429BCD $noname  C111 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429BCB $noname  C110 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429BC8 $noname  C109 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429BC6 $noname  C108 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429BC3 $noname  C107 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429BBD $noname  C106 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429BBB $noname  C105 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429BB8 $noname  C104 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429BB5 $noname  C103 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429BB2 $noname  C102 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/51429BAA $noname  C101 C {Lib=C}
  (    1 V1P8 )
  (    2 GND )
 )
 ( /5109F714/5136A7E6 $noname  C1 1U {Lib=C}
  (    1 /usb0_power/A1P1 )
  (    2 GND )
 )
)
*
{ Allowed footprints by component:
$component C29
 SM*
 C?
 C1-1
$endlist
$component C28
 SM*
 C?
 C1-1
$endlist
$component C27
 SM*
 C?
 C1-1
$endlist
$component C26
 SM*
 C?
 C1-1
$endlist
$component C25
 SM*
 C?
 C1-1
$endlist
$component C24
 SM*
 C?
 C1-1
$endlist
$component C156
 SM*
 C?
 C1-1
$endlist
$component C155
 SM*
 C?
 C1-1
$endlist
$component C154
 SM*
 C?
 C1-1
$endlist
$component C153
 SM*
 C?
 C1-1
$endlist
$component C152
 SM*
 C?
 C1-1
$endlist
$component C151
 SM*
 C?
 C1-1
$endlist
$component R49
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R45
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R44
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R50
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R48
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R43
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R47
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R46
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C205
 SM*
 C?
 C1-1
$endlist
$component R65
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R64
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C204
 SM*
 C?
 C1-1
$endlist
$component R63
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R59
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R60
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R62
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R61
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R55
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R53
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R54
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C201
 SM*
 C?
 C1-1
$endlist
$component C200
 SM*
 C?
 C1-1
$endlist
$component C202
 SM*
 C?
 C1-1
$endlist
$component C203
 SM*
 C?
 C1-1
$endlist
$component X2
 IPC_OSC*
$endlist
$component R52
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R58
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R57
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R16
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R17
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R18
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C170
 SM*
 C?
 C1-1
$endlist
$component C171
 SM*
 C?
 C1-1
$endlist
$component X1
 IPC_OSC*
$endlist
$component C4
 SM*
 C?
 C1-1
$endlist
$component C3
 SM*
 C?
 C1-1
$endlist
$component C2
 SM*
 C?
 C1-1
$endlist
$component R9
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R8
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R15
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C16
 SM*
 C?
 C1-1
$endlist
$component C15
 SM*
 C?
 C1-1
$endlist
$component C14
 SM*
 C?
 C1-1
$endlist
$component C13
 SM*
 C?
 C1-1
$endlist
$component C12
 SM*
 C?
 C1-1
$endlist
$component R14
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C11
 SM*
 C?
 C1-1
$endlist
$component C10
 SM*
 C?
 C1-1
$endlist
$component X3
 IPC_OSC*
$endlist
$component J2
 SAMTEC_QTH_090-*-D-*
$endlist
$component C18
 SM*
 C?
 C1-1
$endlist
$component R51
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C95
 SM*
 C?
 C1-1
$endlist
$component C94
 SM*
 C?
 C1-1
$endlist
$component C93
 SM*
 C?
 C1-1
$endlist
$component C92
 SM*
 C?
 C1-1
$endlist
$component C91
 SM*
 C?
 C1-1
$endlist
$component C90
 SM*
 C?
 C1-1
$endlist
$component C21
 SM*
 C?
 C1-1
$endlist
$component R24
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R23
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C222
 SM*
 C?
 C1-1
$endlist
$component C221
 SM*
 C?
 C1-1
$endlist
$component C220
 SM*
 C?
 C1-1
$endlist
$component C219
 SM*
 C?
 C1-1
$endlist
$component C218
 SM*
 C?
 C1-1
$endlist
$component C217
 SM*
 C?
 C1-1
$endlist
$component C216
 SM*
 C?
 C1-1
$endlist
$component C215
 SM*
 C?
 C1-1
$endlist
$component C214
 SM*
 C?
 C1-1
$endlist
$component C213
 SM*
 C?
 C1-1
$endlist
$component C212
 SM*
 C?
 C1-1
$endlist
$component C211
 SM*
 C?
 C1-1
$endlist
$component C210
 SM*
 C?
 C1-1
$endlist
$component R21
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R20
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C180
 SM*
 C?
 C1-1
$endlist
$component C181
 SM*
 C?
 C1-1
$endlist
$component C182
 SM*
 C?
 C1-1
$endlist
$component C185
 SM*
 C?
 C1-1
$endlist
$component C183
 SM*
 C?
 C1-1
$endlist
$component C184
 SM*
 C?
 C1-1
$endlist
$component C64
 SM*
 C?
 C1-1
$endlist
$component C63
 SM*
 C?
 C1-1
$endlist
$component C62
 SM*
 C?
 C1-1
$endlist
$component C41
 SM*
 C?
 C1-1
$endlist
$component C61
 SM*
 C?
 C1-1
$endlist
$component C60
 SM*
 C?
 C1-1
$endlist
$component C59
 SM*
 C?
 C1-1
$endlist
$component C58
 SM*
 C?
 C1-1
$endlist
$component C57
 SM*
 C?
 C1-1
$endlist
$component C56
 SM*
 C?
 C1-1
$endlist
$component C55
 SM*
 C?
 C1-1
$endlist
$component C54
 SM*
 C?
 C1-1
$endlist
$component C53
 SM*
 C?
 C1-1
$endlist
$component C52
 SM*
 C?
 C1-1
$endlist
$component C51
 SM*
 C?
 C1-1
$endlist
$component C50
 SM*
 C?
 C1-1
$endlist
$component C49
 SM*
 C?
 C1-1
$endlist
$component C48
 SM*
 C?
 C1-1
$endlist
$component C47
 SM*
 C?
 C1-1
$endlist
$component C46
 SM*
 C?
 C1-1
$endlist
$component C45
 SM*
 C?
 C1-1
$endlist
$component C44
 SM*
 C?
 C1-1
$endlist
$component C43
 SM*
 C?
 C1-1
$endlist
$component C42
 SM*
 C?
 C1-1
$endlist
$component R4
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R3
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R2
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R1
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R30
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C36
 SM*
 C?
 C1-1
$endlist
$component R32
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R31
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C37
 SM*
 C?
 C1-1
$endlist
$component C35
 SM*
 C?
 C1-1
$endlist
$component R33
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R36
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R34
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C30
 SM*
 C?
 C1-1
$endlist
$component R35
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C38
 SM*
 C?
 C1-1
$endlist
$component R37
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R38
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C34
 SM*
 C?
 C1-1
$endlist
$component C33
 SM*
 C?
 C1-1
$endlist
$component C32
 SM*
 C?
 C1-1
$endlist
$component C31
 SM*
 C?
 C1-1
$endlist
$component C20
 SM*
 C?
 C1-1
$endlist
$component C22
 SM*
 C?
 C1-1
$endlist
$component R42
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R41
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C79
 SM*
 C?
 C1-1
$endlist
$component C78
 SM*
 C?
 C1-1
$endlist
$component C77
 SM*
 C?
 C1-1
$endlist
$component C76
 SM*
 C?
 C1-1
$endlist
$component C75
 SM*
 C?
 C1-1
$endlist
$component C74
 SM*
 C?
 C1-1
$endlist
$component C73
 SM*
 C?
 C1-1
$endlist
$component C72
 SM*
 C?
 C1-1
$endlist
$component C71
 SM*
 C?
 C1-1
$endlist
$component C4048
 SM*
 C?
 C1-1
$endlist
$component C4045
 SM*
 C?
 C1-1
$endlist
$component C4042
 SM*
 C?
 C1-1
$endlist
$component C4039
 SM*
 C?
 C1-1
$endlist
$component C4036
 SM*
 C?
 C1-1
$endlist
$component C4033
 SM*
 C?
 C1-1
$endlist
$component C4030
 SM*
 C?
 C1-1
$endlist
$component C4050
 SM*
 C?
 C1-1
$endlist
$component C4047
 SM*
 C?
 C1-1
$endlist
$component C4044
 SM*
 C?
 C1-1
$endlist
$component C4041
 SM*
 C?
 C1-1
$endlist
$component C4038
 SM*
 C?
 C1-1
$endlist
$component C4035
 SM*
 C?
 C1-1
$endlist
$component C4032
 SM*
 C?
 C1-1
$endlist
$component C4029
 SM*
 C?
 C1-1
$endlist
$component C4049
 SM*
 C?
 C1-1
$endlist
$component C4046
 SM*
 C?
 C1-1
$endlist
$component C4043
 SM*
 C?
 C1-1
$endlist
$component C4040
 SM*
 C?
 C1-1
$endlist
$component C4037
 SM*
 C?
 C1-1
$endlist
$component C4034
 SM*
 C?
 C1-1
$endlist
$component C4031
 SM*
 C?
 C1-1
$endlist
$component C4028
 SM*
 C?
 C1-1
$endlist
$component C4067
 SM*
 C?
 C1-1
$endlist
$component C4066
 SM*
 C?
 C1-1
$endlist
$component C4065
 SM*
 C?
 C1-1
$endlist
$component C4064
 SM*
 C?
 C1-1
$endlist
$component C4063
 SM*
 C?
 C1-1
$endlist
$component C4062
 SM*
 C?
 C1-1
$endlist
$component C4061
 SM*
 C?
 C1-1
$endlist
$component C4060
 SM*
 C?
 C1-1
$endlist
$component C4025
 SM*
 C?
 C1-1
$endlist
$component C4022
 SM*
 C?
 C1-1
$endlist
$component C4019
 SM*
 C?
 C1-1
$endlist
$component C4016
 SM*
 C?
 C1-1
$endlist
$component C4013
 SM*
 C?
 C1-1
$endlist
$component C4010
 SM*
 C?
 C1-1
$endlist
$component C4007
 SM*
 C?
 C1-1
$endlist
$component C4027
 SM*
 C?
 C1-1
$endlist
$component C4024
 SM*
 C?
 C1-1
$endlist
$component C4021
 SM*
 C?
 C1-1
$endlist
$component C4018
 SM*
 C?
 C1-1
$endlist
$component C4015
 SM*
 C?
 C1-1
$endlist
$component C4012
 SM*
 C?
 C1-1
$endlist
$component C4009
 SM*
 C?
 C1-1
$endlist
$component C4026
 SM*
 C?
 C1-1
$endlist
$component C4023
 SM*
 C?
 C1-1
$endlist
$component C4020
 SM*
 C?
 C1-1
$endlist
$component C4017
 SM*
 C?
 C1-1
$endlist
$component C4014
 SM*
 C?
 C1-1
$endlist
$component C4011
 SM*
 C?
 C1-1
$endlist
$component C4008
 SM*
 C?
 C1-1
$endlist
$component C4004
 SM*
 C?
 C1-1
$endlist
$component C4001
 SM*
 C?
 C1-1
$endlist
$component C4005
 SM*
 C?
 C1-1
$endlist
$component C4002
 SM*
 C?
 C1-1
$endlist
$component C4006
 SM*
 C?
 C1-1
$endlist
$component C4003
 SM*
 C?
 C1-1
$endlist
$component C19
 SM*
 C?
 C1-1
$endlist
$component C23
 SM*
 C?
 C1-1
$endlist
$component R13
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R12
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C89
 SM*
 C?
 C1-1
$endlist
$component C88
 SM*
 C?
 C1-1
$endlist
$component C87
 SM*
 C?
 C1-1
$endlist
$component C86
 SM*
 C?
 C1-1
$endlist
$component C85
 SM*
 C?
 C1-1
$endlist
$component C84
 SM*
 C?
 C1-1
$endlist
$component C83
 SM*
 C?
 C1-1
$endlist
$component C82
 SM*
 C?
 C1-1
$endlist
$component C81
 SM*
 C?
 C1-1
$endlist
$component R11
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R10
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C162
 SM*
 C?
 C1-1
$endlist
$component C161
 SM*
 C?
 C1-1
$endlist
$component C160
 SM*
 C?
 C1-1
$endlist
$component C150
 SM*
 C?
 C1-1
$endlist
$component C149
 SM*
 C?
 C1-1
$endlist
$component C148
 SM*
 C?
 C1-1
$endlist
$component C147
 SM*
 C?
 C1-1
$endlist
$component C146
 SM*
 C?
 C1-1
$endlist
$component C145
 SM*
 C?
 C1-1
$endlist
$component C144
 SM*
 C?
 C1-1
$endlist
$component C143
 SM*
 C?
 C1-1
$endlist
$component C142
 SM*
 C?
 C1-1
$endlist
$component C141
 SM*
 C?
 C1-1
$endlist
$component C135
 SM*
 C?
 C1-1
$endlist
$component C134
 SM*
 C?
 C1-1
$endlist
$component C133
 SM*
 C?
 C1-1
$endlist
$component C132
 SM*
 C?
 C1-1
$endlist
$component C131
 SM*
 C?
 C1-1
$endlist
$component C130
 SM*
 C?
 C1-1
$endlist
$component C129
 SM*
 C?
 C1-1
$endlist
$component C128
 SM*
 C?
 C1-1
$endlist
$component C127
 SM*
 C?
 C1-1
$endlist
$component C126
 SM*
 C?
 C1-1
$endlist
$component C125
 SM*
 C?
 C1-1
$endlist
$component C124
 SM*
 C?
 C1-1
$endlist
$component C123
 SM*
 C?
 C1-1
$endlist
$component C122
 SM*
 C?
 C1-1
$endlist
$component C121
 SM*
 C?
 C1-1
$endlist
$component C116
 SM*
 C?
 C1-1
$endlist
$component C115
 SM*
 C?
 C1-1
$endlist
$component C114
 SM*
 C?
 C1-1
$endlist
$component C113
 SM*
 C?
 C1-1
$endlist
$component C112
 SM*
 C?
 C1-1
$endlist
$component C111
 SM*
 C?
 C1-1
$endlist
$component C110
 SM*
 C?
 C1-1
$endlist
$component C109
 SM*
 C?
 C1-1
$endlist
$component C108
 SM*
 C?
 C1-1
$endlist
$component C107
 SM*
 C?
 C1-1
$endlist
$component C106
 SM*
 C?
 C1-1
$endlist
$component C105
 SM*
 C?
 C1-1
$endlist
$component C104
 SM*
 C?
 C1-1
$endlist
$component C103
 SM*
 C?
 C1-1
$endlist
$component C102
 SM*
 C?
 C1-1
$endlist
$component C101
 SM*
 C?
 C1-1
$endlist
$component C1
 SM*
 C?
 C1-1
$endlist
$endfootprintlist
}
{ Pin List by Nets
Net 1 "/ddr2/VREF" "VREF"
 J1 1
 C181 1
 C185 1
 C182 2
 U1 AA12
 C183 1
 U1 Y17
 U1 Y10
 U1 AA24
 U1 U23
 C222 1
 C180 2
 C184 2
 U1 AB20
 U1 R24
 U1 U24
 R21 1
 U1 AA14
 U1 AA15
 R20 2
 U1 AB11
 U1 AC18
Net 2 "/ddr2/WE#" "WE#"
 J1 109
 U1 AD11
Net 3 "/front_end/FE_VCCIO_A" "FE_VCCIO_A"
 C93 1
 C92 1
 C95 1
 C94 1
 U1 K24
 U1 N28
 U1 H28
 U1 B28
 U1 L21
 U1 N24
 C90 1
 J2 23
 R23 2
 J2 35
 J2 47
 C18 1
 J2 11
 C91 1
Net 4 "/ddr2/CAS#" "CAS#"
 J1 113
 U1 AC11
Net 5 "/front_end/FE_VCCIO_B" "FE_VCCIO_B"
 C78 1
 C72 1
 U1 A2
 U1 A13
 C76 1
 U1 E13
 U1 J13
 U1 E9
 C77 1
 C79 1
 C73 1
 C75 1
 C71 1
 R41 1
 U1 A9
 U1 E6
 U1 A5
 J2 84
 J2 72
 J2 96
 J2 83
 J2 95
 J2 71
 J2 107
 J2 108
 C20 1
 U1 H11
 C74 1
Net 6 "/front_end/FE_VCCIO_C" "FE_VCCIO_C"
 J2 168
 J2 144
 J2 143
 J2 132
 J2 131
 J2 167
 J2 156
 J2 155
 C89 1
 U1 E16
 C83 1
 C88 1
 U1 A16
 U1 J15
 U1 H18
 C82 1
 C84 1
 C85 1
 C87 1
 U1 A20
 U1 A27
 U1 A24
 U1 E23
 R10 2
 C19 1
 C81 1
 R12 2
 C86 1
 U1 E20
Net 7 "/ddr2/RAS#" "RAS#"
 U1 AC14
 J1 108
Net 8 "/power/SMPS_MODE" "SMPS_MODE"
 R33 2
 U5 2
Net 9 "/fpga_usb0/PIPE_TX_CLK" "PIPE_TX_CLK"
 U2 K1
 U1 AC1
Net 10 "/usb0_interfaces/ELAS_BUF_MODE" "ELAS_BUF_MODE"
 U1 AD5
 U2 C9
Net 11 "/fpga_usb0/PIPE_RX_TERMINATION" "PIPE_RX_TERMINATION"
 U2 D3
 U1 U5
Net 12 "/fpga_usb0/PIPE_RX_POLARITY" "PIPE_RX_POLARITY"
 U2 C8
 U1 AC5
Net 13 "/usb0_interfaces/PCLK" "PCLK"
 U2 A6
 U1 Y2
Net 17 "/fpga_configuration/PIPE_RATE" "PIPE_RATE"
 U1 N3
 U2 L6
Net 19 "/microcontroller/V1P8_ENABLE" "V1P8_ENABLE"
 U5 7
 R38 2
Net 20 "/microcontroller/V2P5_ENABLE" "V2P5_ENABLE"
 R30 2
 U6 3
Net 21 "/fpga_usb0/PIPE_RX_VALID" "PIPE_RX_VALID"
 U2 F1
 U1 R4
Net 22 "/fpga_configuration/ULPI_NXT" "ULPI_NXT"
 U2 N11
 U1 G1
Net 25 "/fpga_configuration/ULPI_DIR" "ULPI_DIR"
 U1 L3
 U2 M7
Net 26 "/fpga_configuration/ULPI_STP" "ULPI_STP"
 U1 J3
 U2 M8
Net 27 "/fpga_configuration/ULPI_CLK" "ULPI_CLK"
 U2 P11
 U1 J1
Net 28 "/fpga_configuration/PIPE_TX_ELECIDLE" "PIPE_TX_ELECIDLE"
 U1 M4
 U2 K3
Net 29 "/usb0_interfaces/PHY_RESETN" "PHY_RESETN"
 U2 J3
 U1 N4
Net 30 "/fpga_configuration/PIPE_TX_DETRX_LPBK" "PIPE_TX_DETRX_LPBK"
 U1 K4
 U2 M6
Net 31 "/usb0_interfaces/OUT_ENABLE" "OUT_ENABLE"
 U1 G3
 U2 L10
 R17 2
Net 32 "/fpga_configuration/PIPE_TX_ONESZEROS" "PIPE_TX_ONESZEROS"
 U2 M4
 U1 M3
Net 33 "/fpga_configuration/PIPE_TX_SWING" "PIPE_TX_SWING"
 U1 L4
 U2 M5
Net 34 "/clock_generator/FE_CLKSRC" "FE_CLKSRC"
 J2 60
 U4 6
Net 35 "/usb0_interfaces/PHY_STATUS" "PHY_STATUS"
 U1 V5
 U2 E3
Net 36 "/fpga_usb0/PIPE_RESETN" "PIPE_RESETN"
 R16 2
 U2 J11
 U1 AB6
Net 37 "/fpga_usb0/PIPE_RX_ELECIDLE" "PIPE_RX_ELECIDLE"
 U1 R6
 U2 F3
Net 38 "/front_end/FE_I2C_SDA" "FE_I2C_SDA"
 J1 195
 R58 2
 U4 5
 U3 16
 J2 3
Net 39 "/clock_generator/CLOCKGEN_INTR" "CLOCKGEN_INTR"
 U4 3
 R49 1
 R14 2
 R15 2
 R51 2
 U1 P24
 R45 2
 R44 2
 R50 2
 U1 P5
 U1 P8
 U4 7
 U1 P7
 U1 P6
 U1 M6
Net 40 "/fpga_usb0/PIPE_PWRPRESENT" "PIPE_PWRPRESENT"
 U1 AB5
 U2 H11
Net 41 "/front_end/FE_I2C_SCL" "FE_I2C_SCL"
 J2 1
 U4 4
 U3 15
 J1 197
 R57 2
Net 42 "V3P3" "V3P3"
 U3 44
 P2 2
 Q1 2
 U3 8
 R52 1
 R15 1
 R57 1
 J1 199
 R58 1
 R65 1
 J2 12
 J2 24
 U4 18
 C35 1
 U4 14
 U4 20
 L1 1
 C160 1
 U6 1
 C15 1
 C16 1
 R53 1
 J4 1
 R54 1
 C201 1
 C200 1
 R14 1
 C12 1
Net 43 "GND" "GND"
 C4037 2
 C4031 2
 C4034 2
 C4028 2
 C4066 2
 C4067 2
 U1 W17
 U1 AC6
 U1 L17
 U1 N17
 U1 R17
 U1 U17
 U1 V16
 U1 B27
 U1 N27
 U1 AC23
 U1 AC9
 U1 AG9
 U1 AA20
 U1 AC20
 U1 C28
 U1 AC13
 U1 AG13
 U1 T27
 U1 AG24
 U1 AC16
 U1 AG16
 U1 AA27
 U1 AG27
 U1 AF28
 U1 H27
 U1 T16
 U1 V18
 U1 J18
 U1 K18
 U1 M18
 U1 P18
 U1 T18
 U1 Y18
 C4027 2
 C4019 2
 C4016 2
 C4010 2
 C4007 2
 C4024 2
 C4014 2
 C4011 2
 C4008 2
 C4004 2
 C4017 2
 C4001 2
 C4035 2
 C4064 2
 C4063 2
 C4029 2
 C4041 2
 C4038 2
 C4005 2
 C4032 2
 U1 P16
 C4049 2
 C4046 2
 C4043 2
 C4040 2
 C4013 2
 C4025 2
 C4022 2
 U1 AG20
 U1 L19
 U1 N19
 U1 R19
 C4020 2
 U1 U19
 U1 W19
 U1 AA9
 C4002 2
 C4006 2
 C4003 2
 C4009 2
 C4021 2
 C4018 2
 C4015 2
 C4012 2
 C4065 2
 C4026 2
 C4023 2
 C181 2
 C185 2
 C183 2
 R21 2
 U1 L15
 U1 R11
 U1 T2
 U1 D3
 U1 B5
 U1 F6
 U1 K6
 U1 N6
 U1 T6
 U1 W6
 U1 B9
 U1 J2
 U1 K23
 U1 N23
 U1 T23
 U1 W23
 U1 K14
 U1 M14
 U1 P14
 U1 T14
 U1 V14
 U1 B24
 U1 T20
 U1 M10
 U1 P10
 U1 T10
 U1 V10
 U1 F9
 U1 F20
 U1 H20
 U1 K20
 U1 M20
 U1 P20
 U1 F23
 U1 J11
 U1 L11
 U1 N11
 U1 N2
 C4062 2
 C4061 2
 C4060 2
 U1 C1
 U1 B2
 U1 H2
 C4045 2
 U1 B13
 U1 F13
 U1 L13
 U1 N13
 U1 R13
 U1 U13
 U1 W13
 C4036 2
 C4048 2
 U1 AG2
 C4042 2
 C4039 2
 C4033 2
 C4030 2
 C4050 2
 C4047 2
 U1 U11
 U1 N15
 U1 R15
 U1 U15
 U1 W15
 U1 AG5
 U1 B16
 U1 F16
 U1 K16
 U1 M16
 U1 V12
 U1 K10
 U1 W11
 U1 Y11
 U1 AF1
 U1 B12
 U1 K12
 U1 M12
 U1 P12
 U1 T12
 U1 AA2
 U1 B20
 U1 H9
 U1 L9
 U1 N9
 U1 R9
 U1 U9
 C4044 2
 C23 2
 R13 1
 C73 2
 C74 2
 C75 2
 C71 2
 C76 2
 C77 2
 R42 2
 J2 B0
 C87 2
 R11 1
 C81 2
 C89 2
 C88 2
 C79 2
 C86 2
 C85 2
 C84 2
 C83 2
 C82 2
 R48 2
 C27 2
 C28 2
 C29 2
 R46 2
 R47 2
 R49 2
 C151 2
 C152 2
 C153 2
 R38 1
 C30 2
 C25 2
 C24 2
 C26 2
 C22 2
 C72 2
 C78 2
 C154 2
 C156 2
 C155 2
 J3 5
 C200 2
 C201 2
 R63 2
 C204 2
 R55 2
 U3 5
 C203 2
 X2 2
 X2 4
 U3 41
 J4 9
 J4 5
 J4 3
 C202 1
 C10 1
 X3 2
 X3 4
 C11 2
 C14 2
 C13 2
 C15 2
 C16 2
 C12 2
 U4 21
 C21 2
 U1 P23
 U1 M22
 U1 N22
 U1 P22
 C90 2
 R24 1
 J2 A1
 J2 C0
 J2 C1
 J2 C2
 J2 C3
 J2 A0
 J2 A2
 J2 A3
 J2 B3
 J2 B1
 J2 B2
 C91 2
 C205 2
 C95 2
 C94 2
 C93 2
 C92 2
 C126 2
 C125 2
 C109 2
 C123 2
 C122 2
 C121 2
 C1 2
 C127 2
 C101 2
 U2 D12
 U2 G12
 U2 K12
 C129 2
 C102 2
 C103 2
 C104 2
 C113 2
 U2 G6
 U2 H6
 U2 J6
 U2 F7
 U2 L12
 U2 H7
 U2 J7
 U2 F8
 U2 G8
 U2 H8
 C105 2
 C116 2
 C115 2
 C114 2
 C112 2
 C111 2
 C110 2
 C128 2
 C106 2
 C107 2
 C108 2
 U2 F6
 C150 2
 C135 2
 C134 2
 C132 2
 C131 2
 C130 2
 C149 2
 C148 2
 C147 2
 C146 2
 C145 2
 C144 2
 C143 2
 C142 2
 C161 2
 C160 2
 C162 2
 C133 2
 C141 2
 U2 N13
 U2 J13
 U2 M12
 U2 B13
 U2 E13
 U2 F13
 U2 H13
 U2 M13
 U2 B14
 U2 F9
 U2 G9
 U2 H9
 U2 J9
 U2 J8
 U2 B11
 U2 F12
 U2 G7
 J5 5
 J5 8
 R9 1
 U6 2
 C35 2
 C37 2
 R31 2
 C36 2
 R16 1
 R17 1
 U7 3
 C2 2
 L4 2
 C33 1
 R34 1
 R36 1
 R33 1
 C34 1
 R30 1
 C124 2
 U5 8
 U5 0
 C31 2
 C32 2
 J1 168
 C220 2
 C221 2
 J1 177
 J1 187
 J1 128
 J1 138
 J1 178
 J1 184
 C57 2
 C63 2
 C62 2
 J1 165
 J1 42
 J1 144
 J1 139
 J1 145
 J1 155
 C41 2
 J1 156
 J1 196
 J1 127
 C222 2
 C212 2
 C60 2
 J1 72
 C59 2
 C58 2
 J1 9
 R2 1
 C56 2
 C55 2
 C216 2
 C53 2
 J1 11
 C210 2
 J1 193
 C61 2
 R4 1
 J1 2
 J1 3
 J1 8
 C211 2
 J1 167
 J1 186
 J1 146
 J1 49
 J1 129
 J1 68
 J1 60
 J1 40
 C214 2
 C215 2
 C213 2
 J1 29
 J1 122
 J1 71
 J1 12
 J1 190
 J1 121
 J1 161
 J1 171
 J1 132
 J1 162
 J1 172
 J1 133
 J1 183
 J1 150
 J1 21
 J1 149
 C54 2
 J1 41
 J1 28
 J1 18
 C46 2
 C45 2
 C44 2
 J1 39
 C43 2
 J1 78
 J1 48
 J1 27
 J1 66
 J1 65
 J1 15
 C219 2
 J1 34
 J1 24
 J1 77
 J1 47
 J1 54
 C50 2
 C217 2
 J1 59
 C51 2
 C52 2
 C48 2
 C42 2
 C49 2
 C218 2
 J1 53
 C47 2
 J1 33
 C64 2
Net 48 "V1P8" "V1P8"
 R44 1
 R45 1
 C61 1
 R50 1
 C64 1
 C27 1
 C42 1
 C43 1
 C44 1
 C45 1
 C46 1
 C47 1
 C48 1
 C26 1
 C49 1
 C28 1
 C29 1
 C50 1
 C51 1
 C52 1
 C53 1
 U1 T1
 U1 AA18
 U1 AH27
 U1 T5
 U1 W5
 U1 AH16
 U1 W7
 U1 AD16
 C54 1
 U1 U21
 C25 1
 U1 AG1
 C41 1
 C55 1
 C56 1
 C63 1
 C57 1
 C58 1
 C59 1
 C60 1
 R43 1
 C62 1
 C221 1
 C220 1
 C219 1
 U1 K5
 U1 N5
 C154 1
 C155 1
 C156 1
 J1 87
 L2 1
 J1 81
 J1 82
 J1 95
 J1 96
 J1 88
 J1 111
 J1 103
 J1 104
 J1 117
 J1 118
 J1 112
 R51 1
 C218 1
 C217 1
 C151 1
 C152 1
 C216 1
 C153 1
 R3 2
 R1 2
 C215 1
 C214 1
 C213 1
 C211 1
 J2 48
 J2 36
 C161 1
 U1 K8
 C110 1
 C109 1
 U1 B1
 C101 1
 U1 H1
 C102 1
 U1 N1
 C103 1
 C104 1
 C105 1
 C111 1
 C106 1
 C107 1
 C108 1
 U2 D9
 U2 D4
 U2 B2
 U2 C3
 U2 M3
 U2 E4
 U2 F4
 U2 G4
 U2 H4
 U2 L4
 U2 L5
 U2 L8
 U2 L9
 U2 D7
 U2 L7
 U2 D8
 C210 1
 C116 1
 C115 1
 C114 1
 C113 1
 C112 1
 U1 AD9
 U1 AH9
 U1 AB10
 C180 1
 U1 AD13
 U1 AH13
 U1 T28
 C182 1
 C184 1
 U4 11
 U4 10
 C14 1
 C13 1
 U1 AD23
 U1 AH24
 U1 AH20
 C212 1
 R20 1
 U1 AA11
 U1 Y16
 U1 AH2
 U1 AH5
 U1 AD6
 U1 AA1
 U1 AD20
 U1 AA28
 U1 AG28
 U1 T24
 U1 W24
 C24 1
 P1 2
Net 49 "" ""
 U1 AB23
 R4 2
Net 50 "" ""
 U1 AA22
 R3 1
Net 51 "" ""
 U1 AA17
 R1 1
Net 77 "" ""
 R2 2
 U1 AB17
Net 124 "V2P5" "V2P5"
 U6 5
 U1 J8
 U1 Y8
 R32 1
 C4061 1
 C4060 1
 C37 1
 C4062 1
 U1 J21
 C4063 1
 U1 Y21
Net 125 "V1P2" "V1P2"
 C4011 1
 C4008 1
 C4004 1
 C4064 1
 C4009 1
 U1 P15
 C4026 1
 C4023 1
 C4020 1
 C4017 1
 C4065 1
 C4005 1
 C4002 1
 C4006 1
 C4003 1
 C4021 1
 C4018 1
 C4015 1
 C4012 1
 U1 N16
 C4027 1
 C4046 1
 C4049 1
 C4029 1
 C4024 1
 U1 T17
 U1 T15
 U1 V15
 U1 L16
 C4032 1
 C4007 1
 U1 R16
 C4048 1
 U1 U16
 U1 K17
 U1 M17
 U1 P17
 U1 V17
 U1 L18
 U1 N18
 U1 R18
 U1 V19
 C4033 1
 C4036 1
 C4030 1
 C4039 1
 C4042 1
 C4040 1
 C4037 1
 C4043 1
 U1 U18
 C4025 1
 C4045 1
 C4022 1
 C4019 1
 C4016 1
 C4013 1
 U1 T19
 C4010 1
 U1 P19
 U1 W18
 U1 K19
 U1 M19
 C4047 1
 C4044 1
 C4050 1
 C4035 1
 C4038 1
 C4041 1
 C4001 1
 C4014 1
 U1 N20
 U1 R20
 C4034 1
 U1 P11
 U1 T11
 U1 V11
 U1 L12
 U1 N12
 U1 R12
 U1 U12
 U1 W12
 U1 K11
 U1 P13
 U1 T13
 U1 V13
 U1 L14
 U1 N14
 U1 R14
 U1 U14
 C4067 1
 U1 U10
 C4028 1
 C4031 1
 U1 M13
 U1 M11
 U1 Y9
 C4066 1
 U1 J20
 U1 Y20
 U1 K9
 U1 P9
 U1 L10
 U1 M15
 U1 W14
 U1 J9
 U1 N10
 U1 R10
Net 126 "/usb0_power/A1P8" "A1P8"
 C143 1
 C144 1
 C142 1
 U2 C10
 L2 2
 U2 N14
 U2 A13
Net 127 "V1P1" "V1P1"
 C124 1
 U2 B6
 U2 N5
 U2 K13
 U2 P10
 U2 N10
 U2 B10
 U2 C4
 U2 P4
 U2 F2
 U2 A5
 U2 L1
 U2 E1
 U2 K2
 C133 1
 C132 1
 C131 1
 C130 1
 C134 1
 C125 1
 L3 1
 U2 A10
 C162 1
 C121 1
 C122 1
 C135 1
 C123 1
 C129 1
 C127 1
 C126 1
 U2 D13
 C128 1
Net 128 "/usb0_power/A3P3" "A3P3"
 L1 2
 U2 P12
 C141 1
Net 131 "/usb0_power/A1P1" "A1P1"
 C1 1
 U2 C11
 U2 C12
 C150 1
 L3 2
 C146 1
 C147 1
 C148 1
 C149 1
 C145 1
 U2 M14
 U2 K14
 U2 G14
 U2 D14
 U2 G13
Net 132 "/usb0_interfaces/VBUS" "VBUS"
 R9 2
 R8 1
 U2 N12
Net 133 "/usb0_interfaces/SSTXM_C" "SSTXM_C"
 U7 5
 J5 10
 C4 2
Net 134 "/usb0_interfaces/USB3_SHIELD" "USB3_SHIELD"
 C2 1
 L4 1
 J5 11
Net 149 "" ""
 U2 L13
 R18 1
Net 150 "" ""
 U2 L14
 R18 2
Net 151 "/usb0_interfaces/VSSOSC" "VSSOSC"
 C171 2
 C170 2
 U2 B12
 X1 4
 X1 2
Net 152 "/usb0_interfaces/XI" "XI"
 C170 1
 X1 3
 U2 A12
Net 153 "/usb0_interfaces/XO" "XO"
 X1 1
 C171 1
 U2 A11
Net 154 "/usb0_interfaces/SSTXP_C" "SSTXP_C"
 J5 9
 C3 2
 U7 4
Net 156 "" ""
 R8 2
 J5 1
Net 157 "/usb0_interfaces/DP" "DP"
 U2 P14
 J5 3
Net 158 "/usb0_interfaces/DM" "DM"
 U2 P13
 J5 2
Net 159 "/usb0_interfaces/SSTXP" "SSTXP"
 C3 1
 U2 H14
Net 160 "/usb0_interfaces/SSTXM" "SSTXM"
 C4 1
 U2 J14
Net 161 "/usb0_interfaces/SSRXP" "SSRXP"
 U2 E14
 U7 1
 J5 6
Net 162 "/usb0_interfaces/SSRXM" "SSRXM"
 U2 F14
 U7 2
 J5 7
Net 163 "VRAW" "VRAW"
 U5 3
 C30 1
 U5 9
Net 164 "VRAW_FE" "VRAW_FE"
 J2 2
 J2 4
Net 166 "" ""
 U6 4
 R32 2
 R31 1
 C36 1
Net 167 "" ""
 P2 1
 R37 2
 C38 2
 C32 1
 C31 1
 L10 2
Net 168 "" ""
 L10 1
 U5 10
Net 169 "" ""
 L11 2
 U5 6
Net 170 "" ""
 R34 2
 U5 5
 R35 1
Net 171 "" ""
 R36 2
 C38 1
 U5 1
 R37 1
Net 172 "" ""
 R35 2
 C33 2
 L11 1
 U5 4
 P1 1
 C34 2
Net 193 "/fpga_configuration/NCE" "NCE"
 R48 1
 U1 R8
Net 194 "/fpga_configuration/DATA0" "DATA0"
 U1 N7
 R47 1
Net 201 "/fpga_configuration/DCLK" "DCLK"
 U1 P3
 R46 1
Net 223 "/fpga_configuration/NCONFIG" "NCONFIG"
 R43 2
 U1 P4
Net 242 "/fpga_front_end_bank_0/VREF" "VREF"
 R41 2
 C20 2
 R42 1
 C22 1
 U1 F11
 U1 G9
 U1 G12
 U1 G14
Net 243 "" ""
 R11 2
 U1 E19
Net 244 "/fpga_front_end_bank_1/VREF" "VREF"
 C23 1
 U1 F22
 U1 G17
 R13 2
 U1 F18
 R12 1
 C19 2
 U1 G15
Net 251 "" ""
 U1 F19
 R10 1
Net 315 "/fpga_front_end_misc/VREF" "VREF"
 U1 J22
 U1 M21
 U1 N21
 C18 2
 C21 1
 U1 M25
 R24 2
 R23 1
Net 320 "" ""
 R59 2
 J3 3
 R62 2
Net 321 "/microcontroller/USB2_SHIELD" "USB2_SHIELD"
 R63 1
 J3 6
 C204 1
Net 322 "" ""
 Q1 3
 R59 1
Net 323 "" ""
 R60 2
 J3 1
 C205 1
Net 324 "" ""
 R61 1
 U3 19
Net 325 "" ""
 U3 6
 X2 3
 C203 1
Net 326 "" ""
 R61 2
 J3 2
Net 327 "" ""
 R60 1
 U3 14
Net 328 "" ""
 Q1 1
 R64 2
 R65 2
Net 341 "" ""
 X2 1
 C202 2
 U3 7
Net 343 "" ""
 U3 20
 R62 1
Net 348 "" ""
 U3 22
 R64 1
Net 350 "/microcontroller/SPI_MOSI1" "SPI_MOSI1"
 U3 38
 U3 17
Net 351 "/microcontroller/SPI_SCK1" "SPI_SCK1"
 U3 43
 U3 13
Net 353 "/microcontroller/SPI_SSEL1" "SPI_SSEL1"
 U3 2
 U3 18
Net 355 "/microcontroller/SPI_MISO1" "SPI_MISO1"
 U3 30
 U3 26
Net 360 "/microcontroller/SWDIO" "SWDIO"
 R53 2
 U3 39
 J4 2
Net 361 "/microcontroller/SWCLK" "SWCLK"
 R55 1
 J4 4
 U3 29
Net 362 "/microcontroller/RESET#" "RESET#"
 J4 10
 U3 3
 R54 2
Net 364 "" ""
 U4 1
 X3 3
 C11 1
Net 365 "" ""
 X3 1
 U4 2
 C10 2
Net 366 "/ddr2/DQS0" "DQS0"
 U1 T25
 J1 13
Net 367 "/ddr2/DQ59" "DQ59"
 J1 191
 U1 AH3
Net 368 "/ddr2/DQ60" "DQ60"
 U1 AD8
 J1 180
Net 369 "/ddr2/DQ61" "DQ61"
 J1 182
 U1 AF6
Net 370 "/ddr2/DQ62" "DQ62"
 J1 192
 U1 AF4
Net 371 "/ddr2/DQ63" "DQ63"
 J1 194
 U1 AG3
Net 372 "/ddr2/DM0" "DM0"
 U1 AB28
 J1 10
Net 373 "/ddr2/DM1" "DM1"
 U1 AB24
 J1 26
Net 374 "/ddr2/DM2" "DM2"
 U1 AF25
 J1 52
Net 375 "/ddr2/DM3" "DM3"
 U1 AH19
 J1 67
Net 376 "/ddr2/DM4" "DM4"
 U1 AC15
 J1 130
Net 377 "/ddr2/DM5" "DM5"
 J1 147
 U1 AF8
Net 378 "/ddr2/DM6" "DM6"
 J1 170
 U1 AB9
Net 379 "/ddr2/DM7" "DM7"
 J1 185
 U1 AE6
Net 380 "/ddr2/DQ58" "DQ58"
 U1 AH4
 J1 189
Net 381 "/ddr2/DQS1" "DQS1"
 U1 AF27
 J1 31
Net 382 "/ddr2/DQS2" "DQS2"
 U1 AF26
 J1 51
Net 383 "/ddr2/DQS3" "DQS3"
 J1 70
 U1 AE18
Net 384 "/ddr2/DQS4" "DQS4"
 U1 AF17
 J1 131
Net 385 "/ddr2/DQS5" "DQS5"
 J1 148
 U1 AF11
Net 386 "/ddr2/DQS6" "DQS6"
 U1 AE10
 J1 169
Net 387 "/ddr2/DQS7" "DQS7"
 J1 188
 U1 AD7
Net 390 "/ddr2/ODT0" "ODT0"
 J1 114
 U1 AF12
Net 391 "/ddr2/DQ45" "DQ45"
 U1 AE11
 J1 142
Net 392 "/ddr2/DQ33" "DQ33"
 J1 125
 U1 AH18
Net 393 "/ddr2/DQ34" "DQ34"
 U1 AG17
 J1 135
Net 394 "/ddr2/DQ35" "DQ35"
 J1 137
 U1 AH17
Net 395 "/ddr2/DQ36" "DQ36"
 J1 124
 U1 AE17
Net 396 "/ddr2/DQ37" "DQ37"
 U1 AF16
 J1 126
Net 397 "/ddr2/DQ38" "DQ38"
 J1 134
 U1 AF15
Net 398 "/ddr2/DQ39" "DQ39"
 J1 136
 U1 AB16
Net 399 "/ddr2/DQ40" "DQ40"
 J1 141
 U1 AG12
Net 400 "/ddr2/DQ41" "DQ41"
 J1 143
 U1 AH11
Net 401 "/ddr2/DQ42" "DQ42"
 U1 AG11
 J1 151
Net 402 "/ddr2/DQ43" "DQ43"
 U1 AG10
 J1 153
Net 403 "/ddr2/DQ44" "DQ44"
 J1 140
 U1 AE12
Net 404 "/ddr2/ODT1" "ODT1"
 U1 AE5
 J1 119
Net 405 "/ddr2/DQ46" "DQ46"
 J1 152
 U1 AE9
Net 406 "/ddr2/DQ47" "DQ47"
 J1 154
 U1 AF10
Net 407 "/ddr2/DQ48" "DQ48"
 U1 AH8
 J1 157
Net 408 "/ddr2/DQ49" "DQ49"
 J1 159
 U1 AG8
Net 409 "/ddr2/DQ50" "DQ50"
 U1 AH7
 J1 173
Net 410 "/ddr2/DQ51" "DQ51"
 J1 175
 U1 AG7
Net 411 "/ddr2/DQ52" "DQ52"
 J1 158
 U1 AF9
Net 412 "/ddr2/DQ53" "DQ53"
 J1 160
 U1 AD10
Net 413 "/ddr2/DQ54" "DQ54"
 U1 AC8
 J1 174
Net 414 "/ddr2/DQ55" "DQ55"
 J1 176
 U1 AF7
Net 415 "/ddr2/DQ56" "DQ56"
 J1 179
 U1 AH6
Net 416 "/ddr2/DQ57" "DQ57"
 J1 181
 U1 AG6
Net 417 "/ddr2/A7" "A7"
 U1 AE20
 J1 92
Net 418 "/ddr2/CK0" "CK0"
 U1 AD22
 J1 30
Net 419 "/ddr2/CK1" "CK1"
 U1 AE7
 J1 164
Net 420 "/ddr2/S#0" "S#0"
 J1 110
 U1 AF13
Net 421 "/ddr2/S#1" "S#1"
 U1 AC10
 J1 115
Net 422 "/ddr2/A0" "A0"
 J1 102
 U1 AE13
Net 423 "/ddr2/A1" "A1"
 J1 101
 U1 AB15
Net 424 "/ddr2/A2" "A2"
 U1 AF18
 J1 100
Net 425 "/ddr2/A3" "A3"
 J1 99
 U1 AD15
Net 426 "/ddr2/A4" "A4"
 J1 98
 U1 AF14
Net 427 "/ddr2/A5" "A5"
 U1 AE15
 J1 97
Net 428 "/ddr2/A6" "A6"
 U1 AE14
 J1 94
Net 429 "/ddr2/CK#1" "CK#1"
 U1 AE8
 J1 166
Net 430 "/ddr2/A8" "A8"
 J1 93
 U1 AF19
Net 431 "/ddr2/A9" "A9"
 J1 91
 U1 AG19
Net 432 "/ddr2/A10" "A10"
 U1 AB13
 J1 105
Net 433 "/ddr2/A11" "A11"
 U1 AD14
 J1 90
Net 434 "/ddr2/A12" "A12"
 J1 89
 U1 AD19
Net 435 "/ddr2/A13" "A13"
 U1 AH10
 J1 116
Net 436 "/ddr2/A14" "A14"
 J1 86
 U1 AC17
Net 437 "/ddr2/A15" "A15"
 J1 84
 U1 AE16
Net 438 "/ddr2/BA0" "BA0"
 U1 AD12
 J1 107
Net 439 "/ddr2/BA1" "BA1"
 J1 106
 U1 AH12
Net 440 "/ddr2/BA2" "BA2"
 J1 85
 U1 AF21
Net 441 "/ddr2/DQ32" "DQ32"
 J1 123
 U1 AG18
Net 442 "/ddr2/CKE0" "CKE0"
 U1 AF23
 J1 79
Net 443 "/ddr2/CKE1" "CKE1"
 U1 AG23
 J1 80
Net 444 "/ddr2/CK#0" "CK#0"
 U1 AE22
 J1 32
Net 446 "/clock_generator/FE_CLK_P1" "FE_CLK_P1"
 U4 16
 J2 55
Net 457 "/clock_generator/FE_CLK_P0" "FE_CLK_P0"
 J2 56
 U4 19
Net 483 "/fpga_front_end_misc/D37" "D37"
 U1 J28
 J2 49
Net 485 "/fpga_front_end_misc/D39" "D39"
 U1 J27
 J2 51
Net 488 "/clock_generator/FE_CLK_N0" "FE_CLK_N0"
 J2 58
 U4 17
Net 489 "/clock_generator/FE_CLK_N1" "FE_CLK_N1"
 U4 15
 J2 57
Net 490 "/ddr2/DQ19" "DQ19"
 J1 57
 U1 AE21
Net 491 "/ddr2/DQ7" "DQ7"
 J1 16
 U1 AB27
Net 492 "/ddr2/DQ8" "DQ8"
 J1 23
 U1 AC28
Net 493 "/ddr2/DQ9" "DQ9"
 J1 25
 U1 AC27
Net 494 "/ddr2/DQ10" "DQ10"
 U1 AD28
 J1 35
Net 495 "/ddr2/DQ11" "DQ11"
 J1 37
 U1 AD27
Net 496 "/ddr2/DQ12" "DQ12"
 J1 20
 U1 AB26
Net 497 "/ddr2/DQ13" "DQ13"
 U1 Y24
 J1 22
Net 498 "/ddr2/DQ14" "DQ14"
 J1 36
 U1 AD26
Net 499 "/ddr2/DQ15" "DQ15"
 J1 38
 U1 AE28
Net 500 "/ddr2/DQ16" "DQ16"
 J1 43
 U1 AG26
Net 501 "/ddr2/DQ17" "DQ17"
 U1 AH25
 J1 45
Net 502 "/ddr2/DQ18" "DQ18"
 U1 AF22
 J1 55
Net 503 "/ddr2/DQ6" "DQ6"
 U1 Y26
 J1 14
Net 504 "/ddr2/DQ20" "DQ20"
 J1 44
 U1 AE25
Net 505 "/ddr2/DQ21" "DQ21"
 U1 AE24
 J1 46
Net 506 "/ddr2/DQ22" "DQ22"
 U1 AF20
 J1 56
Net 507 "/ddr2/DQ23" "DQ23"
 U1 AD18
 J1 58
Net 508 "/ddr2/DQ24" "DQ24"
 U1 AG22
 J1 61
Net 509 "/ddr2/DQ25" "DQ25"
 J1 63
 U1 AH22
Net 510 "/ddr2/DQ26" "DQ26"
 U1 AG21
 J1 73
Net 511 "/ddr2/DQ27" "DQ27"
 U1 AH21
 J1 75
Net 512 "/ddr2/DQ28" "DQ28"
 J1 62
 U1 AF24
Net 513 "/ddr2/DQ29" "DQ29"
 J1 64
 U1 AH23
Net 514 "/ddr2/DQ30" "DQ30"
 J1 74
 U1 AE19
Net 515 "/ddr2/DQ31" "DQ31"
 U1 AD17
 J1 76
Net 517 "/ddr2/DQ0" "DQ0"
 U1 U28
 J1 5
Net 518 "/ddr2/DQ1" "DQ1"
 U1 V28
 J1 7
Net 519 "/ddr2/DQ2" "DQ2"
 U1 W28
 J1 17
Net 520 "/ddr2/DQ3" "DQ3"
 U1 W27
 J1 19
Net 521 "/ddr2/DQ4" "DQ4"
 U1 V25
 J1 4
Net 522 "/ddr2/DQ5" "DQ5"
 J1 6
 U1 W26
Net 523 "/fpga_front_end_bank_0/D42" "D42"
 U1 A11
 J2 112
Net 524 "/fpga_front_end_bank_0/D29" "D29"
 U1 D7
 J2 93
Net 525 "/fpga_front_end_bank_0/D30" "D30"
 U1 A7
 J2 98
Net 526 "/fpga_front_end_bank_0/D31" "D31"
 J2 97
 U1 C8
Net 527 "/fpga_front_end_bank_0/D32" "D32"
 J2 100
 U1 B8
Net 528 "/fpga_front_end_bank_0/D33" "D33"
 U1 D8
 J2 99
Net 529 "/fpga_front_end_bank_0/D34" "D34"
 J2 102
 U1 A8
Net 530 "/fpga_front_end_bank_0/D35" "D35"
 J2 101
 U1 C9
Net 531 "/fpga_front_end_bank_0/D36" "D36"
 U1 B10
 J2 104
Net 532 "/fpga_front_end_bank_0/D37" "D37"
 U1 C10
 J2 103
Net 533 "/fpga_front_end_bank_0/D38" "D38"
 U1 A10
 J2 106
Net 534 "/fpga_front_end_bank_0/D39" "D39"
 J2 105
 U1 D10
Net 535 "/fpga_front_end_bank_0/D40" "D40"
 U1 B11
 J2 110
Net 536 "/fpga_front_end_bank_0/D41" "D41"
 J2 109
 U1 C11
Net 537 "/fpga_front_end_bank_0/D28" "D28"
 J2 94
 U1 B7
Net 538 "/fpga_front_end_bank_0/D43" "D43"
 J2 111
 U1 C12
Net 539 "/fpga_front_end_bank_0/D44" "D44"
 J2 114
 U1 A12
Net 540 "/fpga_front_end_bank_0/D45" "D45"
 J2 113
 U1 D12
Net 541 "/fpga_front_end_bank_0/D46" "D46"
 J2 116
 U1 C14
Net 542 "/fpga_front_end_bank_0/D47" "D47"
 J2 115
 U1 C13
Net 543 "/fpga_front_end_bank_0/D48" "D48"
 J2 118
 U1 A14
Net 544 "/fpga_front_end_bank_0/D49" "D49"
 J2 117
 U1 D13
Net 545 "/fpga_front_end_bank_0/D50" "D50"
 J2 120
 U1 B14
Net 546 "/fpga_front_end_bank_0/D51" "D51"
 J2 119
 U1 D14
Net 547 "/fpga_front_end_bank_1/D0" "D0"
 J2 122
 U1 A15
Net 548 "/fpga_front_end_bank_1/D1" "D1"
 J2 121
 U1 D15
Net 549 "/fpga_front_end_bank_0/D15" "D15"
 U1 D4
 J2 77
Net 550 "/fpga_front_end_bank_0/D3" "D3"
 J2 63
 U1 F7
Net 551 "/fpga_front_end_bank_0/D4" "D4"
 J2 66
 U1 E11
Net 552 "/fpga_front_end_bank_0/D5" "D5"
 J2 65
 U1 E8
Net 553 "/fpga_front_end_bank_0/D6" "D6"
 U1 G11
 J2 68
Net 554 "/fpga_front_end_bank_0/D7" "D7"
 J2 67
 U1 F8
Net 555 "/fpga_front_end_bank_0/D8" "D8"
 U1 D11
 J2 70
Net 556 "/fpga_front_end_bank_0/D9" "D9"
 U1 D9
 J2 69
Net 557 "/fpga_front_end_bank_0/D10" "D10"
 J2 74
 U1 E12
Net 558 "/fpga_front_end_bank_0/D11" "D11"
 U1 G8
 J2 73
Net 559 "/fpga_front_end_bank_0/D12" "D12"
 J2 76
 U1 F12
Net 560 "/fpga_front_end_bank_0/D13" "D13"
 J2 75
 U1 C3
Net 561 "/fpga_front_end_bank_0/D14" "D14"
 J2 78
 U1 E14
Net 562 "/fpga_front_end_bank_1/D2" "D2"
 U1 B15
 J2 124
Net 563 "/fpga_front_end_bank_0/D16" "D16"
 J2 80
 U1 B3
Net 564 "/fpga_front_end_bank_0/D17" "D17"
 U1 C4
 J2 79
Net 565 "/fpga_front_end_bank_0/D18" "D18"
 U1 A3
 J2 82
Net 566 "/fpga_front_end_bank_0/D19" "D19"
 U1 C5
 J2 81
Net 567 "/fpga_front_end_bank_0/D20" "D20"
 U1 B4
 J2 86
Net 568 "/fpga_front_end_bank_0/D21" "D21"
 J2 85
 U1 D5
Net 569 "/fpga_front_end_bank_0/D22" "D22"
 U1 A4
 J2 88
Net 570 "/fpga_front_end_bank_0/D23" "D23"
 J2 87
 U1 C6
Net 571 "/fpga_front_end_bank_0/D24" "D24"
 J2 90
 U1 B6
Net 572 "/fpga_front_end_bank_0/D25" "D25"
 U1 D6
 J2 89
Net 573 "/fpga_front_end_bank_0/D26" "D26"
 U1 A6
 J2 92
Net 574 "/fpga_front_end_bank_0/D27" "D27"
 U1 C7
 J2 91
Net 575 "/fpga_front_end_bank_1/D41" "D41"
 U1 F21
 J2 169
Net 576 "/fpga_front_end_bank_1/D29" "D29"
 J2 153
 U1 C22
Net 577 "/fpga_front_end_bank_1/D30" "D30"
 J2 158
 U1 B25
Net 578 "/fpga_front_end_bank_1/D31" "D31"
 J2 157
 U1 D22
Net 579 "/fpga_front_end_bank_1/D32" "D32"
 U1 A26
 J2 160
Net 580 "/fpga_front_end_bank_1/D33" "D33"
 U1 C23
 J2 159
Net 581 "/fpga_front_end_bank_1/D34" "D34"
 J2 162
 U1 B26
Net 582 "/fpga_front_end_bank_1/D35" "D35"
 J2 161
 U1 D23
Net 583 "/fpga_front_end_bank_1/D36" "D36"
 U1 F15
 J2 164
Net 584 "/fpga_front_end_bank_1/D37" "D37"
 U1 C24
 J2 163
Net 585 "/fpga_front_end_bank_1/D38" "D38"
 J2 166
 U1 E15
Net 586 "/fpga_front_end_bank_1/D39" "D39"
 U1 C25
 J2 165
Net 587 "/fpga_front_end_bank_1/D40" "D40"
 U1 E17
 J2 170
Net 588 "/fpga_front_end_bank_1/D28" "D28"
 J2 154
 U1 A25
Net 589 "/fpga_front_end_bank_1/D42" "D42"
 U1 F17
 J2 172
Net 590 "/fpga_front_end_bank_1/D43" "D43"
 U1 G19
 J2 171
Net 591 "/fpga_front_end_bank_1/D44" "D44"
 J2 174
 U1 E18
Net 592 "/fpga_front_end_bank_1/D45" "D45"
 U1 E21
 J2 173
Net 593 "/fpga_front_end_bank_1/D46" "D46"
 J2 176
 U1 G16
Net 594 "/fpga_front_end_bank_1/D47" "D47"
 J2 175
 U1 G20
Net 595 "/fpga_front_end_bank_1/D48" "D48"
 U1 H17
 J2 178
Net 596 "/fpga_front_end_bank_1/D49" "D49"
 U1 E22
 J2 177
Net 597 "/fpga_front_end_bank_1/D50" "D50"
 J2 180
 U1 G18
Net 598 "/fpga_front_end_bank_1/D51" "D51"
 U1 G21
 J2 179
Net 599 "/fpga_front_end_bank_1/D15" "D15"
 U1 C18
 J2 137
Net 600 "/fpga_front_end_bank_1/D3" "D3"
 U1 D16
 J2 123
Net 601 "/fpga_front_end_bank_1/D4" "D4"
 U1 A17
 J2 126
Net 602 "/fpga_front_end_bank_1/D5" "D5"
 U1 C15
 J2 125
Net 603 "/fpga_front_end_bank_1/D6" "D6"
 U1 B17
 J2 128
Net 604 "/fpga_front_end_bank_1/D7" "D7"
 J2 127
 U1 C16
Net 605 "/fpga_front_end_bank_1/D8" "D8"
 U1 A18
 J2 130
Net 606 "/fpga_front_end_bank_1/D9" "D9"
 U1 D17
 J2 129
Net 607 "/fpga_front_end_bank_1/D10" "D10"
 U1 B18
 J2 134
Net 608 "/fpga_front_end_bank_1/D11" "D11"
 J2 133
 U1 C17
Net 609 "/fpga_front_end_bank_1/D12" "D12"
 J2 136
 U1 A19
Net 610 "/fpga_front_end_bank_1/D13" "D13"
 J2 135
 U1 D18
Net 611 "/fpga_front_end_bank_1/D14" "D14"
 J2 138
 U1 B19
Net 612 "/fpga_front_end_bank_0/D2" "D2"
 J2 64
 U1 F10
Net 613 "/fpga_front_end_bank_1/D16" "D16"
 J2 140
 U1 A21
Net 614 "/fpga_front_end_bank_1/D17" "D17"
 J2 139
 U1 D19
Net 615 "/fpga_front_end_bank_1/D18" "D18"
 J2 142
 U1 B21
Net 616 "/fpga_front_end_bank_1/D19" "D19"
 J2 141
 U1 C19
Net 617 "/fpga_front_end_bank_1/D20" "D20"
 U1 A22
 J2 146
Net 618 "/fpga_front_end_bank_1/D21" "D21"
 U1 D20
 J2 145
Net 619 "/fpga_front_end_bank_1/D22" "D22"
 J2 148
 U1 B22
Net 620 "/fpga_front_end_bank_1/D23" "D23"
 J2 147
 U1 C20
Net 621 "/fpga_front_end_bank_1/D24" "D24"
 J2 150
 U1 A23
Net 622 "/fpga_front_end_bank_1/D25" "D25"
 J2 149
 U1 C21
Net 623 "/fpga_front_end_bank_1/D26" "D26"
 J2 152
 U1 B23
Net 624 "/fpga_front_end_bank_1/D27" "D27"
 J2 151
 U1 D21
Net 625 "/fpga_ddr2/CLK_N1" "CLK_N1"
 U4 8
 U1 Y28
Net 626 "/fpga_ddr2/CLK_N0" "CLK_N0"
 U1 AH14
 U4 12
Net 627 "/fpga_ddr2/CLK_P0" "CLK_P0"
 U4 13
 U1 AG14
Net 628 "/fpga_ddr2/CLK_P1" "CLK_P1"
 U4 9
 U1 Y27
Net 629 "/fpga_front_end_bank_0/D0" "D0"
 J2 62
 U1 E10
Net 630 "/fpga_front_end_bank_0/D1" "D1"
 J2 61
 U1 E7
Net 631 "/fpga_usb0/PIPE_TX_DATA15" "PIPE_TX_DATA15"
 U2 G2
 U1 AF2
Net 632 "/fpga_usb0/PIPE_TX_DATA2" "PIPE_TX_DATA2"
 U1 R2
 U2 P3
Net 633 "/fpga_usb0/PIPE_TX_DATA3" "PIPE_TX_DATA3"
 U2 N3
 U1 T3
Net 634 "/fpga_usb0/PIPE_TX_DATA4" "PIPE_TX_DATA4"
 U2 P2
 U1 U1
Net 635 "/fpga_usb0/PIPE_TX_DATA5" "PIPE_TX_DATA5"
 U1 V1
 U2 N2
Net 636 "/fpga_usb0/PIPE_TX_DATA6" "PIPE_TX_DATA6"
 U2 P1
 U1 U2
Net 637 "/fpga_usb0/PIPE_TX_DATA7" "PIPE_TX_DATA7"
 U2 N1
 U1 V2
Net 638 "/fpga_usb0/PIPE_TX_DATA8" "PIPE_TX_DATA8"
 U2 M1
 U1 W2
Net 639 "/fpga_usb0/PIPE_TX_DATA9" "PIPE_TX_DATA9"
 U2 M2
 U1 W1
Net 640 "/fpga_usb0/PIPE_TX_DATA10" "PIPE_TX_DATA10"
 U1 AB2
 U2 L2
Net 641 "/fpga_usb0/PIPE_TX_DATA11" "PIPE_TX_DATA11"
 U1 AB1
 U2 L3
Net 642 "/fpga_usb0/PIPE_TX_DATA12" "PIPE_TX_DATA12"
 U2 J2
 U1 AD1
Net 643 "/fpga_usb0/PIPE_TX_DATA13" "PIPE_TX_DATA13"
 U2 H1
 U1 AD2
Net 644 "/fpga_usb0/PIPE_TX_DATA14" "PIPE_TX_DATA14"
 U2 H2
 U1 AE1
Net 645 "/fpga_usb0/PIPE_TX_DATA1" "PIPE_TX_DATA1"
 U1 R1
 U2 N4
Net 646 "/fpga_usb0/PIPE_TX_DEEMPH0" "PIPE_TX_DEEMPH0"
 U2 L11
 U1 AA5
Net 647 "/fpga_usb0/PIPE_TX_DEEMPH1" "PIPE_TX_DEEMPH1"
 U2 K11
 U1 AA7
Net 648 "/fpga_usb0/PIPE_RX_DATA7" "PIPE_RX_DATA7"
 U1 Y4
 U2 A3
Net 649 "/fpga_usb0/PIPE_RX_STATUS1" "PIPE_RX_STATUS1"
 U2 C6
 U1 Y6
Net 650 "/fpga_usb0/PIPE_RX_STATUS2" "PIPE_RX_STATUS2"
 U1 AA6
 U2 C7
Net 651 "/fpga_usb0/PIPE_RX_DATAK0" "PIPE_RX_DATAK0"
 U1 AD4
 U2 A7
Net 652 "/fpga_usb0/PIPE_RX_DATAK1" "PIPE_RX_DATAK1"
 U1 AC3
 U2 B7
Net 653 "/fpga_usb0/PIPE_RX_DATA0" "PIPE_RX_DATA0"
 U1 T4
 U2 E2
Net 654 "/fpga_usb0/PIPE_RX_DATA1" "PIPE_RX_DATA1"
 U1 U3
 U2 D2
Net 655 "/fpga_usb0/PIPE_RX_DATA2" "PIPE_RX_DATA2"
 U2 D1
 U1 U4
Net 656 "/fpga_usb0/PIPE_RX_DATA3" "PIPE_RX_DATA3"
 U2 C1
 U1 V4
Net 657 "/fpga_usb0/PIPE_RX_DATA4" "PIPE_RX_DATA4"
 U1 V3
 U2 C2
Net 658 "/fpga_usb0/PIPE_RX_DATA5" "PIPE_RX_DATA5"
 U1 W4
 U2 B1
Net 659 "/fpga_usb0/PIPE_RX_DATA6" "PIPE_RX_DATA6"
 U2 A2
 U1 W3
Net 660 "/fpga_usb0/PIPE_RX_DATA8" "PIPE_RX_DATA8"
 U1 Y3
 U2 B3
Net 661 "/fpga_usb0/PIPE_RX_DATA9" "PIPE_RX_DATA9"
 U2 A4
 U1 AB3
Net 662 "/fpga_usb0/PIPE_RX_DATA10" "PIPE_RX_DATA10"
 U2 B4
 U1 AC4
Net 663 "/fpga_usb0/PIPE_RX_DATA11" "PIPE_RX_DATA11"
 U1 AA3
 U2 B5
Net 664 "/fpga_usb0/PIPE_RX_DATA12" "PIPE_RX_DATA12"
 U2 B8
 U1 AD3
Net 665 "/fpga_usb0/PIPE_RX_DATA13" "PIPE_RX_DATA13"
 U1 AE4
 U2 A8
Net 666 "/fpga_usb0/PIPE_RX_DATA14" "PIPE_RX_DATA14"
 U1 AF3
 U2 A9
Net 667 "/fpga_usb0/PIPE_RX_DATA15" "PIPE_RX_DATA15"
 U1 AE3
 U2 B9
Net 668 "/fpga_usb0/PIPE_TX_DATAK0" "PIPE_TX_DATAK0"
 U1 AC2
 U2 J1
Net 669 "/fpga_usb0/PIPE_TX_DATAK1" "PIPE_TX_DATAK1"
 U2 G1
 U1 AE2
Net 670 "/fpga_usb0/PIPE_TX_DATA0" "PIPE_TX_DATA0"
 U1 R3
 U2 P5
Net 671 "/fpga_configuration/ULPI_DATA0" "ULPI_DATA0"
 U2 N9
 U1 K1
Net 672 "/fpga_configuration/ULPI_DATA1" "ULPI_DATA1"
 U2 P9
 U1 K2
Net 673 "/fpga_configuration/ULPI_DATA2" "ULPI_DATA2"
 U2 P8
 U1 L2
Net 674 "/fpga_configuration/ULPI_DATA3" "ULPI_DATA3"
 U1 L1
 U2 N8
Net 675 "/fpga_configuration/ULPI_DATA4" "ULPI_DATA4"
 U2 P7
 U1 M2
Net 676 "/fpga_configuration/ULPI_DATA5" "ULPI_DATA5"
 U2 N7
 U1 M1
Net 677 "/fpga_configuration/ULPI_DATA6" "ULPI_DATA6"
 U1 P2
 U2 P6
Net 678 "/fpga_configuration/ULPI_DATA7" "ULPI_DATA7"
 U1 P1
 U2 N6
Net 679 "/fpga_usb0/PIPE_RX_STATUS0" "PIPE_RX_STATUS0"
 U1 V7
 U2 C5
Net 680 "/fpga_configuration/PIPE_TX_MARGIN0" "PIPE_TX_MARGIN0"
 U1 K3
 U2 M9
Net 681 "/fpga_configuration/PIPE_TX_MARGIN1" "PIPE_TX_MARGIN1"
 U1 H3
 U2 M10
Net 682 "/fpga_configuration/PIPE_TX_MARGIN2" "PIPE_TX_MARGIN2"
 U2 M11
 U1 G4
Net 683 "/fpga_usb0/PIPE_POWERDOWN0" "PIPE_POWERDOWN0"
 U1 R7
 U2 H3
Net 684 "/fpga_usb0/PIPE_POWERDOWN1" "PIPE_POWERDOWN1"
 U2 G3
 U1 R5
}
#End
