//  Catapult Ultra Synthesis 2023.1_2/1049935 (Production Release) Sat Jun 10 10:53:51 PDT 2023
//  
//          Copyright (c) Siemens EDA, 1996-2023, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux ajh9498@hansolo.poly.edu 4.18.0-553.33.1.el8_10.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v26.1_2.0, HLS_PKGS v26.1_2.0, 
//                       SIF_TOOLKITS v26.1_2.0, SIF_XILINX v26.1_2.0, 
//                       SIF_ALTERA v26.1_2.0, CCS_LIBS v26.1_2.0, 
//                       CDS_PPRO v2022.1_1, CDS_DesigChecker v2023.1_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v22.2_0.9, 
//                       DesignPad v2.78_1.0
//  
# Connected to license server 1717@pyke.poly.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ./scripts/directives.tcl
# > options set Output/OutputVHDL false
# false
# > options set Output/RTLSchem false
# false
# > options set Input/TargetPlatform x86_64
# x86_64
# > solution options set /Flows/SCVerify/USE_CCS_BLOCK true
# true
# > flow package option set /SCVerify/USE_NCSIM true
# true
# > flow package option set /SCVerify/USE_VCS true
# true
# > flow package require /SCVerify
# 10.4
# > solution file add src/fir.cpp -type C++
# /INPUTFILES/1
# > solution file add src/fir.h -type C++ -exclude true
# /INPUTFILES/2
# > solution file add src/types.h -type C++ -exclude true
# /INPUTFILES/3
# > solution file add src/main.cpp -type C++ -exclude true
# /INPUTFILES/4
# > solution design set fir -top
# solution design set fir -top (HC-8)
# > go new
# > go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Creating project directory '/home/ajh9498/Documents/SALSA/FIR_FLOAT/Catapult_32_float/'. (PRJ-1)
# Moving session transcript to file "/home/ajh9498/Documents/SALSA/FIR_FLOAT/catapult.log"
# Front End called with arguments: -- /home/ajh9498/Documents/SALSA/FIR_FLOAT/src/fir.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.74 seconds, memory usage 1309500kB, peak memory usage 1309500kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'fir.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/fir.cpp(3): Found top design routine 'fir' specified by directive (CIN-52)
# $PROJECT_HOME/src/fir.cpp(3): Synthesizing routine 'fir' (CIN-13)
# $PROJECT_HOME/src/fir.cpp(3): Inlining routine 'fir' (CIN-14)
# $MGC_HOME/shared/include/ac_float.h(257): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::ac_float' on object 'delay_lane' (CIN-64)
# $MGC_HOME/shared/include/ac_float.h(445): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::ac_float' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/ac_float.h(435): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::ac_float<32, true>' on object 'ac_float:cctor' (CIN-64)
# $MGC_HOME/shared/include/ac_float.h(430): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::ac_float<32, 32, true, AC_TRN, AC_WRAP>' on object 'ac_float:cctor' (CIN-64)
# $MGC_HOME/shared/include/ac_float.h(296): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::assign_from<0, 0, 32, 32, AC_TRN, AC_WRAP>' on object 'ac_float:cctor' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<=<32, 32, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_float.h(273): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::round<32>' on object 'ac_float:cctor' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<11, 1, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1466): Inlining routine 'value<AC_VAL_MIN, 11, 1, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1466): Inlining routine 'value<AC_VAL_MAX, 11, 1, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_float.h(671): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::operator*<11, 1, 5, AC_TRN>' on object 'delay_lane' (CIN-64)
# $MGC_HOME/shared/include/ac_float.h(473): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::exp' on object 'delay_lane' (CIN-64)
# $MGC_HOME/shared/include/ac_float.h(473): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::exp' on object 'taps' (CIN-64)
# $MGC_HOME/shared/include/ac_float.h(413): Inlining member function 'ac_float<22, 2, 6, AC_TRN>::ac_float' on object 'r' (CIN-64)
# $MGC_HOME/shared/include/ac_float.h(261): Inlining member function 'ac_float<22, 2, 6, AC_TRN>::ac_float' on object 'return' (CIN-64)
# $MGC_HOME/shared/include/ac_float.h(388): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::ac_float<22, 2, 6, AC_TRN>' on object 'ac_float:cctor' (CIN-64)
# $MGC_HOME/shared/include/ac_float.h(296): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::assign_from<-32, 31, 22, 2, AC_TRN, AC_WRAP>' on object 'ac_float:cctor' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<<22, 2, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<=<22, 2, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_float.h(273): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::round<22>' on object 'ac_float:cctor' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<11, 1, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1466): Inlining routine 'value<AC_VAL_MIN, 11, 1, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1466): Inlining routine 'value<AC_VAL_MAX, 11, 1, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_float.h(635): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::add<11, 1, 5, AC_TRN, 11, 1, 5, AC_TRN>' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/ac_float.h(524): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::plus_minus<11, 1, 5, AC_TRN, 11, 1, 5, AC_TRN>' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/ac_float.h(473): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::exp' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator+<5, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator-<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_float.h(473): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::exp' on object 'ac_float:cctor' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator+<5, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator-<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_float.h(715): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::operator!' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/ac_float.h(715): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::operator!' on object 'ac_float:cctor' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator>>=<13, 2, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_float.h(296): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::assign_from<-16, 15, 13, 2, AC_TRN, AC_WRAP>' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<=<13, 2, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_float.h(273): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::round<13>' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<11, 1, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1466): Inlining routine 'value<AC_VAL_MIN, 11, 1, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1466): Inlining routine 'value<AC_VAL_MAX, 11, 1, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_float.h(261): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::ac_float' on object 'return' (CIN-64)
# $MGC_HOME/shared/include/ac_float.h(261): Inlining member function 'ac_float<11, 1, 5, AC_TRN>::ac_float' on object 'return' (CIN-64)
# $PROJECT_HOME/src/fir.cpp(3): Optimizing block '/fir' ... (CIN-4)
# $MGC_HOME/shared/include/ac_float.h(124): INOUT port 'taps.m' is only used as an input. (OPT-10)
# $MGC_HOME/shared/include/ac_float.h(125): INOUT port 'taps.e' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/fir.cpp(6): Loop '/fir/core/SHIFT' iterated at most 31 times. (LOOP-2)
# $PROJECT_HOME/src/fir.cpp(12): Loop '/fir/core/MAC' iterated at most 32 times. (LOOP-2)
# Design 'fir' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/ajh9498/Documents/SALSA/FIR_FLOAT/Catapult_32_float/fir.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'fir.v1': elapsed time 4.34 seconds, memory usage 1309500kB, peak memory usage 1309500kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 362, Real ops = 130, Vars = 85 (SOL-21)
# > solution library remove *
# > solution library add saed32lvt_tt0p78v125c_beh -- -rtlsyntool DesignCompiler -vendor SAED32 -technology {lvt tt0p78v125c}
# > solution library add saed32lvt_tt0p78v125c_dw_beh
# > go libraries
# Info: Starting transformation 'libraries' on solution 'fir.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/saed/saed32lvt_tt0p78v125c_beh.lib' [saed32lvt_tt0p78v125c_beh]... (LIB-49)
# Warning: Component library 'saed32lvt_tt0p78v125c_beh' created with a newer version of Catapult Library Builder, 2023.2/1049340 > 2023.1_2/1049935 (LIB-83)
# Reading component library '$MGC_HOME/pkgs/siflibs/saed/saed32lvt_tt0p78v125c_dw_beh.lib' [saed32lvt_tt0p78v125c_dw_beh]... (LIB-49)
# Warning: Component library 'saed32lvt_tt0p78v125c_dw_beh' created with a newer version of Catapult Library Builder, 2023.2/1049340 > 2023.1_2/1049935 (LIB-83)
# Info: Completed transformation 'libraries' on solution 'fir.v1': elapsed time 0.90 seconds, memory usage 1309500kB, peak memory usage 1309500kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 362, Real ops = 130, Vars = 85 (SOL-21)
# > directive set -CLOCKS {clk {-CLOCK_PERIOD 1 -CLOCK_EDGE rising}}
# /CLOCKS {clk {-CLOCK_PERIOD 1 -CLOCK_EDGE rising}}
# > go assembly
# Info: Starting transformation 'assembly' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir.v1': elapsed time 0.40 seconds, memory usage 1309500kB, peak memory usage 1309500kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 363, Real ops = 131, Vars = 87 (SOL-21)
# > directive set /fir/core -DESIGN_GOAL Latency
# /fir/core/DESIGN_GOAL latency
# > directive set /fir/core/SHIFT -UNROLL yes
# /fir/core/SHIFT/UNROLL yes
# > directive set /fir/core/MAC -UNROLL yes
# /fir/core/MAC/UNROLL yes
# > go allocate
# Info: Starting transformation 'loops' on solution 'fir.v1' (SOL-8)
# $PROJECT_HOME/src/fir.cpp(6): Loop '/fir/core/SHIFT' is being fully unrolled (31 times). (LOOP-7)
# $PROJECT_HOME/src/fir.cpp(12): Loop '/fir/core/MAC' is being fully unrolled (32 times). (LOOP-7)
# $PROJECT_HOME/src/fir.cpp(3): Loop '/fir/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'fir.v1': elapsed time 12.54 seconds, memory usage 1309500kB, peak memory usage 1309500kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 6037, Real ops = 1479, Vars = 1354 (SOL-21)
# Info: Starting transformation 'memories' on solution 'fir.v1' (SOL-8)
# $MGC_HOME/shared/include/ac_float.h(124): I/O-Port Resource '/fir/input.m:rsc' (from var: input.m) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $MGC_HOME/shared/include/ac_float.h(125): I/O-Port Resource '/fir/input.e:rsc' (from var: input.e) mapped to 'ccs_ioport.ccs_in' (size: 5). (MEM-2)
# $MGC_HOME/shared/include/ac_float.h(124): I/O-Port Resource '/fir/taps.m:rsc' (from var: taps.m) mapped to 'ccs_ioport.ccs_in' (size: 352). (MEM-2)
# $MGC_HOME/shared/include/ac_float.h(125): I/O-Port Resource '/fir/taps.e:rsc' (from var: taps.e) mapped to 'ccs_ioport.ccs_in' (size: 160). (MEM-2)
# $MGC_HOME/shared/include/ac_float.h(124): I/O-Port Resource '/fir/return.m:rsc' (from var: return.m) mapped to 'ccs_ioport.ccs_out' (size: 11). (MEM-2)
# $MGC_HOME/shared/include/ac_float.h(125): I/O-Port Resource '/fir/return.e:rsc' (from var: return.e) mapped to 'ccs_ioport.ccs_out' (size: 5). (MEM-2)
# Info: Running transformation 'memories' on solution 'fir.v1': elapsed time 23.10 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Completed transformation 'memories' on solution 'fir.v1': elapsed time 27.89 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 5975, Real ops = 1479, Vars = 1356 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'fir.v1' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Module 'leading_sign_13_1_1_0_fbd6b6484e0226fdfa7c7e6838ce99f45fe9_0' in the cache is valid & accepted for CCORE 'leading_sign_13_1_1_0_fbd6b6484e0226fdfa7c7e6838ce99f45fe9' (TD-3)
# Reading solution library '/home/ajh9498/Documents/SALSA/FIR_FLOAT/Catapult_32_float/td_ccore_solutions/leading_sign_13_1_1_0_fbd6b6484e0226fdfa7c7e6838ce99f45fe9_0/.sif/solIndex_2_8ca97abc-c338-4d67-a14a-852c152e76c5.xml' ... (LIB-129)
# Module for CCORE 'leading_sign_13_1_1_0_fbd6b6484e0226fdfa7c7e6838ce99f45fe9' has been successfully synthesized (TD-4)
# Module 'leading_sign_18_1_1_0_7b2153b3b691fe1ab68d43c72c494a7b6845_0' in the cache is valid & accepted for CCORE 'leading_sign_18_1_1_0_7b2153b3b691fe1ab68d43c72c494a7b6845' (TD-3)
# Reading solution library '/home/ajh9498/Documents/SALSA/FIR_FLOAT/Catapult_32_float/td_ccore_solutions/leading_sign_18_1_1_0_7b2153b3b691fe1ab68d43c72c494a7b6845_0/.sif/solIndex_2_40ef5a85-12b9-46ca-b502-a7553bd3a184.xml' ... (LIB-129)
# Module for CCORE 'leading_sign_18_1_1_0_7b2153b3b691fe1ab68d43c72c494a7b6845' has been successfully synthesized (TD-4)
# Info: Completed transformation 'cluster' on solution 'fir.v1': elapsed time 11.57 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 5826, Real ops = 1398, Vars = 1323 (SOL-21)
# Info: Starting transformation 'architect' on solution 'fir.v1' (SOL-8)
# Design 'fir' contains '2452' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/home/ajh9498/Documents/SALSA/FIR_FLOAT/Catapult_32_float/fir.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'fir.v1': elapsed time 12.17 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 6683, Real ops = 2452, Vars = 1221 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'fir.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/fir.cpp(3): Prescheduled LOOP '/fir/core/main' (131 c-steps) (SCHD-7)
# $PROJECT_HOME/src/fir.cpp(3): Prescheduled LOOP '/fir/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/fir.cpp(3): Prescheduled SEQUENTIAL '/fir/core' (total length 131 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/fir.cpp(3): Initial schedule of SEQUENTIAL '/fir/core': Latency = 130, Area (Datapath, Register, Total) = 119870.73, 24562.58, 144433.32 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 27.22 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 94619.51, 23118.82, 117738.33 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 57.04 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 88527.08, 23118.82, 111645.89 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 79.21 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 88441.54, 23118.82, 111560.36 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 101.57 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 88345.31, 23118.82, 111464.12 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 123.47 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 88259.77, 23118.82, 111378.59 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 150.88 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 86855.54, 23118.82, 109974.35 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 180.68 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 86758.96, 23118.82, 109877.78 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 202.48 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 86681.70, 23118.82, 109800.52 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 224.22 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 84671.91, 23118.82, 107790.73 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 246.00 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 84671.91, 23118.82, 107790.73 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 274.56 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 84671.91, 23118.82, 107790.73 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 304.41 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 84671.91, 23118.82, 107790.73 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 326.13 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 84671.91, 23118.82, 107790.73 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 348.16 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 84671.91, 23118.82, 107790.73 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 370.93 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 84671.91, 23118.82, 107790.73 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 398.48 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 84426.68, 23118.82, 107545.49 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 428.31 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 84426.68, 23118.82, 107545.49 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 450.94 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 84426.68, 23118.82, 107545.49 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 473.56 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 84426.68, 23118.82, 107545.49 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 496.10 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 84426.68, 23118.82, 107545.49 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 522.26 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 84426.68, 23118.82, 107545.49 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 552.12 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 84426.68, 23118.82, 107545.49 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'fir.v1': elapsed time 574.69 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Optimized LOOP '/fir/core/main': Latency = 130, Area (Datapath, Register, Total) = 74942.44, 23535.29, 98477.72 (CRAAS-18)
# Info: $PROJECT_HOME/src/fir.cpp(3): Final schedule of SEQUENTIAL '/fir/core': Latency = 130, Area (Datapath, Register, Total) = 74417.61, 23563.05, 97980.66 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'fir.v1': elapsed time 594.51 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 6683, Real ops = 2452, Vars = 1221 (SOL-21)
# > go extract
# Info: Starting transformation 'schedule' on solution 'fir.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir/core' (CRAAS-1)
# Global signal 'input.m:rsc.dat' added to design 'fir' for component 'input.m:rsci' (LIB-3)
# Global signal 'input.e:rsc.dat' added to design 'fir' for component 'input.e:rsci' (LIB-3)
# Global signal 'taps.m:rsc.dat' added to design 'fir' for component 'taps.m:rsci' (LIB-3)
# Global signal 'taps.e:rsc.dat' added to design 'fir' for component 'taps.e:rsci' (LIB-3)
# Global signal 'return.m:rsc.dat' added to design 'fir' for component 'return.m:rsci' (LIB-3)
# Global signal 'return.e:rsc.dat' added to design 'fir' for component 'return.e:rsci' (LIB-3)
# Global signal 'input.m.triosy.lz' added to design 'fir' for component 'input.m.triosy:obj' (LIB-3)
# Global signal 'input.e.triosy.lz' added to design 'fir' for component 'input.e.triosy:obj' (LIB-3)
# Global signal 'taps.m.triosy.lz' added to design 'fir' for component 'taps.m.triosy:obj' (LIB-3)
# Global signal 'taps.e.triosy.lz' added to design 'fir' for component 'taps.e.triosy:obj' (LIB-3)
# Global signal 'return.m.triosy.lz' added to design 'fir' for component 'return.m.triosy:obj' (LIB-3)
# Global signal 'return.e.triosy.lz' added to design 'fir' for component 'return.e.triosy:obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'fir.v1': elapsed time 29.84 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'fir.v1': elapsed time 51.75 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'fir.v1': elapsed time 54.49 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 13397, Real ops = 2453, Vars = 1934 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'fir.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_l:mux#12.itm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_l:mux#12.itm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_l:mux#6.itm, MAC-10:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else:if:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else:if:nor.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#1.sva' for variables 'result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#1.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#10.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#11.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#12.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#13.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#14.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#15.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#16.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#17.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#18.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#19.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#2.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#20.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#21.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#22.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#23.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#24.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#25.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#26.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#27.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#28.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#29.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#3.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#30.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#31.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#4.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#5.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#6.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#7.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#8.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#9.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp.sva, MAC-10:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm' (32 registers deleted). (FSM-3)
# Creating shared register 'result.e#1.lpi#1.dfm' for variables 'result.e#1.lpi#1.dfm, result.e#10.lpi#1.dfm, result.e#11.lpi#1.dfm, result.e#12.lpi#1.dfm, result.e#13.lpi#1.dfm, result.e#14.lpi#1.dfm, result.e#15.lpi#1.dfm, result.e#16.lpi#1.dfm, result.e#17.lpi#1.dfm, result.e#18.lpi#1.dfm, result.e#19.lpi#1.dfm, result.e#2.lpi#1.dfm, result.e#20.lpi#1.dfm, result.e#21.lpi#1.dfm, result.e#22.lpi#1.dfm, result.e#23.lpi#1.dfm, result.e#24.lpi#1.dfm, result.e#25.lpi#1.dfm, result.e#26.lpi#1.dfm, result.e#27.lpi#1.dfm, result.e#28.lpi#1.dfm, result.e#29.lpi#1.dfm, result.e#3.lpi#1.dfm, result.e#30.lpi#1.dfm, result.e#31.lpi#1.dfm, result.e#4.lpi#1.dfm, result.e#5.lpi#1.dfm, result.e#6.lpi#1.dfm, result.e#7.lpi#1.dfm, result.e#8.lpi#1.dfm, result.e#9.lpi#1.dfm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#1.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#10.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#11.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#12.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#13.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#14.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#15.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#16.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#17.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#18.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#19.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#2.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#20.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#21.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#22.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#23.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#24.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#25.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#26.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#27.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#28.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#29.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#3.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#30.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#4.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#5.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#6.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#7.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#8.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#9.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and.itm' (61 registers deleted). (FSM-3)
# Creating shared register 'MAC:ac_float:cctor.e#2.lpi#1.dfm' for variables 'MAC:ac_float:cctor.e#2.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:ls(4:0)#5.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#1.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#10.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#11.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#12.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#13.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#14.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#15.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#16.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#17.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#18.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#19.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#2.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#20.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#21.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#22.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#23.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#24.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#25.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#26.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#27.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#28.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#29.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#3.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#30.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#4.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#5.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#6.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#7.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#8.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux#9.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:e_t:mux.itm, ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:asn#121.itm' (33 registers deleted). (FSM-3)
# Creating shared register 'result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#11.itm' for variables 'result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#11.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#13.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#15.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#17.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#19.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#21.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#23.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#25.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#27.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#29.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#3.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#31.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#33.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#35.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#37.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#39.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#41.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#43.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#45.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#47.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#49.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#5.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#51.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#53.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#55.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#57.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#59.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#61.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#63.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#7.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#9.itm, MAC:ac_float:cctor.m#2.lpi#1.dfm' (31 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#1.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#1.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#1.sva#1, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#2.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#2.sva#1, MAC:ac_float:cctor.m#3.lpi#1.dfm' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#18.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#18.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#18.sva#1, MAC:ac_float:cctor.m#10.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#19.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#19.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#19.sva#1, MAC:ac_float:cctor.m#11.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#20.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#20.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#20.sva#1, MAC:ac_float:cctor.m#12.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#21.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#21.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#21.sva#1, MAC:ac_float:cctor.m#13.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#22.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#22.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#22.sva#1, MAC:ac_float:cctor.m#14.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#23.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#23.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#23.sva#1, MAC:ac_float:cctor.m#15.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#24.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#24.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#24.sva#1, MAC:ac_float:cctor.m#16.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#25.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#25.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#25.sva#1, MAC:ac_float:cctor.m#17.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#26.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#26.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#26.sva#1, MAC:ac_float:cctor.m#18.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#27.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#27.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#27.sva#1, MAC:ac_float:cctor.m#19.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#28.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#28.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#28.sva#1, MAC:ac_float:cctor.m#20.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#29.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#29.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#29.sva#1, MAC:ac_float:cctor.m#21.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#30.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#30.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#30.sva#1, MAC:ac_float:cctor.m#22.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#31.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#31.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11)#31.sva#1, MAC:ac_float:cctor.m#23.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11).sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11).sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:op2(21:11).sva#1, MAC:ac_float:cctor.m#24.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#10.itm' for variables 'result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#10.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#12.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#14.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#16.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#18.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#2.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#20.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#22.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#24.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#26.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#28.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#30.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#32.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#34.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#36.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#38.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#4.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#40.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#42.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#44.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#46.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#48.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#50.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#52.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#54.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#56.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#58.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#6.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#60.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#62.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#8.itm, result.round<13>:else:m_0#1.sva, result.round<13>:else:m_0#10.sva, result.round<13>:else:m_0#11.sva, result.round<13>:else:m_0#12.sva, result.round<13>:else:m_0#13.sva, result.round<13>:else:m_0#14.sva, result.round<13>:else:m_0#15.sva, result.round<13>:else:m_0#16.sva, result.round<13>:else:m_0#17.sva, result.round<13>:else:m_0#18.sva, result.round<13>:else:m_0#19.sva, result.round<13>:else:m_0#2.sva, result.round<13>:else:m_0#20.sva, result.round<13>:else:m_0#21.sva, result.round<13>:else:m_0#22.sva, result.round<13>:else:m_0#23.sva, result.round<13>:else:m_0#24.sva, result.round<13>:else:m_0#25.sva, result.round<13>:else:m_0#26.sva, result.round<13>:else:m_0#27.sva, result.round<13>:else:m_0#28.sva, result.round<13>:else:m_0#29.sva, result.round<13>:else:m_0#3.sva, result.round<13>:else:m_0#30.sva, result.round<13>:else:m_0#31.sva, result.round<13>:else:m_0#4.sva, result.round<13>:else:m_0#5.sva, result.round<13>:else:m_0#6.sva, result.round<13>:else:m_0#7.sva, result.round<13>:else:m_0#8.sva, result.round<13>:else:m_0#9.sva' (61 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#1.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#1.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:mux1h#2.itm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#1.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp' for variables 'result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#1, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#10, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#11, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#12, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#13, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#14, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#15, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#16, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#17, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#18, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#19, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#2, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#20, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#21, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#22, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#23, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#24, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#25, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#26, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#27, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#28, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#29, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#3, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#30, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#4, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#5, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#6, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#7, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#8, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:unequal.tmp#9, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:all_sign#2.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else:if:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else:if:nand#1.itm' (32 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_exponent_limited#10.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_exponent_limited#10.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_exponent_limited#3.sva, ac_float:cctor.operator!:return#2.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_exponent_limited#11.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_exponent_limited#11.sva, ac_float:cctor.operator!:return#1.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#1.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#10.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#11.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#12.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#13.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#14.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#15.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#16.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#17.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#18.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#19.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#2.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#20.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#21.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#22.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#23.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#24.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#25.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#26.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#27.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#28.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#29.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#3.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#30.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#4.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#5.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#6.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#7.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#8.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand#9.itm, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:if:nand.itm' (32 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_l:mux#10.itm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_l:mux#10.itm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_l:mux#7.itm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:if#1:shift_r#4.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:if#1:shift_r#10.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:if#1:shift_r#10.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:if#1:shift_r#3.sva, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_l:mux#28.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_l:mux#13.itm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:else#1:shift_l:mux#13.itm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:if#1:shift_r#5.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#1.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#10.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#11.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#12.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#13.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#14.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#15.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#16.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#17.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#18.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#19.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#2.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#20.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#21.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#22.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#23.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#24.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#25.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#26.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#27.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#28.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#29.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#3.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#30.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#31.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#4.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#5.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#6.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#7.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#8.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0)#9.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:ls(3:0).sva' (33 registers deleted). (FSM-3)
# Creating shared register 'operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#10.sva' for variables 'operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#10.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#11.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#12.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#13.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#14.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#15.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#16.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#17.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#18.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#19.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#2.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#20.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#21.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#22.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#23.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#24.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#25.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#26.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#27.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#28.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#29.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#3.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#30.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#31.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#4.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#5.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#6.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#7.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#8.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#9.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp.sva' (30 registers deleted). (FSM-3)
# Creating shared register 'result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#1.sva' for variables 'result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#1.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#10.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#11.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#12.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#13.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#14.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#15.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#16.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#17.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#18.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#19.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#2.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#20.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#21.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#22.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#23.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#24.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#25.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#26.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#27.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#28.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#29.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#3.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#30.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#31.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#4.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#5.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#6.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#7.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#8.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1)#9.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:add_r(12:1).sva' (31 registers deleted). (FSM-3)
# Creating shared register 'result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#1.sva' for variables 'result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#1.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#10.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#11.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#12.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#13.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#14.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#15.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#16.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#17.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#18.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#19.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#2.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#20.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#21.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#22.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#23.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#24.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#25.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#26.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#27.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#28.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#29.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#3.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#30.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#31.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#32.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#4.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#5.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#6.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#7.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#8.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:actual_max_shift_left:acc.psp#9.sva' (31 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#10.sva' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#10.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#1.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#10.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#11.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#12.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#13.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#14.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#15.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#16.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#17.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#18.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#19.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#2.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#20.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#21.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#22.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#23.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#24.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#25.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#26.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#27.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#28.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#29.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#3.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#30.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#31.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#4.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#5.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#6.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#7.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#8.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp#9.sva, result.assign_from<-16,15,13,2,AC_TRN,AC_WRAP>:acc.psp.sva, MAC-10:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, result.e#1.lpi#1.dfm, result.e#10.lpi#1.dfm, result.e#11.lpi#1.dfm, result.e#12.lpi#1.dfm, result.e#13.lpi#1.dfm, result.e#14.lpi#1.dfm, result.e#15.lpi#1.dfm, result.e#16.lpi#1.dfm, result.e#17.lpi#1.dfm, result.e#18.lpi#1.dfm, result.e#19.lpi#1.dfm, result.e#2.lpi#1.dfm, result.e#20.lpi#1.dfm, result.e#21.lpi#1.dfm, result.e#22.lpi#1.dfm, result.e#23.lpi#1.dfm, result.e#24.lpi#1.dfm, result.e#25.lpi#1.dfm, result.e#26.lpi#1.dfm, result.e#27.lpi#1.dfm, result.e#28.lpi#1.dfm, result.e#29.lpi#1.dfm, result.e#3.lpi#1.dfm, result.e#30.lpi#1.dfm, result.e#31.lpi#1.dfm, result.e#4.lpi#1.dfm, result.e#5.lpi#1.dfm, result.e#6.lpi#1.dfm, result.e#7.lpi#1.dfm, result.e#8.lpi#1.dfm, result.e#9.lpi#1.dfm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#1.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#10.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#11.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#12.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#13.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#14.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#15.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#16.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#17.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#18.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#19.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#2.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#20.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#21.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#22.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#23.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#24.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#25.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#26.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#27.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#28.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#29.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#3.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#30.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#4.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#5.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#6.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#7.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#8.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and#9.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:and.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#10.sva' for variables 'operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#10.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#11.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#12.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#13.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#14.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#15.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#16.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#17.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#18.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#19.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#2.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#20.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#21.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#22.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#23.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#24.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#25.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#26.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#27.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#28.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#29.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#3.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#30.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#31.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#4.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#5.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#6.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#7.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#8.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp#9.sva, operator>>=<13,2,true,AC_TRN,AC_WRAP>:rshift.psp.sva, MAC-11:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#1.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:mux1h#2.itm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#1.sva, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#10.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#12.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#14.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#16.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#18.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#2.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#20.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#22.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#24.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#26.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#28.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#30.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#32.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#34.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#36.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#38.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#4.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#40.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#42.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#44.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#46.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#48.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#50.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#52.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#54.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#56.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#58.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#6.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#60.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#62.itm, result.plus_minus<11,1,5,AC_TRN,11,1,5,AC_TRN>:op_lshift:mux#8.itm, result.round<13>:else:m_0#1.sva, result.round<13>:else:m_0#10.sva, result.round<13>:else:m_0#11.sva, result.round<13>:else:m_0#12.sva, result.round<13>:else:m_0#13.sva, result.round<13>:else:m_0#14.sva, result.round<13>:else:m_0#15.sva, result.round<13>:else:m_0#16.sva, result.round<13>:else:m_0#17.sva, result.round<13>:else:m_0#18.sva, result.round<13>:else:m_0#19.sva, result.round<13>:else:m_0#2.sva, result.round<13>:else:m_0#20.sva, result.round<13>:else:m_0#21.sva, result.round<13>:else:m_0#22.sva, result.round<13>:else:m_0#23.sva, result.round<13>:else:m_0#24.sva, result.round<13>:else:m_0#25.sva, result.round<13>:else:m_0#26.sva, result.round<13>:else:m_0#27.sva, result.round<13>:else:m_0#28.sva, result.round<13>:else:m_0#29.sva, result.round<13>:else:m_0#3.sva, result.round<13>:else:m_0#30.sva, result.round<13>:else:m_0#31.sva, result.round<13>:else:m_0#4.sva, result.round<13>:else:m_0#5.sva, result.round<13>:else:m_0#6.sva, result.round<13>:else:m_0#7.sva, result.round<13>:else:m_0#8.sva, result.round<13>:else:m_0#9.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#18.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#18.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#18.sva, MAC-26:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, MAC:ac_float:cctor.e#24.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#19.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#19.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#19.sva, MAC-27:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, MAC:ac_float:cctor.e#25.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#20.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#20.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#20.sva, MAC-28:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, MAC:ac_float:cctor.e#26.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#21.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#21.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#21.sva, MAC-29:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, MAC:ac_float:cctor.e#27.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#22.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#22.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#22.sva, MAC-2:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, MAC:ac_float:cctor.e#28.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#23.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#23.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#23.sva, MAC-30:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, MAC:ac_float:cctor.e#29.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#24.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#24.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#24.sva, MAC-32:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, MAC:ac_float:cctor.e#30.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#25.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#25.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#25.sva, MAC-3:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, MAC:ac_float:cctor.e#31.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#26.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#26.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#26.sva, MAC-4:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, MAC:ac_float:cctor.e#4.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#27.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#27.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#27.sva, MAC-5:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, MAC:ac_float:cctor.e#5.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#28.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#28.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#28.sva, MAC-6:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, MAC:ac_float:cctor.e#6.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#29.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#29.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#29.sva, MAC-7:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, MAC:ac_float:cctor.e#7.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#30.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#30.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#30.sva, MAC-8:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, MAC:ac_float:cctor.e#8.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#31.lpi#1.dfm' for variables 'ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:_qr(6:0)#31.lpi#1.dfm, ac_float:cctor.assign_from<-32,31,22,2,AC_TRN,AC_WRAP>:acc.psp#31.sva, MAC-9:ac_float<11,1,5,AC_TRN>::operator*<11,1,5,AC_TRN>:acc#1.itm, MAC:ac_float:cctor.e#9.lpi#1.dfm' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'fir.v1': elapsed time 18.48 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 9218, Real ops = 4385, Vars = 1664 (SOL-21)
# Info: Starting transformation 'instance' on solution 'fir.v1' (SOL-8)
# Info: Running transformation 'instance' on solution 'fir.v1': elapsed time 22.99 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-15)
# Info: Completed transformation 'instance' on solution 'fir.v1': elapsed time 31.88 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 8673, Real ops = 3853, Vars = 8329 (SOL-21)
# Info: Starting transformation 'extract' on solution 'fir.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: ../td_ccore_solutions/leading_sign_13_1_1_0_fbd6b6484e0226fdfa7c7e6838ce99f45fe9_0/rtl.v
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/mgc_shift_br_beh_v5.v
# Add dependent file: ../td_ccore_solutions/leading_sign_18_1_1_0_7b2153b3b691fe1ab68d43c72c494a7b6845_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/ajh9498/Documents/SALSA/FIR_FLOAT/Catapult_32_float/fir.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: ../td_ccore_solutions/leading_sign_13_1_1_0_fbd6b6484e0226fdfa7c7e6838ce99f45fe9_0/rtl.v
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/mgc_shift_br_beh_v5.v
# Add dependent file: ../td_ccore_solutions/leading_sign_18_1_1_0_7b2153b3b691fe1ab68d43c72c494a7b6845_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/ajh9498/Documents/SALSA/FIR_FLOAT/Catapult_32_float/fir.v1/concat_sim_rtl.v
# Generating SCVerify testbench files
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_ncsim.mk'
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_vcs.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_ncsim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_vcs.mk'
# Info: Completed transformation 'extract' on solution 'fir.v1': elapsed time 17.66 seconds, memory usage 1309500kB, peak memory usage 1375036kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 8666, Real ops = 3862, Vars = 1747 (SOL-21)
# > project save
# Saving project file '/home/ajh9498/Documents/SALSA/FIR_FLOAT/Catapult_32_float.ccs'. (PRJ-5)
# > end dofile ./scripts/directives.tcl
