;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	JMP @72, #200
	SLT #270, <0
	SUB 12, @10
	SUB 12, @10
	JMP 12, <10
	SLT #270, <0
	SUB 2, @9
	JMP @72, #200
	CMP 2, @9
	JMP @72, #200
	CMP 20, @12
	SUB 20, @12
	SLT @-127, 100
	SUB @121, @703
	CMP 20, @12
	JMP @72, #200
	DJN 300, 90
	JMP @72, #200
	JMP @72, #200
	SUB @121, @103
	CMP #72, @200
	JMP 0, -33
	ADD #270, <0
	SUB @127, 106
	SUB -7, <-420
	JMP -7, @-20
	ADD 270, 61
	SLT #270, <0
	DAT #12, <10
	SLT 721, 0
	JMP @270, @0
	MOV <1, <-1
	CMP #79, @230
	DJN -1, @-20
	CMP <19, @10
	DJN 111, 480
	SLT 791, 301
	CMP <-19, @10
	MOV -7, <-20
	SPL 0, <332
	CMP -207, <-120
	DJN -1, @-20
