Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Xilinx/test_1/test_1/data_handling2/isim/data_ports1_sim/ISERDES2_sim1_isim_beh.exe -prj /home/ise/Xilinx/test_1/test_1/data_handling2/isim/data_ports1_sim/ISERDES2_sim1_beh.prj work.ISERDES2_sim1 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Xilinx/test_1/test_1/data_handling2/isim/data_ports1_sim/ISERDES_primitive.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/test_1/test_1/data_handling2/isim/data_ports1_sim/ISERDES2_sim1.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 118188 KB
Fuse CPU Usage: 1010 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package textio
Compiling package std_logic_arith
Compiling package std_logic_textio
Compiling package std_logic_unsigned
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture iserdes2_v of entity ISERDES2 [\ISERDES2(false,"SDR",4,"NETWORK...]
Compiling architecture behavioral of entity ISERDES_primitive [iserdes_primitive_default]
Compiling architecture behavior of entity iserdes2_sim1
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable /home/ise/Xilinx/test_1/test_1/data_handling2/isim/data_ports1_sim/ISERDES2_sim1_isim_beh.exe
Fuse Memory Usage: 966020 KB
Fuse CPU Usage: 1440 ms
GCC CPU Usage: 820 ms
