

================================================================
== Vivado HLS Report for 'k2c_affine_matmul_3'
================================================================
* Date:           Tue Apr 23 22:37:13 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_3
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.301|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     4|    no    |
        | + Loop 1.1      |    ?|    ?|        25|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.1.2  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.1.3  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.1.4  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.1.5  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.1.6  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.1.7  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.1.8  |    1|    1|         1|          1|          1|     1|    yes   |
        | + Loop 1.2      |    ?|    ?|        25|          -|          -|     ?|    no    |
        |  ++ Loop 1.2.1  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.2.2  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.2.3  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.2.4  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.2.5  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.2.6  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.2.7  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.2.8  |    1|    1|         1|          1|          1|     1|    yes   |
        | + Loop 1.3      |    ?|    ?|        25|          -|          -|     ?|    no    |
        |  ++ Loop 1.3.1  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.3.2  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.3.3  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.3.4  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.3.5  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.3.6  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.3.7  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.3.8  |    1|    1|         1|          1|          1|     1|    yes   |
        | + Loop 1.4      |    ?|    ?|        25|          -|          -|     ?|    no    |
        |  ++ Loop 1.4.1  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.4.2  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.4.3  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.4.4  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.4.5  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.4.6  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.4.7  |    1|    1|         1|          1|          1|     1|    yes   |
        |  ++ Loop 1.4.8  |    1|    1|         1|          1|          1|     1|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 1, depth = 1
  * Pipeline-6: initiation interval (II) = 1, depth = 1
  * Pipeline-7: initiation interval (II) = 1, depth = 1
  * Pipeline-8: initiation interval (II) = 1, depth = 1
  * Pipeline-9: initiation interval (II) = 1, depth = 1
  * Pipeline-10: initiation interval (II) = 1, depth = 1
  * Pipeline-11: initiation interval (II) = 1, depth = 1
  * Pipeline-12: initiation interval (II) = 1, depth = 1
  * Pipeline-13: initiation interval (II) = 1, depth = 1
  * Pipeline-14: initiation interval (II) = 1, depth = 1
  * Pipeline-15: initiation interval (II) = 1, depth = 1
  * Pipeline-16: initiation interval (II) = 1, depth = 1
  * Pipeline-17: initiation interval (II) = 1, depth = 1
  * Pipeline-18: initiation interval (II) = 1, depth = 1
  * Pipeline-19: initiation interval (II) = 1, depth = 1
  * Pipeline-20: initiation interval (II) = 1, depth = 1
  * Pipeline-21: initiation interval (II) = 1, depth = 1
  * Pipeline-22: initiation interval (II) = 1, depth = 1
  * Pipeline-23: initiation interval (II) = 1, depth = 1
  * Pipeline-24: initiation interval (II) = 1, depth = 1
  * Pipeline-25: initiation interval (II) = 1, depth = 1
  * Pipeline-26: initiation interval (II) = 1, depth = 1
  * Pipeline-27: initiation interval (II) = 1, depth = 1
  * Pipeline-28: initiation interval (II) = 1, depth = 1
  * Pipeline-29: initiation interval (II) = 1, depth = 1
  * Pipeline-30: initiation interval (II) = 1, depth = 1
  * Pipeline-31: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 134
* Pipeline : 32
  Pipeline-0 : II = 1, D = 1, States = { 19 }
  Pipeline-1 : II = 1, D = 1, States = { 21 }
  Pipeline-2 : II = 1, D = 1, States = { 23 }
  Pipeline-3 : II = 1, D = 1, States = { 25 }
  Pipeline-4 : II = 1, D = 1, States = { 27 }
  Pipeline-5 : II = 1, D = 1, States = { 29 }
  Pipeline-6 : II = 1, D = 1, States = { 31 }
  Pipeline-7 : II = 1, D = 1, States = { 33 }
  Pipeline-8 : II = 1, D = 1, States = { 52 }
  Pipeline-9 : II = 1, D = 1, States = { 54 }
  Pipeline-10 : II = 1, D = 1, States = { 56 }
  Pipeline-11 : II = 1, D = 1, States = { 58 }
  Pipeline-12 : II = 1, D = 1, States = { 60 }
  Pipeline-13 : II = 1, D = 1, States = { 62 }
  Pipeline-14 : II = 1, D = 1, States = { 64 }
  Pipeline-15 : II = 1, D = 1, States = { 66 }
  Pipeline-16 : II = 1, D = 1, States = { 85 }
  Pipeline-17 : II = 1, D = 1, States = { 87 }
  Pipeline-18 : II = 1, D = 1, States = { 89 }
  Pipeline-19 : II = 1, D = 1, States = { 91 }
  Pipeline-20 : II = 1, D = 1, States = { 93 }
  Pipeline-21 : II = 1, D = 1, States = { 95 }
  Pipeline-22 : II = 1, D = 1, States = { 97 }
  Pipeline-23 : II = 1, D = 1, States = { 99 }
  Pipeline-24 : II = 1, D = 1, States = { 118 }
  Pipeline-25 : II = 1, D = 1, States = { 120 }
  Pipeline-26 : II = 1, D = 1, States = { 122 }
  Pipeline-27 : II = 1, D = 1, States = { 124 }
  Pipeline-28 : II = 1, D = 1, States = { 126 }
  Pipeline-29 : II = 1, D = 1, States = { 128 }
  Pipeline-30 : II = 1, D = 1, States = { 130 }
  Pipeline-31 : II = 1, D = 1, States = { 132 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	35  / (exitcond1)
	19  / (!exitcond1)
19 --> 
	20  / (j_2)
	19  / (!j_2)
20 --> 
	35  / (exitcond1_0_1)
	21  / (!exitcond1_0_1)
21 --> 
	22  / (j_2_0_1)
	21  / (!j_2_0_1)
22 --> 
	35  / (exitcond1_0_2)
	23  / (!exitcond1_0_2)
23 --> 
	24  / (j_2_0_2)
	23  / (!j_2_0_2)
24 --> 
	35  / (exitcond1_0_3)
	25  / (!exitcond1_0_3)
25 --> 
	26  / (j_2_0_3)
	25  / (!j_2_0_3)
26 --> 
	35  / (exitcond1_0_4)
	27  / (!exitcond1_0_4)
27 --> 
	28  / (j_2_0_4)
	27  / (!j_2_0_4)
28 --> 
	35  / (exitcond1_0_5)
	29  / (!exitcond1_0_5)
29 --> 
	30  / (j_2_0_5)
	29  / (!j_2_0_5)
30 --> 
	35  / (exitcond1_0_6)
	31  / (!exitcond1_0_6)
31 --> 
	32  / (j_2_0_6)
	31  / (!j_2_0_6)
32 --> 
	35  / (exitcond1_0_7)
	33  / (!exitcond1_0_7)
33 --> 
	34  / (j_2_0_7)
	33  / (!j_2_0_7)
34 --> 
	18  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	68  / (exitcond1_1)
	52  / (!exitcond1_1)
52 --> 
	53  / (j_2_1)
	52  / (!j_2_1)
53 --> 
	68  / (exitcond1_1_1)
	54  / (!exitcond1_1_1)
54 --> 
	55  / (j_2_1_1)
	54  / (!j_2_1_1)
55 --> 
	68  / (exitcond1_1_2)
	56  / (!exitcond1_1_2)
56 --> 
	57  / (j_2_1_2)
	56  / (!j_2_1_2)
57 --> 
	68  / (exitcond1_1_3)
	58  / (!exitcond1_1_3)
58 --> 
	59  / (j_2_1_3)
	58  / (!j_2_1_3)
59 --> 
	68  / (exitcond1_1_4)
	60  / (!exitcond1_1_4)
60 --> 
	61  / (j_2_1_4)
	60  / (!j_2_1_4)
61 --> 
	68  / (exitcond1_1_5)
	62  / (!exitcond1_1_5)
62 --> 
	63  / (j_2_1_5)
	62  / (!j_2_1_5)
63 --> 
	68  / (exitcond1_1_6)
	64  / (!exitcond1_1_6)
64 --> 
	65  / (j_2_1_6)
	64  / (!j_2_1_6)
65 --> 
	68  / (exitcond1_1_7)
	66  / (!exitcond1_1_7)
66 --> 
	67  / (j_2_1_7)
	66  / (!j_2_1_7)
67 --> 
	51  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	101  / (exitcond1_2)
	85  / (!exitcond1_2)
85 --> 
	86  / (j_2_2)
	85  / (!j_2_2)
86 --> 
	101  / (exitcond1_2_1)
	87  / (!exitcond1_2_1)
87 --> 
	88  / (j_2_2_1)
	87  / (!j_2_2_1)
88 --> 
	101  / (exitcond1_2_2)
	89  / (!exitcond1_2_2)
89 --> 
	90  / (j_2_2_2)
	89  / (!j_2_2_2)
90 --> 
	101  / (exitcond1_2_3)
	91  / (!exitcond1_2_3)
91 --> 
	92  / (j_2_2_3)
	91  / (!j_2_2_3)
92 --> 
	101  / (exitcond1_2_4)
	93  / (!exitcond1_2_4)
93 --> 
	94  / (j_2_2_4)
	93  / (!j_2_2_4)
94 --> 
	101  / (exitcond1_2_5)
	95  / (!exitcond1_2_5)
95 --> 
	96  / (j_2_2_5)
	95  / (!j_2_2_5)
96 --> 
	101  / (exitcond1_2_6)
	97  / (!exitcond1_2_6)
97 --> 
	98  / (j_2_2_6)
	97  / (!j_2_2_6)
98 --> 
	101  / (exitcond1_2_7)
	99  / (!exitcond1_2_7)
99 --> 
	100  / (j_2_2_7)
	99  / (!j_2_2_7)
100 --> 
	84  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	134  / (exitcond1_3)
	118  / (!exitcond1_3)
118 --> 
	119  / (j_2_3)
	118  / (!j_2_3)
119 --> 
	134  / (exitcond1_3_1)
	120  / (!exitcond1_3_1)
120 --> 
	121  / (j_2_3_1)
	120  / (!j_2_3_1)
121 --> 
	134  / (exitcond1_3_2)
	122  / (!exitcond1_3_2)
122 --> 
	123  / (j_2_3_2)
	122  / (!j_2_3_2)
123 --> 
	134  / (exitcond1_3_3)
	124  / (!exitcond1_3_3)
124 --> 
	125  / (j_2_3_3)
	124  / (!j_2_3_3)
125 --> 
	134  / (exitcond1_3_4)
	126  / (!exitcond1_3_4)
126 --> 
	127  / (j_2_3_4)
	126  / (!j_2_3_4)
127 --> 
	134  / (exitcond1_3_5)
	128  / (!exitcond1_3_5)
128 --> 
	129  / (j_2_3_5)
	128  / (!j_2_3_5)
129 --> 
	134  / (exitcond1_3_6)
	130  / (!exitcond1_3_6)
130 --> 
	131  / (j_2_3_6)
	130  / (!j_2_3_6)
131 --> 
	134  / (exitcond1_3_7)
	132  / (!exitcond1_3_7)
132 --> 
	133  / (j_2_3_7)
	132  / (!j_2_3_7)
133 --> 
	117  / true
134 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%outrows_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %outrows)"   --->   Operation 135 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%outrows_cast = zext i5 %outrows_read to i64"   --->   Operation 136 'zext' 'outrows_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [1 x float]* %C, i64 0, i64 undef" [Group_5/sample.c:1905]   --->   Operation 137 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.35ns)   --->   "br label %1" [Group_5/sample.c:1886]   --->   Operation 138 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %0 ], [ %j_1_lcssa_3, %138 ]"   --->   Operation 139 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %0 ], [ %k_2_3, %138 ]" [Group_5/sample.c:1886]   --->   Operation 140 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%inneridx = phi i64 [ 0, %0 ], [ %inneridx_1_lcssa_3, %138 ]" [Group_5/sample.c:1894]   --->   Operation 141 'phi' 'inneridx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sum = phi float [ 0.000000e+00, %0 ], [ %sum_1_lcssa_3, %138 ]" [Group_5/sample.c:1903]   --->   Operation 142 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.21ns)   --->   "%exitcond2 = icmp eq i5 %k, -16" [Group_5/sample.c:1886]   --->   Operation 143 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 144 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %139, label %36" [Group_5/sample.c:1886]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%k_cast = zext i5 %k to i6" [Group_5/sample.c:1886]   --->   Operation 146 'zext' 'k_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_103 = trunc i64 %inneridx to i6" [Group_5/sample.c:1886]   --->   Operation 147 'trunc' 'tmp_103' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (1.60ns)   --->   "%sum3 = add i6 %tmp_103, %k_cast" [Group_5/sample.c:1886]   --->   Operation 148 'add' 'sum3' <Predicate = (!exitcond2)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%newIndex5 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum3, i32 3, i32 5)" [Group_5/sample.c:1886]   --->   Operation 149 'partselect' 'newIndex5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%newIndex5_cast = zext i3 %newIndex5 to i64" [Group_5/sample.c:1886]   --->   Operation 150 'zext' 'newIndex5_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [2 x float]* %A, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1886]   --->   Operation 151 'getelementptr' 'A_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (1.75ns)   --->   "%A_load = load float* %A_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 152 'load' 'A_load' <Predicate = (!exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%A1_addr = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1886]   --->   Operation 153 'getelementptr' 'A1_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 154 [2/2] (1.75ns)   --->   "%A1_load = load float* %A1_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 154 'load' 'A1_load' <Predicate = (!exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%A2_addr = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1886]   --->   Operation 155 'getelementptr' 'A2_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (1.75ns)   --->   "%A2_load = load float* %A2_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 156 'load' 'A2_load' <Predicate = (!exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%A3_addr = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1886]   --->   Operation 157 'getelementptr' 'A3_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 158 [2/2] (1.75ns)   --->   "%A3_load = load float* %A3_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 158 'load' 'A3_load' <Predicate = (!exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%A4_addr = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1886]   --->   Operation 159 'getelementptr' 'A4_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 160 [2/2] (1.75ns)   --->   "%A4_load = load float* %A4_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 160 'load' 'A4_load' <Predicate = (!exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%A5_addr = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1886]   --->   Operation 161 'getelementptr' 'A5_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 162 [2/2] (1.75ns)   --->   "%A5_load = load float* %A5_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 162 'load' 'A5_load' <Predicate = (!exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%A6_addr = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1886]   --->   Operation 163 'getelementptr' 'A6_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 164 [2/2] (1.75ns)   --->   "%A6_load = load float* %A6_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 164 'load' 'A6_load' <Predicate = (!exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%A7_addr = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1886]   --->   Operation 165 'getelementptr' 'A7_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 166 [2/2] (1.75ns)   --->   "%A7_load = load float* %A7_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 166 'load' 'A7_load' <Predicate = (!exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %k, i32 2)" [Group_5/sample.c:1886]   --->   Operation 167 'bitselect' 'tmp_106' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %k, i32 3)" [Group_5/sample.c:1886]   --->   Operation 168 'bitselect' 'tmp_107' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_31 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i2.i1(i1 %tmp_106, i2 %j, i1 %tmp_107)" [Group_5/sample.c:1886]   --->   Operation 169 'bitconcatenate' 'tmp_31' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.21ns)   --->   "%tmp_i1 = icmp eq i4 %tmp_31, 0" [Group_5/sample.c:1886]   --->   Operation 170 'icmp' 'tmp_i1' <Predicate = (!exitcond2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_i6)   --->   "%tmp_i2 = select i1 %tmp_i1, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1886]   --->   Operation 171 'select' 'tmp_i2' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (1.21ns)   --->   "%tmp_252_i3 = icmp eq i4 %tmp_31, 1" [Group_5/sample.c:1886]   --->   Operation 172 'icmp' 'tmp_252_i3' <Predicate = (!exitcond2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (1.21ns)   --->   "%tmp_254_i4 = icmp eq i4 %tmp_31, 2" [Group_5/sample.c:1886]   --->   Operation 173 'icmp' 'tmp_254_i4' <Predicate = (!exitcond2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_i6)   --->   "%tmp_253_i5 = select i1 %tmp_254_i4, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1886]   --->   Operation 174 'select' 'tmp_253_i5' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_i6)   --->   "%tmp_54 = or i1 %tmp_254_i4, %tmp_252_i3" [Group_5/sample.c:1886]   --->   Operation 175 'or' 'tmp_54' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_255_i6 = select i1 %tmp_54, float %tmp_253_i5, float %tmp_i2" [Group_5/sample.c:1886]   --->   Operation 176 'select' 'tmp_255_i6' <Predicate = (!exitcond2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (1.21ns)   --->   "%tmp_256_i7 = icmp eq i4 %tmp_31, 3" [Group_5/sample.c:1886]   --->   Operation 177 'icmp' 'tmp_256_i7' <Predicate = (!exitcond2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (1.21ns)   --->   "%tmp_258_i8 = icmp eq i4 %tmp_31, 4" [Group_5/sample.c:1886]   --->   Operation 178 'icmp' 'tmp_258_i8' <Predicate = (!exitcond2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp_259_i1)   --->   "%tmp_257_i9 = select i1 %tmp_258_i8, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1886]   --->   Operation 179 'select' 'tmp_257_i9' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_259_i1)   --->   "%tmp_66 = or i1 %tmp_258_i8, %tmp_256_i7" [Group_5/sample.c:1886]   --->   Operation 180 'or' 'tmp_66' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_259_i1 = select i1 %tmp_66, float %tmp_257_i9, float %tmp_255_i6" [Group_5/sample.c:1886]   --->   Operation 181 'select' 'tmp_259_i1' <Predicate = (!exitcond2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (1.21ns)   --->   "%tmp_260_i1 = icmp eq i4 %tmp_31, 5" [Group_5/sample.c:1886]   --->   Operation 182 'icmp' 'tmp_260_i1' <Predicate = (!exitcond2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (1.21ns)   --->   "%tmp_262_i1 = icmp eq i4 %tmp_31, 6" [Group_5/sample.c:1886]   --->   Operation 183 'icmp' 'tmp_262_i1' <Predicate = (!exitcond2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp_263_i1)   --->   "%tmp_261_i1 = select i1 %tmp_262_i1, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1886]   --->   Operation 184 'select' 'tmp_261_i1' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp_263_i1)   --->   "%tmp_70 = or i1 %tmp_262_i1, %tmp_260_i1" [Group_5/sample.c:1886]   --->   Operation 185 'or' 'tmp_70' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_263_i1 = select i1 %tmp_70, float %tmp_261_i1, float %tmp_259_i1" [Group_5/sample.c:1886]   --->   Operation 186 'select' 'tmp_263_i1' <Predicate = (!exitcond2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (1.21ns)   --->   "%tmp_264_i1 = icmp eq i4 %tmp_31, 7" [Group_5/sample.c:1886]   --->   Operation 187 'icmp' 'tmp_264_i1' <Predicate = (!exitcond2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (1.21ns)   --->   "%tmp_266_i1 = icmp eq i4 %tmp_31, -8" [Group_5/sample.c:1886]   --->   Operation 188 'icmp' 'tmp_266_i1' <Predicate = (!exitcond2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:1977]   --->   Operation 189 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_104 = trunc i5 %k to i3" [Group_5/sample.c:1886]   --->   Operation 190 'trunc' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i64 %inneridx to i3" [Group_5/sample.c:1894]   --->   Operation 191 'trunc' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.34ns)   --->   "%arrayNo_trunc5 = add i3 %tmp_104, %tmp_105" [Group_5/sample.c:1886]   --->   Operation 192 'add' 'arrayNo_trunc5' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%arrayNo1 = zext i3 %arrayNo_trunc5 to i64" [Group_5/sample.c:1886]   --->   Operation 193 'zext' 'arrayNo1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/2] (1.75ns)   --->   "%A_load = load float* %A_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 194 'load' 'A_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 195 [1/2] (1.75ns)   --->   "%A1_load = load float* %A1_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 195 'load' 'A1_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 196 [1/2] (1.75ns)   --->   "%A2_load = load float* %A2_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 196 'load' 'A2_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 197 [1/2] (1.75ns)   --->   "%A3_load = load float* %A3_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 197 'load' 'A3_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 198 [1/2] (1.75ns)   --->   "%A4_load = load float* %A4_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 198 'load' 'A4_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 199 [1/2] (1.75ns)   --->   "%A5_load = load float* %A5_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 199 'load' 'A5_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 200 [1/2] (1.75ns)   --->   "%A6_load = load float* %A6_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 200 'load' 'A6_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 201 [1/2] (1.75ns)   --->   "%A7_load = load float* %A7_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 201 'load' 'A7_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 202 [1/1] (1.83ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load, float %A1_load, float %A2_load, float %A3_load, float %A4_load, float %A5_load, float %A6_load, float %A7_load, i64 %arrayNo1)" [Group_5/sample.c:1886]   --->   Operation 202 'mux' 'tmp_s' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node tmp_267_i1)   --->   "%tmp_265_i1 = select i1 %tmp_266_i1, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1886]   --->   Operation 203 'select' 'tmp_265_i1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node tmp_267_i1)   --->   "%tmp_73 = or i1 %tmp_266_i1, %tmp_264_i1" [Group_5/sample.c:1886]   --->   Operation 204 'or' 'tmp_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_267_i1 = select i1 %tmp_73, float %tmp_265_i1, float %tmp_263_i1" [Group_5/sample.c:1886]   --->   Operation 205 'select' 'tmp_267_i1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (1.21ns)   --->   "%tmp_268_i1 = icmp eq i4 %tmp_31, -7" [Group_5/sample.c:1886]   --->   Operation 206 'icmp' 'tmp_268_i1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (1.21ns)   --->   "%tmp_270_i1 = icmp eq i4 %tmp_31, -6" [Group_5/sample.c:1886]   --->   Operation 207 'icmp' 'tmp_270_i1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node tmp_271_i1)   --->   "%tmp_269_i1 = select i1 %tmp_270_i1, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1886]   --->   Operation 208 'select' 'tmp_269_i1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node tmp_271_i1)   --->   "%tmp_74 = or i1 %tmp_270_i1, %tmp_268_i1" [Group_5/sample.c:1886]   --->   Operation 209 'or' 'tmp_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_271_i1 = select i1 %tmp_74, float %tmp_269_i1, float %tmp_267_i1" [Group_5/sample.c:1886]   --->   Operation 210 'select' 'tmp_271_i1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (1.21ns)   --->   "%tmp_272_i1 = icmp eq i4 %tmp_31, -5" [Group_5/sample.c:1886]   --->   Operation 211 'icmp' 'tmp_272_i1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (1.21ns)   --->   "%tmp_274_i1 = icmp eq i4 %tmp_31, -4" [Group_5/sample.c:1886]   --->   Operation 212 'icmp' 'tmp_274_i1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node tmp_275_i1)   --->   "%tmp_273_i1 = select i1 %tmp_274_i1, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1886]   --->   Operation 213 'select' 'tmp_273_i1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node tmp_275_i1)   --->   "%tmp_81 = or i1 %tmp_274_i1, %tmp_272_i1" [Group_5/sample.c:1886]   --->   Operation 214 'or' 'tmp_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_275_i1 = select i1 %tmp_81, float %tmp_273_i1, float %tmp_271_i1" [Group_5/sample.c:1886]   --->   Operation 215 'select' 'tmp_275_i1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (1.21ns)   --->   "%tmp_276_i1 = icmp eq i4 %tmp_31, -3" [Group_5/sample.c:1886]   --->   Operation 216 'icmp' 'tmp_276_i1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (1.21ns)   --->   "%tmp_278_i1 = icmp eq i4 %tmp_31, -2" [Group_5/sample.c:1886]   --->   Operation 217 'icmp' 'tmp_278_i1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node merge_i1)   --->   "%tmp_277_i1 = select i1 %tmp_278_i1, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1886]   --->   Operation 218 'select' 'tmp_277_i1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node merge_i1)   --->   "%tmp_82 = or i1 %tmp_278_i1, %tmp_276_i1" [Group_5/sample.c:1886]   --->   Operation 219 'or' 'tmp_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i1 = select i1 %tmp_82, float %tmp_277_i1, float %tmp_275_i1" [Group_5/sample.c:1886]   --->   Operation 220 'select' 'merge_i1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 221 [5/5] (3.65ns)   --->   "%tmp_32 = fmul float %tmp_s, %merge_i1" [Group_5/sample.c:1903]   --->   Operation 221 'fmul' 'tmp_32' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 222 [4/5] (3.65ns)   --->   "%tmp_32 = fmul float %tmp_s, %merge_i1" [Group_5/sample.c:1903]   --->   Operation 222 'fmul' 'tmp_32' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 223 [3/5] (3.65ns)   --->   "%tmp_32 = fmul float %tmp_s, %merge_i1" [Group_5/sample.c:1903]   --->   Operation 223 'fmul' 'tmp_32' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 224 [2/5] (3.65ns)   --->   "%tmp_32 = fmul float %tmp_s, %merge_i1" [Group_5/sample.c:1903]   --->   Operation 224 'fmul' 'tmp_32' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 225 [1/5] (3.65ns)   --->   "%tmp_32 = fmul float %tmp_s, %merge_i1" [Group_5/sample.c:1903]   --->   Operation 225 'fmul' 'tmp_32' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.51>
ST_9 : Operation 226 [9/9] (3.51ns)   --->   "%sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 226 'fadd' 'sum_4' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.51>
ST_10 : Operation 227 [8/9] (3.51ns)   --->   "%sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 227 'fadd' 'sum_4' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.51>
ST_11 : Operation 228 [7/9] (3.51ns)   --->   "%sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 228 'fadd' 'sum_4' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.51>
ST_12 : Operation 229 [6/9] (3.51ns)   --->   "%sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 229 'fadd' 'sum_4' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.51>
ST_13 : Operation 230 [5/9] (3.51ns)   --->   "%sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 230 'fadd' 'sum_4' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.51>
ST_14 : Operation 231 [4/9] (3.51ns)   --->   "%sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 231 'fadd' 'sum_4' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.51>
ST_15 : Operation 232 [3/9] (3.51ns)   --->   "%sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 232 'fadd' 'sum_4' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.51>
ST_16 : Operation 233 [2/9] (3.51ns)   --->   "%sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 233 'fadd' 'sum_4' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.51>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%tmp = trunc i5 %k to i4" [Group_5/sample.c:1886]   --->   Operation 234 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 235 [1/9] (3.51ns)   --->   "%sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 235 'fadd' 'sum_4' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (1.35ns)   --->   "br label %2" [Group_5/sample.c:1891]   --->   Operation 236 'br' <Predicate = true> <Delay = 1.35>

State 18 <SV = 17> <Delay = 4.14>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %36 ], [ %i_33_0_7, %31 ]" [Group_5/sample.c:1891]   --->   Operation 237 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ %j, %36 ], [ 1, %31 ]"   --->   Operation 238 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%inneridx_1 = phi i64 [ %inneridx, %36 ], [ %tmp_126, %31 ]" [Group_5/sample.c:1894]   --->   Operation 239 'phi' 'inneridx_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum, %36 ], [ %sum_2_0_7, %31 ]" [Group_5/sample.c:1903]   --->   Operation 240 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %i, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 241 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 242 [1/1] (1.80ns)   --->   "br i1 %exitcond1, label %35, label %4" [Group_5/sample.c:1891]   --->   Operation 242 'br' <Predicate = true> <Delay = 1.80>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_116 = shl i64 %i, 4" [Group_5/sample.c:1894]   --->   Operation 243 'shl' 'tmp_116' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (1.35ns)   --->   "br label %5" [Group_5/sample.c:1898]   --->   Operation 244 'br' <Predicate = (!exitcond1)> <Delay = 1.35>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%j_2 = phi i1 [ false, %4 ], [ true, %6 ]"   --->   Operation 245 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ %sum_1, %4 ], [ %sum_4, %6 ]" [Group_5/sample.c:1903]   --->   Operation 246 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 247 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %j_2, label %3, label %6" [Group_5/sample.c:1898]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 249 'specregionbegin' 'tmp_33' <Predicate = (!j_2)> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 250 'specpipeline' <Predicate = (!j_2)> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_33)" [Group_5/sample.c:1904]   --->   Operation 251 'specregionend' 'empty_28' <Predicate = (!j_2)> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "br label %5" [Group_5/sample.c:1898]   --->   Operation 252 'br' <Predicate = (!j_2)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 4.14>
ST_20 : Operation 253 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 253 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%i_33_0_s = or i64 %i, 1" [Group_5/sample.c:1891]   --->   Operation 254 'or' 'i_33_0_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (2.34ns)   --->   "%exitcond1_0_1 = icmp eq i64 %i_33_0_s, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 255 'icmp' 'exitcond1_0_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 256 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_1, label %35, label %8" [Group_5/sample.c:1891]   --->   Operation 256 'br' <Predicate = true> <Delay = 1.80>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_117 = shl i64 %i_33_0_s, 4" [Group_5/sample.c:1894]   --->   Operation 257 'shl' 'tmp_117' <Predicate = (!exitcond1_0_1)> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (1.35ns)   --->   "br label %9" [Group_5/sample.c:1898]   --->   Operation 258 'br' <Predicate = (!exitcond1_0_1)> <Delay = 1.35>

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "%j_2_0_1 = phi i1 [ false, %8 ], [ true, %10 ]"   --->   Operation 259 'phi' 'j_2_0_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "%sum_2_0_1 = phi float [ %sum_2, %8 ], [ %sum_4, %10 ]" [Group_5/sample.c:1903]   --->   Operation 260 'phi' 'sum_2_0_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 261 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 261 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 262 [1/1] (0.00ns)   --->   "br i1 %j_2_0_1, label %7, label %10" [Group_5/sample.c:1898]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 263 'specregionbegin' 'tmp_35' <Predicate = (!j_2_0_1)> <Delay = 0.00>
ST_21 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 264 'specpipeline' <Predicate = (!j_2_0_1)> <Delay = 0.00>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_35)" [Group_5/sample.c:1904]   --->   Operation 265 'specregionend' 'empty_30' <Predicate = (!j_2_0_1)> <Delay = 0.00>
ST_21 : Operation 266 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1898]   --->   Operation 266 'br' <Predicate = (!j_2_0_1)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 4.14>
ST_22 : Operation 267 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 267 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%i_33_0_1 = or i64 %i, 2" [Group_5/sample.c:1891]   --->   Operation 268 'or' 'i_33_0_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 269 [1/1] (2.34ns)   --->   "%exitcond1_0_2 = icmp eq i64 %i_33_0_1, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 269 'icmp' 'exitcond1_0_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 270 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_2, label %35, label %12" [Group_5/sample.c:1891]   --->   Operation 270 'br' <Predicate = true> <Delay = 1.80>
ST_22 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_118 = shl i64 %i_33_0_1, 4" [Group_5/sample.c:1894]   --->   Operation 271 'shl' 'tmp_118' <Predicate = (!exitcond1_0_2)> <Delay = 0.00>
ST_22 : Operation 272 [1/1] (1.35ns)   --->   "br label %13" [Group_5/sample.c:1898]   --->   Operation 272 'br' <Predicate = (!exitcond1_0_2)> <Delay = 1.35>

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%j_2_0_2 = phi i1 [ false, %12 ], [ true, %14 ]"   --->   Operation 273 'phi' 'j_2_0_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%sum_2_0_2 = phi float [ %sum_2_0_1, %12 ], [ %sum_4, %14 ]" [Group_5/sample.c:1903]   --->   Operation 274 'phi' 'sum_2_0_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 275 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 275 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "br i1 %j_2_0_2, label %11, label %14" [Group_5/sample.c:1898]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 277 'specregionbegin' 'tmp_36' <Predicate = (!j_2_0_2)> <Delay = 0.00>
ST_23 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 278 'specpipeline' <Predicate = (!j_2_0_2)> <Delay = 0.00>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_36)" [Group_5/sample.c:1904]   --->   Operation 279 'specregionend' 'empty_32' <Predicate = (!j_2_0_2)> <Delay = 0.00>
ST_23 : Operation 280 [1/1] (0.00ns)   --->   "br label %13" [Group_5/sample.c:1898]   --->   Operation 280 'br' <Predicate = (!j_2_0_2)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 4.14>
ST_24 : Operation 281 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 281 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%i_33_0_2 = or i64 %i, 3" [Group_5/sample.c:1891]   --->   Operation 282 'or' 'i_33_0_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (2.34ns)   --->   "%exitcond1_0_3 = icmp eq i64 %i_33_0_2, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 283 'icmp' 'exitcond1_0_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 284 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_3, label %35, label %16" [Group_5/sample.c:1891]   --->   Operation 284 'br' <Predicate = true> <Delay = 1.80>
ST_24 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_119 = shl i64 %i_33_0_2, 4" [Group_5/sample.c:1894]   --->   Operation 285 'shl' 'tmp_119' <Predicate = (!exitcond1_0_3)> <Delay = 0.00>
ST_24 : Operation 286 [1/1] (1.35ns)   --->   "br label %17" [Group_5/sample.c:1898]   --->   Operation 286 'br' <Predicate = (!exitcond1_0_3)> <Delay = 1.35>

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 287 [1/1] (0.00ns)   --->   "%j_2_0_3 = phi i1 [ false, %16 ], [ true, %18 ]"   --->   Operation 287 'phi' 'j_2_0_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 288 [1/1] (0.00ns)   --->   "%sum_2_0_3 = phi float [ %sum_2_0_2, %16 ], [ %sum_4, %18 ]" [Group_5/sample.c:1903]   --->   Operation 288 'phi' 'sum_2_0_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 289 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 289 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 290 [1/1] (0.00ns)   --->   "br i1 %j_2_0_3, label %15, label %18" [Group_5/sample.c:1898]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 291 'specregionbegin' 'tmp_37' <Predicate = (!j_2_0_3)> <Delay = 0.00>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 292 'specpipeline' <Predicate = (!j_2_0_3)> <Delay = 0.00>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_37)" [Group_5/sample.c:1904]   --->   Operation 293 'specregionend' 'empty_34' <Predicate = (!j_2_0_3)> <Delay = 0.00>
ST_25 : Operation 294 [1/1] (0.00ns)   --->   "br label %17" [Group_5/sample.c:1898]   --->   Operation 294 'br' <Predicate = (!j_2_0_3)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 4.14>
ST_26 : Operation 295 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 295 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "%i_33_0_3 = or i64 %i, 4" [Group_5/sample.c:1891]   --->   Operation 296 'or' 'i_33_0_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 297 [1/1] (2.34ns)   --->   "%exitcond1_0_4 = icmp eq i64 %i_33_0_3, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 297 'icmp' 'exitcond1_0_4' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 298 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_4, label %35, label %20" [Group_5/sample.c:1891]   --->   Operation 298 'br' <Predicate = true> <Delay = 1.80>
ST_26 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_120 = shl i64 %i_33_0_3, 4" [Group_5/sample.c:1894]   --->   Operation 299 'shl' 'tmp_120' <Predicate = (!exitcond1_0_4)> <Delay = 0.00>
ST_26 : Operation 300 [1/1] (1.35ns)   --->   "br label %21" [Group_5/sample.c:1898]   --->   Operation 300 'br' <Predicate = (!exitcond1_0_4)> <Delay = 1.35>

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 301 [1/1] (0.00ns)   --->   "%j_2_0_4 = phi i1 [ false, %20 ], [ true, %22 ]"   --->   Operation 301 'phi' 'j_2_0_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 302 [1/1] (0.00ns)   --->   "%sum_2_0_4 = phi float [ %sum_2_0_3, %20 ], [ %sum_4, %22 ]" [Group_5/sample.c:1903]   --->   Operation 302 'phi' 'sum_2_0_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 303 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 303 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "br i1 %j_2_0_4, label %19, label %22" [Group_5/sample.c:1898]   --->   Operation 304 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 305 'specregionbegin' 'tmp_38' <Predicate = (!j_2_0_4)> <Delay = 0.00>
ST_27 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 306 'specpipeline' <Predicate = (!j_2_0_4)> <Delay = 0.00>
ST_27 : Operation 307 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_38)" [Group_5/sample.c:1904]   --->   Operation 307 'specregionend' 'empty_36' <Predicate = (!j_2_0_4)> <Delay = 0.00>
ST_27 : Operation 308 [1/1] (0.00ns)   --->   "br label %21" [Group_5/sample.c:1898]   --->   Operation 308 'br' <Predicate = (!j_2_0_4)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 4.14>
ST_28 : Operation 309 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 309 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_28 : Operation 310 [1/1] (0.00ns)   --->   "%i_33_0_4 = or i64 %i, 5" [Group_5/sample.c:1891]   --->   Operation 310 'or' 'i_33_0_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 311 [1/1] (2.34ns)   --->   "%exitcond1_0_5 = icmp eq i64 %i_33_0_4, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 311 'icmp' 'exitcond1_0_5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 312 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_5, label %35, label %24" [Group_5/sample.c:1891]   --->   Operation 312 'br' <Predicate = true> <Delay = 1.80>
ST_28 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_121 = shl i64 %i_33_0_4, 4" [Group_5/sample.c:1894]   --->   Operation 313 'shl' 'tmp_121' <Predicate = (!exitcond1_0_5)> <Delay = 0.00>
ST_28 : Operation 314 [1/1] (1.35ns)   --->   "br label %25" [Group_5/sample.c:1898]   --->   Operation 314 'br' <Predicate = (!exitcond1_0_5)> <Delay = 1.35>

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 315 [1/1] (0.00ns)   --->   "%j_2_0_5 = phi i1 [ false, %24 ], [ true, %26 ]"   --->   Operation 315 'phi' 'j_2_0_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 316 [1/1] (0.00ns)   --->   "%sum_2_0_5 = phi float [ %sum_2_0_4, %24 ], [ %sum_4, %26 ]" [Group_5/sample.c:1903]   --->   Operation 316 'phi' 'sum_2_0_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 317 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 317 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 318 [1/1] (0.00ns)   --->   "br i1 %j_2_0_5, label %23, label %26" [Group_5/sample.c:1898]   --->   Operation 318 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 319 'specregionbegin' 'tmp_39' <Predicate = (!j_2_0_5)> <Delay = 0.00>
ST_29 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 320 'specpipeline' <Predicate = (!j_2_0_5)> <Delay = 0.00>
ST_29 : Operation 321 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_39)" [Group_5/sample.c:1904]   --->   Operation 321 'specregionend' 'empty_38' <Predicate = (!j_2_0_5)> <Delay = 0.00>
ST_29 : Operation 322 [1/1] (0.00ns)   --->   "br label %25" [Group_5/sample.c:1898]   --->   Operation 322 'br' <Predicate = (!j_2_0_5)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 4.14>
ST_30 : Operation 323 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 323 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_30 : Operation 324 [1/1] (0.00ns)   --->   "%i_33_0_5 = or i64 %i, 6" [Group_5/sample.c:1891]   --->   Operation 324 'or' 'i_33_0_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 325 [1/1] (2.34ns)   --->   "%exitcond1_0_6 = icmp eq i64 %i_33_0_5, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 325 'icmp' 'exitcond1_0_6' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 326 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_6, label %35, label %28" [Group_5/sample.c:1891]   --->   Operation 326 'br' <Predicate = true> <Delay = 1.80>
ST_30 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_122 = shl i64 %i_33_0_5, 4" [Group_5/sample.c:1894]   --->   Operation 327 'shl' 'tmp_122' <Predicate = (!exitcond1_0_6)> <Delay = 0.00>
ST_30 : Operation 328 [1/1] (1.35ns)   --->   "br label %29" [Group_5/sample.c:1898]   --->   Operation 328 'br' <Predicate = (!exitcond1_0_6)> <Delay = 1.35>

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 329 [1/1] (0.00ns)   --->   "%j_2_0_6 = phi i1 [ false, %28 ], [ true, %30 ]"   --->   Operation 329 'phi' 'j_2_0_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 330 [1/1] (0.00ns)   --->   "%sum_2_0_6 = phi float [ %sum_2_0_5, %28 ], [ %sum_4, %30 ]" [Group_5/sample.c:1903]   --->   Operation 330 'phi' 'sum_2_0_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 331 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 331 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 332 [1/1] (0.00ns)   --->   "br i1 %j_2_0_6, label %27, label %30" [Group_5/sample.c:1898]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 333 'specregionbegin' 'tmp_40' <Predicate = (!j_2_0_6)> <Delay = 0.00>
ST_31 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 334 'specpipeline' <Predicate = (!j_2_0_6)> <Delay = 0.00>
ST_31 : Operation 335 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_40)" [Group_5/sample.c:1904]   --->   Operation 335 'specregionend' 'empty_40' <Predicate = (!j_2_0_6)> <Delay = 0.00>
ST_31 : Operation 336 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1898]   --->   Operation 336 'br' <Predicate = (!j_2_0_6)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 4.14>
ST_32 : Operation 337 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 337 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_32 : Operation 338 [1/1] (0.00ns)   --->   "%i_33_0_6 = or i64 %i, 7" [Group_5/sample.c:1891]   --->   Operation 338 'or' 'i_33_0_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 339 [1/1] (2.34ns)   --->   "%exitcond1_0_7 = icmp eq i64 %i_33_0_6, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 339 'icmp' 'exitcond1_0_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 340 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_7, label %35, label %32" [Group_5/sample.c:1891]   --->   Operation 340 'br' <Predicate = true> <Delay = 1.80>
ST_32 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_126 = shl i64 %i_33_0_6, 4" [Group_5/sample.c:1894]   --->   Operation 341 'shl' 'tmp_126' <Predicate = (!exitcond1_0_7)> <Delay = 0.00>
ST_32 : Operation 342 [1/1] (1.35ns)   --->   "br label %33" [Group_5/sample.c:1898]   --->   Operation 342 'br' <Predicate = (!exitcond1_0_7)> <Delay = 1.35>

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 343 [1/1] (0.00ns)   --->   "%j_2_0_7 = phi i1 [ false, %32 ], [ true, %34 ]"   --->   Operation 343 'phi' 'j_2_0_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 344 [1/1] (0.00ns)   --->   "%sum_2_0_7 = phi float [ %sum_2_0_6, %32 ], [ %sum_4, %34 ]" [Group_5/sample.c:1903]   --->   Operation 344 'phi' 'sum_2_0_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 345 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 345 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 346 [1/1] (0.00ns)   --->   "br i1 %j_2_0_7, label %31, label %34" [Group_5/sample.c:1898]   --->   Operation 346 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 347 'specregionbegin' 'tmp_45' <Predicate = (!j_2_0_7)> <Delay = 0.00>
ST_33 : Operation 348 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 348 'specpipeline' <Predicate = (!j_2_0_7)> <Delay = 0.00>
ST_33 : Operation 349 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_45)" [Group_5/sample.c:1904]   --->   Operation 349 'specregionend' 'empty_42' <Predicate = (!j_2_0_7)> <Delay = 0.00>
ST_33 : Operation 350 [1/1] (0.00ns)   --->   "br label %33" [Group_5/sample.c:1898]   --->   Operation 350 'br' <Predicate = (!j_2_0_7)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 2.99>
ST_34 : Operation 351 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 351 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_34 : Operation 352 [1/1] (2.99ns)   --->   "%i_33_0_7 = add i64 %i, 8" [Group_5/sample.c:1891]   --->   Operation 352 'add' 'i_33_0_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 353 [1/1] (0.00ns)   --->   "br label %2" [Group_5/sample.c:1891]   --->   Operation 353 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 32> <Delay = 4.30>
ST_35 : Operation 354 [1/1] (0.00ns)   --->   "%sum_1_lcssa = phi float [ %sum_1, %2 ], [ %sum_2, %3 ], [ %sum_2_0_1, %7 ], [ %sum_2_0_2, %11 ], [ %sum_2_0_3, %15 ], [ %sum_2_0_4, %19 ], [ %sum_2_0_5, %23 ], [ %sum_2_0_6, %27 ]" [Group_5/sample.c:1903]   --->   Operation 354 'phi' 'sum_1_lcssa' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 355 [1/1] (0.00ns)   --->   "%inneridx_1_lcssa = phi i64 [ %inneridx_1, %2 ], [ %tmp_116, %3 ], [ %tmp_117, %7 ], [ %tmp_118, %11 ], [ %tmp_119, %15 ], [ %tmp_120, %19 ], [ %tmp_121, %23 ], [ %tmp_122, %27 ]" [Group_5/sample.c:1894]   --->   Operation 355 'phi' 'inneridx_1_lcssa' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 356 [1/1] (0.00ns)   --->   "%j_1_lcssa = phi i2 [ %j_1, %2 ], [ 1, %3 ], [ 1, %7 ], [ 1, %11 ], [ 1, %15 ], [ 1, %19 ], [ 1, %23 ], [ 1, %27 ]"   --->   Operation 356 'phi' 'j_1_lcssa' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_123 = trunc i64 %inneridx_1_lcssa to i6" [Group_5/sample.c:1886]   --->   Operation 357 'trunc' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 358 [1/1] (0.00ns)   --->   "%j_1_lcssa_cast = zext i2 %j_1_lcssa to i4" [Group_5/sample.c:1886]   --->   Operation 358 'zext' 'j_1_lcssa_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 359 [1/1] (0.00ns)   --->   "%k_2_s = or i4 %tmp, 1" [Group_5/sample.c:1886]   --->   Operation 359 'or' 'k_2_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 360 [1/1] (0.00ns)   --->   "%k_2_cast = zext i4 %k_2_s to i6" [Group_5/sample.c:1886]   --->   Operation 360 'zext' 'k_2_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_41 = or i3 %tmp_104, 1" [Group_5/sample.c:1886]   --->   Operation 361 'or' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_124 = trunc i64 %inneridx_1_lcssa to i3" [Group_5/sample.c:1894]   --->   Operation 362 'trunc' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 363 [1/1] (1.60ns)   --->   "%sum3_1 = add i6 %tmp_123, %k_2_cast" [Group_5/sample.c:1886]   --->   Operation 363 'add' 'sum3_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 364 [1/1] (1.34ns)   --->   "%arrayNo_trunc7 = add i3 %tmp_41, %tmp_124" [Group_5/sample.c:1886]   --->   Operation 364 'add' 'arrayNo_trunc7' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 365 [1/1] (0.00ns)   --->   "%newIndex7 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum3_1, i32 3, i32 5)" [Group_5/sample.c:1886]   --->   Operation 365 'partselect' 'newIndex7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 366 [1/1] (0.00ns)   --->   "%newIndex7_cast = zext i3 %newIndex7 to i64" [Group_5/sample.c:1886]   --->   Operation 366 'zext' 'newIndex7_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 367 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1886]   --->   Operation 367 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 368 [2/2] (1.75ns)   --->   "%A_load_1 = load float* %A_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 368 'load' 'A_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_35 : Operation 369 [1/1] (0.00ns)   --->   "%A1_addr_1 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1886]   --->   Operation 369 'getelementptr' 'A1_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 370 [2/2] (1.75ns)   --->   "%A1_load_1 = load float* %A1_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 370 'load' 'A1_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_35 : Operation 371 [1/1] (0.00ns)   --->   "%A2_addr_1 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1886]   --->   Operation 371 'getelementptr' 'A2_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 372 [2/2] (1.75ns)   --->   "%A2_load_1 = load float* %A2_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 372 'load' 'A2_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_35 : Operation 373 [1/1] (0.00ns)   --->   "%A3_addr_1 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1886]   --->   Operation 373 'getelementptr' 'A3_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 374 [2/2] (1.75ns)   --->   "%A3_load_1 = load float* %A3_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 374 'load' 'A3_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_35 : Operation 375 [1/1] (0.00ns)   --->   "%A4_addr_1 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1886]   --->   Operation 375 'getelementptr' 'A4_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 376 [2/2] (1.75ns)   --->   "%A4_load_1 = load float* %A4_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 376 'load' 'A4_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_35 : Operation 377 [1/1] (0.00ns)   --->   "%A5_addr_1 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1886]   --->   Operation 377 'getelementptr' 'A5_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 378 [2/2] (1.75ns)   --->   "%A5_load_1 = load float* %A5_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 378 'load' 'A5_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_35 : Operation 379 [1/1] (0.00ns)   --->   "%A6_addr_1 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1886]   --->   Operation 379 'getelementptr' 'A6_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 380 [2/2] (1.75ns)   --->   "%A6_load_1 = load float* %A6_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 380 'load' 'A6_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_35 : Operation 381 [1/1] (0.00ns)   --->   "%A7_addr_1 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1886]   --->   Operation 381 'getelementptr' 'A7_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 382 [2/2] (1.75ns)   --->   "%A7_load_1 = load float* %A7_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 382 'load' 'A7_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_35 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_43 = zext i2 %j_1_lcssa to i3"   --->   Operation 383 'zext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 384 [1/1] (1.49ns)   --->   "%sum6_1 = add i4 %k_2_s, %j_1_lcssa_cast" [Group_5/sample.c:1886]   --->   Operation 384 'add' 'sum6_1' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 385 [1/1] (1.34ns)   --->   "%arrayNo_trunc8 = add i3 %tmp_43, %tmp_41" [Group_5/sample.c:1886]   --->   Operation 385 'add' 'arrayNo_trunc8' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum6_1, i32 3)" [Group_5/sample.c:1886]   --->   Operation 386 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_44 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc8, i1 %tmp_125)" [Group_5/sample.c:1886]   --->   Operation 387 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 388 [1/1] (1.21ns)   --->   "%tmp_i = icmp eq i4 %tmp_44, 0" [Group_5/sample.c:1886]   --->   Operation 388 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_i)   --->   "%tmp_i_43 = select i1 %tmp_i, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1886]   --->   Operation 389 'select' 'tmp_i_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 390 [1/1] (1.21ns)   --->   "%tmp_252_i = icmp eq i4 %tmp_44, 1" [Group_5/sample.c:1886]   --->   Operation 390 'icmp' 'tmp_252_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 391 [1/1] (1.21ns)   --->   "%tmp_254_i = icmp eq i4 %tmp_44, 2" [Group_5/sample.c:1886]   --->   Operation 391 'icmp' 'tmp_254_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_i)   --->   "%tmp_253_i = select i1 %tmp_254_i, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1886]   --->   Operation 392 'select' 'tmp_253_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_i)   --->   "%tmp_84 = or i1 %tmp_254_i, %tmp_252_i" [Group_5/sample.c:1886]   --->   Operation 393 'or' 'tmp_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 394 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_255_i = select i1 %tmp_84, float %tmp_253_i, float %tmp_i_43" [Group_5/sample.c:1886]   --->   Operation 394 'select' 'tmp_255_i' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 395 [1/1] (1.21ns)   --->   "%tmp_256_i = icmp eq i4 %tmp_44, 3" [Group_5/sample.c:1886]   --->   Operation 395 'icmp' 'tmp_256_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 396 [1/1] (1.21ns)   --->   "%tmp_258_i = icmp eq i4 %tmp_44, 4" [Group_5/sample.c:1886]   --->   Operation 396 'icmp' 'tmp_258_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node tmp_259_i)   --->   "%tmp_257_i = select i1 %tmp_258_i, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1886]   --->   Operation 397 'select' 'tmp_257_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node tmp_259_i)   --->   "%tmp_85 = or i1 %tmp_258_i, %tmp_256_i" [Group_5/sample.c:1886]   --->   Operation 398 'or' 'tmp_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 399 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_259_i = select i1 %tmp_85, float %tmp_257_i, float %tmp_255_i" [Group_5/sample.c:1886]   --->   Operation 399 'select' 'tmp_259_i' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 400 [1/1] (1.21ns)   --->   "%tmp_260_i = icmp eq i4 %tmp_44, 5" [Group_5/sample.c:1886]   --->   Operation 400 'icmp' 'tmp_260_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 401 [1/1] (1.21ns)   --->   "%tmp_262_i = icmp eq i4 %tmp_44, 6" [Group_5/sample.c:1886]   --->   Operation 401 'icmp' 'tmp_262_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 402 [1/1] (1.21ns)   --->   "%tmp_264_i = icmp eq i4 %tmp_44, 7" [Group_5/sample.c:1886]   --->   Operation 402 'icmp' 'tmp_264_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 403 [1/1] (1.21ns)   --->   "%tmp_266_i = icmp eq i4 %tmp_44, -8" [Group_5/sample.c:1886]   --->   Operation 403 'icmp' 'tmp_266_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 4.00>
ST_36 : Operation 404 [1/1] (0.00ns)   --->   "%arrayNo2 = zext i3 %arrayNo_trunc7 to i64" [Group_5/sample.c:1886]   --->   Operation 404 'zext' 'arrayNo2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 405 [1/2] (1.75ns)   --->   "%A_load_1 = load float* %A_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 405 'load' 'A_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_36 : Operation 406 [1/2] (1.75ns)   --->   "%A1_load_1 = load float* %A1_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 406 'load' 'A1_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_36 : Operation 407 [1/2] (1.75ns)   --->   "%A2_load_1 = load float* %A2_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 407 'load' 'A2_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_36 : Operation 408 [1/2] (1.75ns)   --->   "%A3_load_1 = load float* %A3_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 408 'load' 'A3_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_36 : Operation 409 [1/2] (1.75ns)   --->   "%A4_load_1 = load float* %A4_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 409 'load' 'A4_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_36 : Operation 410 [1/2] (1.75ns)   --->   "%A5_load_1 = load float* %A5_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 410 'load' 'A5_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_36 : Operation 411 [1/2] (1.75ns)   --->   "%A6_load_1 = load float* %A6_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 411 'load' 'A6_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_36 : Operation 412 [1/2] (1.75ns)   --->   "%A7_load_1 = load float* %A7_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 412 'load' 'A7_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_36 : Operation 413 [1/1] (1.83ns)   --->   "%tmp_83 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_1, float %A1_load_1, float %A2_load_1, float %A3_load_1, float %A4_load_1, float %A5_load_1, float %A6_load_1, float %A7_load_1, i64 %arrayNo2)" [Group_5/sample.c:1886]   --->   Operation 413 'mux' 'tmp_83' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node tmp_263_i)   --->   "%tmp_261_i = select i1 %tmp_262_i, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1886]   --->   Operation 414 'select' 'tmp_261_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node tmp_263_i)   --->   "%tmp_86 = or i1 %tmp_262_i, %tmp_260_i" [Group_5/sample.c:1886]   --->   Operation 415 'or' 'tmp_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 416 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_263_i = select i1 %tmp_86, float %tmp_261_i, float %tmp_259_i" [Group_5/sample.c:1886]   --->   Operation 416 'select' 'tmp_263_i' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node tmp_267_i)   --->   "%tmp_265_i = select i1 %tmp_266_i, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1886]   --->   Operation 417 'select' 'tmp_265_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node tmp_267_i)   --->   "%tmp_87 = or i1 %tmp_266_i, %tmp_264_i" [Group_5/sample.c:1886]   --->   Operation 418 'or' 'tmp_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 419 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_267_i = select i1 %tmp_87, float %tmp_265_i, float %tmp_263_i" [Group_5/sample.c:1886]   --->   Operation 419 'select' 'tmp_267_i' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 420 [1/1] (1.21ns)   --->   "%tmp_268_i = icmp eq i4 %tmp_44, -7" [Group_5/sample.c:1886]   --->   Operation 420 'icmp' 'tmp_268_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 421 [1/1] (1.21ns)   --->   "%tmp_270_i = icmp eq i4 %tmp_44, -6" [Group_5/sample.c:1886]   --->   Operation 421 'icmp' 'tmp_270_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node tmp_271_i)   --->   "%tmp_269_i = select i1 %tmp_270_i, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1886]   --->   Operation 422 'select' 'tmp_269_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node tmp_271_i)   --->   "%tmp_88 = or i1 %tmp_270_i, %tmp_268_i" [Group_5/sample.c:1886]   --->   Operation 423 'or' 'tmp_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 424 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_271_i = select i1 %tmp_88, float %tmp_269_i, float %tmp_267_i" [Group_5/sample.c:1886]   --->   Operation 424 'select' 'tmp_271_i' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 425 [1/1] (1.21ns)   --->   "%tmp_272_i = icmp eq i4 %tmp_44, -5" [Group_5/sample.c:1886]   --->   Operation 425 'icmp' 'tmp_272_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 426 [1/1] (1.21ns)   --->   "%tmp_274_i = icmp eq i4 %tmp_44, -4" [Group_5/sample.c:1886]   --->   Operation 426 'icmp' 'tmp_274_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node tmp_275_i)   --->   "%tmp_273_i = select i1 %tmp_274_i, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1886]   --->   Operation 427 'select' 'tmp_273_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node tmp_275_i)   --->   "%tmp_89 = or i1 %tmp_274_i, %tmp_272_i" [Group_5/sample.c:1886]   --->   Operation 428 'or' 'tmp_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 429 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_275_i = select i1 %tmp_89, float %tmp_273_i, float %tmp_271_i" [Group_5/sample.c:1886]   --->   Operation 429 'select' 'tmp_275_i' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 430 [1/1] (1.21ns)   --->   "%tmp_276_i = icmp eq i4 %tmp_44, -3" [Group_5/sample.c:1886]   --->   Operation 430 'icmp' 'tmp_276_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 431 [1/1] (1.21ns)   --->   "%tmp_278_i = icmp eq i4 %tmp_44, -2" [Group_5/sample.c:1886]   --->   Operation 431 'icmp' 'tmp_278_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%tmp_277_i = select i1 %tmp_278_i, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1886]   --->   Operation 432 'select' 'tmp_277_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%tmp_90 = or i1 %tmp_278_i, %tmp_276_i" [Group_5/sample.c:1886]   --->   Operation 433 'or' 'tmp_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 434 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i = select i1 %tmp_90, float %tmp_277_i, float %tmp_275_i" [Group_5/sample.c:1886]   --->   Operation 434 'select' 'merge_i' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 37 <SV = 34> <Delay = 3.65>
ST_37 : Operation 435 [5/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_83, %merge_i" [Group_5/sample.c:1903]   --->   Operation 435 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 3.65>
ST_38 : Operation 436 [4/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_83, %merge_i" [Group_5/sample.c:1903]   --->   Operation 436 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 3.65>
ST_39 : Operation 437 [3/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_83, %merge_i" [Group_5/sample.c:1903]   --->   Operation 437 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 3.65>
ST_40 : Operation 438 [2/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_83, %merge_i" [Group_5/sample.c:1903]   --->   Operation 438 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 3.65>
ST_41 : Operation 439 [1/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_83, %merge_i" [Group_5/sample.c:1903]   --->   Operation 439 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 3.51>
ST_42 : Operation 440 [9/9] (3.51ns)   --->   "%sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 440 'fadd' 'sum_4_1' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 3.51>
ST_43 : Operation 441 [8/9] (3.51ns)   --->   "%sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 441 'fadd' 'sum_4_1' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 3.51>
ST_44 : Operation 442 [7/9] (3.51ns)   --->   "%sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 442 'fadd' 'sum_4_1' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 3.51>
ST_45 : Operation 443 [6/9] (3.51ns)   --->   "%sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 443 'fadd' 'sum_4_1' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 3.51>
ST_46 : Operation 444 [5/9] (3.51ns)   --->   "%sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 444 'fadd' 'sum_4_1' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 3.51>
ST_47 : Operation 445 [4/9] (3.51ns)   --->   "%sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 445 'fadd' 'sum_4_1' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 3.51>
ST_48 : Operation 446 [3/9] (3.51ns)   --->   "%sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 446 'fadd' 'sum_4_1' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 3.51>
ST_49 : Operation 447 [2/9] (3.51ns)   --->   "%sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 447 'fadd' 'sum_4_1' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 3.51>
ST_50 : Operation 448 [1/9] (3.51ns)   --->   "%sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 448 'fadd' 'sum_4_1' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 449 [1/1] (1.35ns)   --->   "br label %37" [Group_5/sample.c:1891]   --->   Operation 449 'br' <Predicate = true> <Delay = 1.35>

State 51 <SV = 48> <Delay = 4.14>
ST_51 : Operation 450 [1/1] (0.00ns)   --->   "%i_1 = phi i64 [ 0, %35 ], [ %i_33_1_7, %66 ]" [Group_5/sample.c:1891]   --->   Operation 450 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 451 [1/1] (0.00ns)   --->   "%j_1_1 = phi i2 [ %j_1_lcssa, %35 ], [ 1, %66 ]"   --->   Operation 451 'phi' 'j_1_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 452 [1/1] (0.00ns)   --->   "%inneridx_1_1 = phi i64 [ %inneridx_1_lcssa, %35 ], [ %tmp_137, %66 ]" [Group_5/sample.c:1894]   --->   Operation 452 'phi' 'inneridx_1_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 453 [1/1] (0.00ns)   --->   "%sum_1_1 = phi float [ %sum_1_lcssa, %35 ], [ %sum_2_1_7, %66 ]" [Group_5/sample.c:1903]   --->   Operation 453 'phi' 'sum_1_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 454 [1/1] (2.34ns)   --->   "%exitcond1_1 = icmp eq i64 %i_1, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 454 'icmp' 'exitcond1_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 455 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1, label %70, label %39" [Group_5/sample.c:1891]   --->   Operation 455 'br' <Predicate = true> <Delay = 1.80>
ST_51 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_127 = shl i64 %i_1, 4" [Group_5/sample.c:1894]   --->   Operation 456 'shl' 'tmp_127' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_51 : Operation 457 [1/1] (1.35ns)   --->   "br label %40" [Group_5/sample.c:1898]   --->   Operation 457 'br' <Predicate = (!exitcond1_1)> <Delay = 1.35>

State 52 <SV = 49> <Delay = 0.00>
ST_52 : Operation 458 [1/1] (0.00ns)   --->   "%j_2_1 = phi i1 [ false, %39 ], [ true, %41 ]"   --->   Operation 458 'phi' 'j_2_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 459 [1/1] (0.00ns)   --->   "%sum_2_1 = phi float [ %sum_1_1, %39 ], [ %sum_4_1, %41 ]" [Group_5/sample.c:1903]   --->   Operation 459 'phi' 'sum_2_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 460 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 460 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 461 [1/1] (0.00ns)   --->   "br i1 %j_2_1, label %38, label %41" [Group_5/sample.c:1898]   --->   Operation 461 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 462 'specregionbegin' 'tmp_46' <Predicate = (!j_2_1)> <Delay = 0.00>
ST_52 : Operation 463 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 463 'specpipeline' <Predicate = (!j_2_1)> <Delay = 0.00>
ST_52 : Operation 464 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_46)" [Group_5/sample.c:1904]   --->   Operation 464 'specregionend' 'empty_45' <Predicate = (!j_2_1)> <Delay = 0.00>
ST_52 : Operation 465 [1/1] (0.00ns)   --->   "br label %40" [Group_5/sample.c:1898]   --->   Operation 465 'br' <Predicate = (!j_2_1)> <Delay = 0.00>

State 53 <SV = 50> <Delay = 4.14>
ST_53 : Operation 466 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 466 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_53 : Operation 467 [1/1] (0.00ns)   --->   "%i_33_1_s = or i64 %i_1, 1" [Group_5/sample.c:1891]   --->   Operation 467 'or' 'i_33_1_s' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 468 [1/1] (2.34ns)   --->   "%exitcond1_1_1 = icmp eq i64 %i_33_1_s, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 468 'icmp' 'exitcond1_1_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 469 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_1, label %70, label %43" [Group_5/sample.c:1891]   --->   Operation 469 'br' <Predicate = true> <Delay = 1.80>
ST_53 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_128 = shl i64 %i_33_1_s, 4" [Group_5/sample.c:1894]   --->   Operation 470 'shl' 'tmp_128' <Predicate = (!exitcond1_1_1)> <Delay = 0.00>
ST_53 : Operation 471 [1/1] (1.35ns)   --->   "br label %44" [Group_5/sample.c:1898]   --->   Operation 471 'br' <Predicate = (!exitcond1_1_1)> <Delay = 1.35>

State 54 <SV = 51> <Delay = 0.00>
ST_54 : Operation 472 [1/1] (0.00ns)   --->   "%j_2_1_1 = phi i1 [ false, %43 ], [ true, %45 ]"   --->   Operation 472 'phi' 'j_2_1_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 473 [1/1] (0.00ns)   --->   "%sum_2_1_1 = phi float [ %sum_2_1, %43 ], [ %sum_4_1, %45 ]" [Group_5/sample.c:1903]   --->   Operation 473 'phi' 'sum_2_1_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 474 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 474 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 475 [1/1] (0.00ns)   --->   "br i1 %j_2_1_1, label %42, label %45" [Group_5/sample.c:1898]   --->   Operation 475 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 476 'specregionbegin' 'tmp_47' <Predicate = (!j_2_1_1)> <Delay = 0.00>
ST_54 : Operation 477 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 477 'specpipeline' <Predicate = (!j_2_1_1)> <Delay = 0.00>
ST_54 : Operation 478 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_47)" [Group_5/sample.c:1904]   --->   Operation 478 'specregionend' 'empty_47' <Predicate = (!j_2_1_1)> <Delay = 0.00>
ST_54 : Operation 479 [1/1] (0.00ns)   --->   "br label %44" [Group_5/sample.c:1898]   --->   Operation 479 'br' <Predicate = (!j_2_1_1)> <Delay = 0.00>

State 55 <SV = 52> <Delay = 4.14>
ST_55 : Operation 480 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 480 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_55 : Operation 481 [1/1] (0.00ns)   --->   "%i_33_1_1 = or i64 %i_1, 2" [Group_5/sample.c:1891]   --->   Operation 481 'or' 'i_33_1_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 482 [1/1] (2.34ns)   --->   "%exitcond1_1_2 = icmp eq i64 %i_33_1_1, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 482 'icmp' 'exitcond1_1_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 483 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_2, label %70, label %47" [Group_5/sample.c:1891]   --->   Operation 483 'br' <Predicate = true> <Delay = 1.80>
ST_55 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_129 = shl i64 %i_33_1_1, 4" [Group_5/sample.c:1894]   --->   Operation 484 'shl' 'tmp_129' <Predicate = (!exitcond1_1_2)> <Delay = 0.00>
ST_55 : Operation 485 [1/1] (1.35ns)   --->   "br label %48" [Group_5/sample.c:1898]   --->   Operation 485 'br' <Predicate = (!exitcond1_1_2)> <Delay = 1.35>

State 56 <SV = 53> <Delay = 0.00>
ST_56 : Operation 486 [1/1] (0.00ns)   --->   "%j_2_1_2 = phi i1 [ false, %47 ], [ true, %49 ]"   --->   Operation 486 'phi' 'j_2_1_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 487 [1/1] (0.00ns)   --->   "%sum_2_1_2 = phi float [ %sum_2_1_1, %47 ], [ %sum_4_1, %49 ]" [Group_5/sample.c:1903]   --->   Operation 487 'phi' 'sum_2_1_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 488 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 488 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 489 [1/1] (0.00ns)   --->   "br i1 %j_2_1_2, label %46, label %49" [Group_5/sample.c:1898]   --->   Operation 489 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 490 'specregionbegin' 'tmp_48' <Predicate = (!j_2_1_2)> <Delay = 0.00>
ST_56 : Operation 491 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 491 'specpipeline' <Predicate = (!j_2_1_2)> <Delay = 0.00>
ST_56 : Operation 492 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_48)" [Group_5/sample.c:1904]   --->   Operation 492 'specregionend' 'empty_49' <Predicate = (!j_2_1_2)> <Delay = 0.00>
ST_56 : Operation 493 [1/1] (0.00ns)   --->   "br label %48" [Group_5/sample.c:1898]   --->   Operation 493 'br' <Predicate = (!j_2_1_2)> <Delay = 0.00>

State 57 <SV = 54> <Delay = 4.14>
ST_57 : Operation 494 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 494 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_57 : Operation 495 [1/1] (0.00ns)   --->   "%i_33_1_2 = or i64 %i_1, 3" [Group_5/sample.c:1891]   --->   Operation 495 'or' 'i_33_1_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 496 [1/1] (2.34ns)   --->   "%exitcond1_1_3 = icmp eq i64 %i_33_1_2, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 496 'icmp' 'exitcond1_1_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 497 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_3, label %70, label %51" [Group_5/sample.c:1891]   --->   Operation 497 'br' <Predicate = true> <Delay = 1.80>
ST_57 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_130 = shl i64 %i_33_1_2, 4" [Group_5/sample.c:1894]   --->   Operation 498 'shl' 'tmp_130' <Predicate = (!exitcond1_1_3)> <Delay = 0.00>
ST_57 : Operation 499 [1/1] (1.35ns)   --->   "br label %52" [Group_5/sample.c:1898]   --->   Operation 499 'br' <Predicate = (!exitcond1_1_3)> <Delay = 1.35>

State 58 <SV = 55> <Delay = 0.00>
ST_58 : Operation 500 [1/1] (0.00ns)   --->   "%j_2_1_3 = phi i1 [ false, %51 ], [ true, %53 ]"   --->   Operation 500 'phi' 'j_2_1_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 501 [1/1] (0.00ns)   --->   "%sum_2_1_3 = phi float [ %sum_2_1_2, %51 ], [ %sum_4_1, %53 ]" [Group_5/sample.c:1903]   --->   Operation 501 'phi' 'sum_2_1_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 502 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 502 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 503 [1/1] (0.00ns)   --->   "br i1 %j_2_1_3, label %50, label %53" [Group_5/sample.c:1898]   --->   Operation 503 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 504 'specregionbegin' 'tmp_49' <Predicate = (!j_2_1_3)> <Delay = 0.00>
ST_58 : Operation 505 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 505 'specpipeline' <Predicate = (!j_2_1_3)> <Delay = 0.00>
ST_58 : Operation 506 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_49)" [Group_5/sample.c:1904]   --->   Operation 506 'specregionend' 'empty_51' <Predicate = (!j_2_1_3)> <Delay = 0.00>
ST_58 : Operation 507 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1898]   --->   Operation 507 'br' <Predicate = (!j_2_1_3)> <Delay = 0.00>

State 59 <SV = 56> <Delay = 4.14>
ST_59 : Operation 508 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 508 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_59 : Operation 509 [1/1] (0.00ns)   --->   "%i_33_1_3 = or i64 %i_1, 4" [Group_5/sample.c:1891]   --->   Operation 509 'or' 'i_33_1_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 510 [1/1] (2.34ns)   --->   "%exitcond1_1_4 = icmp eq i64 %i_33_1_3, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 510 'icmp' 'exitcond1_1_4' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 511 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_4, label %70, label %55" [Group_5/sample.c:1891]   --->   Operation 511 'br' <Predicate = true> <Delay = 1.80>
ST_59 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_131 = shl i64 %i_33_1_3, 4" [Group_5/sample.c:1894]   --->   Operation 512 'shl' 'tmp_131' <Predicate = (!exitcond1_1_4)> <Delay = 0.00>
ST_59 : Operation 513 [1/1] (1.35ns)   --->   "br label %56" [Group_5/sample.c:1898]   --->   Operation 513 'br' <Predicate = (!exitcond1_1_4)> <Delay = 1.35>

State 60 <SV = 57> <Delay = 0.00>
ST_60 : Operation 514 [1/1] (0.00ns)   --->   "%j_2_1_4 = phi i1 [ false, %55 ], [ true, %57 ]"   --->   Operation 514 'phi' 'j_2_1_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 515 [1/1] (0.00ns)   --->   "%sum_2_1_4 = phi float [ %sum_2_1_3, %55 ], [ %sum_4_1, %57 ]" [Group_5/sample.c:1903]   --->   Operation 515 'phi' 'sum_2_1_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 516 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 516 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 517 [1/1] (0.00ns)   --->   "br i1 %j_2_1_4, label %54, label %57" [Group_5/sample.c:1898]   --->   Operation 517 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 518 'specregionbegin' 'tmp_50' <Predicate = (!j_2_1_4)> <Delay = 0.00>
ST_60 : Operation 519 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 519 'specpipeline' <Predicate = (!j_2_1_4)> <Delay = 0.00>
ST_60 : Operation 520 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_50)" [Group_5/sample.c:1904]   --->   Operation 520 'specregionend' 'empty_53' <Predicate = (!j_2_1_4)> <Delay = 0.00>
ST_60 : Operation 521 [1/1] (0.00ns)   --->   "br label %56" [Group_5/sample.c:1898]   --->   Operation 521 'br' <Predicate = (!j_2_1_4)> <Delay = 0.00>

State 61 <SV = 58> <Delay = 4.14>
ST_61 : Operation 522 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 522 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_61 : Operation 523 [1/1] (0.00ns)   --->   "%i_33_1_4 = or i64 %i_1, 5" [Group_5/sample.c:1891]   --->   Operation 523 'or' 'i_33_1_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 524 [1/1] (2.34ns)   --->   "%exitcond1_1_5 = icmp eq i64 %i_33_1_4, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 524 'icmp' 'exitcond1_1_5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 525 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_5, label %70, label %59" [Group_5/sample.c:1891]   --->   Operation 525 'br' <Predicate = true> <Delay = 1.80>
ST_61 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_132 = shl i64 %i_33_1_4, 4" [Group_5/sample.c:1894]   --->   Operation 526 'shl' 'tmp_132' <Predicate = (!exitcond1_1_5)> <Delay = 0.00>
ST_61 : Operation 527 [1/1] (1.35ns)   --->   "br label %60" [Group_5/sample.c:1898]   --->   Operation 527 'br' <Predicate = (!exitcond1_1_5)> <Delay = 1.35>

State 62 <SV = 59> <Delay = 0.00>
ST_62 : Operation 528 [1/1] (0.00ns)   --->   "%j_2_1_5 = phi i1 [ false, %59 ], [ true, %61 ]"   --->   Operation 528 'phi' 'j_2_1_5' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 529 [1/1] (0.00ns)   --->   "%sum_2_1_5 = phi float [ %sum_2_1_4, %59 ], [ %sum_4_1, %61 ]" [Group_5/sample.c:1903]   --->   Operation 529 'phi' 'sum_2_1_5' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 530 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 530 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 531 [1/1] (0.00ns)   --->   "br i1 %j_2_1_5, label %58, label %61" [Group_5/sample.c:1898]   --->   Operation 531 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 532 'specregionbegin' 'tmp_51' <Predicate = (!j_2_1_5)> <Delay = 0.00>
ST_62 : Operation 533 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 533 'specpipeline' <Predicate = (!j_2_1_5)> <Delay = 0.00>
ST_62 : Operation 534 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_51)" [Group_5/sample.c:1904]   --->   Operation 534 'specregionend' 'empty_55' <Predicate = (!j_2_1_5)> <Delay = 0.00>
ST_62 : Operation 535 [1/1] (0.00ns)   --->   "br label %60" [Group_5/sample.c:1898]   --->   Operation 535 'br' <Predicate = (!j_2_1_5)> <Delay = 0.00>

State 63 <SV = 60> <Delay = 4.14>
ST_63 : Operation 536 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 536 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_63 : Operation 537 [1/1] (0.00ns)   --->   "%i_33_1_5 = or i64 %i_1, 6" [Group_5/sample.c:1891]   --->   Operation 537 'or' 'i_33_1_5' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 538 [1/1] (2.34ns)   --->   "%exitcond1_1_6 = icmp eq i64 %i_33_1_5, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 538 'icmp' 'exitcond1_1_6' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 539 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_6, label %70, label %63" [Group_5/sample.c:1891]   --->   Operation 539 'br' <Predicate = true> <Delay = 1.80>
ST_63 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_133 = shl i64 %i_33_1_5, 4" [Group_5/sample.c:1894]   --->   Operation 540 'shl' 'tmp_133' <Predicate = (!exitcond1_1_6)> <Delay = 0.00>
ST_63 : Operation 541 [1/1] (1.35ns)   --->   "br label %64" [Group_5/sample.c:1898]   --->   Operation 541 'br' <Predicate = (!exitcond1_1_6)> <Delay = 1.35>

State 64 <SV = 61> <Delay = 0.00>
ST_64 : Operation 542 [1/1] (0.00ns)   --->   "%j_2_1_6 = phi i1 [ false, %63 ], [ true, %65 ]"   --->   Operation 542 'phi' 'j_2_1_6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 543 [1/1] (0.00ns)   --->   "%sum_2_1_6 = phi float [ %sum_2_1_5, %63 ], [ %sum_4_1, %65 ]" [Group_5/sample.c:1903]   --->   Operation 543 'phi' 'sum_2_1_6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 544 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 544 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 545 [1/1] (0.00ns)   --->   "br i1 %j_2_1_6, label %62, label %65" [Group_5/sample.c:1898]   --->   Operation 545 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 546 'specregionbegin' 'tmp_52' <Predicate = (!j_2_1_6)> <Delay = 0.00>
ST_64 : Operation 547 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 547 'specpipeline' <Predicate = (!j_2_1_6)> <Delay = 0.00>
ST_64 : Operation 548 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_52)" [Group_5/sample.c:1904]   --->   Operation 548 'specregionend' 'empty_57' <Predicate = (!j_2_1_6)> <Delay = 0.00>
ST_64 : Operation 549 [1/1] (0.00ns)   --->   "br label %64" [Group_5/sample.c:1898]   --->   Operation 549 'br' <Predicate = (!j_2_1_6)> <Delay = 0.00>

State 65 <SV = 62> <Delay = 4.14>
ST_65 : Operation 550 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 550 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_65 : Operation 551 [1/1] (0.00ns)   --->   "%i_33_1_6 = or i64 %i_1, 7" [Group_5/sample.c:1891]   --->   Operation 551 'or' 'i_33_1_6' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 552 [1/1] (2.34ns)   --->   "%exitcond1_1_7 = icmp eq i64 %i_33_1_6, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 552 'icmp' 'exitcond1_1_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 553 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_7, label %70, label %67" [Group_5/sample.c:1891]   --->   Operation 553 'br' <Predicate = true> <Delay = 1.80>
ST_65 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_137 = shl i64 %i_33_1_6, 4" [Group_5/sample.c:1894]   --->   Operation 554 'shl' 'tmp_137' <Predicate = (!exitcond1_1_7)> <Delay = 0.00>
ST_65 : Operation 555 [1/1] (1.35ns)   --->   "br label %68" [Group_5/sample.c:1898]   --->   Operation 555 'br' <Predicate = (!exitcond1_1_7)> <Delay = 1.35>

State 66 <SV = 63> <Delay = 0.00>
ST_66 : Operation 556 [1/1] (0.00ns)   --->   "%j_2_1_7 = phi i1 [ false, %67 ], [ true, %69 ]"   --->   Operation 556 'phi' 'j_2_1_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 557 [1/1] (0.00ns)   --->   "%sum_2_1_7 = phi float [ %sum_2_1_6, %67 ], [ %sum_4_1, %69 ]" [Group_5/sample.c:1903]   --->   Operation 557 'phi' 'sum_2_1_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 558 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 558 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 559 [1/1] (0.00ns)   --->   "br i1 %j_2_1_7, label %66, label %69" [Group_5/sample.c:1898]   --->   Operation 559 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 560 'specregionbegin' 'tmp_57' <Predicate = (!j_2_1_7)> <Delay = 0.00>
ST_66 : Operation 561 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 561 'specpipeline' <Predicate = (!j_2_1_7)> <Delay = 0.00>
ST_66 : Operation 562 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_57)" [Group_5/sample.c:1904]   --->   Operation 562 'specregionend' 'empty_59' <Predicate = (!j_2_1_7)> <Delay = 0.00>
ST_66 : Operation 563 [1/1] (0.00ns)   --->   "br label %68" [Group_5/sample.c:1898]   --->   Operation 563 'br' <Predicate = (!j_2_1_7)> <Delay = 0.00>

State 67 <SV = 64> <Delay = 2.99>
ST_67 : Operation 564 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 564 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_67 : Operation 565 [1/1] (2.99ns)   --->   "%i_33_1_7 = add i64 %i_1, 8" [Group_5/sample.c:1891]   --->   Operation 565 'add' 'i_33_1_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 566 [1/1] (0.00ns)   --->   "br label %37" [Group_5/sample.c:1891]   --->   Operation 566 'br' <Predicate = true> <Delay = 0.00>

State 68 <SV = 63> <Delay = 4.30>
ST_68 : Operation 567 [1/1] (0.00ns)   --->   "%sum_1_lcssa_1 = phi float [ %sum_1_1, %37 ], [ %sum_2_1, %38 ], [ %sum_2_1_1, %42 ], [ %sum_2_1_2, %46 ], [ %sum_2_1_3, %50 ], [ %sum_2_1_4, %54 ], [ %sum_2_1_5, %58 ], [ %sum_2_1_6, %62 ]" [Group_5/sample.c:1903]   --->   Operation 567 'phi' 'sum_1_lcssa_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 568 [1/1] (0.00ns)   --->   "%inneridx_1_lcssa_1 = phi i64 [ %inneridx_1_1, %37 ], [ %tmp_127, %38 ], [ %tmp_128, %42 ], [ %tmp_129, %46 ], [ %tmp_130, %50 ], [ %tmp_131, %54 ], [ %tmp_132, %58 ], [ %tmp_133, %62 ]" [Group_5/sample.c:1894]   --->   Operation 568 'phi' 'inneridx_1_lcssa_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 569 [1/1] (0.00ns)   --->   "%j_1_lcssa_1 = phi i2 [ %j_1_1, %37 ], [ 1, %38 ], [ 1, %42 ], [ 1, %46 ], [ 1, %50 ], [ 1, %54 ], [ 1, %58 ], [ 1, %62 ]"   --->   Operation 569 'phi' 'j_1_lcssa_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i64 %inneridx_1_lcssa_1 to i6" [Group_5/sample.c:1886]   --->   Operation 570 'trunc' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 571 [1/1] (0.00ns)   --->   "%j_1_lcssa_1_cast = zext i2 %j_1_lcssa_1 to i4" [Group_5/sample.c:1886]   --->   Operation 571 'zext' 'j_1_lcssa_1_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 572 [1/1] (0.00ns)   --->   "%k_2_1 = or i4 %tmp, 2" [Group_5/sample.c:1886]   --->   Operation 572 'or' 'k_2_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 573 [1/1] (0.00ns)   --->   "%k_2_1_cast = zext i4 %k_2_1 to i6" [Group_5/sample.c:1886]   --->   Operation 573 'zext' 'k_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_53 = or i3 %tmp_104, 2" [Group_5/sample.c:1886]   --->   Operation 574 'or' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_135 = trunc i64 %inneridx_1_lcssa_1 to i3" [Group_5/sample.c:1894]   --->   Operation 575 'trunc' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 576 [1/1] (1.60ns)   --->   "%sum3_2 = add i6 %tmp_134, %k_2_1_cast" [Group_5/sample.c:1886]   --->   Operation 576 'add' 'sum3_2' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 577 [1/1] (1.34ns)   --->   "%arrayNo_trunc9 = add i3 %tmp_53, %tmp_135" [Group_5/sample.c:1886]   --->   Operation 577 'add' 'arrayNo_trunc9' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 578 [1/1] (0.00ns)   --->   "%newIndex9 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum3_2, i32 3, i32 5)" [Group_5/sample.c:1886]   --->   Operation 578 'partselect' 'newIndex9' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 579 [1/1] (0.00ns)   --->   "%newIndex9_cast = zext i3 %newIndex9 to i64" [Group_5/sample.c:1886]   --->   Operation 579 'zext' 'newIndex9_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 580 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1886]   --->   Operation 580 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 581 [2/2] (1.75ns)   --->   "%A_load_2 = load float* %A_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 581 'load' 'A_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_68 : Operation 582 [1/1] (0.00ns)   --->   "%A1_addr_2 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1886]   --->   Operation 582 'getelementptr' 'A1_addr_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 583 [2/2] (1.75ns)   --->   "%A1_load_2 = load float* %A1_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 583 'load' 'A1_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_68 : Operation 584 [1/1] (0.00ns)   --->   "%A2_addr_2 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1886]   --->   Operation 584 'getelementptr' 'A2_addr_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 585 [2/2] (1.75ns)   --->   "%A2_load_2 = load float* %A2_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 585 'load' 'A2_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_68 : Operation 586 [1/1] (0.00ns)   --->   "%A3_addr_2 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1886]   --->   Operation 586 'getelementptr' 'A3_addr_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 587 [2/2] (1.75ns)   --->   "%A3_load_2 = load float* %A3_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 587 'load' 'A3_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_68 : Operation 588 [1/1] (0.00ns)   --->   "%A4_addr_2 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1886]   --->   Operation 588 'getelementptr' 'A4_addr_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 589 [2/2] (1.75ns)   --->   "%A4_load_2 = load float* %A4_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 589 'load' 'A4_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_68 : Operation 590 [1/1] (0.00ns)   --->   "%A5_addr_2 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1886]   --->   Operation 590 'getelementptr' 'A5_addr_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 591 [2/2] (1.75ns)   --->   "%A5_load_2 = load float* %A5_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 591 'load' 'A5_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_68 : Operation 592 [1/1] (0.00ns)   --->   "%A6_addr_2 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1886]   --->   Operation 592 'getelementptr' 'A6_addr_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 593 [2/2] (1.75ns)   --->   "%A6_load_2 = load float* %A6_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 593 'load' 'A6_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_68 : Operation 594 [1/1] (0.00ns)   --->   "%A7_addr_2 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1886]   --->   Operation 594 'getelementptr' 'A7_addr_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 595 [2/2] (1.75ns)   --->   "%A7_load_2 = load float* %A7_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 595 'load' 'A7_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_68 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_55 = zext i2 %j_1_lcssa_1 to i3"   --->   Operation 596 'zext' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 597 [1/1] (1.49ns)   --->   "%sum6_2 = add i4 %k_2_1, %j_1_lcssa_1_cast" [Group_5/sample.c:1886]   --->   Operation 597 'add' 'sum6_2' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 598 [1/1] (1.34ns)   --->   "%arrayNo_trunc1 = add i3 %tmp_55, %tmp_53" [Group_5/sample.c:1886]   --->   Operation 598 'add' 'arrayNo_trunc1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum6_2, i32 3)" [Group_5/sample.c:1886]   --->   Operation 599 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_56 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc1, i1 %tmp_136)" [Group_5/sample.c:1886]   --->   Operation 600 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 601 [1/1] (1.21ns)   --->   "%tmp_i2_60 = icmp eq i4 %tmp_56, 0" [Group_5/sample.c:1886]   --->   Operation 601 'icmp' 'tmp_i2_60' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_i1)   --->   "%tmp_i1_61 = select i1 %tmp_i2_60, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1886]   --->   Operation 602 'select' 'tmp_i1_61' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 603 [1/1] (1.21ns)   --->   "%tmp_252_i1 = icmp eq i4 %tmp_56, 1" [Group_5/sample.c:1886]   --->   Operation 603 'icmp' 'tmp_252_i1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 604 [1/1] (1.21ns)   --->   "%tmp_254_i1 = icmp eq i4 %tmp_56, 2" [Group_5/sample.c:1886]   --->   Operation 604 'icmp' 'tmp_254_i1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_i1)   --->   "%tmp_253_i1 = select i1 %tmp_254_i1, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1886]   --->   Operation 605 'select' 'tmp_253_i1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_i1)   --->   "%tmp_92 = or i1 %tmp_254_i1, %tmp_252_i1" [Group_5/sample.c:1886]   --->   Operation 606 'or' 'tmp_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 607 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_255_i1 = select i1 %tmp_92, float %tmp_253_i1, float %tmp_i1_61" [Group_5/sample.c:1886]   --->   Operation 607 'select' 'tmp_255_i1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 608 [1/1] (1.21ns)   --->   "%tmp_256_i1 = icmp eq i4 %tmp_56, 3" [Group_5/sample.c:1886]   --->   Operation 608 'icmp' 'tmp_256_i1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 609 [1/1] (1.21ns)   --->   "%tmp_258_i1 = icmp eq i4 %tmp_56, 4" [Group_5/sample.c:1886]   --->   Operation 609 'icmp' 'tmp_258_i1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node tmp_259_i2)   --->   "%tmp_257_i1 = select i1 %tmp_258_i1, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1886]   --->   Operation 610 'select' 'tmp_257_i1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node tmp_259_i2)   --->   "%tmp_93 = or i1 %tmp_258_i1, %tmp_256_i1" [Group_5/sample.c:1886]   --->   Operation 611 'or' 'tmp_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 612 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_259_i2 = select i1 %tmp_93, float %tmp_257_i1, float %tmp_255_i1" [Group_5/sample.c:1886]   --->   Operation 612 'select' 'tmp_259_i2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 613 [1/1] (1.21ns)   --->   "%tmp_260_i2 = icmp eq i4 %tmp_56, 5" [Group_5/sample.c:1886]   --->   Operation 613 'icmp' 'tmp_260_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 614 [1/1] (1.21ns)   --->   "%tmp_262_i2 = icmp eq i4 %tmp_56, 6" [Group_5/sample.c:1886]   --->   Operation 614 'icmp' 'tmp_262_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 615 [1/1] (1.21ns)   --->   "%tmp_264_i2 = icmp eq i4 %tmp_56, 7" [Group_5/sample.c:1886]   --->   Operation 615 'icmp' 'tmp_264_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 616 [1/1] (1.21ns)   --->   "%tmp_266_i2 = icmp eq i4 %tmp_56, -8" [Group_5/sample.c:1886]   --->   Operation 616 'icmp' 'tmp_266_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 64> <Delay = 4.00>
ST_69 : Operation 617 [1/1] (0.00ns)   --->   "%arrayNo3 = zext i3 %arrayNo_trunc9 to i64" [Group_5/sample.c:1886]   --->   Operation 617 'zext' 'arrayNo3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 618 [1/2] (1.75ns)   --->   "%A_load_2 = load float* %A_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 618 'load' 'A_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_69 : Operation 619 [1/2] (1.75ns)   --->   "%A1_load_2 = load float* %A1_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 619 'load' 'A1_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_69 : Operation 620 [1/2] (1.75ns)   --->   "%A2_load_2 = load float* %A2_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 620 'load' 'A2_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_69 : Operation 621 [1/2] (1.75ns)   --->   "%A3_load_2 = load float* %A3_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 621 'load' 'A3_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_69 : Operation 622 [1/2] (1.75ns)   --->   "%A4_load_2 = load float* %A4_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 622 'load' 'A4_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_69 : Operation 623 [1/2] (1.75ns)   --->   "%A5_load_2 = load float* %A5_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 623 'load' 'A5_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_69 : Operation 624 [1/2] (1.75ns)   --->   "%A6_load_2 = load float* %A6_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 624 'load' 'A6_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_69 : Operation 625 [1/2] (1.75ns)   --->   "%A7_load_2 = load float* %A7_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 625 'load' 'A7_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_69 : Operation 626 [1/1] (1.83ns)   --->   "%tmp_91 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_2, float %A1_load_2, float %A2_load_2, float %A3_load_2, float %A4_load_2, float %A5_load_2, float %A6_load_2, float %A7_load_2, i64 %arrayNo3)" [Group_5/sample.c:1886]   --->   Operation 626 'mux' 'tmp_91' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node tmp_263_i2)   --->   "%tmp_261_i2 = select i1 %tmp_262_i2, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1886]   --->   Operation 627 'select' 'tmp_261_i2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node tmp_263_i2)   --->   "%tmp_94 = or i1 %tmp_262_i2, %tmp_260_i2" [Group_5/sample.c:1886]   --->   Operation 628 'or' 'tmp_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 629 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_263_i2 = select i1 %tmp_94, float %tmp_261_i2, float %tmp_259_i2" [Group_5/sample.c:1886]   --->   Operation 629 'select' 'tmp_263_i2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node tmp_267_i2)   --->   "%tmp_265_i2 = select i1 %tmp_266_i2, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1886]   --->   Operation 630 'select' 'tmp_265_i2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node tmp_267_i2)   --->   "%tmp_95 = or i1 %tmp_266_i2, %tmp_264_i2" [Group_5/sample.c:1886]   --->   Operation 631 'or' 'tmp_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 632 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_267_i2 = select i1 %tmp_95, float %tmp_265_i2, float %tmp_263_i2" [Group_5/sample.c:1886]   --->   Operation 632 'select' 'tmp_267_i2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 633 [1/1] (1.21ns)   --->   "%tmp_268_i2 = icmp eq i4 %tmp_56, -7" [Group_5/sample.c:1886]   --->   Operation 633 'icmp' 'tmp_268_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 634 [1/1] (1.21ns)   --->   "%tmp_270_i2 = icmp eq i4 %tmp_56, -6" [Group_5/sample.c:1886]   --->   Operation 634 'icmp' 'tmp_270_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node tmp_271_i2)   --->   "%tmp_269_i2 = select i1 %tmp_270_i2, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1886]   --->   Operation 635 'select' 'tmp_269_i2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node tmp_271_i2)   --->   "%tmp_96 = or i1 %tmp_270_i2, %tmp_268_i2" [Group_5/sample.c:1886]   --->   Operation 636 'or' 'tmp_96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 637 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_271_i2 = select i1 %tmp_96, float %tmp_269_i2, float %tmp_267_i2" [Group_5/sample.c:1886]   --->   Operation 637 'select' 'tmp_271_i2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 638 [1/1] (1.21ns)   --->   "%tmp_272_i2 = icmp eq i4 %tmp_56, -5" [Group_5/sample.c:1886]   --->   Operation 638 'icmp' 'tmp_272_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 639 [1/1] (1.21ns)   --->   "%tmp_274_i2 = icmp eq i4 %tmp_56, -4" [Group_5/sample.c:1886]   --->   Operation 639 'icmp' 'tmp_274_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node tmp_275_i2)   --->   "%tmp_273_i2 = select i1 %tmp_274_i2, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1886]   --->   Operation 640 'select' 'tmp_273_i2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node tmp_275_i2)   --->   "%tmp_97 = or i1 %tmp_274_i2, %tmp_272_i2" [Group_5/sample.c:1886]   --->   Operation 641 'or' 'tmp_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 642 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_275_i2 = select i1 %tmp_97, float %tmp_273_i2, float %tmp_271_i2" [Group_5/sample.c:1886]   --->   Operation 642 'select' 'tmp_275_i2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 643 [1/1] (1.21ns)   --->   "%tmp_276_i2 = icmp eq i4 %tmp_56, -3" [Group_5/sample.c:1886]   --->   Operation 643 'icmp' 'tmp_276_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 644 [1/1] (1.21ns)   --->   "%tmp_278_i2 = icmp eq i4 %tmp_56, -2" [Group_5/sample.c:1886]   --->   Operation 644 'icmp' 'tmp_278_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node merge_i2)   --->   "%tmp_277_i2 = select i1 %tmp_278_i2, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1886]   --->   Operation 645 'select' 'tmp_277_i2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node merge_i2)   --->   "%tmp_98 = or i1 %tmp_278_i2, %tmp_276_i2" [Group_5/sample.c:1886]   --->   Operation 646 'or' 'tmp_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 647 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i2 = select i1 %tmp_98, float %tmp_277_i2, float %tmp_275_i2" [Group_5/sample.c:1886]   --->   Operation 647 'select' 'merge_i2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 70 <SV = 65> <Delay = 3.65>
ST_70 : Operation 648 [5/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_91, %merge_i2" [Group_5/sample.c:1903]   --->   Operation 648 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 66> <Delay = 3.65>
ST_71 : Operation 649 [4/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_91, %merge_i2" [Group_5/sample.c:1903]   --->   Operation 649 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 67> <Delay = 3.65>
ST_72 : Operation 650 [3/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_91, %merge_i2" [Group_5/sample.c:1903]   --->   Operation 650 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 68> <Delay = 3.65>
ST_73 : Operation 651 [2/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_91, %merge_i2" [Group_5/sample.c:1903]   --->   Operation 651 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 69> <Delay = 3.65>
ST_74 : Operation 652 [1/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_91, %merge_i2" [Group_5/sample.c:1903]   --->   Operation 652 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 70> <Delay = 3.51>
ST_75 : Operation 653 [9/9] (3.51ns)   --->   "%sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 653 'fadd' 'sum_4_2' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 71> <Delay = 3.51>
ST_76 : Operation 654 [8/9] (3.51ns)   --->   "%sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 654 'fadd' 'sum_4_2' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 72> <Delay = 3.51>
ST_77 : Operation 655 [7/9] (3.51ns)   --->   "%sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 655 'fadd' 'sum_4_2' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 73> <Delay = 3.51>
ST_78 : Operation 656 [6/9] (3.51ns)   --->   "%sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 656 'fadd' 'sum_4_2' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 74> <Delay = 3.51>
ST_79 : Operation 657 [5/9] (3.51ns)   --->   "%sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 657 'fadd' 'sum_4_2' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 75> <Delay = 3.51>
ST_80 : Operation 658 [4/9] (3.51ns)   --->   "%sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 658 'fadd' 'sum_4_2' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 76> <Delay = 3.51>
ST_81 : Operation 659 [3/9] (3.51ns)   --->   "%sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 659 'fadd' 'sum_4_2' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 77> <Delay = 3.51>
ST_82 : Operation 660 [2/9] (3.51ns)   --->   "%sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 660 'fadd' 'sum_4_2' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 78> <Delay = 3.51>
ST_83 : Operation 661 [1/9] (3.51ns)   --->   "%sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 661 'fadd' 'sum_4_2' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 662 [1/1] (1.35ns)   --->   "br label %71" [Group_5/sample.c:1891]   --->   Operation 662 'br' <Predicate = true> <Delay = 1.35>

State 84 <SV = 79> <Delay = 4.14>
ST_84 : Operation 663 [1/1] (0.00ns)   --->   "%i_2 = phi i64 [ 0, %70 ], [ %i_33_2_7, %100 ]" [Group_5/sample.c:1891]   --->   Operation 663 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 664 [1/1] (0.00ns)   --->   "%j_1_2 = phi i2 [ %j_1_lcssa_1, %70 ], [ 1, %100 ]"   --->   Operation 664 'phi' 'j_1_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 665 [1/1] (0.00ns)   --->   "%inneridx_1_2 = phi i64 [ %inneridx_1_lcssa_1, %70 ], [ %tmp_148, %100 ]" [Group_5/sample.c:1894]   --->   Operation 665 'phi' 'inneridx_1_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 666 [1/1] (0.00ns)   --->   "%sum_1_2 = phi float [ %sum_1_lcssa_1, %70 ], [ %sum_2_2_7, %100 ]" [Group_5/sample.c:1903]   --->   Operation 666 'phi' 'sum_1_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 667 [1/1] (2.34ns)   --->   "%exitcond1_2 = icmp eq i64 %i_2, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 667 'icmp' 'exitcond1_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 668 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2, label %104, label %73" [Group_5/sample.c:1891]   --->   Operation 668 'br' <Predicate = true> <Delay = 1.80>
ST_84 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_138 = shl i64 %i_2, 4" [Group_5/sample.c:1894]   --->   Operation 669 'shl' 'tmp_138' <Predicate = (!exitcond1_2)> <Delay = 0.00>
ST_84 : Operation 670 [1/1] (1.35ns)   --->   "br label %74" [Group_5/sample.c:1898]   --->   Operation 670 'br' <Predicate = (!exitcond1_2)> <Delay = 1.35>

State 85 <SV = 80> <Delay = 0.00>
ST_85 : Operation 671 [1/1] (0.00ns)   --->   "%j_2_2 = phi i1 [ false, %73 ], [ true, %75 ]"   --->   Operation 671 'phi' 'j_2_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 672 [1/1] (0.00ns)   --->   "%sum_2_2 = phi float [ %sum_1_2, %73 ], [ %sum_4_2, %75 ]" [Group_5/sample.c:1903]   --->   Operation 672 'phi' 'sum_2_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 673 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 673 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 674 [1/1] (0.00ns)   --->   "br i1 %j_2_2, label %72, label %75" [Group_5/sample.c:1898]   --->   Operation 674 'br' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 675 'specregionbegin' 'tmp_58' <Predicate = (!j_2_2)> <Delay = 0.00>
ST_85 : Operation 676 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 676 'specpipeline' <Predicate = (!j_2_2)> <Delay = 0.00>
ST_85 : Operation 677 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_58)" [Group_5/sample.c:1904]   --->   Operation 677 'specregionend' 'empty_63' <Predicate = (!j_2_2)> <Delay = 0.00>
ST_85 : Operation 678 [1/1] (0.00ns)   --->   "br label %74" [Group_5/sample.c:1898]   --->   Operation 678 'br' <Predicate = (!j_2_2)> <Delay = 0.00>

State 86 <SV = 81> <Delay = 4.14>
ST_86 : Operation 679 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 679 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_86 : Operation 680 [1/1] (0.00ns)   --->   "%i_33_2_s = or i64 %i_2, 1" [Group_5/sample.c:1891]   --->   Operation 680 'or' 'i_33_2_s' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 681 [1/1] (2.34ns)   --->   "%exitcond1_2_1 = icmp eq i64 %i_33_2_s, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 681 'icmp' 'exitcond1_2_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 682 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_1, label %104, label %77" [Group_5/sample.c:1891]   --->   Operation 682 'br' <Predicate = true> <Delay = 1.80>
ST_86 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_139 = shl i64 %i_33_2_s, 4" [Group_5/sample.c:1894]   --->   Operation 683 'shl' 'tmp_139' <Predicate = (!exitcond1_2_1)> <Delay = 0.00>
ST_86 : Operation 684 [1/1] (1.35ns)   --->   "br label %78" [Group_5/sample.c:1898]   --->   Operation 684 'br' <Predicate = (!exitcond1_2_1)> <Delay = 1.35>

State 87 <SV = 82> <Delay = 0.00>
ST_87 : Operation 685 [1/1] (0.00ns)   --->   "%j_2_2_1 = phi i1 [ false, %77 ], [ true, %79 ]"   --->   Operation 685 'phi' 'j_2_2_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 686 [1/1] (0.00ns)   --->   "%sum_2_2_1 = phi float [ %sum_2_2, %77 ], [ %sum_4_2, %79 ]" [Group_5/sample.c:1903]   --->   Operation 686 'phi' 'sum_2_2_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 687 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 687 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 688 [1/1] (0.00ns)   --->   "br i1 %j_2_2_1, label %76, label %79" [Group_5/sample.c:1898]   --->   Operation 688 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 689 'specregionbegin' 'tmp_59' <Predicate = (!j_2_2_1)> <Delay = 0.00>
ST_87 : Operation 690 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 690 'specpipeline' <Predicate = (!j_2_2_1)> <Delay = 0.00>
ST_87 : Operation 691 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_59)" [Group_5/sample.c:1904]   --->   Operation 691 'specregionend' 'empty_65' <Predicate = (!j_2_2_1)> <Delay = 0.00>
ST_87 : Operation 692 [1/1] (0.00ns)   --->   "br label %78" [Group_5/sample.c:1898]   --->   Operation 692 'br' <Predicate = (!j_2_2_1)> <Delay = 0.00>

State 88 <SV = 83> <Delay = 4.14>
ST_88 : Operation 693 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 693 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_88 : Operation 694 [1/1] (0.00ns)   --->   "%i_33_2_1 = or i64 %i_2, 2" [Group_5/sample.c:1891]   --->   Operation 694 'or' 'i_33_2_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 695 [1/1] (2.34ns)   --->   "%exitcond1_2_2 = icmp eq i64 %i_33_2_1, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 695 'icmp' 'exitcond1_2_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 696 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_2, label %104, label %81" [Group_5/sample.c:1891]   --->   Operation 696 'br' <Predicate = true> <Delay = 1.80>
ST_88 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_140 = shl i64 %i_33_2_1, 4" [Group_5/sample.c:1894]   --->   Operation 697 'shl' 'tmp_140' <Predicate = (!exitcond1_2_2)> <Delay = 0.00>
ST_88 : Operation 698 [1/1] (1.35ns)   --->   "br label %82" [Group_5/sample.c:1898]   --->   Operation 698 'br' <Predicate = (!exitcond1_2_2)> <Delay = 1.35>

State 89 <SV = 84> <Delay = 0.00>
ST_89 : Operation 699 [1/1] (0.00ns)   --->   "%j_2_2_2 = phi i1 [ false, %81 ], [ true, %83 ]"   --->   Operation 699 'phi' 'j_2_2_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 700 [1/1] (0.00ns)   --->   "%sum_2_2_2 = phi float [ %sum_2_2_1, %81 ], [ %sum_4_2, %83 ]" [Group_5/sample.c:1903]   --->   Operation 700 'phi' 'sum_2_2_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 701 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 701 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 702 [1/1] (0.00ns)   --->   "br i1 %j_2_2_2, label %80, label %83" [Group_5/sample.c:1898]   --->   Operation 702 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 703 'specregionbegin' 'tmp_60' <Predicate = (!j_2_2_2)> <Delay = 0.00>
ST_89 : Operation 704 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 704 'specpipeline' <Predicate = (!j_2_2_2)> <Delay = 0.00>
ST_89 : Operation 705 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_60)" [Group_5/sample.c:1904]   --->   Operation 705 'specregionend' 'empty_67' <Predicate = (!j_2_2_2)> <Delay = 0.00>
ST_89 : Operation 706 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1898]   --->   Operation 706 'br' <Predicate = (!j_2_2_2)> <Delay = 0.00>

State 90 <SV = 85> <Delay = 4.14>
ST_90 : Operation 707 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 707 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_90 : Operation 708 [1/1] (0.00ns)   --->   "%i_33_2_2 = or i64 %i_2, 3" [Group_5/sample.c:1891]   --->   Operation 708 'or' 'i_33_2_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 709 [1/1] (2.34ns)   --->   "%exitcond1_2_3 = icmp eq i64 %i_33_2_2, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 709 'icmp' 'exitcond1_2_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 710 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_3, label %104, label %85" [Group_5/sample.c:1891]   --->   Operation 710 'br' <Predicate = true> <Delay = 1.80>
ST_90 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_141 = shl i64 %i_33_2_2, 4" [Group_5/sample.c:1894]   --->   Operation 711 'shl' 'tmp_141' <Predicate = (!exitcond1_2_3)> <Delay = 0.00>
ST_90 : Operation 712 [1/1] (1.35ns)   --->   "br label %86" [Group_5/sample.c:1898]   --->   Operation 712 'br' <Predicate = (!exitcond1_2_3)> <Delay = 1.35>

State 91 <SV = 86> <Delay = 0.00>
ST_91 : Operation 713 [1/1] (0.00ns)   --->   "%j_2_2_3 = phi i1 [ false, %85 ], [ true, %87 ]"   --->   Operation 713 'phi' 'j_2_2_3' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 714 [1/1] (0.00ns)   --->   "%sum_2_2_3 = phi float [ %sum_2_2_2, %85 ], [ %sum_4_2, %87 ]" [Group_5/sample.c:1903]   --->   Operation 714 'phi' 'sum_2_2_3' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 715 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 715 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 716 [1/1] (0.00ns)   --->   "br i1 %j_2_2_3, label %84, label %87" [Group_5/sample.c:1898]   --->   Operation 716 'br' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 717 'specregionbegin' 'tmp_61' <Predicate = (!j_2_2_3)> <Delay = 0.00>
ST_91 : Operation 718 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 718 'specpipeline' <Predicate = (!j_2_2_3)> <Delay = 0.00>
ST_91 : Operation 719 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_61)" [Group_5/sample.c:1904]   --->   Operation 719 'specregionend' 'empty_69' <Predicate = (!j_2_2_3)> <Delay = 0.00>
ST_91 : Operation 720 [1/1] (0.00ns)   --->   "br label %86" [Group_5/sample.c:1898]   --->   Operation 720 'br' <Predicate = (!j_2_2_3)> <Delay = 0.00>

State 92 <SV = 87> <Delay = 4.14>
ST_92 : Operation 721 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 721 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_92 : Operation 722 [1/1] (0.00ns)   --->   "%i_33_2_3 = or i64 %i_2, 4" [Group_5/sample.c:1891]   --->   Operation 722 'or' 'i_33_2_3' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 723 [1/1] (2.34ns)   --->   "%exitcond1_2_4 = icmp eq i64 %i_33_2_3, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 723 'icmp' 'exitcond1_2_4' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 724 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_4, label %104, label %89" [Group_5/sample.c:1891]   --->   Operation 724 'br' <Predicate = true> <Delay = 1.80>
ST_92 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_142 = shl i64 %i_33_2_3, 4" [Group_5/sample.c:1894]   --->   Operation 725 'shl' 'tmp_142' <Predicate = (!exitcond1_2_4)> <Delay = 0.00>
ST_92 : Operation 726 [1/1] (1.35ns)   --->   "br label %90" [Group_5/sample.c:1898]   --->   Operation 726 'br' <Predicate = (!exitcond1_2_4)> <Delay = 1.35>

State 93 <SV = 88> <Delay = 0.00>
ST_93 : Operation 727 [1/1] (0.00ns)   --->   "%j_2_2_4 = phi i1 [ false, %89 ], [ true, %91 ]"   --->   Operation 727 'phi' 'j_2_2_4' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 728 [1/1] (0.00ns)   --->   "%sum_2_2_4 = phi float [ %sum_2_2_3, %89 ], [ %sum_4_2, %91 ]" [Group_5/sample.c:1903]   --->   Operation 728 'phi' 'sum_2_2_4' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 729 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 729 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 730 [1/1] (0.00ns)   --->   "br i1 %j_2_2_4, label %88, label %91" [Group_5/sample.c:1898]   --->   Operation 730 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 731 'specregionbegin' 'tmp_62' <Predicate = (!j_2_2_4)> <Delay = 0.00>
ST_93 : Operation 732 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 732 'specpipeline' <Predicate = (!j_2_2_4)> <Delay = 0.00>
ST_93 : Operation 733 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_62)" [Group_5/sample.c:1904]   --->   Operation 733 'specregionend' 'empty_71' <Predicate = (!j_2_2_4)> <Delay = 0.00>
ST_93 : Operation 734 [1/1] (0.00ns)   --->   "br label %90" [Group_5/sample.c:1898]   --->   Operation 734 'br' <Predicate = (!j_2_2_4)> <Delay = 0.00>

State 94 <SV = 89> <Delay = 4.14>
ST_94 : Operation 735 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 735 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_94 : Operation 736 [1/1] (0.00ns)   --->   "%i_33_2_4 = or i64 %i_2, 5" [Group_5/sample.c:1891]   --->   Operation 736 'or' 'i_33_2_4' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 737 [1/1] (2.34ns)   --->   "%exitcond1_2_5 = icmp eq i64 %i_33_2_4, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 737 'icmp' 'exitcond1_2_5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 738 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_5, label %104, label %93" [Group_5/sample.c:1891]   --->   Operation 738 'br' <Predicate = true> <Delay = 1.80>
ST_94 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_143 = shl i64 %i_33_2_4, 4" [Group_5/sample.c:1894]   --->   Operation 739 'shl' 'tmp_143' <Predicate = (!exitcond1_2_5)> <Delay = 0.00>
ST_94 : Operation 740 [1/1] (1.35ns)   --->   "br label %94" [Group_5/sample.c:1898]   --->   Operation 740 'br' <Predicate = (!exitcond1_2_5)> <Delay = 1.35>

State 95 <SV = 90> <Delay = 0.00>
ST_95 : Operation 741 [1/1] (0.00ns)   --->   "%j_2_2_5 = phi i1 [ false, %93 ], [ true, %95 ]"   --->   Operation 741 'phi' 'j_2_2_5' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 742 [1/1] (0.00ns)   --->   "%sum_2_2_5 = phi float [ %sum_2_2_4, %93 ], [ %sum_4_2, %95 ]" [Group_5/sample.c:1903]   --->   Operation 742 'phi' 'sum_2_2_5' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 743 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 743 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 744 [1/1] (0.00ns)   --->   "br i1 %j_2_2_5, label %92, label %95" [Group_5/sample.c:1898]   --->   Operation 744 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 745 'specregionbegin' 'tmp_63' <Predicate = (!j_2_2_5)> <Delay = 0.00>
ST_95 : Operation 746 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 746 'specpipeline' <Predicate = (!j_2_2_5)> <Delay = 0.00>
ST_95 : Operation 747 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_63)" [Group_5/sample.c:1904]   --->   Operation 747 'specregionend' 'empty_73' <Predicate = (!j_2_2_5)> <Delay = 0.00>
ST_95 : Operation 748 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1898]   --->   Operation 748 'br' <Predicate = (!j_2_2_5)> <Delay = 0.00>

State 96 <SV = 91> <Delay = 4.14>
ST_96 : Operation 749 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 749 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_96 : Operation 750 [1/1] (0.00ns)   --->   "%i_33_2_5 = or i64 %i_2, 6" [Group_5/sample.c:1891]   --->   Operation 750 'or' 'i_33_2_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 751 [1/1] (2.34ns)   --->   "%exitcond1_2_6 = icmp eq i64 %i_33_2_5, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 751 'icmp' 'exitcond1_2_6' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 752 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_6, label %104, label %97" [Group_5/sample.c:1891]   --->   Operation 752 'br' <Predicate = true> <Delay = 1.80>
ST_96 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_144 = shl i64 %i_33_2_5, 4" [Group_5/sample.c:1894]   --->   Operation 753 'shl' 'tmp_144' <Predicate = (!exitcond1_2_6)> <Delay = 0.00>
ST_96 : Operation 754 [1/1] (1.35ns)   --->   "br label %98" [Group_5/sample.c:1898]   --->   Operation 754 'br' <Predicate = (!exitcond1_2_6)> <Delay = 1.35>

State 97 <SV = 92> <Delay = 0.00>
ST_97 : Operation 755 [1/1] (0.00ns)   --->   "%j_2_2_6 = phi i1 [ false, %97 ], [ true, %99 ]"   --->   Operation 755 'phi' 'j_2_2_6' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 756 [1/1] (0.00ns)   --->   "%sum_2_2_6 = phi float [ %sum_2_2_5, %97 ], [ %sum_4_2, %99 ]" [Group_5/sample.c:1903]   --->   Operation 756 'phi' 'sum_2_2_6' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 757 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 757 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 758 [1/1] (0.00ns)   --->   "br i1 %j_2_2_6, label %96, label %99" [Group_5/sample.c:1898]   --->   Operation 758 'br' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 759 'specregionbegin' 'tmp_64' <Predicate = (!j_2_2_6)> <Delay = 0.00>
ST_97 : Operation 760 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 760 'specpipeline' <Predicate = (!j_2_2_6)> <Delay = 0.00>
ST_97 : Operation 761 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_64)" [Group_5/sample.c:1904]   --->   Operation 761 'specregionend' 'empty_75' <Predicate = (!j_2_2_6)> <Delay = 0.00>
ST_97 : Operation 762 [1/1] (0.00ns)   --->   "br label %98" [Group_5/sample.c:1898]   --->   Operation 762 'br' <Predicate = (!j_2_2_6)> <Delay = 0.00>

State 98 <SV = 93> <Delay = 4.14>
ST_98 : Operation 763 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 763 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_98 : Operation 764 [1/1] (0.00ns)   --->   "%i_33_2_6 = or i64 %i_2, 7" [Group_5/sample.c:1891]   --->   Operation 764 'or' 'i_33_2_6' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 765 [1/1] (2.34ns)   --->   "%exitcond1_2_7 = icmp eq i64 %i_33_2_6, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 765 'icmp' 'exitcond1_2_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 766 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_7, label %104, label %101" [Group_5/sample.c:1891]   --->   Operation 766 'br' <Predicate = true> <Delay = 1.80>
ST_98 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_148 = shl i64 %i_33_2_6, 4" [Group_5/sample.c:1894]   --->   Operation 767 'shl' 'tmp_148' <Predicate = (!exitcond1_2_7)> <Delay = 0.00>
ST_98 : Operation 768 [1/1] (1.35ns)   --->   "br label %102" [Group_5/sample.c:1898]   --->   Operation 768 'br' <Predicate = (!exitcond1_2_7)> <Delay = 1.35>

State 99 <SV = 94> <Delay = 0.00>
ST_99 : Operation 769 [1/1] (0.00ns)   --->   "%j_2_2_7 = phi i1 [ false, %101 ], [ true, %103 ]"   --->   Operation 769 'phi' 'j_2_2_7' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 770 [1/1] (0.00ns)   --->   "%sum_2_2_7 = phi float [ %sum_2_2_6, %101 ], [ %sum_4_2, %103 ]" [Group_5/sample.c:1903]   --->   Operation 770 'phi' 'sum_2_2_7' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 771 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 771 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 772 [1/1] (0.00ns)   --->   "br i1 %j_2_2_7, label %100, label %103" [Group_5/sample.c:1898]   --->   Operation 772 'br' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 773 'specregionbegin' 'tmp_69' <Predicate = (!j_2_2_7)> <Delay = 0.00>
ST_99 : Operation 774 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 774 'specpipeline' <Predicate = (!j_2_2_7)> <Delay = 0.00>
ST_99 : Operation 775 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_69)" [Group_5/sample.c:1904]   --->   Operation 775 'specregionend' 'empty_77' <Predicate = (!j_2_2_7)> <Delay = 0.00>
ST_99 : Operation 776 [1/1] (0.00ns)   --->   "br label %102" [Group_5/sample.c:1898]   --->   Operation 776 'br' <Predicate = (!j_2_2_7)> <Delay = 0.00>

State 100 <SV = 95> <Delay = 2.99>
ST_100 : Operation 777 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 777 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_100 : Operation 778 [1/1] (2.99ns)   --->   "%i_33_2_7 = add i64 %i_2, 8" [Group_5/sample.c:1891]   --->   Operation 778 'add' 'i_33_2_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 779 [1/1] (0.00ns)   --->   "br label %71" [Group_5/sample.c:1891]   --->   Operation 779 'br' <Predicate = true> <Delay = 0.00>

State 101 <SV = 94> <Delay = 4.30>
ST_101 : Operation 780 [1/1] (0.00ns)   --->   "%sum_1_lcssa_2 = phi float [ %sum_1_2, %71 ], [ %sum_2_2, %72 ], [ %sum_2_2_1, %76 ], [ %sum_2_2_2, %80 ], [ %sum_2_2_3, %84 ], [ %sum_2_2_4, %88 ], [ %sum_2_2_5, %92 ], [ %sum_2_2_6, %96 ]" [Group_5/sample.c:1903]   --->   Operation 780 'phi' 'sum_1_lcssa_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 781 [1/1] (0.00ns)   --->   "%inneridx_1_lcssa_2 = phi i64 [ %inneridx_1_2, %71 ], [ %tmp_138, %72 ], [ %tmp_139, %76 ], [ %tmp_140, %80 ], [ %tmp_141, %84 ], [ %tmp_142, %88 ], [ %tmp_143, %92 ], [ %tmp_144, %96 ]" [Group_5/sample.c:1894]   --->   Operation 781 'phi' 'inneridx_1_lcssa_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 782 [1/1] (0.00ns)   --->   "%j_1_lcssa_2 = phi i2 [ %j_1_2, %71 ], [ 1, %72 ], [ 1, %76 ], [ 1, %80 ], [ 1, %84 ], [ 1, %88 ], [ 1, %92 ], [ 1, %96 ]"   --->   Operation 782 'phi' 'j_1_lcssa_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_145 = trunc i64 %inneridx_1_lcssa_2 to i6" [Group_5/sample.c:1886]   --->   Operation 783 'trunc' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 784 [1/1] (0.00ns)   --->   "%j_1_lcssa_2_cast = zext i2 %j_1_lcssa_2 to i4" [Group_5/sample.c:1886]   --->   Operation 784 'zext' 'j_1_lcssa_2_cast' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 785 [1/1] (0.00ns)   --->   "%k_2_2 = or i4 %tmp, 3" [Group_5/sample.c:1886]   --->   Operation 785 'or' 'k_2_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 786 [1/1] (0.00ns)   --->   "%k_2_2_cast = zext i4 %k_2_2 to i6" [Group_5/sample.c:1886]   --->   Operation 786 'zext' 'k_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_65 = or i3 %tmp_104, 3" [Group_5/sample.c:1886]   --->   Operation 787 'or' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_146 = trunc i64 %inneridx_1_lcssa_2 to i3" [Group_5/sample.c:1894]   --->   Operation 788 'trunc' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 789 [1/1] (1.60ns)   --->   "%sum3_3 = add i6 %tmp_145, %k_2_2_cast" [Group_5/sample.c:1886]   --->   Operation 789 'add' 'sum3_3' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 790 [1/1] (1.34ns)   --->   "%arrayNo_trunc = add i3 %tmp_65, %tmp_146" [Group_5/sample.c:1886]   --->   Operation 790 'add' 'arrayNo_trunc' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 791 [1/1] (0.00ns)   --->   "%newIndex = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum3_3, i32 3, i32 5)" [Group_5/sample.c:1886]   --->   Operation 791 'partselect' 'newIndex' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 792 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i3 %newIndex to i64" [Group_5/sample.c:1886]   --->   Operation 792 'zext' 'newIndex_cast' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 793 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 793 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 794 [2/2] (1.75ns)   --->   "%A_load_3 = load float* %A_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 794 'load' 'A_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_101 : Operation 795 [1/1] (0.00ns)   --->   "%A1_addr_3 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 795 'getelementptr' 'A1_addr_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 796 [2/2] (1.75ns)   --->   "%A1_load_3 = load float* %A1_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 796 'load' 'A1_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_101 : Operation 797 [1/1] (0.00ns)   --->   "%A2_addr_3 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 797 'getelementptr' 'A2_addr_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 798 [2/2] (1.75ns)   --->   "%A2_load_3 = load float* %A2_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 798 'load' 'A2_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_101 : Operation 799 [1/1] (0.00ns)   --->   "%A3_addr_3 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 799 'getelementptr' 'A3_addr_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 800 [2/2] (1.75ns)   --->   "%A3_load_3 = load float* %A3_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 800 'load' 'A3_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_101 : Operation 801 [1/1] (0.00ns)   --->   "%A4_addr_3 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 801 'getelementptr' 'A4_addr_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 802 [2/2] (1.75ns)   --->   "%A4_load_3 = load float* %A4_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 802 'load' 'A4_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_101 : Operation 803 [1/1] (0.00ns)   --->   "%A5_addr_3 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 803 'getelementptr' 'A5_addr_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 804 [2/2] (1.75ns)   --->   "%A5_load_3 = load float* %A5_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 804 'load' 'A5_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_101 : Operation 805 [1/1] (0.00ns)   --->   "%A6_addr_3 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 805 'getelementptr' 'A6_addr_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 806 [2/2] (1.75ns)   --->   "%A6_load_3 = load float* %A6_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 806 'load' 'A6_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_101 : Operation 807 [1/1] (0.00ns)   --->   "%A7_addr_3 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 807 'getelementptr' 'A7_addr_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 808 [2/2] (1.75ns)   --->   "%A7_load_3 = load float* %A7_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 808 'load' 'A7_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_101 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_67 = zext i2 %j_1_lcssa_2 to i3"   --->   Operation 809 'zext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 810 [1/1] (1.49ns)   --->   "%sum6_3 = add i4 %k_2_2, %j_1_lcssa_2_cast" [Group_5/sample.c:1886]   --->   Operation 810 'add' 'sum6_3' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 811 [1/1] (1.34ns)   --->   "%arrayNo_trunc2 = add i3 %tmp_67, %tmp_65" [Group_5/sample.c:1886]   --->   Operation 811 'add' 'arrayNo_trunc2' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum6_3, i32 3)" [Group_5/sample.c:1886]   --->   Operation 812 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_68 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc2, i1 %tmp_147)" [Group_5/sample.c:1886]   --->   Operation 813 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 814 [1/1] (1.21ns)   --->   "%tmp_i3 = icmp eq i4 %tmp_68, 0" [Group_5/sample.c:1886]   --->   Operation 814 'icmp' 'tmp_i3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_i2)   --->   "%tmp_i3_78 = select i1 %tmp_i3, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1886]   --->   Operation 815 'select' 'tmp_i3_78' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 816 [1/1] (1.21ns)   --->   "%tmp_252_i2 = icmp eq i4 %tmp_68, 1" [Group_5/sample.c:1886]   --->   Operation 816 'icmp' 'tmp_252_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 817 [1/1] (1.21ns)   --->   "%tmp_254_i2 = icmp eq i4 %tmp_68, 2" [Group_5/sample.c:1886]   --->   Operation 817 'icmp' 'tmp_254_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_i2)   --->   "%tmp_253_i2 = select i1 %tmp_254_i2, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1886]   --->   Operation 818 'select' 'tmp_253_i2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_i2)   --->   "%tmp_100 = or i1 %tmp_254_i2, %tmp_252_i2" [Group_5/sample.c:1886]   --->   Operation 819 'or' 'tmp_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 820 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_255_i2 = select i1 %tmp_100, float %tmp_253_i2, float %tmp_i3_78" [Group_5/sample.c:1886]   --->   Operation 820 'select' 'tmp_255_i2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 821 [1/1] (1.21ns)   --->   "%tmp_256_i2 = icmp eq i4 %tmp_68, 3" [Group_5/sample.c:1886]   --->   Operation 821 'icmp' 'tmp_256_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 822 [1/1] (1.21ns)   --->   "%tmp_258_i2 = icmp eq i4 %tmp_68, 4" [Group_5/sample.c:1886]   --->   Operation 822 'icmp' 'tmp_258_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node tmp_259_i3)   --->   "%tmp_257_i2 = select i1 %tmp_258_i2, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1886]   --->   Operation 823 'select' 'tmp_257_i2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node tmp_259_i3)   --->   "%tmp_101 = or i1 %tmp_258_i2, %tmp_256_i2" [Group_5/sample.c:1886]   --->   Operation 824 'or' 'tmp_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 825 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_259_i3 = select i1 %tmp_101, float %tmp_257_i2, float %tmp_255_i2" [Group_5/sample.c:1886]   --->   Operation 825 'select' 'tmp_259_i3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 826 [1/1] (1.21ns)   --->   "%tmp_260_i3 = icmp eq i4 %tmp_68, 5" [Group_5/sample.c:1886]   --->   Operation 826 'icmp' 'tmp_260_i3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 827 [1/1] (1.21ns)   --->   "%tmp_262_i3 = icmp eq i4 %tmp_68, 6" [Group_5/sample.c:1886]   --->   Operation 827 'icmp' 'tmp_262_i3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 828 [1/1] (1.21ns)   --->   "%tmp_264_i3 = icmp eq i4 %tmp_68, 7" [Group_5/sample.c:1886]   --->   Operation 828 'icmp' 'tmp_264_i3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 829 [1/1] (1.21ns)   --->   "%tmp_266_i3 = icmp eq i4 %tmp_68, -8" [Group_5/sample.c:1886]   --->   Operation 829 'icmp' 'tmp_266_i3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 95> <Delay = 4.00>
ST_102 : Operation 830 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %arrayNo_trunc to i64" [Group_5/sample.c:1886]   --->   Operation 830 'zext' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 831 [1/2] (1.75ns)   --->   "%A_load_3 = load float* %A_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 831 'load' 'A_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_102 : Operation 832 [1/2] (1.75ns)   --->   "%A1_load_3 = load float* %A1_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 832 'load' 'A1_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_102 : Operation 833 [1/2] (1.75ns)   --->   "%A2_load_3 = load float* %A2_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 833 'load' 'A2_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_102 : Operation 834 [1/2] (1.75ns)   --->   "%A3_load_3 = load float* %A3_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 834 'load' 'A3_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_102 : Operation 835 [1/2] (1.75ns)   --->   "%A4_load_3 = load float* %A4_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 835 'load' 'A4_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_102 : Operation 836 [1/2] (1.75ns)   --->   "%A5_load_3 = load float* %A5_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 836 'load' 'A5_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_102 : Operation 837 [1/2] (1.75ns)   --->   "%A6_load_3 = load float* %A6_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 837 'load' 'A6_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_102 : Operation 838 [1/2] (1.75ns)   --->   "%A7_load_3 = load float* %A7_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 838 'load' 'A7_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_102 : Operation 839 [1/1] (1.83ns)   --->   "%tmp_99 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_3, float %A1_load_3, float %A2_load_3, float %A3_load_3, float %A4_load_3, float %A5_load_3, float %A6_load_3, float %A7_load_3, i64 %arrayNo)" [Group_5/sample.c:1886]   --->   Operation 839 'mux' 'tmp_99' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node tmp_263_i3)   --->   "%tmp_261_i3 = select i1 %tmp_262_i3, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1886]   --->   Operation 840 'select' 'tmp_261_i3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node tmp_263_i3)   --->   "%tmp_102 = or i1 %tmp_262_i3, %tmp_260_i3" [Group_5/sample.c:1886]   --->   Operation 841 'or' 'tmp_102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 842 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_263_i3 = select i1 %tmp_102, float %tmp_261_i3, float %tmp_259_i3" [Group_5/sample.c:1886]   --->   Operation 842 'select' 'tmp_263_i3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node tmp_267_i3)   --->   "%tmp_265_i3 = select i1 %tmp_266_i3, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1886]   --->   Operation 843 'select' 'tmp_265_i3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node tmp_267_i3)   --->   "%tmp_108 = or i1 %tmp_266_i3, %tmp_264_i3" [Group_5/sample.c:1886]   --->   Operation 844 'or' 'tmp_108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 845 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_267_i3 = select i1 %tmp_108, float %tmp_265_i3, float %tmp_263_i3" [Group_5/sample.c:1886]   --->   Operation 845 'select' 'tmp_267_i3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 846 [1/1] (1.21ns)   --->   "%tmp_268_i3 = icmp eq i4 %tmp_68, -7" [Group_5/sample.c:1886]   --->   Operation 846 'icmp' 'tmp_268_i3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 847 [1/1] (1.21ns)   --->   "%tmp_270_i3 = icmp eq i4 %tmp_68, -6" [Group_5/sample.c:1886]   --->   Operation 847 'icmp' 'tmp_270_i3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node tmp_271_i3)   --->   "%tmp_269_i3 = select i1 %tmp_270_i3, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1886]   --->   Operation 848 'select' 'tmp_269_i3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node tmp_271_i3)   --->   "%tmp_109 = or i1 %tmp_270_i3, %tmp_268_i3" [Group_5/sample.c:1886]   --->   Operation 849 'or' 'tmp_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 850 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_271_i3 = select i1 %tmp_109, float %tmp_269_i3, float %tmp_267_i3" [Group_5/sample.c:1886]   --->   Operation 850 'select' 'tmp_271_i3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 851 [1/1] (1.21ns)   --->   "%tmp_272_i3 = icmp eq i4 %tmp_68, -5" [Group_5/sample.c:1886]   --->   Operation 851 'icmp' 'tmp_272_i3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 852 [1/1] (1.21ns)   --->   "%tmp_274_i3 = icmp eq i4 %tmp_68, -4" [Group_5/sample.c:1886]   --->   Operation 852 'icmp' 'tmp_274_i3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node tmp_275_i3)   --->   "%tmp_273_i3 = select i1 %tmp_274_i3, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1886]   --->   Operation 853 'select' 'tmp_273_i3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node tmp_275_i3)   --->   "%tmp_110 = or i1 %tmp_274_i3, %tmp_272_i3" [Group_5/sample.c:1886]   --->   Operation 854 'or' 'tmp_110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 855 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_275_i3 = select i1 %tmp_110, float %tmp_273_i3, float %tmp_271_i3" [Group_5/sample.c:1886]   --->   Operation 855 'select' 'tmp_275_i3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 856 [1/1] (1.21ns)   --->   "%tmp_276_i3 = icmp eq i4 %tmp_68, -3" [Group_5/sample.c:1886]   --->   Operation 856 'icmp' 'tmp_276_i3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 857 [1/1] (1.21ns)   --->   "%tmp_278_i3 = icmp eq i4 %tmp_68, -2" [Group_5/sample.c:1886]   --->   Operation 857 'icmp' 'tmp_278_i3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node merge_i3)   --->   "%tmp_277_i3 = select i1 %tmp_278_i3, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1886]   --->   Operation 858 'select' 'tmp_277_i3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node merge_i3)   --->   "%tmp_111 = or i1 %tmp_278_i3, %tmp_276_i3" [Group_5/sample.c:1886]   --->   Operation 859 'or' 'tmp_111' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 860 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i3 = select i1 %tmp_111, float %tmp_277_i3, float %tmp_275_i3" [Group_5/sample.c:1886]   --->   Operation 860 'select' 'merge_i3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 103 <SV = 96> <Delay = 3.65>
ST_103 : Operation 861 [5/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_99, %merge_i3" [Group_5/sample.c:1903]   --->   Operation 861 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 97> <Delay = 3.65>
ST_104 : Operation 862 [4/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_99, %merge_i3" [Group_5/sample.c:1903]   --->   Operation 862 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 98> <Delay = 3.65>
ST_105 : Operation 863 [3/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_99, %merge_i3" [Group_5/sample.c:1903]   --->   Operation 863 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 99> <Delay = 3.65>
ST_106 : Operation 864 [2/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_99, %merge_i3" [Group_5/sample.c:1903]   --->   Operation 864 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 100> <Delay = 3.65>
ST_107 : Operation 865 [1/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_99, %merge_i3" [Group_5/sample.c:1903]   --->   Operation 865 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 101> <Delay = 3.51>
ST_108 : Operation 866 [9/9] (3.51ns)   --->   "%sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 866 'fadd' 'sum_4_3' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 102> <Delay = 3.51>
ST_109 : Operation 867 [8/9] (3.51ns)   --->   "%sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 867 'fadd' 'sum_4_3' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 103> <Delay = 3.51>
ST_110 : Operation 868 [7/9] (3.51ns)   --->   "%sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 868 'fadd' 'sum_4_3' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 104> <Delay = 3.51>
ST_111 : Operation 869 [6/9] (3.51ns)   --->   "%sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 869 'fadd' 'sum_4_3' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 105> <Delay = 3.51>
ST_112 : Operation 870 [5/9] (3.51ns)   --->   "%sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 870 'fadd' 'sum_4_3' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 106> <Delay = 3.51>
ST_113 : Operation 871 [4/9] (3.51ns)   --->   "%sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 871 'fadd' 'sum_4_3' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 107> <Delay = 3.51>
ST_114 : Operation 872 [3/9] (3.51ns)   --->   "%sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 872 'fadd' 'sum_4_3' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 108> <Delay = 3.51>
ST_115 : Operation 873 [2/9] (3.51ns)   --->   "%sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 873 'fadd' 'sum_4_3' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 109> <Delay = 3.51>
ST_116 : Operation 874 [1/9] (3.51ns)   --->   "%sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000" [Group_5/sample.c:1903]   --->   Operation 874 'fadd' 'sum_4_3' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 875 [1/1] (1.35ns)   --->   "br label %105" [Group_5/sample.c:1891]   --->   Operation 875 'br' <Predicate = true> <Delay = 1.35>

State 117 <SV = 110> <Delay = 4.14>
ST_117 : Operation 876 [1/1] (0.00ns)   --->   "%i_3 = phi i64 [ 0, %104 ], [ %i_33_3_7, %134 ]" [Group_5/sample.c:1891]   --->   Operation 876 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 877 [1/1] (0.00ns)   --->   "%j_1_3 = phi i2 [ %j_1_lcssa_2, %104 ], [ 1, %134 ]"   --->   Operation 877 'phi' 'j_1_3' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 878 [1/1] (0.00ns)   --->   "%inneridx_1_3 = phi i64 [ %inneridx_1_lcssa_2, %104 ], [ %tmp_156, %134 ]" [Group_5/sample.c:1894]   --->   Operation 878 'phi' 'inneridx_1_3' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 879 [1/1] (0.00ns)   --->   "%sum_1_3 = phi float [ %sum_1_lcssa_2, %104 ], [ %sum_2_3_7, %134 ]" [Group_5/sample.c:1903]   --->   Operation 879 'phi' 'sum_1_3' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 880 [1/1] (2.34ns)   --->   "%exitcond1_3 = icmp eq i64 %i_3, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 880 'icmp' 'exitcond1_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 881 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3, label %138, label %107" [Group_5/sample.c:1891]   --->   Operation 881 'br' <Predicate = true> <Delay = 1.80>
ST_117 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_149 = shl i64 %i_3, 4" [Group_5/sample.c:1894]   --->   Operation 882 'shl' 'tmp_149' <Predicate = (!exitcond1_3)> <Delay = 0.00>
ST_117 : Operation 883 [1/1] (1.35ns)   --->   "br label %108" [Group_5/sample.c:1898]   --->   Operation 883 'br' <Predicate = (!exitcond1_3)> <Delay = 1.35>

State 118 <SV = 111> <Delay = 0.00>
ST_118 : Operation 884 [1/1] (0.00ns)   --->   "%j_2_3 = phi i1 [ false, %107 ], [ true, %109 ]"   --->   Operation 884 'phi' 'j_2_3' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 885 [1/1] (0.00ns)   --->   "%sum_2_3 = phi float [ %sum_1_3, %107 ], [ %sum_4_3, %109 ]" [Group_5/sample.c:1903]   --->   Operation 885 'phi' 'sum_2_3' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 886 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 886 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 887 [1/1] (0.00ns)   --->   "br i1 %j_2_3, label %106, label %109" [Group_5/sample.c:1898]   --->   Operation 887 'br' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 888 'specregionbegin' 'tmp_71' <Predicate = (!j_2_3)> <Delay = 0.00>
ST_118 : Operation 889 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 889 'specpipeline' <Predicate = (!j_2_3)> <Delay = 0.00>
ST_118 : Operation 890 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_71)" [Group_5/sample.c:1904]   --->   Operation 890 'specregionend' 'empty_80' <Predicate = (!j_2_3)> <Delay = 0.00>
ST_118 : Operation 891 [1/1] (0.00ns)   --->   "br label %108" [Group_5/sample.c:1898]   --->   Operation 891 'br' <Predicate = (!j_2_3)> <Delay = 0.00>

State 119 <SV = 112> <Delay = 4.14>
ST_119 : Operation 892 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 892 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_119 : Operation 893 [1/1] (0.00ns)   --->   "%i_33_3_s = or i64 %i_3, 1" [Group_5/sample.c:1891]   --->   Operation 893 'or' 'i_33_3_s' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 894 [1/1] (2.34ns)   --->   "%exitcond1_3_1 = icmp eq i64 %i_33_3_s, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 894 'icmp' 'exitcond1_3_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 895 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_1, label %138, label %111" [Group_5/sample.c:1891]   --->   Operation 895 'br' <Predicate = true> <Delay = 1.80>
ST_119 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_150 = shl i64 %i_33_3_s, 4" [Group_5/sample.c:1894]   --->   Operation 896 'shl' 'tmp_150' <Predicate = (!exitcond1_3_1)> <Delay = 0.00>
ST_119 : Operation 897 [1/1] (1.35ns)   --->   "br label %112" [Group_5/sample.c:1898]   --->   Operation 897 'br' <Predicate = (!exitcond1_3_1)> <Delay = 1.35>

State 120 <SV = 113> <Delay = 0.00>
ST_120 : Operation 898 [1/1] (0.00ns)   --->   "%j_2_3_1 = phi i1 [ false, %111 ], [ true, %113 ]"   --->   Operation 898 'phi' 'j_2_3_1' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 899 [1/1] (0.00ns)   --->   "%sum_2_3_1 = phi float [ %sum_2_3, %111 ], [ %sum_4_3, %113 ]" [Group_5/sample.c:1903]   --->   Operation 899 'phi' 'sum_2_3_1' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 900 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 900 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 901 [1/1] (0.00ns)   --->   "br i1 %j_2_3_1, label %110, label %113" [Group_5/sample.c:1898]   --->   Operation 901 'br' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 902 'specregionbegin' 'tmp_72' <Predicate = (!j_2_3_1)> <Delay = 0.00>
ST_120 : Operation 903 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 903 'specpipeline' <Predicate = (!j_2_3_1)> <Delay = 0.00>
ST_120 : Operation 904 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_72)" [Group_5/sample.c:1904]   --->   Operation 904 'specregionend' 'empty_82' <Predicate = (!j_2_3_1)> <Delay = 0.00>
ST_120 : Operation 905 [1/1] (0.00ns)   --->   "br label %112" [Group_5/sample.c:1898]   --->   Operation 905 'br' <Predicate = (!j_2_3_1)> <Delay = 0.00>

State 121 <SV = 114> <Delay = 4.14>
ST_121 : Operation 906 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 906 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_121 : Operation 907 [1/1] (0.00ns)   --->   "%i_33_3_1 = or i64 %i_3, 2" [Group_5/sample.c:1891]   --->   Operation 907 'or' 'i_33_3_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 908 [1/1] (2.34ns)   --->   "%exitcond1_3_2 = icmp eq i64 %i_33_3_1, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 908 'icmp' 'exitcond1_3_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 909 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_2, label %138, label %115" [Group_5/sample.c:1891]   --->   Operation 909 'br' <Predicate = true> <Delay = 1.80>
ST_121 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_151 = shl i64 %i_33_3_1, 4" [Group_5/sample.c:1894]   --->   Operation 910 'shl' 'tmp_151' <Predicate = (!exitcond1_3_2)> <Delay = 0.00>
ST_121 : Operation 911 [1/1] (1.35ns)   --->   "br label %116" [Group_5/sample.c:1898]   --->   Operation 911 'br' <Predicate = (!exitcond1_3_2)> <Delay = 1.35>

State 122 <SV = 115> <Delay = 0.00>
ST_122 : Operation 912 [1/1] (0.00ns)   --->   "%j_2_3_2 = phi i1 [ false, %115 ], [ true, %117 ]"   --->   Operation 912 'phi' 'j_2_3_2' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 913 [1/1] (0.00ns)   --->   "%sum_2_3_2 = phi float [ %sum_2_3_1, %115 ], [ %sum_4_3, %117 ]" [Group_5/sample.c:1903]   --->   Operation 913 'phi' 'sum_2_3_2' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 914 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 914 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 915 [1/1] (0.00ns)   --->   "br i1 %j_2_3_2, label %114, label %117" [Group_5/sample.c:1898]   --->   Operation 915 'br' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 916 'specregionbegin' 'tmp_75' <Predicate = (!j_2_3_2)> <Delay = 0.00>
ST_122 : Operation 917 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 917 'specpipeline' <Predicate = (!j_2_3_2)> <Delay = 0.00>
ST_122 : Operation 918 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_75)" [Group_5/sample.c:1904]   --->   Operation 918 'specregionend' 'empty_84' <Predicate = (!j_2_3_2)> <Delay = 0.00>
ST_122 : Operation 919 [1/1] (0.00ns)   --->   "br label %116" [Group_5/sample.c:1898]   --->   Operation 919 'br' <Predicate = (!j_2_3_2)> <Delay = 0.00>

State 123 <SV = 116> <Delay = 4.14>
ST_123 : Operation 920 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 920 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_123 : Operation 921 [1/1] (0.00ns)   --->   "%i_33_3_2 = or i64 %i_3, 3" [Group_5/sample.c:1891]   --->   Operation 921 'or' 'i_33_3_2' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 922 [1/1] (2.34ns)   --->   "%exitcond1_3_3 = icmp eq i64 %i_33_3_2, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 922 'icmp' 'exitcond1_3_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 923 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_3, label %138, label %119" [Group_5/sample.c:1891]   --->   Operation 923 'br' <Predicate = true> <Delay = 1.80>
ST_123 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_152 = shl i64 %i_33_3_2, 4" [Group_5/sample.c:1894]   --->   Operation 924 'shl' 'tmp_152' <Predicate = (!exitcond1_3_3)> <Delay = 0.00>
ST_123 : Operation 925 [1/1] (1.35ns)   --->   "br label %120" [Group_5/sample.c:1898]   --->   Operation 925 'br' <Predicate = (!exitcond1_3_3)> <Delay = 1.35>

State 124 <SV = 117> <Delay = 0.00>
ST_124 : Operation 926 [1/1] (0.00ns)   --->   "%j_2_3_3 = phi i1 [ false, %119 ], [ true, %121 ]"   --->   Operation 926 'phi' 'j_2_3_3' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 927 [1/1] (0.00ns)   --->   "%sum_2_3_3 = phi float [ %sum_2_3_2, %119 ], [ %sum_4_3, %121 ]" [Group_5/sample.c:1903]   --->   Operation 927 'phi' 'sum_2_3_3' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 928 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 928 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 929 [1/1] (0.00ns)   --->   "br i1 %j_2_3_3, label %118, label %121" [Group_5/sample.c:1898]   --->   Operation 929 'br' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 930 'specregionbegin' 'tmp_76' <Predicate = (!j_2_3_3)> <Delay = 0.00>
ST_124 : Operation 931 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 931 'specpipeline' <Predicate = (!j_2_3_3)> <Delay = 0.00>
ST_124 : Operation 932 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_76)" [Group_5/sample.c:1904]   --->   Operation 932 'specregionend' 'empty_86' <Predicate = (!j_2_3_3)> <Delay = 0.00>
ST_124 : Operation 933 [1/1] (0.00ns)   --->   "br label %120" [Group_5/sample.c:1898]   --->   Operation 933 'br' <Predicate = (!j_2_3_3)> <Delay = 0.00>

State 125 <SV = 118> <Delay = 4.14>
ST_125 : Operation 934 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 934 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_125 : Operation 935 [1/1] (0.00ns)   --->   "%i_33_3_3 = or i64 %i_3, 4" [Group_5/sample.c:1891]   --->   Operation 935 'or' 'i_33_3_3' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 936 [1/1] (2.34ns)   --->   "%exitcond1_3_4 = icmp eq i64 %i_33_3_3, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 936 'icmp' 'exitcond1_3_4' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 937 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_4, label %138, label %123" [Group_5/sample.c:1891]   --->   Operation 937 'br' <Predicate = true> <Delay = 1.80>
ST_125 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_153 = shl i64 %i_33_3_3, 4" [Group_5/sample.c:1894]   --->   Operation 938 'shl' 'tmp_153' <Predicate = (!exitcond1_3_4)> <Delay = 0.00>
ST_125 : Operation 939 [1/1] (1.35ns)   --->   "br label %124" [Group_5/sample.c:1898]   --->   Operation 939 'br' <Predicate = (!exitcond1_3_4)> <Delay = 1.35>

State 126 <SV = 119> <Delay = 0.00>
ST_126 : Operation 940 [1/1] (0.00ns)   --->   "%j_2_3_4 = phi i1 [ false, %123 ], [ true, %125 ]"   --->   Operation 940 'phi' 'j_2_3_4' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 941 [1/1] (0.00ns)   --->   "%sum_2_3_4 = phi float [ %sum_2_3_3, %123 ], [ %sum_4_3, %125 ]" [Group_5/sample.c:1903]   --->   Operation 941 'phi' 'sum_2_3_4' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 942 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 942 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 943 [1/1] (0.00ns)   --->   "br i1 %j_2_3_4, label %122, label %125" [Group_5/sample.c:1898]   --->   Operation 943 'br' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 944 'specregionbegin' 'tmp_77' <Predicate = (!j_2_3_4)> <Delay = 0.00>
ST_126 : Operation 945 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 945 'specpipeline' <Predicate = (!j_2_3_4)> <Delay = 0.00>
ST_126 : Operation 946 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_77)" [Group_5/sample.c:1904]   --->   Operation 946 'specregionend' 'empty_88' <Predicate = (!j_2_3_4)> <Delay = 0.00>
ST_126 : Operation 947 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1898]   --->   Operation 947 'br' <Predicate = (!j_2_3_4)> <Delay = 0.00>

State 127 <SV = 120> <Delay = 4.14>
ST_127 : Operation 948 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 948 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_127 : Operation 949 [1/1] (0.00ns)   --->   "%i_33_3_4 = or i64 %i_3, 5" [Group_5/sample.c:1891]   --->   Operation 949 'or' 'i_33_3_4' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 950 [1/1] (2.34ns)   --->   "%exitcond1_3_5 = icmp eq i64 %i_33_3_4, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 950 'icmp' 'exitcond1_3_5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 951 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_5, label %138, label %127" [Group_5/sample.c:1891]   --->   Operation 951 'br' <Predicate = true> <Delay = 1.80>
ST_127 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_154 = shl i64 %i_33_3_4, 4" [Group_5/sample.c:1894]   --->   Operation 952 'shl' 'tmp_154' <Predicate = (!exitcond1_3_5)> <Delay = 0.00>
ST_127 : Operation 953 [1/1] (1.35ns)   --->   "br label %128" [Group_5/sample.c:1898]   --->   Operation 953 'br' <Predicate = (!exitcond1_3_5)> <Delay = 1.35>

State 128 <SV = 121> <Delay = 0.00>
ST_128 : Operation 954 [1/1] (0.00ns)   --->   "%j_2_3_5 = phi i1 [ false, %127 ], [ true, %129 ]"   --->   Operation 954 'phi' 'j_2_3_5' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 955 [1/1] (0.00ns)   --->   "%sum_2_3_5 = phi float [ %sum_2_3_4, %127 ], [ %sum_4_3, %129 ]" [Group_5/sample.c:1903]   --->   Operation 955 'phi' 'sum_2_3_5' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 956 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 956 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 957 [1/1] (0.00ns)   --->   "br i1 %j_2_3_5, label %126, label %129" [Group_5/sample.c:1898]   --->   Operation 957 'br' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 958 'specregionbegin' 'tmp_78' <Predicate = (!j_2_3_5)> <Delay = 0.00>
ST_128 : Operation 959 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 959 'specpipeline' <Predicate = (!j_2_3_5)> <Delay = 0.00>
ST_128 : Operation 960 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_78)" [Group_5/sample.c:1904]   --->   Operation 960 'specregionend' 'empty_90' <Predicate = (!j_2_3_5)> <Delay = 0.00>
ST_128 : Operation 961 [1/1] (0.00ns)   --->   "br label %128" [Group_5/sample.c:1898]   --->   Operation 961 'br' <Predicate = (!j_2_3_5)> <Delay = 0.00>

State 129 <SV = 122> <Delay = 4.14>
ST_129 : Operation 962 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 962 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_129 : Operation 963 [1/1] (0.00ns)   --->   "%i_33_3_5 = or i64 %i_3, 6" [Group_5/sample.c:1891]   --->   Operation 963 'or' 'i_33_3_5' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 964 [1/1] (2.34ns)   --->   "%exitcond1_3_6 = icmp eq i64 %i_33_3_5, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 964 'icmp' 'exitcond1_3_6' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 965 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_6, label %138, label %131" [Group_5/sample.c:1891]   --->   Operation 965 'br' <Predicate = true> <Delay = 1.80>
ST_129 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_155 = shl i64 %i_33_3_5, 4" [Group_5/sample.c:1894]   --->   Operation 966 'shl' 'tmp_155' <Predicate = (!exitcond1_3_6)> <Delay = 0.00>
ST_129 : Operation 967 [1/1] (1.35ns)   --->   "br label %132" [Group_5/sample.c:1898]   --->   Operation 967 'br' <Predicate = (!exitcond1_3_6)> <Delay = 1.35>

State 130 <SV = 123> <Delay = 0.00>
ST_130 : Operation 968 [1/1] (0.00ns)   --->   "%j_2_3_6 = phi i1 [ false, %131 ], [ true, %133 ]"   --->   Operation 968 'phi' 'j_2_3_6' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 969 [1/1] (0.00ns)   --->   "%sum_2_3_6 = phi float [ %sum_2_3_5, %131 ], [ %sum_4_3, %133 ]" [Group_5/sample.c:1903]   --->   Operation 969 'phi' 'sum_2_3_6' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 970 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 970 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 971 [1/1] (0.00ns)   --->   "br i1 %j_2_3_6, label %130, label %133" [Group_5/sample.c:1898]   --->   Operation 971 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 972 'specregionbegin' 'tmp_79' <Predicate = (!j_2_3_6)> <Delay = 0.00>
ST_130 : Operation 973 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 973 'specpipeline' <Predicate = (!j_2_3_6)> <Delay = 0.00>
ST_130 : Operation 974 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_79)" [Group_5/sample.c:1904]   --->   Operation 974 'specregionend' 'empty_92' <Predicate = (!j_2_3_6)> <Delay = 0.00>
ST_130 : Operation 975 [1/1] (0.00ns)   --->   "br label %132" [Group_5/sample.c:1898]   --->   Operation 975 'br' <Predicate = (!j_2_3_6)> <Delay = 0.00>

State 131 <SV = 124> <Delay = 4.14>
ST_131 : Operation 976 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 976 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_131 : Operation 977 [1/1] (0.00ns)   --->   "%i_33_3_6 = or i64 %i_3, 7" [Group_5/sample.c:1891]   --->   Operation 977 'or' 'i_33_3_6' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 978 [1/1] (2.34ns)   --->   "%exitcond1_3_7 = icmp eq i64 %i_33_3_6, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 978 'icmp' 'exitcond1_3_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 979 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_7, label %138, label %135" [Group_5/sample.c:1891]   --->   Operation 979 'br' <Predicate = true> <Delay = 1.80>
ST_131 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_156 = shl i64 %i_33_3_6, 4" [Group_5/sample.c:1894]   --->   Operation 980 'shl' 'tmp_156' <Predicate = (!exitcond1_3_7)> <Delay = 0.00>
ST_131 : Operation 981 [1/1] (1.35ns)   --->   "br label %136" [Group_5/sample.c:1898]   --->   Operation 981 'br' <Predicate = (!exitcond1_3_7)> <Delay = 1.35>

State 132 <SV = 125> <Delay = 0.00>
ST_132 : Operation 982 [1/1] (0.00ns)   --->   "%j_2_3_7 = phi i1 [ false, %135 ], [ true, %137 ]"   --->   Operation 982 'phi' 'j_2_3_7' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 983 [1/1] (0.00ns)   --->   "%sum_2_3_7 = phi float [ %sum_2_3_6, %135 ], [ %sum_4_3, %137 ]" [Group_5/sample.c:1903]   --->   Operation 983 'phi' 'sum_2_3_7' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 984 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 984 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 985 [1/1] (0.00ns)   --->   "br i1 %j_2_3_7, label %134, label %137" [Group_5/sample.c:1898]   --->   Operation 985 'br' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 986 'specregionbegin' 'tmp_80' <Predicate = (!j_2_3_7)> <Delay = 0.00>
ST_132 : Operation 987 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 987 'specpipeline' <Predicate = (!j_2_3_7)> <Delay = 0.00>
ST_132 : Operation 988 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_80)" [Group_5/sample.c:1904]   --->   Operation 988 'specregionend' 'empty_94' <Predicate = (!j_2_3_7)> <Delay = 0.00>
ST_132 : Operation 989 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1898]   --->   Operation 989 'br' <Predicate = (!j_2_3_7)> <Delay = 0.00>

State 133 <SV = 126> <Delay = 2.99>
ST_133 : Operation 990 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 990 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_133 : Operation 991 [1/1] (2.99ns)   --->   "%i_33_3_7 = add i64 %i_3, 8" [Group_5/sample.c:1891]   --->   Operation 991 'add' 'i_33_3_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 992 [1/1] (0.00ns)   --->   "br label %105" [Group_5/sample.c:1891]   --->   Operation 992 'br' <Predicate = true> <Delay = 0.00>

State 134 <SV = 125> <Delay = 1.54>
ST_134 : Operation 993 [1/1] (0.00ns)   --->   "%sum_1_lcssa_3 = phi float [ %sum_1_3, %105 ], [ %sum_2_3, %106 ], [ %sum_2_3_1, %110 ], [ %sum_2_3_2, %114 ], [ %sum_2_3_3, %118 ], [ %sum_2_3_4, %122 ], [ %sum_2_3_5, %126 ], [ %sum_2_3_6, %130 ]" [Group_5/sample.c:1903]   --->   Operation 993 'phi' 'sum_1_lcssa_3' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 994 [1/1] (0.00ns)   --->   "%inneridx_1_lcssa_3 = phi i64 [ %inneridx_1_3, %105 ], [ %tmp_149, %106 ], [ %tmp_150, %110 ], [ %tmp_151, %114 ], [ %tmp_152, %118 ], [ %tmp_153, %122 ], [ %tmp_154, %126 ], [ %tmp_155, %130 ]" [Group_5/sample.c:1894]   --->   Operation 994 'phi' 'inneridx_1_lcssa_3' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 995 [1/1] (0.00ns)   --->   "%j_1_lcssa_3 = phi i2 [ %j_1_3, %105 ], [ 1, %106 ], [ 1, %110 ], [ 1, %114 ], [ 1, %118 ], [ 1, %122 ], [ 1, %126 ], [ 1, %130 ]"   --->   Operation 995 'phi' 'j_1_lcssa_3' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 996 [1/1] (1.54ns)   --->   "%k_2_3 = add i5 %k, 4" [Group_5/sample.c:1886]   --->   Operation 996 'add' 'k_2_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 997 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1886]   --->   Operation 997 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') [16]  (1.35 ns)

 <State 2>: 3.61ns
The critical path consists of the following:
	'phi' operation ('j') [16]  (0 ns)
	'icmp' operation ('tmp_i1', Group_5/sample.c:1886) [54]  (1.21 ns)
	'select' operation ('tmp_i2', Group_5/sample.c:1886) [55]  (0 ns)
	'select' operation ('tmp_255_i6', Group_5/sample.c:1886) [60]  (0.8 ns)
	'select' operation ('tmp_259_i1', Group_5/sample.c:1886) [65]  (0.8 ns)
	'select' operation ('tmp_263_i1', Group_5/sample.c:1886) [70]  (0.8 ns)

 <State 3>: 3.61ns
The critical path consists of the following:
	'icmp' operation ('tmp_268_i1', Group_5/sample.c:1886) [76]  (1.21 ns)
	'or' operation ('tmp_74', Group_5/sample.c:1886) [79]  (0 ns)
	'select' operation ('tmp_271_i1', Group_5/sample.c:1886) [80]  (0.8 ns)
	'select' operation ('tmp_275_i1', Group_5/sample.c:1886) [85]  (0.8 ns)
	'select' operation ('merge_i1', Group_5/sample.c:1886) [90]  (0.8 ns)

 <State 4>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_32', Group_5/sample.c:1903) [91]  (3.66 ns)

 <State 5>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_32', Group_5/sample.c:1903) [91]  (3.66 ns)

 <State 6>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_32', Group_5/sample.c:1903) [91]  (3.66 ns)

 <State 7>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_32', Group_5/sample.c:1903) [91]  (3.66 ns)

 <State 8>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_32', Group_5/sample.c:1903) [91]  (3.66 ns)

 <State 9>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [92]  (3.51 ns)

 <State 10>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [92]  (3.51 ns)

 <State 11>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [92]  (3.51 ns)

 <State 12>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [92]  (3.51 ns)

 <State 13>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [92]  (3.51 ns)

 <State 14>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [92]  (3.51 ns)

 <State 15>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [92]  (3.51 ns)

 <State 16>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [92]  (3.51 ns)

 <State 17>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [92]  (3.51 ns)

 <State 18>: 4.14ns
The critical path consists of the following:
	'phi' operation ('i', Group_5/sample.c:1891) with incoming values : ('i_33_0_7', Group_5/sample.c:1891) [95]  (0 ns)
	'icmp' operation ('exitcond1', Group_5/sample.c:1891) [99]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [245]  (1.8 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_s', Group_5/sample.c:1891) [116]  (0 ns)
	'icmp' operation ('exitcond1_0_1', Group_5/sample.c:1891) [117]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [245]  (1.8 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_1', Group_5/sample.c:1891) [134]  (0 ns)
	'icmp' operation ('exitcond1_0_2', Group_5/sample.c:1891) [135]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [245]  (1.8 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_2', Group_5/sample.c:1891) [152]  (0 ns)
	'icmp' operation ('exitcond1_0_3', Group_5/sample.c:1891) [153]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [245]  (1.8 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_3', Group_5/sample.c:1891) [170]  (0 ns)
	'icmp' operation ('exitcond1_0_4', Group_5/sample.c:1891) [171]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [245]  (1.8 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_4', Group_5/sample.c:1891) [188]  (0 ns)
	'icmp' operation ('exitcond1_0_5', Group_5/sample.c:1891) [189]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [245]  (1.8 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_5', Group_5/sample.c:1891) [206]  (0 ns)
	'icmp' operation ('exitcond1_0_6', Group_5/sample.c:1891) [207]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [245]  (1.8 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_6', Group_5/sample.c:1891) [224]  (0 ns)
	'icmp' operation ('exitcond1_0_7', Group_5/sample.c:1891) [225]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [245]  (1.8 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_0_7', Group_5/sample.c:1891) [242]  (3 ns)

 <State 35>: 4.3ns
The critical path consists of the following:
	'phi' operation ('j_1_lcssa') [247]  (0 ns)
	'add' operation ('sum6_1', Group_5/sample.c:1886) [277]  (1.49 ns)
	'icmp' operation ('tmp_254_i', Group_5/sample.c:1886) [284]  (1.21 ns)
	'or' operation ('tmp_84', Group_5/sample.c:1886) [286]  (0 ns)
	'select' operation ('tmp_255_i', Group_5/sample.c:1886) [287]  (0.8 ns)
	'select' operation ('tmp_259_i', Group_5/sample.c:1886) [292]  (0.8 ns)

 <State 36>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_261_i', Group_5/sample.c:1886) [295]  (0 ns)
	'select' operation ('tmp_263_i', Group_5/sample.c:1886) [297]  (0.8 ns)
	'select' operation ('tmp_267_i', Group_5/sample.c:1886) [302]  (0.8 ns)
	'select' operation ('tmp_271_i', Group_5/sample.c:1886) [307]  (0.8 ns)
	'select' operation ('tmp_275_i', Group_5/sample.c:1886) [312]  (0.8 ns)
	'select' operation ('merge_i', Group_5/sample.c:1886) [317]  (0.8 ns)

 <State 37>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [318]  (3.66 ns)

 <State 38>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [318]  (3.66 ns)

 <State 39>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [318]  (3.66 ns)

 <State 40>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [318]  (3.66 ns)

 <State 41>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [318]  (3.66 ns)

 <State 42>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [319]  (3.51 ns)

 <State 43>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [319]  (3.51 ns)

 <State 44>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [319]  (3.51 ns)

 <State 45>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [319]  (3.51 ns)

 <State 46>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [319]  (3.51 ns)

 <State 47>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [319]  (3.51 ns)

 <State 48>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [319]  (3.51 ns)

 <State 49>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [319]  (3.51 ns)

 <State 50>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [319]  (3.51 ns)

 <State 51>: 4.14ns
The critical path consists of the following:
	'phi' operation ('i_1', Group_5/sample.c:1891) with incoming values : ('i_33_1_7', Group_5/sample.c:1891) [322]  (0 ns)
	'icmp' operation ('exitcond1_1', Group_5/sample.c:1891) [326]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [472]  (1.8 ns)

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_s', Group_5/sample.c:1891) [343]  (0 ns)
	'icmp' operation ('exitcond1_1_1', Group_5/sample.c:1891) [344]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [472]  (1.8 ns)

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_1', Group_5/sample.c:1891) [361]  (0 ns)
	'icmp' operation ('exitcond1_1_2', Group_5/sample.c:1891) [362]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [472]  (1.8 ns)

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_2', Group_5/sample.c:1891) [379]  (0 ns)
	'icmp' operation ('exitcond1_1_3', Group_5/sample.c:1891) [380]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [472]  (1.8 ns)

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_3', Group_5/sample.c:1891) [397]  (0 ns)
	'icmp' operation ('exitcond1_1_4', Group_5/sample.c:1891) [398]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [472]  (1.8 ns)

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_4', Group_5/sample.c:1891) [415]  (0 ns)
	'icmp' operation ('exitcond1_1_5', Group_5/sample.c:1891) [416]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [472]  (1.8 ns)

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_5', Group_5/sample.c:1891) [433]  (0 ns)
	'icmp' operation ('exitcond1_1_6', Group_5/sample.c:1891) [434]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [472]  (1.8 ns)

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_6', Group_5/sample.c:1891) [451]  (0 ns)
	'icmp' operation ('exitcond1_1_7', Group_5/sample.c:1891) [452]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [472]  (1.8 ns)

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_1_7', Group_5/sample.c:1891) [469]  (3 ns)

 <State 68>: 4.3ns
The critical path consists of the following:
	'phi' operation ('j_1_lcssa_1') [474]  (0 ns)
	'add' operation ('sum6_2', Group_5/sample.c:1886) [504]  (1.49 ns)
	'icmp' operation ('tmp_i2_60', Group_5/sample.c:1886) [508]  (1.21 ns)
	'select' operation ('tmp_i1_61', Group_5/sample.c:1886) [509]  (0 ns)
	'select' operation ('tmp_255_i1', Group_5/sample.c:1886) [514]  (0.8 ns)
	'select' operation ('tmp_259_i2', Group_5/sample.c:1886) [519]  (0.8 ns)

 <State 69>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_261_i2', Group_5/sample.c:1886) [522]  (0 ns)
	'select' operation ('tmp_263_i2', Group_5/sample.c:1886) [524]  (0.8 ns)
	'select' operation ('tmp_267_i2', Group_5/sample.c:1886) [529]  (0.8 ns)
	'select' operation ('tmp_271_i2', Group_5/sample.c:1886) [534]  (0.8 ns)
	'select' operation ('tmp_275_i2', Group_5/sample.c:1886) [539]  (0.8 ns)
	'select' operation ('merge_i2', Group_5/sample.c:1886) [544]  (0.8 ns)

 <State 70>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [545]  (3.66 ns)

 <State 71>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [545]  (3.66 ns)

 <State 72>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [545]  (3.66 ns)

 <State 73>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [545]  (3.66 ns)

 <State 74>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [545]  (3.66 ns)

 <State 75>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [546]  (3.51 ns)

 <State 76>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [546]  (3.51 ns)

 <State 77>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [546]  (3.51 ns)

 <State 78>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [546]  (3.51 ns)

 <State 79>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [546]  (3.51 ns)

 <State 80>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [546]  (3.51 ns)

 <State 81>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [546]  (3.51 ns)

 <State 82>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [546]  (3.51 ns)

 <State 83>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [546]  (3.51 ns)

 <State 84>: 4.14ns
The critical path consists of the following:
	'phi' operation ('i_2', Group_5/sample.c:1891) with incoming values : ('i_33_2_7', Group_5/sample.c:1891) [549]  (0 ns)
	'icmp' operation ('exitcond1_2', Group_5/sample.c:1891) [553]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [699]  (1.8 ns)

 <State 85>: 0ns
The critical path consists of the following:

 <State 86>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_s', Group_5/sample.c:1891) [570]  (0 ns)
	'icmp' operation ('exitcond1_2_1', Group_5/sample.c:1891) [571]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [699]  (1.8 ns)

 <State 87>: 0ns
The critical path consists of the following:

 <State 88>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_1', Group_5/sample.c:1891) [588]  (0 ns)
	'icmp' operation ('exitcond1_2_2', Group_5/sample.c:1891) [589]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [699]  (1.8 ns)

 <State 89>: 0ns
The critical path consists of the following:

 <State 90>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_2', Group_5/sample.c:1891) [606]  (0 ns)
	'icmp' operation ('exitcond1_2_3', Group_5/sample.c:1891) [607]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [699]  (1.8 ns)

 <State 91>: 0ns
The critical path consists of the following:

 <State 92>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_3', Group_5/sample.c:1891) [624]  (0 ns)
	'icmp' operation ('exitcond1_2_4', Group_5/sample.c:1891) [625]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [699]  (1.8 ns)

 <State 93>: 0ns
The critical path consists of the following:

 <State 94>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_4', Group_5/sample.c:1891) [642]  (0 ns)
	'icmp' operation ('exitcond1_2_5', Group_5/sample.c:1891) [643]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [699]  (1.8 ns)

 <State 95>: 0ns
The critical path consists of the following:

 <State 96>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_5', Group_5/sample.c:1891) [660]  (0 ns)
	'icmp' operation ('exitcond1_2_6', Group_5/sample.c:1891) [661]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [699]  (1.8 ns)

 <State 97>: 0ns
The critical path consists of the following:

 <State 98>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_6', Group_5/sample.c:1891) [678]  (0 ns)
	'icmp' operation ('exitcond1_2_7', Group_5/sample.c:1891) [679]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [699]  (1.8 ns)

 <State 99>: 0ns
The critical path consists of the following:

 <State 100>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_2_7', Group_5/sample.c:1891) [696]  (3 ns)

 <State 101>: 4.3ns
The critical path consists of the following:
	'phi' operation ('j_1_lcssa_2') [701]  (0 ns)
	'add' operation ('sum6_3', Group_5/sample.c:1886) [731]  (1.49 ns)
	'icmp' operation ('tmp_252_i2', Group_5/sample.c:1886) [737]  (1.21 ns)
	'or' operation ('tmp_100', Group_5/sample.c:1886) [740]  (0 ns)
	'select' operation ('tmp_255_i2', Group_5/sample.c:1886) [741]  (0.8 ns)
	'select' operation ('tmp_259_i3', Group_5/sample.c:1886) [746]  (0.8 ns)

 <State 102>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_261_i3', Group_5/sample.c:1886) [749]  (0 ns)
	'select' operation ('tmp_263_i3', Group_5/sample.c:1886) [751]  (0.8 ns)
	'select' operation ('tmp_267_i3', Group_5/sample.c:1886) [756]  (0.8 ns)
	'select' operation ('tmp_271_i3', Group_5/sample.c:1886) [761]  (0.8 ns)
	'select' operation ('tmp_275_i3', Group_5/sample.c:1886) [766]  (0.8 ns)
	'select' operation ('merge_i3', Group_5/sample.c:1886) [771]  (0.8 ns)

 <State 103>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [772]  (3.66 ns)

 <State 104>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [772]  (3.66 ns)

 <State 105>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [772]  (3.66 ns)

 <State 106>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [772]  (3.66 ns)

 <State 107>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [772]  (3.66 ns)

 <State 108>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [773]  (3.51 ns)

 <State 109>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [773]  (3.51 ns)

 <State 110>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [773]  (3.51 ns)

 <State 111>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [773]  (3.51 ns)

 <State 112>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [773]  (3.51 ns)

 <State 113>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [773]  (3.51 ns)

 <State 114>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [773]  (3.51 ns)

 <State 115>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [773]  (3.51 ns)

 <State 116>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [773]  (3.51 ns)

 <State 117>: 4.14ns
The critical path consists of the following:
	'phi' operation ('i_3', Group_5/sample.c:1891) with incoming values : ('i_33_3_7', Group_5/sample.c:1891) [776]  (0 ns)
	'icmp' operation ('exitcond1_3', Group_5/sample.c:1891) [780]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [926]  (1.8 ns)

 <State 118>: 0ns
The critical path consists of the following:

 <State 119>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_s', Group_5/sample.c:1891) [797]  (0 ns)
	'icmp' operation ('exitcond1_3_1', Group_5/sample.c:1891) [798]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [926]  (1.8 ns)

 <State 120>: 0ns
The critical path consists of the following:

 <State 121>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_1', Group_5/sample.c:1891) [815]  (0 ns)
	'icmp' operation ('exitcond1_3_2', Group_5/sample.c:1891) [816]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [926]  (1.8 ns)

 <State 122>: 0ns
The critical path consists of the following:

 <State 123>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_2', Group_5/sample.c:1891) [833]  (0 ns)
	'icmp' operation ('exitcond1_3_3', Group_5/sample.c:1891) [834]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [926]  (1.8 ns)

 <State 124>: 0ns
The critical path consists of the following:

 <State 125>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_3', Group_5/sample.c:1891) [851]  (0 ns)
	'icmp' operation ('exitcond1_3_4', Group_5/sample.c:1891) [852]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [926]  (1.8 ns)

 <State 126>: 0ns
The critical path consists of the following:

 <State 127>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_4', Group_5/sample.c:1891) [869]  (0 ns)
	'icmp' operation ('exitcond1_3_5', Group_5/sample.c:1891) [870]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [926]  (1.8 ns)

 <State 128>: 0ns
The critical path consists of the following:

 <State 129>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_5', Group_5/sample.c:1891) [887]  (0 ns)
	'icmp' operation ('exitcond1_3_6', Group_5/sample.c:1891) [888]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [926]  (1.8 ns)

 <State 130>: 0ns
The critical path consists of the following:

 <State 131>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_6', Group_5/sample.c:1891) [905]  (0 ns)
	'icmp' operation ('exitcond1_3_7', Group_5/sample.c:1891) [906]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) [926]  (1.8 ns)

 <State 132>: 0ns
The critical path consists of the following:

 <State 133>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_3_7', Group_5/sample.c:1891) [923]  (3 ns)

 <State 134>: 1.55ns
The critical path consists of the following:
	'add' operation ('k_2_3', Group_5/sample.c:1886) [929]  (1.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
