enclosed in the project is verilog code for i2c master and slave design
considerations-
clocks are synchronised
