\documentclass{article}
\usepackage{lmodern}
\usepackage{upquote}
\usepackage{cite}
\usepackage{tikz}
\usepackage[hidelinks, pdfusetitle]{hyperref}

\usetikzlibrary{positioning}

\newcommand{\pytvversion}{0.5.6}

\title{PyTV: Python Templated Verilog}
\author{Wuqiong Zhao%
  \thanks{The author was with Southeast University, Nanjing, China,
  and is now with the University of California San Diego, La Jolla, CA, USA.
  e-mail: \texttt{me@wqzhao.org}.}}

\begin{document}

\maketitle

\begin{abstract}
  PyTV (Python Templated Verilog)%
  \footnote{This is the documentation to PyTV version \texttt{\pytvversion{}}.
  Digital version of this document is available at \url{https://go.wqzhao.org/pytv-docs}.}
  is a Rust library and binary tool that extends Verilog with Python templating.
  Utilizing the flexibility of Python,
  PyTV allows users to write Verilog code with Python syntax and features
  including if statements, for loops, function definitions, etc.
  Moreover, PyTV supports instantiation of modules with complex parameters,
  and enables hierarchy extraction.
\end{abstract}

\tableofcontents

\section{Introduction}\label{sec:introduction}
\input{sections/introduction}

\section{Installation}\label{sec:installation}
\input{sections/installation}

\section{Architecture}\label{sec:architecture}
\input{sections/architecture}

\section{Syntax Specifications}\label{sec:syntax}
\input{sections/syntax}

\section{Usage}\label{sec:usage}
\input{sections/usage}

\section{Limitations}\label{sec:limitations}
\input{sections/limitations}

\section{Further Readings}\label{sec:ads}
\input{sections/ads}

\section*{Acknowledgments}
\addcontentsline{toc}{section}{Acknowledgments}
\input{sections/acknowledgments}

\bibliographystyle{IEEEtran}
\phantomsection
\addcontentsline{toc}{section}{References}
\bgroup
\small
\bibliography{IEEEabrv, ref}
\egroup

\end{document}
