0.7
2020.2
May  7 2023
15:10:42
/home/hhussien/fpga_assignment/assignment_1/counter/counter.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1753196295,verilog,,/home/hhussien/fpga_assignment/assignment_1/counter/counter.srcs/sources_1/new/clock_divider.v,,clk_wiz_0,,,../../../../counter.ip_user_files/ipstatic,,,,,
/home/hhussien/fpga_assignment/assignment_1/counter/counter.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1753196295,verilog,,/home/hhussien/fpga_assignment/assignment_1/counter/counter.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../counter.ip_user_files/ipstatic,,,,,
/home/hhussien/fpga_assignment/assignment_1/counter/counter.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/hhussien/fpga_assignment/assignment_1/counter/counter.srcs/sim_1/new/tb.v,1753277537,verilog,,,,tb,,,../../../../counter.ip_user_files/ipstatic,,,,,
/home/hhussien/fpga_assignment/assignment_1/counter/counter.srcs/sources_1/new/clock_divider.v,1753194401,verilog,,/home/hhussien/fpga_assignment/assignment_1/counter/counter.srcs/sources_1/new/counter_3bits.v,,clock_divider,,,../../../../counter.ip_user_files/ipstatic,,,,,
/home/hhussien/fpga_assignment/assignment_1/counter/counter.srcs/sources_1/new/counter_3bits.v,1753195458,verilog,,/home/hhussien/fpga_assignment/assignment_1/counter/counter.srcs/sources_1/new/top.v,,counter_3bits,,,../../../../counter.ip_user_files/ipstatic,,,,,
/home/hhussien/fpga_assignment/assignment_1/counter/counter.srcs/sources_1/new/top.v,1753197439,verilog,,/home/hhussien/fpga_assignment/assignment_1/counter/counter.srcs/sim_1/new/tb.v,,top,,,../../../../counter.ip_user_files/ipstatic,,,,,
