Analysis & Synthesis report for RISC
Fri May 06 04:33:32 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "IR:irInst"
 12. Port Connectivity Checks: "alu:aluInst"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 06 04:33:32 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; RISC                                        ;
; Top-level Entity Name              ; RISC                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,340                                       ;
;     Total combinational functions  ; 1,340                                       ;
;     Dedicated logic registers      ; 5                                           ;
; Total registers                    ; 5                                           ;
; Total pins                         ; 11                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; RISC               ; RISC               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processors 3-4         ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                          ;
+----------------------------------+-----------------+-----------------------+------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path             ; Library ;
+----------------------------------+-----------------+-----------------------+------------------------------------------+---------+
; RISC.vhd                         ; yes             ; User VHDL File        ; C:/CODE/outcode/RISC-2/RISC.vhd          ;         ;
; Memory.vhd                       ; yes             ; User VHDL File        ; C:/CODE/outcode/RISC-2/Memory.vhd        ;         ;
; RegisterFile.vhd                 ; yes             ; User VHDL File        ; C:/CODE/outcode/RISC-2/RegisterFile.vhd  ;         ;
; alu.vhd                          ; yes             ; Auto-Found VHDL File  ; C:/CODE/outcode/RISC-2/alu.vhd           ;         ;
; sixteenbitrca.vhd                ; yes             ; Auto-Found VHDL File  ; C:/CODE/outcode/RISC-2/sixteenbitrca.vhd ;         ;
; onebitfulladd.vhd                ; yes             ; Auto-Found VHDL File  ; C:/CODE/outcode/RISC-2/onebitfulladd.vhd ;         ;
; onebithalfadd.vhd                ; yes             ; Auto-Found VHDL File  ; C:/CODE/outcode/RISC-2/onebithalfadd.vhd ;         ;
; ir.vhd                           ; yes             ; Auto-Found VHDL File  ; C:/CODE/outcode/RISC-2/ir.vhd            ;         ;
+----------------------------------+-----------------+-----------------------+------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,340    ;
;                                             ;          ;
; Total combinational functions               ; 1340     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 559      ;
;     -- 3 input functions                    ; 728      ;
;     -- <=2 input functions                  ; 53       ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 1340     ;
;     -- arithmetic mode                      ; 0        ;
;                                             ;          ;
; Total registers                             ; 5        ;
;     -- Dedicated logic registers            ; 5        ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 11       ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; memWrite ;
; Maximum fan-out                             ; 97       ;
; Total fan-out                               ; 4557     ;
; Average fan-out                             ; 3.33     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                         ; Entity Name   ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+---------------+--------------+
; |RISC                             ; 1340 (456)          ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 11   ; 0            ; |RISC                                                                       ; RISC          ; work         ;
;    |alu:aluInst|                  ; 43 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst                                                           ; alu           ; work         ;
;       |SixteenBitRCA:adder|       ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder                                       ; SixteenBitRCA ; work         ;
;          |OnebitFullAdd:a10|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a10                     ; OnebitFullAdd ; work         ;
;          |OnebitFullAdd:a11|      ; 2 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a11                     ; OnebitFullAdd ; work         ;
;             |OnebitHalfAdd:obha2| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a11|OnebitHalfAdd:obha2 ; OnebitHalfAdd ; work         ;
;          |OnebitFullAdd:a12|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a12                     ; OnebitFullAdd ; work         ;
;          |OnebitFullAdd:a13|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a13                     ; OnebitFullAdd ; work         ;
;          |OnebitFullAdd:a14|      ; 2 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a14                     ; OnebitFullAdd ; work         ;
;             |OnebitHalfAdd:obha2| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a14|OnebitHalfAdd:obha2 ; OnebitHalfAdd ; work         ;
;          |OnebitFullAdd:a15|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a15                     ; OnebitFullAdd ; work         ;
;          |OnebitFullAdd:a2|       ; 2 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a2                      ; OnebitFullAdd ; work         ;
;             |OnebitHalfAdd:obha2| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a2|OnebitHalfAdd:obha2  ; OnebitHalfAdd ; work         ;
;          |OnebitFullAdd:a4|       ; 4 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a4                      ; OnebitFullAdd ; work         ;
;             |OnebitHalfAdd:obha2| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a4|OnebitHalfAdd:obha2  ; OnebitHalfAdd ; work         ;
;          |OnebitFullAdd:a5|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a5                      ; OnebitFullAdd ; work         ;
;             |OnebitHalfAdd:obha2| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a5|OnebitHalfAdd:obha2  ; OnebitHalfAdd ; work         ;
;          |OnebitFullAdd:a6|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a6                      ; OnebitFullAdd ; work         ;
;          |OnebitFullAdd:a7|       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a7                      ; OnebitFullAdd ; work         ;
;          |OnebitFullAdd:a8|       ; 2 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a8                      ; OnebitFullAdd ; work         ;
;             |OnebitHalfAdd:obha2| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a8|OnebitHalfAdd:obha2  ; OnebitHalfAdd ; work         ;
;          |OnebitFullAdd:a9|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|alu:aluInst|SixteenBitRCA:adder|OnebitFullAdd:a9                      ; OnebitFullAdd ; work         ;
;    |memory:mem|                   ; 545 (545)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|memory:mem                                                            ; memory        ; work         ;
;    |registerfile:rf|              ; 296 (296)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC|registerfile:rf                                                       ; registerfile  ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+------------------------------------------------------+------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal    ; Free of Timing Hazards ;
+------------------------------------------------------+------------------------+------------------------+
; nextState[0]                                         ; nextState[4]           ; no                     ;
; nextState[1]                                         ; nextState[4]           ; no                     ;
; nextState[2]                                         ; nextState[4]           ; no                     ;
; nextState[3]                                         ; nextState[4]           ; no                     ;
; nextState[4]                                         ; nextState[4]           ; no                     ;
; tempInstr[12]                                        ; Equal2                 ; yes                    ;
; tempInstr[14]                                        ; Equal2                 ; yes                    ;
; tempInstr[15]                                        ; Equal2                 ; yes                    ;
; tempInstr[13]                                        ; Equal2                 ; yes                    ;
; tempInstr[0]                                         ; Equal2                 ; yes                    ;
; tempInstr[1]                                         ; Equal2                 ; yes                    ;
; aluIn2[1]                                            ; aluIn2[9]              ; yes                    ;
; aluIn1[1]                                            ; aluIn1[0]              ; yes                    ;
; aluIn2[0]                                            ; aluIn2[9]              ; yes                    ;
; aluIn1[0]                                            ; aluIn1[0]              ; yes                    ;
; aluSel[0]                                            ; aluSel[0]              ; yes                    ;
; aluIn2[5]                                            ; aluIn2[9]              ; yes                    ;
; aluIn1[5]                                            ; aluIn1[0]              ; yes                    ;
; aluIn2[4]                                            ; aluIn2[9]              ; yes                    ;
; aluIn1[4]                                            ; aluIn1[0]              ; yes                    ;
; aluIn2[3]                                            ; aluIn2[9]              ; yes                    ;
; aluIn1[3]                                            ; aluIn1[0]              ; yes                    ;
; aluIn2[2]                                            ; aluIn2[9]              ; yes                    ;
; aluIn1[2]                                            ; aluIn1[0]              ; yes                    ;
; aluIn2[14]                                           ; aluIn2[9]              ; yes                    ;
; aluIn1[14]                                           ; aluIn1[0]              ; yes                    ;
; aluIn2[13]                                           ; aluIn2[9]              ; yes                    ;
; aluIn1[13]                                           ; aluIn1[0]              ; yes                    ;
; aluIn2[12]                                           ; aluIn2[9]              ; yes                    ;
; aluIn1[12]                                           ; aluIn1[0]              ; yes                    ;
; aluIn2[11]                                           ; aluIn2[9]              ; yes                    ;
; aluIn1[11]                                           ; aluIn1[0]              ; yes                    ;
; aluIn1[10]                                           ; aluIn1[0]              ; yes                    ;
; aluIn2[10]                                           ; aluIn2[9]              ; yes                    ;
; aluIn2[9]                                            ; aluIn2[9]              ; yes                    ;
; aluIn1[9]                                            ; aluIn1[0]              ; yes                    ;
; aluIn2[8]                                            ; aluIn2[9]              ; yes                    ;
; aluIn1[8]                                            ; aluIn1[0]              ; yes                    ;
; aluIn2[7]                                            ; aluIn2[9]              ; yes                    ;
; aluIn1[7]                                            ; aluIn1[0]              ; yes                    ;
; aluIn2[6]                                            ; aluIn2[9]              ; yes                    ;
; aluIn1[6]                                            ; aluIn1[0]              ; yes                    ;
; aluIn2[15]                                           ; aluIn2[9]              ; yes                    ;
; aluIn1[15]                                           ; aluIn1[0]              ; yes                    ;
; regNum[0]                                            ; regNum[0]              ; yes                    ;
; regNum[1]                                            ; regNum[0]              ; yes                    ;
; regNum[2]                                            ; regNum[0]              ; yes                    ;
; regNum[3]                                            ; regNum[0]              ; yes                    ;
; memory:mem|do[12]                                    ; memory:mem|do[15]      ; yes                    ;
; memory:mem|do[14]                                    ; memory:mem|do[15]      ; yes                    ;
; memory:mem|do[15]                                    ; memory:mem|do[15]      ; yes                    ;
; memory:mem|do[13]                                    ; memory:mem|do[15]      ; yes                    ;
; memory:mem|do[0]                                     ; memory:mem|do[15]      ; yes                    ;
; memory:mem|do[1]                                     ; memory:mem|do[15]      ; yes                    ;
; registerfile:rf|data[2][1]                           ; registerfile:rf|Equal7 ; yes                    ;
; rfSel2[1]                                            ; rfSel2[0]              ; yes                    ;
; registerfile:rf|data[4][1]                           ; registerfile:rf|Equal7 ; yes                    ;
; rfSel2[2]                                            ; rfSel2[0]              ; yes                    ;
; registerfile:rf|data[0][1]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[6][1]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[5][1]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[3][1]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[1][1]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[7][1]                           ; registerfile:rf|Equal7 ; yes                    ;
; rfSel2[0]                                            ; rfSel2[0]              ; yes                    ;
; registerfile:rf|data[2][0]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[4][0]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[0][0]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[6][0]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[5][0]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[3][0]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[1][0]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[7][0]                           ; registerfile:rf|Equal7 ; yes                    ;
; aluIn2Mux[1]                                         ; aluIn2Mux[0]           ; yes                    ;
; aluIn2Mux[0]                                         ; aluIn2Mux[0]           ; yes                    ;
; aluIn2Mux[2]                                         ; aluIn2Mux[0]           ; yes                    ;
; prevPC[1]                                            ; Equal2                 ; yes                    ;
; rfSel1[1]                                            ; rfSel1[0]              ; yes                    ;
; rfSel1[2]                                            ; rfSel1[0]              ; yes                    ;
; rfSel1[0]                                            ; rfSel1[0]              ; yes                    ;
; aluIn1Mux[0]                                         ; aluIn1Mux[0]           ; yes                    ;
; aluIn1Mux[1]                                         ; aluIn1Mux[0]           ; yes                    ;
; lmsmAddr[1]                                          ; lmsmAddr[0]            ; yes                    ;
; prevPC[0]                                            ; Equal2                 ; yes                    ;
; lmsmAddr[0]                                          ; lmsmAddr[0]            ; yes                    ;
; loadCurrent                                          ; loadCurrent            ; yes                    ;
; registerfile:rf|data[2][5]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[4][5]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[0][5]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[6][5]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[5][5]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[3][5]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[1][5]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[7][5]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[2][4]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[4][4]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[0][4]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[6][4]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[5][4]                           ; registerfile:rf|Equal7 ; yes                    ;
; registerfile:rf|data[3][4]                           ; registerfile:rf|Equal7 ; yes                    ;
; Number of user-specified and inferred latches = 542  ;                        ;                        ;
+------------------------------------------------------+------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RISC|nextState[4]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |RISC|memory:mem|mem_reg[7][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |RISC|memory:mem|mem_reg[6][4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |RISC|memory:mem|mem_reg[5][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |RISC|memory:mem|mem_reg[4][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |RISC|memory:mem|mem_reg[0][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC|aluIn1[5]                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |RISC|registerfile:rf|doutb[10] ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |RISC|registerfile:rf|douta[12] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |RISC|aluIn2[8]                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |RISC|aluIn2[14]                ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |RISC|memory:mem|Mux2           ;
; 17:1               ; 3 bits    ; 33 LEs        ; 6 LEs                ; 27 LEs                 ; No         ; |RISC|rfSel1[0]                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |RISC|aluIn2[2]                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |RISC|rfSelW[1]                 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |RISC|rfDataIn[4]               ;
; 8:1                ; 9 bits    ; 45 LEs        ; 27 LEs               ; 18 LEs                 ; No         ; |RISC|rfDataIn[11]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "IR:irInst"     ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; irwrite ; Input ; Info     ; Stuck at VCC ;
+---------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "alu:aluInst"  ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; cin    ; Input ; Info     ; Stuck at GND ;
; sel[1] ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 5                           ;
;     plain             ; 5                           ;
; cycloneiii_lcell_comb ; 1340                        ;
;     normal            ; 1340                        ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 728                         ;
;         4 data inputs ; 559                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 5.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri May 06 04:33:16 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file risc.vhd
    Info (12022): Found design unit 1: RISC-rtl File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 13
    Info (12023): Found entity 1: RISC File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-memory_behave File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 17
    Info (12023): Found entity 1: memory File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerfile-behave File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 19
    Info (12023): Found entity 1: registerfile File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 7
Info (12127): Elaborating entity "RISC" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at RISC.vhd(137): used explicit default value for signal "index" because signal was never assigned a value File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 137
Warning (10540): VHDL Signal Declaration warning at RISC.vhd(144): used explicit default value for signal "aluCin" because signal was never assigned a value File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 144
Warning (10492): VHDL Process Statement warning at RISC.vhd(185): signal "rfDataOut1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 185
Warning (10492): VHDL Process Statement warning at RISC.vhd(189): signal "memDataOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 189
Warning (10492): VHDL Process Statement warning at RISC.vhd(194): signal "aluOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 194
Warning (10492): VHDL Process Statement warning at RISC.vhd(198): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 198
Warning (10492): VHDL Process Statement warning at RISC.vhd(201): signal "raSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 201
Warning (10492): VHDL Process Statement warning at RISC.vhd(202): signal "rbSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 202
Warning (10492): VHDL Process Statement warning at RISC.vhd(203): signal "rcSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 203
Warning (10492): VHDL Process Statement warning at RISC.vhd(205): signal "czVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 205
Warning (10492): VHDL Process Statement warning at RISC.vhd(208): signal "czVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 208
Warning (10492): VHDL Process Statement warning at RISC.vhd(208): signal "aluZeroFlag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 208
Warning (10492): VHDL Process Statement warning at RISC.vhd(211): signal "czVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 211
Warning (10492): VHDL Process Statement warning at RISC.vhd(211): signal "aluCarryFlag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 211
Warning (10492): VHDL Process Statement warning at RISC.vhd(214): signal "czVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 214
Warning (10492): VHDL Process Statement warning at RISC.vhd(220): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 220
Warning (10492): VHDL Process Statement warning at RISC.vhd(223): signal "raSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 223
Warning (10492): VHDL Process Statement warning at RISC.vhd(224): signal "rbSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 224
Warning (10492): VHDL Process Statement warning at RISC.vhd(228): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 228
Warning (10492): VHDL Process Statement warning at RISC.vhd(231): signal "raSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 231
Warning (10492): VHDL Process Statement warning at RISC.vhd(232): signal "rbSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 232
Warning (10492): VHDL Process Statement warning at RISC.vhd(233): signal "rcSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 233
Warning (10492): VHDL Process Statement warning at RISC.vhd(236): signal "czVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 236
Warning (10492): VHDL Process Statement warning at RISC.vhd(238): signal "czVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 238
Warning (10492): VHDL Process Statement warning at RISC.vhd(238): signal "aluZeroFlag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 238
Warning (10492): VHDL Process Statement warning at RISC.vhd(240): signal "czVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 240
Warning (10492): VHDL Process Statement warning at RISC.vhd(240): signal "aluCarryFlag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 240
Warning (10492): VHDL Process Statement warning at RISC.vhd(246): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 246
Warning (10492): VHDL Process Statement warning at RISC.vhd(248): signal "raSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 248
Warning (10492): VHDL Process Statement warning at RISC.vhd(249): signal "imm9_16high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 249
Warning (10492): VHDL Process Statement warning at RISC.vhd(252): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 252
Warning (10492): VHDL Process Statement warning at RISC.vhd(254): signal "raSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 254
Warning (10492): VHDL Process Statement warning at RISC.vhd(255): signal "rbSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 255
Warning (10492): VHDL Process Statement warning at RISC.vhd(260): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 260
Warning (10492): VHDL Process Statement warning at RISC.vhd(262): signal "rbSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 262
Warning (10492): VHDL Process Statement warning at RISC.vhd(263): signal "raSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 263
Warning (10492): VHDL Process Statement warning at RISC.vhd(268): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 268
Warning (10492): VHDL Process Statement warning at RISC.vhd(271): signal "raSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 271
Warning (10492): VHDL Process Statement warning at RISC.vhd(275): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 275
Warning (10492): VHDL Process Statement warning at RISC.vhd(278): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 278
Warning (10492): VHDL Process Statement warning at RISC.vhd(283): signal "raSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 283
Warning (10492): VHDL Process Statement warning at RISC.vhd(284): signal "rbSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 284
Warning (10492): VHDL Process Statement warning at RISC.vhd(286): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 286
Warning (10492): VHDL Process Statement warning at RISC.vhd(293): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 293
Warning (10492): VHDL Process Statement warning at RISC.vhd(296): signal "rbSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 296
Warning (10492): VHDL Process Statement warning at RISC.vhd(298): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 298
Warning (10492): VHDL Process Statement warning at RISC.vhd(300): signal "raSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 300
Warning (10492): VHDL Process Statement warning at RISC.vhd(313): signal "regNum" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 313
Warning (10492): VHDL Process Statement warning at RISC.vhd(318): signal "imm8_16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 318
Warning (10492): VHDL Process Statement warning at RISC.vhd(318): signal "regNum" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 318
Warning (10492): VHDL Process Statement warning at RISC.vhd(322): signal "imm8_16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 322
Warning (10492): VHDL Process Statement warning at RISC.vhd(322): signal "regNum" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 322
Warning (10492): VHDL Process Statement warning at RISC.vhd(328): signal "loadCurrent" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 328
Warning (10492): VHDL Process Statement warning at RISC.vhd(331): signal "regNum" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 331
Warning (10492): VHDL Process Statement warning at RISC.vhd(332): signal "memDataOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 332
Warning (10492): VHDL Process Statement warning at RISC.vhd(336): signal "aluOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 336
Warning (10492): VHDL Process Statement warning at RISC.vhd(339): signal "regNum" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 339
Warning (10492): VHDL Process Statement warning at RISC.vhd(343): signal "rfDataOut1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 343
Warning (10492): VHDL Process Statement warning at RISC.vhd(344): signal "raSel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 344
Warning (10492): VHDL Process Statement warning at RISC.vhd(348): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 348
Warning (10492): VHDL Process Statement warning at RISC.vhd(350): signal "rfDataOut1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 350
Warning (10492): VHDL Process Statement warning at RISC.vhd(350): signal "rfDataOut2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 350
Warning (10492): VHDL Process Statement warning at RISC.vhd(353): signal "aluOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 353
Warning (10492): VHDL Process Statement warning at RISC.vhd(355): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 355
Warning (10492): VHDL Process Statement warning at RISC.vhd(357): signal "aluOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 357
Warning (10492): VHDL Process Statement warning at RISC.vhd(359): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 359
Warning (10492): VHDL Process Statement warning at RISC.vhd(361): signal "rfDataOut2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 361
Warning (10492): VHDL Process Statement warning at RISC.vhd(363): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 363
Warning (10492): VHDL Process Statement warning at RISC.vhd(365): signal "aluOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 365
Warning (10492): VHDL Process Statement warning at RISC.vhd(370): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 370
Warning (10492): VHDL Process Statement warning at RISC.vhd(371): signal "memDataOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 371
Warning (10492): VHDL Process Statement warning at RISC.vhd(373): signal "opCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 373
Warning (10492): VHDL Process Statement warning at RISC.vhd(375): signal "rfDataOut2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 375
Warning (10492): VHDL Process Statement warning at RISC.vhd(379): signal "aluOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 379
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "memInit", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "memRead", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "memWrite", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "rfSelW", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "rfDataIn", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "rfWrite", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "nextState", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "aluIn1Mux", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "rfSel1", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "memInMux", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "prevPC", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "aluIn2Mux", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "aluSel", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "irW", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "tempInstr", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "rfSel2", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "regNum", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "loadCurrent", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "lmsmAddr", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(162): inferring latch(es) for signal or variable "memDataIn", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (10631): VHDL Process Statement warning at RISC.vhd(384): inferring latch(es) for signal or variable "memAddr", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10635): VHDL Report Statement at RISC.vhd(396): "aluin1: 0" (NOTE) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 396
Warning (10492): VHDL Process Statement warning at RISC.vhd(417): signal "index" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 417
Warning (10631): VHDL Process Statement warning at RISC.vhd(394): inferring latch(es) for signal or variable "aluIn1", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Warning (10631): VHDL Process Statement warning at RISC.vhd(394): inferring latch(es) for signal or variable "aluIn2", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[0]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[1]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[2]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[3]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[4]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[5]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[6]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[7]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[8]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[9]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[10]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[11]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[12]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[13]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[14]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn2[15]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[0]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[1]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[2]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[3]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[4]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[5]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[6]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[7]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[8]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[9]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[10]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[11]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[12]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[13]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[14]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "aluIn1[15]" at RISC.vhd(394) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
Info (10041): Inferred latch for "memAddr[0]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[1]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[2]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[3]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[4]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[5]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[6]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[7]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[8]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[9]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[10]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[11]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[12]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[13]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[14]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memAddr[15]" at RISC.vhd(384) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 384
Info (10041): Inferred latch for "memDataIn[0]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[1]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[2]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[3]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[4]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[5]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[6]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[7]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[8]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[9]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[10]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[11]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[12]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[13]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[14]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memDataIn[15]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[0]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[1]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[2]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[3]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[4]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[5]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[6]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[7]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[8]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[9]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[10]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[11]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[12]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[13]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[14]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "lmsmAddr[15]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "loadCurrent" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "regNum[0]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "regNum[1]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "regNum[2]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "regNum[3]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfSel2[0]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfSel2[1]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfSel2[2]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[0]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[1]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[2]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[3]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[4]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[5]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[6]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[7]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[8]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[9]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[10]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[11]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[12]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[13]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[14]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "tempInstr[15]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "irW" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "aluSel[0]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "aluSel[1]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "aluIn2Mux[0]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "aluIn2Mux[1]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "aluIn2Mux[2]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[0]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[1]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[2]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[3]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[4]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[5]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[6]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[7]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[8]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[9]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[10]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[11]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[12]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[13]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[14]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "prevPC[15]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memInMux" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfSel1[0]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfSel1[1]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfSel1[2]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "aluIn1Mux[0]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "aluIn1Mux[1]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "nextState[0]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "nextState[1]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "nextState[2]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "nextState[3]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "nextState[4]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfWrite" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[0]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[1]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[2]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[3]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[4]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[5]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[6]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[7]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[8]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[9]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[10]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[11]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[12]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[13]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[14]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfDataIn[15]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfSelW[0]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfSelW[1]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "rfSelW[2]" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memWrite" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memRead" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (10041): Inferred latch for "memInit" at RISC.vhd(162) File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Info (12128): Elaborating entity "memory" for hierarchy "memory:mem" File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 150
Info (10635): VHDL Report Statement at Memory.vhd(23): "addr:0" (NOTE) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 23
Warning (10492): VHDL Process Statement warning at Memory.vhd(50): signal "di" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 50
Warning (10631): VHDL Process Statement warning at Memory.vhd(21): inferring latch(es) for signal or variable "mem_reg", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Warning (10631): VHDL Process Statement warning at Memory.vhd(21): inferring latch(es) for signal or variable "do", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "do[15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[15][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[14][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[13][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[12][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[11][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[10][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[9][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[8][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[7][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[6][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[5][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[4][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[3][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[2][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[1][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][0]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][1]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][2]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][3]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][4]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][5]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][6]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][7]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][8]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][9]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][10]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][11]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][12]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][13]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][14]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (10041): Inferred latch for "mem_reg[0][15]" at Memory.vhd(21) File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
Info (12128): Elaborating entity "registerfile" for hierarchy "registerfile:rf" File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 151
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(29): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 29
Info (10635): VHDL Report Statement at RegisterFile.vhd(29): "reg0 = 0" (NOTE) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 29
Info (10635): VHDL Report Statement at RegisterFile.vhd(29): "reg1 = 0" (NOTE) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 29
Info (10635): VHDL Report Statement at RegisterFile.vhd(29): "reg2 = 0" (NOTE) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 29
Info (10635): VHDL Report Statement at RegisterFile.vhd(29): "reg3 = 0" (NOTE) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 29
Info (10635): VHDL Report Statement at RegisterFile.vhd(29): "reg4 = 0" (NOTE) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 29
Info (10635): VHDL Report Statement at RegisterFile.vhd(29): "reg5 = 0" (NOTE) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 29
Info (10635): VHDL Report Statement at RegisterFile.vhd(29): "reg6 = 0" (NOTE) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 29
Info (10635): VHDL Report Statement at RegisterFile.vhd(29): "reg7 = 0" (NOTE) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 29
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(54): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 54
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(56): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 56
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(58): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 58
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(60): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 60
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(62): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 62
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(64): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 64
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(66): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 66
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(68): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 68
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(72): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 72
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(74): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 74
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(76): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 76
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(78): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 78
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(80): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 80
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(82): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 82
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(84): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 84
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(86): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 86
Warning (10631): VHDL Process Statement warning at RegisterFile.vhd(26): inferring latch(es) for signal or variable "data", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (10631): VHDL Process Statement warning at RegisterFile.vhd(26): inferring latch(es) for signal or variable "douta", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (10631): VHDL Process Statement warning at RegisterFile.vhd(26): inferring latch(es) for signal or variable "doutb", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[0]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[1]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[2]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[3]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[4]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[5]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[6]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[7]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[8]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[9]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[10]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[11]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[12]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[13]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[14]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "doutb[15]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[0]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[1]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[2]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[3]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[4]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[5]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[6]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[7]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[8]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[9]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[10]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[11]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[12]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[13]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[14]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "douta[15]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][0]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][1]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][2]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][3]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][4]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][5]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][6]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][7]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][8]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][9]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][10]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][11]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][12]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][13]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][14]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[7][15]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][0]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][1]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][2]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][3]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][4]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][5]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][6]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][7]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][8]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][9]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][10]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][11]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][12]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][13]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][14]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[6][15]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][0]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][1]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][2]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][3]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][4]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][5]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][6]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][7]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][8]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][9]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][10]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][11]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][12]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][13]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][14]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[5][15]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][0]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][1]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][2]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][3]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][4]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][5]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][6]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][7]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][8]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][9]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][10]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][11]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][12]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][13]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][14]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[4][15]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][0]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][1]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][2]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][3]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][4]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][5]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][6]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][7]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][8]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][9]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][10]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][11]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][12]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][13]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][14]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[3][15]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][0]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][1]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][2]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][3]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][4]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][5]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][6]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][7]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][8]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][9]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][10]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][11]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][12]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][13]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][14]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[2][15]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][0]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][1]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][2]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][3]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][4]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][5]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][6]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][7]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][8]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][9]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][10]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][11]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][12]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][13]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][14]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[1][15]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][0]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][1]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][2]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][3]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][4]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][5]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][6]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][7]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][8]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][9]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][10]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][11]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][12]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][13]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][14]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Info (10041): Inferred latch for "data[0][15]" at RegisterFile.vhd(26) File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (12125): Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alu-behave File: C:/CODE/outcode/RISC-2/alu.vhd Line: 16
    Info (12023): Found entity 1: alu File: C:/CODE/outcode/RISC-2/alu.vhd Line: 5
Info (12128): Elaborating entity "alu" for hierarchy "alu:aluInst" File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 152
Info (10635): VHDL Report Statement at alu.vhd(29): "inputs: 0,0" (NOTE) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 29
Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable "tempout", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10635): VHDL Report Statement at alu.vhd(42): "tout:0" (NOTE) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 42
Info (10041): Inferred latch for "tempout[0]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[1]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[2]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[3]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[4]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[5]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[6]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[7]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[8]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[9]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[10]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[11]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[12]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[13]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[14]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Info (10041): Inferred latch for "tempout[15]" at alu.vhd(27) File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (12125): Using design file sixteenbitrca.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SixteenBitRCA-arith File: C:/CODE/outcode/RISC-2/sixteenbitrca.vhd Line: 14
    Info (12023): Found entity 1: SixteenBitRCA File: C:/CODE/outcode/RISC-2/sixteenbitrca.vhd Line: 4
Info (12128): Elaborating entity "SixteenBitRCA" for hierarchy "alu:aluInst|SixteenBitRCA:adder" File: C:/CODE/outcode/RISC-2/alu.vhd Line: 26
Warning (12125): Using design file onebitfulladd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: onebitfulladd-archobfa File: C:/CODE/outcode/RISC-2/onebitfulladd.vhd Line: 8
    Info (12023): Found entity 1: OnebitFullAdd File: C:/CODE/outcode/RISC-2/onebitfulladd.vhd Line: 3
Info (12128): Elaborating entity "onebitfulladd" for hierarchy "alu:aluInst|SixteenBitRCA:adder|onebitfulladd:a1" File: C:/CODE/outcode/RISC-2/sixteenbitrca.vhd Line: 22
Warning (12125): Using design file onebithalfadd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: onebithalfadd-arch_obha File: C:/CODE/outcode/RISC-2/onebithalfadd.vhd Line: 9
    Info (12023): Found entity 1: OnebitHalfAdd File: C:/CODE/outcode/RISC-2/onebithalfadd.vhd Line: 4
Info (12128): Elaborating entity "onebithalfadd" for hierarchy "alu:aluInst|SixteenBitRCA:adder|onebitfulladd:a1|onebithalfadd:obha1" File: C:/CODE/outcode/RISC-2/onebitfulladd.vhd Line: 15
Warning (12125): Using design file ir.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ir-behave File: C:/CODE/outcode/RISC-2/ir.vhd Line: 23
    Info (12023): Found entity 1: ir File: C:/CODE/outcode/RISC-2/ir.vhd Line: 6
Info (12128): Elaborating entity "IR" for hierarchy "IR:irInst" File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 153
Warning (10631): VHDL Process Statement warning at ir.vhd(27): inferring latch(es) for signal or variable "instr", which holds its previous value in one or more paths through the process File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[0]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[1]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[2]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[3]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[4]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[5]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[6]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[7]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[8]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[9]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[10]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[11]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[12]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[13]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[14]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Info (10041): Inferred latch for "instr[15]" at ir.vhd(27) File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[1]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[2]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[3]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[4]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[5]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[6]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[7]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[8]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[9]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[10]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[11]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[12]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[13]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[14]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[15]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "ir:irInst|instr[0]" is permanently enabled File: C:/CODE/outcode/RISC-2/ir.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[1]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[2]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[3]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[4]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[5]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[6]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[7]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[8]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[9]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[10]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[11]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[12]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[13]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[14]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[15]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[0]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[1]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[2]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[3]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[4]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[5]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[6]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[7]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[8]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[9]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[10]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[11]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[12]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[13]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[14]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[15]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "alu:aluInst|tempout[0]" is permanently enabled File: C:/CODE/outcode/RISC-2/alu.vhd Line: 27
Warning (14026): LATCH primitive "registerfile:rf|doutb[15]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[14]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[15]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[13]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[14]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[12]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[13]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[11]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[12]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[10]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[11]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[10]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[9]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[8]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[9]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[7]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[8]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[6]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[7]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[5]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[6]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[4]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[5]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[3]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[4]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[2]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[3]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[0]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[0]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|doutb[1]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[1]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (14026): LATCH primitive "registerfile:rf|douta[2]" is permanently enabled File: C:/CODE/outcode/RISC-2/RegisterFile.vhd Line: 26
Warning (13012): Latch nextState[0] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[2] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch nextState[1] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch nextState[2] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch nextState[3] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[2] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch nextState[4] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tempInstr[14] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch aluIn2[1] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[1] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2[0] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[0] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluSel[0] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch aluIn2[5] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[5] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2[4] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[4] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2[3] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[3] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2[2] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[2] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2[14] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[14] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2[13] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[13] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2[12] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[12] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2[11] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[11] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[10] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2[10] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2[9] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[9] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2[8] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[8] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2[7] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[7] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2[6] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[6] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2[15] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn2Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn1[15] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 394
    Warning (13013): Ports D and ENA on the latch are fed by the same signal aluIn1Mux[0] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch regNum[0] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch regNum[1] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch regNum[2] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch regNum[3] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfSel2[1] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tempInstr[15] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch rfSel2[2] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tempInstr[15] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch rfSel2[0] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tempInstr[15] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
Warning (13012): Latch aluIn2Mux[1] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[4] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch aluIn2Mux[0] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch aluIn2Mux[2] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfSel1[1] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfSel1[2] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfSel1[0] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch aluIn1Mux[0] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch aluIn1Mux[1] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch loadCurrent has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 138
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch memInMux has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch memory:mem|mem_reg[5][12] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][12] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][12] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][12] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][12] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][14] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][14] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][14] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][14] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][14] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][15] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][15] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][15] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][15] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][15] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][13] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][13] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][13] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][13] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][13] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][0] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][0] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][0] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][0] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][0] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][1] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][1] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][1] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][1] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][1] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch rfDataIn[1] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfSelW[0] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfSelW[1] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfSelW[2] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfWrite has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[0] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[5] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[4] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[3] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[2] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[13] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[14] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[12] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[11] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[10] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[9] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[8] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[7] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[6] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch rfDataIn[15] has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch memWrite has unsafe behavior File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 157
Warning (13012): Latch memory:mem|mem_reg[6][5] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][5] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][5] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][5] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][5] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][4] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][4] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][4] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][4] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][4] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][3] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][3] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][3] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][3] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][3] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][2] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][2] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][2] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][2] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][2] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][8] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][8] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][8] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][8] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][8] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][7] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][7] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][7] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][7] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][7] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][6] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][6] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][6] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][6] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][6] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][10] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][10] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][10] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][10] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][10] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][11] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][11] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][11] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][11] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][11] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[5][9] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[6][9] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[4][9] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[0][9] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Warning (13012): Latch memory:mem|mem_reg[7][9] has unsafe behavior File: C:/CODE/outcode/RISC-2/Memory.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memWrite File: C:/CODE/outcode/RISC-2/RISC.vhd Line: 109
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1356 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 1345 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 546 warnings
    Info: Peak virtual memory: 4796 megabytes
    Info: Processing ended: Fri May 06 04:33:32 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:35


